// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Fri Mar 21 18:55:20 2025
// Host        : arch running 64-bit unknown
// Command     : write_verilog -force -mode funcsim
//               /home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_MATRIX_VECTOR_0_0/bachelor_MATRIX_VECTOR_0_0_sim_netlist.v
// Design      : bachelor_MATRIX_VECTOR_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bachelor_MATRIX_VECTOR_0_0,MATRIX_VECTOR,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "MATRIX_VECTOR,Vivado 2023.2" *) 
(* NotValidForBitStream *)
module bachelor_MATRIX_VECTOR_0_0
   (matrix_vector_clock,
    matrix_vector_reset,
    matrix_vector_valid,
    matrix_vector_matrix_btint_a,
    matrix_vector_matrix_btint_b,
    matrix_vector_matrix_overflow,
    matrix_vector_vector_btint_a,
    matrix_vector_vector_btint_b,
    matrix_vector_vector_overflow,
    matrix_vector_result_btint_a,
    matrix_vector_result_btint_b,
    matrix_vector_result_overflow,
    matrix_vector_done);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 matrix_vector_clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME matrix_vector_clock, ASSOCIATED_RESET matrix_vector_reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bachelor_matrix_vector_clock_0, INSERT_VIP 0" *) input matrix_vector_clock;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 matrix_vector_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME matrix_vector_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input matrix_vector_reset;
  input matrix_vector_valid;
  input [95:0]matrix_vector_matrix_btint_a;
  input [95:0]matrix_vector_matrix_btint_b;
  input [23:0]matrix_vector_matrix_overflow;
  input [31:0]matrix_vector_vector_btint_a;
  input [31:0]matrix_vector_vector_btint_b;
  input [7:0]matrix_vector_vector_overflow;
  output [23:0]matrix_vector_result_btint_a;
  output [23:0]matrix_vector_result_btint_b;
  output [5:0]matrix_vector_result_overflow;
  output matrix_vector_done;

  wire \<const0> ;
  wire matrix_vector_clock;
  wire matrix_vector_done;
  wire [95:0]matrix_vector_matrix_btint_a;
  wire [95:0]matrix_vector_matrix_btint_b;
  wire matrix_vector_reset;
  wire [23:1]\^matrix_vector_result_btint_a ;
  wire [23:0]matrix_vector_result_btint_b;
  wire [5:0]matrix_vector_result_overflow;
  wire matrix_vector_valid;
  wire [31:0]matrix_vector_vector_btint_a;
  wire [31:0]matrix_vector_vector_btint_b;

  assign matrix_vector_result_btint_a[23:17] = \^matrix_vector_result_btint_a [23:17];
  assign matrix_vector_result_btint_a[16] = \<const0> ;
  assign matrix_vector_result_btint_a[15:9] = \^matrix_vector_result_btint_a [15:9];
  assign matrix_vector_result_btint_a[8] = \<const0> ;
  assign matrix_vector_result_btint_a[7:1] = \^matrix_vector_result_btint_a [7:1];
  assign matrix_vector_result_btint_a[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  bachelor_MATRIX_VECTOR_0_0_MATRIX_VECTOR inst
       (.matrix_vector_clock(matrix_vector_clock),
        .matrix_vector_done(matrix_vector_done),
        .matrix_vector_matrix_btint_a(matrix_vector_matrix_btint_a),
        .matrix_vector_matrix_btint_b(matrix_vector_matrix_btint_b),
        .matrix_vector_reset(matrix_vector_reset),
        .matrix_vector_result_btint_a({\^matrix_vector_result_btint_a [23:17],\^matrix_vector_result_btint_a [15:9],\^matrix_vector_result_btint_a [7:1]}),
        .matrix_vector_result_btint_b(matrix_vector_result_btint_b),
        .matrix_vector_result_overflow(matrix_vector_result_overflow),
        .matrix_vector_valid(matrix_vector_valid),
        .matrix_vector_vector_btint_a(matrix_vector_vector_btint_a),
        .matrix_vector_vector_btint_b(matrix_vector_vector_btint_b));
endmodule

(* ORIG_REF_NAME = "ADDER_SUBTRACTOR" *) 
module bachelor_MATRIX_VECTOR_0_0_ADDER_SUBTRACTOR
   (D,
    Q,
    \cell_c_out_btint_a_reg[7] ,
    \cell_c_out_btint_a_reg[7]_0 );
  output [4:0]D;
  input [5:0]Q;
  input [5:0]\cell_c_out_btint_a_reg[7] ;
  input [4:0]\cell_c_out_btint_a_reg[7]_0 ;

  wire [4:0]D;
  wire [5:0]Q;
  wire [5:0]\cell_c_out_btint_a_reg[7] ;
  wire [4:0]\cell_c_out_btint_a_reg[7]_0 ;

  bachelor_MATRIX_VECTOR_0_0_FULLADDER fulladder_1_2
       (.D(D[0]),
        .Q(Q[1:0]),
        .\cell_c_out_btint_a_reg[3] (\cell_c_out_btint_a_reg[7] [1:0]),
        .\cell_c_out_btint_a_reg[3]_0 (\cell_c_out_btint_a_reg[7]_0 [0]));
  bachelor_MATRIX_VECTOR_0_0_FULLADDER_3 fulladder_1_3
       (.D(D[1]),
        .Q(Q[2:1]),
        .\cell_c_out_btint_a_reg[4] (\cell_c_out_btint_a_reg[7] [2:1]),
        .\cell_c_out_btint_a_reg[4]_0 (\cell_c_out_btint_a_reg[7]_0 [1]));
  bachelor_MATRIX_VECTOR_0_0_FULLADDER_4 fulladder_1_4
       (.D(D[2]),
        .Q(Q[3:2]),
        .\cell_c_out_btint_a_reg[5] (\cell_c_out_btint_a_reg[7] [3:2]),
        .\cell_c_out_btint_a_reg[5]_0 (\cell_c_out_btint_a_reg[7]_0 [2]));
  bachelor_MATRIX_VECTOR_0_0_FULLADDER_5 fulladder_1_5
       (.D(D[3]),
        .Q(Q[4:3]),
        .\cell_c_out_btint_a_reg[6] (\cell_c_out_btint_a_reg[7] [4:3]),
        .\cell_c_out_btint_a_reg[6]_0 (\cell_c_out_btint_a_reg[7]_0 [3]));
  bachelor_MATRIX_VECTOR_0_0_FULLADDER_6 fulladder_1_6
       (.D(D[4]),
        .Q(Q[5:4]),
        .\cell_c_out_btint_a_reg[7] (\cell_c_out_btint_a_reg[7] [5:4]),
        .\cell_c_out_btint_a_reg[7]_0 (\cell_c_out_btint_a_reg[7]_0 [4]));
endmodule

(* ORIG_REF_NAME = "ADDER_SUBTRACTOR" *) 
module bachelor_MATRIX_VECTOR_0_0_ADDER_SUBTRACTOR_15
   (D,
    Q,
    \cell_c_out_btint_a_reg[7] ,
    \cell_c_out_btint_a_reg[7]_0 );
  output [4:0]D;
  input [5:0]Q;
  input [5:0]\cell_c_out_btint_a_reg[7] ;
  input [4:0]\cell_c_out_btint_a_reg[7]_0 ;

  wire [4:0]D;
  wire [5:0]Q;
  wire [5:0]\cell_c_out_btint_a_reg[7] ;
  wire [4:0]\cell_c_out_btint_a_reg[7]_0 ;

  bachelor_MATRIX_VECTOR_0_0_FULLADDER_18 fulladder_1_2
       (.D(D[0]),
        .Q(Q[1:0]),
        .\cell_c_out_btint_a_reg[3] (\cell_c_out_btint_a_reg[7] [1:0]),
        .\cell_c_out_btint_a_reg[3]_0 (\cell_c_out_btint_a_reg[7]_0 [0]));
  bachelor_MATRIX_VECTOR_0_0_FULLADDER_19 fulladder_1_3
       (.D(D[1]),
        .Q(Q[2:1]),
        .\cell_c_out_btint_a_reg[4] (\cell_c_out_btint_a_reg[7] [2:1]),
        .\cell_c_out_btint_a_reg[4]_0 (\cell_c_out_btint_a_reg[7]_0 [1]));
  bachelor_MATRIX_VECTOR_0_0_FULLADDER_20 fulladder_1_4
       (.D(D[2]),
        .Q(Q[3:2]),
        .\cell_c_out_btint_a_reg[5] (\cell_c_out_btint_a_reg[7] [3:2]),
        .\cell_c_out_btint_a_reg[5]_0 (\cell_c_out_btint_a_reg[7]_0 [2]));
  bachelor_MATRIX_VECTOR_0_0_FULLADDER_21 fulladder_1_5
       (.D(D[3]),
        .Q(Q[4:3]),
        .\cell_c_out_btint_a_reg[6] (\cell_c_out_btint_a_reg[7] [4:3]),
        .\cell_c_out_btint_a_reg[6]_0 (\cell_c_out_btint_a_reg[7]_0 [3]));
  bachelor_MATRIX_VECTOR_0_0_FULLADDER_22 fulladder_1_6
       (.D(D[4]),
        .Q(Q[5:4]),
        .\cell_c_out_btint_a_reg[7] (\cell_c_out_btint_a_reg[7] [5:4]),
        .\cell_c_out_btint_a_reg[7]_0 (\cell_c_out_btint_a_reg[7]_0 [4]));
endmodule

(* ORIG_REF_NAME = "ADDER_SUBTRACTOR" *) 
module bachelor_MATRIX_VECTOR_0_0_ADDER_SUBTRACTOR_7
   (D,
    Q,
    \cell_c_out_btint_a_reg[7] ,
    \cell_c_out_btint_a_reg[7]_0 );
  output [4:0]D;
  input [5:0]Q;
  input [5:0]\cell_c_out_btint_a_reg[7] ;
  input [4:0]\cell_c_out_btint_a_reg[7]_0 ;

  wire [4:0]D;
  wire [5:0]Q;
  wire [5:0]\cell_c_out_btint_a_reg[7] ;
  wire [4:0]\cell_c_out_btint_a_reg[7]_0 ;

  bachelor_MATRIX_VECTOR_0_0_FULLADDER_10 fulladder_1_2
       (.D(D[0]),
        .Q(Q[1:0]),
        .\cell_c_out_btint_a_reg[3] (\cell_c_out_btint_a_reg[7] [1:0]),
        .\cell_c_out_btint_a_reg[3]_0 (\cell_c_out_btint_a_reg[7]_0 [0]));
  bachelor_MATRIX_VECTOR_0_0_FULLADDER_11 fulladder_1_3
       (.D(D[1]),
        .Q(Q[2:1]),
        .\cell_c_out_btint_a_reg[4] (\cell_c_out_btint_a_reg[7] [2:1]),
        .\cell_c_out_btint_a_reg[4]_0 (\cell_c_out_btint_a_reg[7]_0 [1]));
  bachelor_MATRIX_VECTOR_0_0_FULLADDER_12 fulladder_1_4
       (.D(D[2]),
        .Q(Q[3:2]),
        .\cell_c_out_btint_a_reg[5] (\cell_c_out_btint_a_reg[7] [3:2]),
        .\cell_c_out_btint_a_reg[5]_0 (\cell_c_out_btint_a_reg[7]_0 [2]));
  bachelor_MATRIX_VECTOR_0_0_FULLADDER_13 fulladder_1_5
       (.D(D[3]),
        .Q(Q[4:3]),
        .\cell_c_out_btint_a_reg[6] (\cell_c_out_btint_a_reg[7] [4:3]),
        .\cell_c_out_btint_a_reg[6]_0 (\cell_c_out_btint_a_reg[7]_0 [3]));
  bachelor_MATRIX_VECTOR_0_0_FULLADDER_14 fulladder_1_6
       (.D(D[4]),
        .Q(Q[5:4]),
        .\cell_c_out_btint_a_reg[7] (\cell_c_out_btint_a_reg[7] [5:4]),
        .\cell_c_out_btint_a_reg[7]_0 (\cell_c_out_btint_a_reg[7]_0 [4]));
endmodule

(* ORIG_REF_NAME = "CELL" *) 
module bachelor_MATRIX_VECTOR_0_0_CELL
   (\cell_c_out_btint_b_reg[0]_0 ,
    \cell_c_out_btint_b_reg[1]_0 ,
    \cell_c_out_btint_b_reg[2]_0 ,
    \cell_c_out_btint_b_reg[3]_0 ,
    \cell_c_out_btint_b_reg[4]_0 ,
    \cell_c_out_btint_b_reg[5]_0 ,
    \cell_c_out_btint_b_reg[6]_0 ,
    \cell_c_out_btint_b_reg[7]_0 ,
    cell_c_out_btint_a,
    matrix_vector_reset,
    matrix_vector_valid,
    valid_old,
    matrix_vector_clock,
    E,
    D,
    \multiplier_b_btint_a_reg[7]_0 ,
    SR,
    cell_c_in_btint_b);
  output \cell_c_out_btint_b_reg[0]_0 ;
  output \cell_c_out_btint_b_reg[1]_0 ;
  output \cell_c_out_btint_b_reg[2]_0 ;
  output \cell_c_out_btint_b_reg[3]_0 ;
  output \cell_c_out_btint_b_reg[4]_0 ;
  output \cell_c_out_btint_b_reg[5]_0 ;
  output \cell_c_out_btint_b_reg[6]_0 ;
  output \cell_c_out_btint_b_reg[7]_0 ;
  output [6:0]cell_c_out_btint_a;
  input matrix_vector_reset;
  input matrix_vector_valid;
  input valid_old;
  input matrix_vector_clock;
  input [0:0]E;
  input [7:0]D;
  input [7:0]\multiplier_b_btint_a_reg[7]_0 ;
  input [0:0]SR;
  input [0:0]cell_c_in_btint_b;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [7:0]adder_subtractor_a_btint_b;
  wire [0:0]adder_subtractor_b_btint_b;
  wire [7:1]adder_subtractor_sum_btint_a;
  wire [7:0]adder_subtractor_sum_btint_b;
  wire [0:0]cell_c_in_btint_b;
  wire [6:0]cell_c_out_btint_a;
  wire [31:24]cell_c_out_btint_b;
  wire \cell_c_out_btint_b_reg[0]_0 ;
  wire \cell_c_out_btint_b_reg[1]_0 ;
  wire \cell_c_out_btint_b_reg[2]_0 ;
  wire \cell_c_out_btint_b_reg[3]_0 ;
  wire \cell_c_out_btint_b_reg[4]_0 ;
  wire \cell_c_out_btint_b_reg[5]_0 ;
  wire \cell_c_out_btint_b_reg[6]_0 ;
  wire \cell_c_out_btint_b_reg[7]_0 ;
  wire matrix_vector_clock;
  wire matrix_vector_reset;
  wire matrix_vector_valid;
  wire [7:0]multiplier_a_btint_a;
  wire [7:0]multiplier_a_btint_b;
  wire [7:0]multiplier_b_btint_a;
  wire [7:0]\multiplier_b_btint_a_reg[7]_0 ;
  wire [7:0]multiplier_b_btint_b;
  wire multiplier_n_0;
  wire multiplier_n_1;
  wire multiplier_n_2;
  wire multiplier_n_3;
  wire multiplier_n_4;
  wire multiplier_n_5;
  wire multiplier_n_6;
  wire multiplier_n_7;
  wire [7:0]state_btint_a;
  wire [7:0]state_btint_b;
  wire valid_old;

  FDRE \adder_subtractor_a_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_7),
        .Q(adder_subtractor_a_btint_b[0]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_6),
        .Q(adder_subtractor_a_btint_b[1]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_5),
        .Q(adder_subtractor_a_btint_b[2]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_4),
        .Q(adder_subtractor_a_btint_b[3]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_3),
        .Q(adder_subtractor_a_btint_b[4]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_2),
        .Q(adder_subtractor_a_btint_b[5]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_1),
        .Q(adder_subtractor_a_btint_b[6]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_0),
        .Q(adder_subtractor_a_btint_b[7]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b),
        .Q(adder_subtractor_b_btint_b),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cell_c_out_btint_a[1]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_a[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cell_c_out_btint_a[2]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[1]),
        .O(adder_subtractor_sum_btint_a[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cell_c_out_btint_a[3]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[2]),
        .O(adder_subtractor_sum_btint_a[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cell_c_out_btint_a[4]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[3]),
        .O(adder_subtractor_sum_btint_a[4]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cell_c_out_btint_a[5]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[4]),
        .O(adder_subtractor_sum_btint_a[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cell_c_out_btint_a[6]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[5]),
        .O(adder_subtractor_sum_btint_a[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \cell_c_out_btint_a[7]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[6]),
        .O(adder_subtractor_sum_btint_a[7]));
  FDRE \cell_c_out_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[1]),
        .Q(cell_c_out_btint_a[0]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[2]),
        .Q(cell_c_out_btint_a[1]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[3]),
        .Q(cell_c_out_btint_a[2]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[4]),
        .Q(cell_c_out_btint_a[3]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[5]),
        .Q(cell_c_out_btint_a[4]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[6]),
        .Q(cell_c_out_btint_a[5]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[7]),
        .Q(cell_c_out_btint_a[6]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cell_c_out_btint_b[0]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_b[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cell_c_out_btint_b[1]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[1]),
        .O(adder_subtractor_sum_btint_b[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cell_c_out_btint_b[2]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[2]),
        .O(adder_subtractor_sum_btint_b[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cell_c_out_btint_b[3]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[3]),
        .O(adder_subtractor_sum_btint_b[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cell_c_out_btint_b[4]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[4]),
        .O(adder_subtractor_sum_btint_b[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cell_c_out_btint_b[5]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[5]),
        .O(adder_subtractor_sum_btint_b[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cell_c_out_btint_b[6]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[6]),
        .O(adder_subtractor_sum_btint_b[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cell_c_out_btint_b[7]_i_1 
       (.I0(adder_subtractor_b_btint_b),
        .I1(adder_subtractor_a_btint_b[7]),
        .O(adder_subtractor_sum_btint_b[7]));
  FDSE \cell_c_out_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[0]),
        .Q(cell_c_out_btint_b[24]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[1]),
        .Q(cell_c_out_btint_b[25]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[2]),
        .Q(cell_c_out_btint_b[26]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[3]),
        .Q(cell_c_out_btint_b[27]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[4]),
        .Q(cell_c_out_btint_b[28]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[5]),
        .Q(cell_c_out_btint_b[29]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[6]),
        .Q(cell_c_out_btint_b[30]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[7]),
        .Q(cell_c_out_btint_b[31]),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[16]_i_1 
       (.I0(cell_c_out_btint_b[24]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[17]_i_1 
       (.I0(cell_c_out_btint_b[25]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[18]_i_1 
       (.I0(cell_c_out_btint_b[26]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[19]_i_1 
       (.I0(cell_c_out_btint_b[27]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[20]_i_1 
       (.I0(cell_c_out_btint_b[28]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[21]_i_1 
       (.I0(cell_c_out_btint_b[29]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[22]_i_1 
       (.I0(cell_c_out_btint_b[30]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[23]_i_1 
       (.I0(cell_c_out_btint_b[31]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[7]_0 ));
  bachelor_MATRIX_VECTOR_0_0_MULTIPLIER_23 multiplier
       (.Q(multiplier_a_btint_a),
        .\a_old_btint_b_reg[7]_0 (multiplier_a_btint_b),
        .\b_old_btint_a_reg[7]_0 (multiplier_b_btint_a),
        .\b_old_btint_b_reg[7]_0 (multiplier_b_btint_b),
        .matrix_vector_clock(matrix_vector_clock),
        .\multiplier_product_btint_b_reg[7]_0 ({multiplier_n_0,multiplier_n_1,multiplier_n_2,multiplier_n_3,multiplier_n_4,multiplier_n_5,multiplier_n_6,multiplier_n_7}));
  FDRE \multiplier_a_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[0]),
        .Q(multiplier_a_btint_a[0]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[1]),
        .Q(multiplier_a_btint_a[1]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[2]),
        .Q(multiplier_a_btint_a[2]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[3]),
        .Q(multiplier_a_btint_a[3]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[4]),
        .Q(multiplier_a_btint_a[4]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[5]),
        .Q(multiplier_a_btint_a[5]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[6]),
        .Q(multiplier_a_btint_a[6]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[7]),
        .Q(multiplier_a_btint_a[7]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[0]),
        .Q(multiplier_a_btint_b[0]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[1]),
        .Q(multiplier_a_btint_b[1]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[2]),
        .Q(multiplier_a_btint_b[2]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[3]),
        .Q(multiplier_a_btint_b[3]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[4]),
        .Q(multiplier_a_btint_b[4]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[5]),
        .Q(multiplier_a_btint_b[5]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[6]),
        .Q(multiplier_a_btint_b[6]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[7]),
        .Q(multiplier_a_btint_b[7]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [0]),
        .Q(multiplier_b_btint_a[0]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [1]),
        .Q(multiplier_b_btint_a[1]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [2]),
        .Q(multiplier_b_btint_a[2]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [3]),
        .Q(multiplier_b_btint_a[3]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [4]),
        .Q(multiplier_b_btint_a[4]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [5]),
        .Q(multiplier_b_btint_a[5]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [6]),
        .Q(multiplier_b_btint_a[6]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [7]),
        .Q(multiplier_b_btint_a[7]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[0]),
        .Q(multiplier_b_btint_b[0]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[1]),
        .Q(multiplier_b_btint_b[1]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[2]),
        .Q(multiplier_b_btint_b[2]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[3]),
        .Q(multiplier_b_btint_b[3]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[4]),
        .Q(multiplier_b_btint_b[4]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[5]),
        .Q(multiplier_b_btint_b[5]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[6]),
        .Q(multiplier_b_btint_b[6]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[7]),
        .Q(multiplier_b_btint_b[7]),
        .R(1'b0));
  FDRE \state_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [0]),
        .Q(state_btint_a[0]),
        .R(1'b0));
  FDRE \state_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [1]),
        .Q(state_btint_a[1]),
        .R(1'b0));
  FDRE \state_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [2]),
        .Q(state_btint_a[2]),
        .R(1'b0));
  FDRE \state_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [3]),
        .Q(state_btint_a[3]),
        .R(1'b0));
  FDRE \state_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [4]),
        .Q(state_btint_a[4]),
        .R(1'b0));
  FDRE \state_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [5]),
        .Q(state_btint_a[5]),
        .R(1'b0));
  FDRE \state_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [6]),
        .Q(state_btint_a[6]),
        .R(1'b0));
  FDRE \state_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [7]),
        .Q(state_btint_a[7]),
        .R(1'b0));
  FDRE \state_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[0]),
        .Q(state_btint_b[0]),
        .R(1'b0));
  FDRE \state_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[1]),
        .Q(state_btint_b[1]),
        .R(1'b0));
  FDRE \state_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[2]),
        .Q(state_btint_b[2]),
        .R(1'b0));
  FDRE \state_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[3]),
        .Q(state_btint_b[3]),
        .R(1'b0));
  FDRE \state_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[4]),
        .Q(state_btint_b[4]),
        .R(1'b0));
  FDRE \state_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[5]),
        .Q(state_btint_b[5]),
        .R(1'b0));
  FDRE \state_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[6]),
        .Q(state_btint_b[6]),
        .R(1'b0));
  FDRE \state_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[7]),
        .Q(state_btint_b[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "CELL" *) 
module bachelor_MATRIX_VECTOR_0_0_CELL_0
   (\cell_c_out_btint_b_reg[0]_0 ,
    \cell_c_out_btint_b_reg[1]_0 ,
    \cell_c_out_btint_b_reg[2]_0 ,
    \cell_c_out_btint_b_reg[3]_0 ,
    \cell_c_out_btint_b_reg[4]_0 ,
    \cell_c_out_btint_b_reg[5]_0 ,
    \cell_c_out_btint_b_reg[6]_0 ,
    \cell_c_out_btint_b_reg[7]_0 ,
    cell_c_out_btint_a,
    matrix_vector_reset,
    matrix_vector_valid,
    valid_old,
    matrix_vector_clock,
    E,
    D,
    \multiplier_b_btint_a_reg[7]_0 ,
    SR,
    cell_c_in_btint_a,
    cell_c_in_btint_b);
  output \cell_c_out_btint_b_reg[0]_0 ;
  output \cell_c_out_btint_b_reg[1]_0 ;
  output \cell_c_out_btint_b_reg[2]_0 ;
  output \cell_c_out_btint_b_reg[3]_0 ;
  output \cell_c_out_btint_b_reg[4]_0 ;
  output \cell_c_out_btint_b_reg[5]_0 ;
  output \cell_c_out_btint_b_reg[6]_0 ;
  output \cell_c_out_btint_b_reg[7]_0 ;
  output [6:0]cell_c_out_btint_a;
  input matrix_vector_reset;
  input matrix_vector_valid;
  input valid_old;
  input matrix_vector_clock;
  input [0:0]E;
  input [7:0]D;
  input [7:0]\multiplier_b_btint_a_reg[7]_0 ;
  input [0:0]SR;
  input [6:0]cell_c_in_btint_a;
  input [7:0]cell_c_in_btint_b;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [7:0]adder_subtractor_a_btint_b;
  wire [7:1]adder_subtractor_b_btint_a;
  wire [7:0]adder_subtractor_b_btint_b;
  wire [7:1]adder_subtractor_sum_btint_a;
  wire [7:0]adder_subtractor_sum_btint_b;
  wire [6:0]cell_c_in_btint_a;
  wire [7:0]cell_c_in_btint_b;
  wire [6:0]cell_c_out_btint_a;
  wire [23:16]cell_c_out_btint_b;
  wire \cell_c_out_btint_b_reg[0]_0 ;
  wire \cell_c_out_btint_b_reg[1]_0 ;
  wire \cell_c_out_btint_b_reg[2]_0 ;
  wire \cell_c_out_btint_b_reg[3]_0 ;
  wire \cell_c_out_btint_b_reg[4]_0 ;
  wire \cell_c_out_btint_b_reg[5]_0 ;
  wire \cell_c_out_btint_b_reg[6]_0 ;
  wire \cell_c_out_btint_b_reg[7]_0 ;
  wire matrix_vector_clock;
  wire matrix_vector_reset;
  wire matrix_vector_valid;
  wire [7:0]multiplier_a_btint_a;
  wire [7:0]multiplier_a_btint_b;
  wire [7:0]multiplier_b_btint_a;
  wire [7:0]\multiplier_b_btint_a_reg[7]_0 ;
  wire [7:0]multiplier_b_btint_b;
  wire multiplier_n_0;
  wire multiplier_n_1;
  wire multiplier_n_2;
  wire multiplier_n_3;
  wire multiplier_n_4;
  wire multiplier_n_5;
  wire multiplier_n_6;
  wire multiplier_n_7;
  wire [7:0]state_btint_a;
  wire [7:0]state_btint_b;
  wire valid_old;

  bachelor_MATRIX_VECTOR_0_0_ADDER_SUBTRACTOR_15 adder_subtractor
       (.D(adder_subtractor_sum_btint_a[7:3]),
        .Q(adder_subtractor_b_btint_a[6:1]),
        .\cell_c_out_btint_a_reg[7] (adder_subtractor_a_btint_b[6:1]),
        .\cell_c_out_btint_a_reg[7]_0 (adder_subtractor_b_btint_b[6:2]));
  FDRE \adder_subtractor_a_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_7),
        .Q(adder_subtractor_a_btint_b[0]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_6),
        .Q(adder_subtractor_a_btint_b[1]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_5),
        .Q(adder_subtractor_a_btint_b[2]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_4),
        .Q(adder_subtractor_a_btint_b[3]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_3),
        .Q(adder_subtractor_a_btint_b[4]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_2),
        .Q(adder_subtractor_a_btint_b[5]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_1),
        .Q(adder_subtractor_a_btint_b[6]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_0),
        .Q(adder_subtractor_a_btint_b[7]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[0]),
        .Q(adder_subtractor_b_btint_a[1]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[1]),
        .Q(adder_subtractor_b_btint_a[2]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[2]),
        .Q(adder_subtractor_b_btint_a[3]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[3]),
        .Q(adder_subtractor_b_btint_a[4]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[4]),
        .Q(adder_subtractor_b_btint_a[5]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[5]),
        .Q(adder_subtractor_b_btint_a[6]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[6]),
        .Q(adder_subtractor_b_btint_a[7]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[0]),
        .Q(adder_subtractor_b_btint_b[0]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[1]),
        .Q(adder_subtractor_b_btint_b[1]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[2]),
        .Q(adder_subtractor_b_btint_b[2]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[3]),
        .Q(adder_subtractor_b_btint_b[3]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[4]),
        .Q(adder_subtractor_b_btint_b[4]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[5]),
        .Q(adder_subtractor_b_btint_b[5]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[6]),
        .Q(adder_subtractor_b_btint_b[6]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[7]),
        .Q(adder_subtractor_b_btint_b[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \cell_c_out_btint_a[1]_i_1__0 
       (.I0(adder_subtractor_b_btint_b[0]),
        .I1(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_a[1]));
  LUT3 #(
    .INIT(8'h28)) 
    \cell_c_out_btint_a[2]_i_1__0 
       (.I0(adder_subtractor_b_btint_b[1]),
        .I1(adder_subtractor_b_btint_a[1]),
        .I2(adder_subtractor_a_btint_b[1]),
        .O(adder_subtractor_sum_btint_a[2]));
  FDRE \cell_c_out_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[1]),
        .Q(cell_c_out_btint_a[0]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[2]),
        .Q(cell_c_out_btint_a[1]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[3]),
        .Q(cell_c_out_btint_a[2]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[4]),
        .Q(cell_c_out_btint_a[3]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[5]),
        .Q(cell_c_out_btint_a[4]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[6]),
        .Q(cell_c_out_btint_a[5]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[7]),
        .Q(cell_c_out_btint_a[6]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \cell_c_out_btint_b[0]_i_1__0 
       (.I0(adder_subtractor_b_btint_b[0]),
        .I1(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_b[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \cell_c_out_btint_b[1]_i_1__0 
       (.I0(adder_subtractor_b_btint_b[1]),
        .I1(adder_subtractor_b_btint_a[1]),
        .I2(adder_subtractor_a_btint_b[1]),
        .O(adder_subtractor_sum_btint_b[1]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[2]_i_1__0 
       (.I0(adder_subtractor_b_btint_b[2]),
        .I1(adder_subtractor_a_btint_b[1]),
        .I2(adder_subtractor_b_btint_a[1]),
        .I3(adder_subtractor_a_btint_b[2]),
        .I4(adder_subtractor_b_btint_a[2]),
        .O(adder_subtractor_sum_btint_b[2]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[3]_i_1__0 
       (.I0(adder_subtractor_b_btint_b[3]),
        .I1(adder_subtractor_a_btint_b[2]),
        .I2(adder_subtractor_b_btint_a[2]),
        .I3(adder_subtractor_a_btint_b[3]),
        .I4(adder_subtractor_b_btint_a[3]),
        .O(adder_subtractor_sum_btint_b[3]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[4]_i_1__0 
       (.I0(adder_subtractor_b_btint_b[4]),
        .I1(adder_subtractor_a_btint_b[3]),
        .I2(adder_subtractor_b_btint_a[3]),
        .I3(adder_subtractor_a_btint_b[4]),
        .I4(adder_subtractor_b_btint_a[4]),
        .O(adder_subtractor_sum_btint_b[4]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[5]_i_1__0 
       (.I0(adder_subtractor_b_btint_b[5]),
        .I1(adder_subtractor_a_btint_b[4]),
        .I2(adder_subtractor_b_btint_a[4]),
        .I3(adder_subtractor_a_btint_b[5]),
        .I4(adder_subtractor_b_btint_a[5]),
        .O(adder_subtractor_sum_btint_b[5]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[6]_i_1__0 
       (.I0(adder_subtractor_b_btint_b[6]),
        .I1(adder_subtractor_a_btint_b[5]),
        .I2(adder_subtractor_b_btint_a[5]),
        .I3(adder_subtractor_a_btint_b[6]),
        .I4(adder_subtractor_b_btint_a[6]),
        .O(adder_subtractor_sum_btint_b[6]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[7]_i_1__0 
       (.I0(adder_subtractor_b_btint_b[7]),
        .I1(adder_subtractor_a_btint_b[6]),
        .I2(adder_subtractor_b_btint_a[6]),
        .I3(adder_subtractor_a_btint_b[7]),
        .I4(adder_subtractor_b_btint_a[7]),
        .O(adder_subtractor_sum_btint_b[7]));
  FDSE \cell_c_out_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[0]),
        .Q(cell_c_out_btint_b[16]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[1]),
        .Q(cell_c_out_btint_b[17]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[2]),
        .Q(cell_c_out_btint_b[18]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[3]),
        .Q(cell_c_out_btint_b[19]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[4]),
        .Q(cell_c_out_btint_b[20]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[5]),
        .Q(cell_c_out_btint_b[21]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[6]),
        .Q(cell_c_out_btint_b[22]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[7]),
        .Q(cell_c_out_btint_b[23]),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[10]_i_1 
       (.I0(cell_c_out_btint_b[18]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[11]_i_1 
       (.I0(cell_c_out_btint_b[19]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[12]_i_1 
       (.I0(cell_c_out_btint_b[20]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[13]_i_1 
       (.I0(cell_c_out_btint_b[21]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[14]_i_1 
       (.I0(cell_c_out_btint_b[22]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[15]_i_1 
       (.I0(cell_c_out_btint_b[23]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[8]_i_1 
       (.I0(cell_c_out_btint_b[16]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[9]_i_1 
       (.I0(cell_c_out_btint_b[17]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[1]_0 ));
  bachelor_MATRIX_VECTOR_0_0_MULTIPLIER_16 multiplier
       (.Q(multiplier_a_btint_a),
        .\a_old_btint_b_reg[7]_0 (multiplier_a_btint_b),
        .\b_old_btint_a_reg[7]_0 (multiplier_b_btint_a),
        .\b_old_btint_b_reg[7]_0 (multiplier_b_btint_b),
        .matrix_vector_clock(matrix_vector_clock),
        .\multiplier_product_btint_b_reg[7]_0 ({multiplier_n_0,multiplier_n_1,multiplier_n_2,multiplier_n_3,multiplier_n_4,multiplier_n_5,multiplier_n_6,multiplier_n_7}));
  FDRE \multiplier_a_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[0]),
        .Q(multiplier_a_btint_a[0]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[1]),
        .Q(multiplier_a_btint_a[1]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[2]),
        .Q(multiplier_a_btint_a[2]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[3]),
        .Q(multiplier_a_btint_a[3]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[4]),
        .Q(multiplier_a_btint_a[4]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[5]),
        .Q(multiplier_a_btint_a[5]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[6]),
        .Q(multiplier_a_btint_a[6]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[7]),
        .Q(multiplier_a_btint_a[7]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[0]),
        .Q(multiplier_a_btint_b[0]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[1]),
        .Q(multiplier_a_btint_b[1]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[2]),
        .Q(multiplier_a_btint_b[2]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[3]),
        .Q(multiplier_a_btint_b[3]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[4]),
        .Q(multiplier_a_btint_b[4]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[5]),
        .Q(multiplier_a_btint_b[5]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[6]),
        .Q(multiplier_a_btint_b[6]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[7]),
        .Q(multiplier_a_btint_b[7]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [0]),
        .Q(multiplier_b_btint_a[0]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [1]),
        .Q(multiplier_b_btint_a[1]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [2]),
        .Q(multiplier_b_btint_a[2]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [3]),
        .Q(multiplier_b_btint_a[3]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [4]),
        .Q(multiplier_b_btint_a[4]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [5]),
        .Q(multiplier_b_btint_a[5]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [6]),
        .Q(multiplier_b_btint_a[6]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [7]),
        .Q(multiplier_b_btint_a[7]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[0]),
        .Q(multiplier_b_btint_b[0]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[1]),
        .Q(multiplier_b_btint_b[1]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[2]),
        .Q(multiplier_b_btint_b[2]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[3]),
        .Q(multiplier_b_btint_b[3]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[4]),
        .Q(multiplier_b_btint_b[4]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[5]),
        .Q(multiplier_b_btint_b[5]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[6]),
        .Q(multiplier_b_btint_b[6]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[7]),
        .Q(multiplier_b_btint_b[7]),
        .R(1'b0));
  FDRE \state_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [0]),
        .Q(state_btint_a[0]),
        .R(1'b0));
  FDRE \state_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [1]),
        .Q(state_btint_a[1]),
        .R(1'b0));
  FDRE \state_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [2]),
        .Q(state_btint_a[2]),
        .R(1'b0));
  FDRE \state_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [3]),
        .Q(state_btint_a[3]),
        .R(1'b0));
  FDRE \state_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [4]),
        .Q(state_btint_a[4]),
        .R(1'b0));
  FDRE \state_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [5]),
        .Q(state_btint_a[5]),
        .R(1'b0));
  FDRE \state_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [6]),
        .Q(state_btint_a[6]),
        .R(1'b0));
  FDRE \state_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [7]),
        .Q(state_btint_a[7]),
        .R(1'b0));
  FDRE \state_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[0]),
        .Q(state_btint_b[0]),
        .R(1'b0));
  FDRE \state_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[1]),
        .Q(state_btint_b[1]),
        .R(1'b0));
  FDRE \state_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[2]),
        .Q(state_btint_b[2]),
        .R(1'b0));
  FDRE \state_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[3]),
        .Q(state_btint_b[3]),
        .R(1'b0));
  FDRE \state_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[4]),
        .Q(state_btint_b[4]),
        .R(1'b0));
  FDRE \state_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[5]),
        .Q(state_btint_b[5]),
        .R(1'b0));
  FDRE \state_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[6]),
        .Q(state_btint_b[6]),
        .R(1'b0));
  FDRE \state_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[7]),
        .Q(state_btint_b[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "CELL" *) 
module bachelor_MATRIX_VECTOR_0_0_CELL_1
   (\cell_c_out_btint_b_reg[0]_0 ,
    \cell_c_out_btint_b_reg[1]_0 ,
    \cell_c_out_btint_b_reg[2]_0 ,
    \cell_c_out_btint_b_reg[3]_0 ,
    \cell_c_out_btint_b_reg[4]_0 ,
    \cell_c_out_btint_b_reg[5]_0 ,
    \cell_c_out_btint_b_reg[6]_0 ,
    \cell_c_out_btint_b_reg[7]_0 ,
    cell_c_out_btint_a,
    matrix_vector_reset,
    matrix_vector_valid,
    valid_old,
    matrix_vector_clock,
    E,
    D,
    \multiplier_b_btint_a_reg[7]_0 ,
    SR,
    cell_c_in_btint_a,
    cell_c_in_btint_b);
  output \cell_c_out_btint_b_reg[0]_0 ;
  output \cell_c_out_btint_b_reg[1]_0 ;
  output \cell_c_out_btint_b_reg[2]_0 ;
  output \cell_c_out_btint_b_reg[3]_0 ;
  output \cell_c_out_btint_b_reg[4]_0 ;
  output \cell_c_out_btint_b_reg[5]_0 ;
  output \cell_c_out_btint_b_reg[6]_0 ;
  output \cell_c_out_btint_b_reg[7]_0 ;
  output [6:0]cell_c_out_btint_a;
  input matrix_vector_reset;
  input matrix_vector_valid;
  input valid_old;
  input matrix_vector_clock;
  input [0:0]E;
  input [7:0]D;
  input [7:0]\multiplier_b_btint_a_reg[7]_0 ;
  input [0:0]SR;
  input [6:0]cell_c_in_btint_a;
  input [7:0]cell_c_in_btint_b;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [7:0]adder_subtractor_a_btint_b;
  wire [7:1]adder_subtractor_b_btint_a;
  wire [7:0]adder_subtractor_b_btint_b;
  wire [7:1]adder_subtractor_sum_btint_a;
  wire [7:0]adder_subtractor_sum_btint_b;
  wire [6:0]cell_c_in_btint_a;
  wire [7:0]cell_c_in_btint_b;
  wire [6:0]cell_c_out_btint_a;
  wire [15:8]cell_c_out_btint_b;
  wire \cell_c_out_btint_b_reg[0]_0 ;
  wire \cell_c_out_btint_b_reg[1]_0 ;
  wire \cell_c_out_btint_b_reg[2]_0 ;
  wire \cell_c_out_btint_b_reg[3]_0 ;
  wire \cell_c_out_btint_b_reg[4]_0 ;
  wire \cell_c_out_btint_b_reg[5]_0 ;
  wire \cell_c_out_btint_b_reg[6]_0 ;
  wire \cell_c_out_btint_b_reg[7]_0 ;
  wire matrix_vector_clock;
  wire matrix_vector_reset;
  wire matrix_vector_valid;
  wire [7:0]multiplier_a_btint_a;
  wire [7:0]multiplier_a_btint_b;
  wire [7:0]multiplier_b_btint_a;
  wire [7:0]\multiplier_b_btint_a_reg[7]_0 ;
  wire [7:0]multiplier_b_btint_b;
  wire multiplier_n_0;
  wire multiplier_n_1;
  wire multiplier_n_2;
  wire multiplier_n_3;
  wire multiplier_n_4;
  wire multiplier_n_5;
  wire multiplier_n_6;
  wire multiplier_n_7;
  wire [7:0]state_btint_a;
  wire [7:0]state_btint_b;
  wire valid_old;

  bachelor_MATRIX_VECTOR_0_0_ADDER_SUBTRACTOR_7 adder_subtractor
       (.D(adder_subtractor_sum_btint_a[7:3]),
        .Q(adder_subtractor_b_btint_a[6:1]),
        .\cell_c_out_btint_a_reg[7] (adder_subtractor_a_btint_b[6:1]),
        .\cell_c_out_btint_a_reg[7]_0 (adder_subtractor_b_btint_b[6:2]));
  FDRE \adder_subtractor_a_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_7),
        .Q(adder_subtractor_a_btint_b[0]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_6),
        .Q(adder_subtractor_a_btint_b[1]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_5),
        .Q(adder_subtractor_a_btint_b[2]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_4),
        .Q(adder_subtractor_a_btint_b[3]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_3),
        .Q(adder_subtractor_a_btint_b[4]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_2),
        .Q(adder_subtractor_a_btint_b[5]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_1),
        .Q(adder_subtractor_a_btint_b[6]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_0),
        .Q(adder_subtractor_a_btint_b[7]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[0]),
        .Q(adder_subtractor_b_btint_a[1]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[1]),
        .Q(adder_subtractor_b_btint_a[2]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[2]),
        .Q(adder_subtractor_b_btint_a[3]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[3]),
        .Q(adder_subtractor_b_btint_a[4]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[4]),
        .Q(adder_subtractor_b_btint_a[5]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[5]),
        .Q(adder_subtractor_b_btint_a[6]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_a[6]),
        .Q(adder_subtractor_b_btint_a[7]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[0]),
        .Q(adder_subtractor_b_btint_b[0]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[1]),
        .Q(adder_subtractor_b_btint_b[1]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[2]),
        .Q(adder_subtractor_b_btint_b[2]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[3]),
        .Q(adder_subtractor_b_btint_b[3]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[4]),
        .Q(adder_subtractor_b_btint_b[4]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[5]),
        .Q(adder_subtractor_b_btint_b[5]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[6]),
        .Q(adder_subtractor_b_btint_b[6]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(cell_c_in_btint_b[7]),
        .Q(adder_subtractor_b_btint_b[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \cell_c_out_btint_a[1]_i_1__1 
       (.I0(adder_subtractor_b_btint_b[0]),
        .I1(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_a[1]));
  LUT3 #(
    .INIT(8'h28)) 
    \cell_c_out_btint_a[2]_i_1__1 
       (.I0(adder_subtractor_b_btint_b[1]),
        .I1(adder_subtractor_b_btint_a[1]),
        .I2(adder_subtractor_a_btint_b[1]),
        .O(adder_subtractor_sum_btint_a[2]));
  FDRE \cell_c_out_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[1]),
        .Q(cell_c_out_btint_a[0]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[2]),
        .Q(cell_c_out_btint_a[1]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[3]),
        .Q(cell_c_out_btint_a[2]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[4]),
        .Q(cell_c_out_btint_a[3]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[5]),
        .Q(cell_c_out_btint_a[4]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[6]),
        .Q(cell_c_out_btint_a[5]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[7]),
        .Q(cell_c_out_btint_a[6]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \cell_c_out_btint_b[0]_i_1__1 
       (.I0(adder_subtractor_b_btint_b[0]),
        .I1(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_b[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \cell_c_out_btint_b[1]_i_1__1 
       (.I0(adder_subtractor_b_btint_b[1]),
        .I1(adder_subtractor_b_btint_a[1]),
        .I2(adder_subtractor_a_btint_b[1]),
        .O(adder_subtractor_sum_btint_b[1]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[2]_i_1__1 
       (.I0(adder_subtractor_b_btint_b[2]),
        .I1(adder_subtractor_a_btint_b[1]),
        .I2(adder_subtractor_b_btint_a[1]),
        .I3(adder_subtractor_a_btint_b[2]),
        .I4(adder_subtractor_b_btint_a[2]),
        .O(adder_subtractor_sum_btint_b[2]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[3]_i_1__1 
       (.I0(adder_subtractor_b_btint_b[3]),
        .I1(adder_subtractor_a_btint_b[2]),
        .I2(adder_subtractor_b_btint_a[2]),
        .I3(adder_subtractor_a_btint_b[3]),
        .I4(adder_subtractor_b_btint_a[3]),
        .O(adder_subtractor_sum_btint_b[3]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[4]_i_1__1 
       (.I0(adder_subtractor_b_btint_b[4]),
        .I1(adder_subtractor_a_btint_b[3]),
        .I2(adder_subtractor_b_btint_a[3]),
        .I3(adder_subtractor_a_btint_b[4]),
        .I4(adder_subtractor_b_btint_a[4]),
        .O(adder_subtractor_sum_btint_b[4]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[5]_i_1__1 
       (.I0(adder_subtractor_b_btint_b[5]),
        .I1(adder_subtractor_a_btint_b[4]),
        .I2(adder_subtractor_b_btint_a[4]),
        .I3(adder_subtractor_a_btint_b[5]),
        .I4(adder_subtractor_b_btint_a[5]),
        .O(adder_subtractor_sum_btint_b[5]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[6]_i_1__1 
       (.I0(adder_subtractor_b_btint_b[6]),
        .I1(adder_subtractor_a_btint_b[5]),
        .I2(adder_subtractor_b_btint_a[5]),
        .I3(adder_subtractor_a_btint_b[6]),
        .I4(adder_subtractor_b_btint_a[6]),
        .O(adder_subtractor_sum_btint_b[6]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[7]_i_1__1 
       (.I0(adder_subtractor_b_btint_b[7]),
        .I1(adder_subtractor_a_btint_b[6]),
        .I2(adder_subtractor_b_btint_a[6]),
        .I3(adder_subtractor_a_btint_b[7]),
        .I4(adder_subtractor_b_btint_a[7]),
        .O(adder_subtractor_sum_btint_b[7]));
  FDSE \cell_c_out_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[0]),
        .Q(cell_c_out_btint_b[8]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[1]),
        .Q(cell_c_out_btint_b[9]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[2]),
        .Q(cell_c_out_btint_b[10]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[3]),
        .Q(cell_c_out_btint_b[11]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[4]),
        .Q(cell_c_out_btint_b[12]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[5]),
        .Q(cell_c_out_btint_b[13]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[6]),
        .Q(cell_c_out_btint_b[14]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[7]),
        .Q(cell_c_out_btint_b[15]),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[0]_i_1 
       (.I0(cell_c_out_btint_b[8]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[1]_i_1 
       (.I0(cell_c_out_btint_b[9]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[2]_i_1 
       (.I0(cell_c_out_btint_b[10]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[3]_i_1 
       (.I0(cell_c_out_btint_b[11]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[4]_i_1 
       (.I0(cell_c_out_btint_b[12]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[5]_i_1 
       (.I0(cell_c_out_btint_b[13]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[6]_i_1 
       (.I0(cell_c_out_btint_b[14]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \matrix_vector_control_c_in_btint_b[7]_i_1 
       (.I0(cell_c_out_btint_b[15]),
        .I1(matrix_vector_reset),
        .I2(matrix_vector_valid),
        .I3(valid_old),
        .O(\cell_c_out_btint_b_reg[7]_0 ));
  bachelor_MATRIX_VECTOR_0_0_MULTIPLIER_8 multiplier
       (.Q(multiplier_a_btint_a),
        .\a_old_btint_b_reg[7]_0 (multiplier_a_btint_b),
        .\b_old_btint_a_reg[7]_0 (multiplier_b_btint_a),
        .\b_old_btint_b_reg[7]_0 (multiplier_b_btint_b),
        .matrix_vector_clock(matrix_vector_clock),
        .\multiplier_product_btint_b_reg[7]_0 ({multiplier_n_0,multiplier_n_1,multiplier_n_2,multiplier_n_3,multiplier_n_4,multiplier_n_5,multiplier_n_6,multiplier_n_7}));
  FDRE \multiplier_a_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[0]),
        .Q(multiplier_a_btint_a[0]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[1]),
        .Q(multiplier_a_btint_a[1]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[2]),
        .Q(multiplier_a_btint_a[2]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[3]),
        .Q(multiplier_a_btint_a[3]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[4]),
        .Q(multiplier_a_btint_a[4]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[5]),
        .Q(multiplier_a_btint_a[5]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[6]),
        .Q(multiplier_a_btint_a[6]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[7]),
        .Q(multiplier_a_btint_a[7]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[0]),
        .Q(multiplier_a_btint_b[0]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[1]),
        .Q(multiplier_a_btint_b[1]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[2]),
        .Q(multiplier_a_btint_b[2]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[3]),
        .Q(multiplier_a_btint_b[3]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[4]),
        .Q(multiplier_a_btint_b[4]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[5]),
        .Q(multiplier_a_btint_b[5]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[6]),
        .Q(multiplier_a_btint_b[6]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[7]),
        .Q(multiplier_a_btint_b[7]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [0]),
        .Q(multiplier_b_btint_a[0]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [1]),
        .Q(multiplier_b_btint_a[1]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [2]),
        .Q(multiplier_b_btint_a[2]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [3]),
        .Q(multiplier_b_btint_a[3]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [4]),
        .Q(multiplier_b_btint_a[4]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [5]),
        .Q(multiplier_b_btint_a[5]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [6]),
        .Q(multiplier_b_btint_a[6]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [7]),
        .Q(multiplier_b_btint_a[7]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[0]),
        .Q(multiplier_b_btint_b[0]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[1]),
        .Q(multiplier_b_btint_b[1]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[2]),
        .Q(multiplier_b_btint_b[2]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[3]),
        .Q(multiplier_b_btint_b[3]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[4]),
        .Q(multiplier_b_btint_b[4]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[5]),
        .Q(multiplier_b_btint_b[5]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[6]),
        .Q(multiplier_b_btint_b[6]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[7]),
        .Q(multiplier_b_btint_b[7]),
        .R(1'b0));
  FDRE \state_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [0]),
        .Q(state_btint_a[0]),
        .R(1'b0));
  FDRE \state_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [1]),
        .Q(state_btint_a[1]),
        .R(1'b0));
  FDRE \state_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [2]),
        .Q(state_btint_a[2]),
        .R(1'b0));
  FDRE \state_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [3]),
        .Q(state_btint_a[3]),
        .R(1'b0));
  FDRE \state_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [4]),
        .Q(state_btint_a[4]),
        .R(1'b0));
  FDRE \state_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [5]),
        .Q(state_btint_a[5]),
        .R(1'b0));
  FDRE \state_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [6]),
        .Q(state_btint_a[6]),
        .R(1'b0));
  FDRE \state_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [7]),
        .Q(state_btint_a[7]),
        .R(1'b0));
  FDRE \state_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[0]),
        .Q(state_btint_b[0]),
        .R(1'b0));
  FDRE \state_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[1]),
        .Q(state_btint_b[1]),
        .R(1'b0));
  FDRE \state_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[2]),
        .Q(state_btint_b[2]),
        .R(1'b0));
  FDRE \state_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[3]),
        .Q(state_btint_b[3]),
        .R(1'b0));
  FDRE \state_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[4]),
        .Q(state_btint_b[4]),
        .R(1'b0));
  FDRE \state_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[5]),
        .Q(state_btint_b[5]),
        .R(1'b0));
  FDRE \state_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[6]),
        .Q(state_btint_b[6]),
        .R(1'b0));
  FDRE \state_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[7]),
        .Q(state_btint_b[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "CELL" *) 
module bachelor_MATRIX_VECTOR_0_0_CELL_2
   (Q,
    \cell_c_out_btint_b_reg[7]_0 ,
    \cell_c_out_overflow_reg[1]_0 ,
    matrix_vector_clock,
    E,
    D,
    \multiplier_b_btint_a_reg[7]_0 ,
    SR,
    \adder_subtractor_b_btint_a_reg[7]_0 ,
    \adder_subtractor_b_btint_b_reg[7]_0 );
  output [6:0]Q;
  output [7:0]\cell_c_out_btint_b_reg[7]_0 ;
  output [1:0]\cell_c_out_overflow_reg[1]_0 ;
  input matrix_vector_clock;
  input [0:0]E;
  input [7:0]D;
  input [7:0]\multiplier_b_btint_a_reg[7]_0 ;
  input [0:0]SR;
  input [6:0]\adder_subtractor_b_btint_a_reg[7]_0 ;
  input [7:0]\adder_subtractor_b_btint_b_reg[7]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [7:0]adder_subtractor_a_btint_b;
  wire [7:1]adder_subtractor_b_btint_a;
  wire [6:0]\adder_subtractor_b_btint_a_reg[7]_0 ;
  wire [7:0]adder_subtractor_b_btint_b;
  wire [7:0]\adder_subtractor_b_btint_b_reg[7]_0 ;
  wire [7:1]adder_subtractor_sum_btint_a;
  wire [7:0]adder_subtractor_sum_btint_b;
  wire [7:0]\cell_c_out_btint_b_reg[7]_0 ;
  wire \cell_c_out_overflow[0]_i_1_n_0 ;
  wire [1:1]cell_c_out_overflow_next;
  wire [1:0]\cell_c_out_overflow_reg[1]_0 ;
  wire matrix_vector_clock;
  wire [7:0]multiplier_a_btint_a;
  wire [7:0]multiplier_a_btint_b;
  wire [7:0]multiplier_b_btint_a;
  wire [7:0]\multiplier_b_btint_a_reg[7]_0 ;
  wire [7:0]multiplier_b_btint_b;
  wire multiplier_n_0;
  wire multiplier_n_1;
  wire multiplier_n_2;
  wire multiplier_n_3;
  wire multiplier_n_4;
  wire multiplier_n_5;
  wire multiplier_n_6;
  wire multiplier_n_7;
  wire [7:0]state_btint_a;
  wire [7:0]state_btint_b;

  bachelor_MATRIX_VECTOR_0_0_ADDER_SUBTRACTOR adder_subtractor
       (.D(adder_subtractor_sum_btint_a[7:3]),
        .Q(adder_subtractor_b_btint_a[6:1]),
        .\cell_c_out_btint_a_reg[7] (adder_subtractor_a_btint_b[6:1]),
        .\cell_c_out_btint_a_reg[7]_0 (adder_subtractor_b_btint_b[6:2]));
  FDRE \adder_subtractor_a_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_7),
        .Q(adder_subtractor_a_btint_b[0]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_6),
        .Q(adder_subtractor_a_btint_b[1]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_5),
        .Q(adder_subtractor_a_btint_b[2]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_4),
        .Q(adder_subtractor_a_btint_b[3]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_3),
        .Q(adder_subtractor_a_btint_b[4]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_2),
        .Q(adder_subtractor_a_btint_b[5]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_1),
        .Q(adder_subtractor_a_btint_b[6]),
        .R(1'b0));
  FDRE \adder_subtractor_a_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(multiplier_n_0),
        .Q(adder_subtractor_a_btint_b[7]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_a_reg[7]_0 [0]),
        .Q(adder_subtractor_b_btint_a[1]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_a_reg[7]_0 [1]),
        .Q(adder_subtractor_b_btint_a[2]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_a_reg[7]_0 [2]),
        .Q(adder_subtractor_b_btint_a[3]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_a_reg[7]_0 [3]),
        .Q(adder_subtractor_b_btint_a[4]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_a_reg[7]_0 [4]),
        .Q(adder_subtractor_b_btint_a[5]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_a_reg[7]_0 [5]),
        .Q(adder_subtractor_b_btint_a[6]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_a_reg[7]_0 [6]),
        .Q(adder_subtractor_b_btint_a[7]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_b_reg[7]_0 [0]),
        .Q(adder_subtractor_b_btint_b[0]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_b_reg[7]_0 [1]),
        .Q(adder_subtractor_b_btint_b[1]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_b_reg[7]_0 [2]),
        .Q(adder_subtractor_b_btint_b[2]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_b_reg[7]_0 [3]),
        .Q(adder_subtractor_b_btint_b[3]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_b_reg[7]_0 [4]),
        .Q(adder_subtractor_b_btint_b[4]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_b_reg[7]_0 [5]),
        .Q(adder_subtractor_b_btint_b[5]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_b_reg[7]_0 [6]),
        .Q(adder_subtractor_b_btint_b[6]),
        .R(1'b0));
  FDRE \adder_subtractor_b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\adder_subtractor_b_btint_b_reg[7]_0 [7]),
        .Q(adder_subtractor_b_btint_b[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \cell_c_out_btint_a[1]_i_1__2 
       (.I0(adder_subtractor_b_btint_b[0]),
        .I1(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_a[1]));
  LUT3 #(
    .INIT(8'h28)) 
    \cell_c_out_btint_a[2]_i_1__2 
       (.I0(adder_subtractor_b_btint_b[1]),
        .I1(adder_subtractor_b_btint_a[1]),
        .I2(adder_subtractor_a_btint_b[1]),
        .O(adder_subtractor_sum_btint_a[2]));
  FDRE \cell_c_out_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[1]),
        .Q(Q[0]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[2]),
        .Q(Q[1]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[3]),
        .Q(Q[2]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[4]),
        .Q(Q[3]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[5]),
        .Q(Q[4]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[6]),
        .Q(Q[5]),
        .R(SR));
  FDRE \cell_c_out_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[7]),
        .Q(Q[6]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \cell_c_out_btint_b[0]_i_1__2 
       (.I0(adder_subtractor_b_btint_b[0]),
        .I1(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_b[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \cell_c_out_btint_b[1]_i_1__2 
       (.I0(adder_subtractor_b_btint_b[1]),
        .I1(adder_subtractor_b_btint_a[1]),
        .I2(adder_subtractor_a_btint_b[1]),
        .O(adder_subtractor_sum_btint_b[1]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[2]_i_1__2 
       (.I0(adder_subtractor_b_btint_b[2]),
        .I1(adder_subtractor_a_btint_b[1]),
        .I2(adder_subtractor_b_btint_a[1]),
        .I3(adder_subtractor_a_btint_b[2]),
        .I4(adder_subtractor_b_btint_a[2]),
        .O(adder_subtractor_sum_btint_b[2]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[3]_i_1__2 
       (.I0(adder_subtractor_b_btint_b[3]),
        .I1(adder_subtractor_a_btint_b[2]),
        .I2(adder_subtractor_b_btint_a[2]),
        .I3(adder_subtractor_a_btint_b[3]),
        .I4(adder_subtractor_b_btint_a[3]),
        .O(adder_subtractor_sum_btint_b[3]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[4]_i_1__2 
       (.I0(adder_subtractor_b_btint_b[4]),
        .I1(adder_subtractor_a_btint_b[3]),
        .I2(adder_subtractor_b_btint_a[3]),
        .I3(adder_subtractor_a_btint_b[4]),
        .I4(adder_subtractor_b_btint_a[4]),
        .O(adder_subtractor_sum_btint_b[4]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[5]_i_1__2 
       (.I0(adder_subtractor_b_btint_b[5]),
        .I1(adder_subtractor_a_btint_b[4]),
        .I2(adder_subtractor_b_btint_a[4]),
        .I3(adder_subtractor_a_btint_b[5]),
        .I4(adder_subtractor_b_btint_a[5]),
        .O(adder_subtractor_sum_btint_b[5]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[6]_i_1__2 
       (.I0(adder_subtractor_b_btint_b[6]),
        .I1(adder_subtractor_a_btint_b[5]),
        .I2(adder_subtractor_b_btint_a[5]),
        .I3(adder_subtractor_a_btint_b[6]),
        .I4(adder_subtractor_b_btint_a[6]),
        .O(adder_subtractor_sum_btint_b[6]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \cell_c_out_btint_b[7]_i_1__2 
       (.I0(adder_subtractor_b_btint_b[7]),
        .I1(adder_subtractor_a_btint_b[6]),
        .I2(adder_subtractor_b_btint_a[6]),
        .I3(adder_subtractor_a_btint_b[7]),
        .I4(adder_subtractor_b_btint_a[7]),
        .O(adder_subtractor_sum_btint_b[7]));
  FDSE \cell_c_out_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[0]),
        .Q(\cell_c_out_btint_b_reg[7]_0 [0]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[1]),
        .Q(\cell_c_out_btint_b_reg[7]_0 [1]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[2]),
        .Q(\cell_c_out_btint_b_reg[7]_0 [2]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[3]),
        .Q(\cell_c_out_btint_b_reg[7]_0 [3]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[4]),
        .Q(\cell_c_out_btint_b_reg[7]_0 [4]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[5]),
        .Q(\cell_c_out_btint_b_reg[7]_0 [5]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[6]),
        .Q(\cell_c_out_btint_b_reg[7]_0 [6]),
        .S(SR));
  FDSE \cell_c_out_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[7]),
        .Q(\cell_c_out_btint_b_reg[7]_0 [7]),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \cell_c_out_overflow[0]_i_1 
       (.I0(adder_subtractor_a_btint_b[7]),
        .I1(adder_subtractor_b_btint_a[7]),
        .I2(adder_subtractor_b_btint_a[6]),
        .I3(adder_subtractor_a_btint_b[6]),
        .I4(adder_subtractor_b_btint_b[7]),
        .O(\cell_c_out_overflow[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFEEEE888)) 
    \cell_c_out_overflow[1]_i_1 
       (.I0(adder_subtractor_b_btint_a[7]),
        .I1(adder_subtractor_a_btint_b[7]),
        .I2(adder_subtractor_b_btint_a[6]),
        .I3(adder_subtractor_a_btint_b[6]),
        .I4(adder_subtractor_b_btint_b[7]),
        .O(cell_c_out_overflow_next));
  FDRE \cell_c_out_overflow_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(\cell_c_out_overflow[0]_i_1_n_0 ),
        .Q(\cell_c_out_overflow_reg[1]_0 [0]),
        .R(SR));
  FDRE \cell_c_out_overflow_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(cell_c_out_overflow_next),
        .Q(\cell_c_out_overflow_reg[1]_0 [1]),
        .R(SR));
  bachelor_MATRIX_VECTOR_0_0_MULTIPLIER multiplier
       (.Q(multiplier_a_btint_a),
        .\a_old_btint_b_reg[7]_0 (multiplier_a_btint_b),
        .\b_old_btint_a_reg[7]_0 (multiplier_b_btint_a),
        .\b_old_btint_b_reg[7]_0 (multiplier_b_btint_b),
        .matrix_vector_clock(matrix_vector_clock),
        .\multiplier_product_btint_b_reg[7]_0 ({multiplier_n_0,multiplier_n_1,multiplier_n_2,multiplier_n_3,multiplier_n_4,multiplier_n_5,multiplier_n_6,multiplier_n_7}));
  FDRE \multiplier_a_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[0]),
        .Q(multiplier_a_btint_a[0]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[1]),
        .Q(multiplier_a_btint_a[1]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[2]),
        .Q(multiplier_a_btint_a[2]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[3]),
        .Q(multiplier_a_btint_a[3]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[4]),
        .Q(multiplier_a_btint_a[4]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[5]),
        .Q(multiplier_a_btint_a[5]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[6]),
        .Q(multiplier_a_btint_a[6]),
        .R(1'b0));
  FDRE \multiplier_a_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_a[7]),
        .Q(multiplier_a_btint_a[7]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[0]),
        .Q(multiplier_a_btint_b[0]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[1]),
        .Q(multiplier_a_btint_b[1]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[2]),
        .Q(multiplier_a_btint_b[2]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[3]),
        .Q(multiplier_a_btint_b[3]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[4]),
        .Q(multiplier_a_btint_b[4]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[5]),
        .Q(multiplier_a_btint_b[5]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[6]),
        .Q(multiplier_a_btint_b[6]),
        .R(1'b0));
  FDRE \multiplier_a_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(state_btint_b[7]),
        .Q(multiplier_a_btint_b[7]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [0]),
        .Q(multiplier_b_btint_a[0]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [1]),
        .Q(multiplier_b_btint_a[1]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [2]),
        .Q(multiplier_b_btint_a[2]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [3]),
        .Q(multiplier_b_btint_a[3]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [4]),
        .Q(multiplier_b_btint_a[4]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [5]),
        .Q(multiplier_b_btint_a[5]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [6]),
        .Q(multiplier_b_btint_a[6]),
        .R(1'b0));
  FDRE \multiplier_b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(\multiplier_b_btint_a_reg[7]_0 [7]),
        .Q(multiplier_b_btint_a[7]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[0]),
        .Q(multiplier_b_btint_b[0]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[1]),
        .Q(multiplier_b_btint_b[1]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[2]),
        .Q(multiplier_b_btint_b[2]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[3]),
        .Q(multiplier_b_btint_b[3]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[4]),
        .Q(multiplier_b_btint_b[4]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[5]),
        .Q(multiplier_b_btint_b[5]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[6]),
        .Q(multiplier_b_btint_b[6]),
        .R(1'b0));
  FDRE \multiplier_b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(E),
        .D(D[7]),
        .Q(multiplier_b_btint_b[7]),
        .R(1'b0));
  FDRE \state_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [0]),
        .Q(state_btint_a[0]),
        .R(1'b0));
  FDRE \state_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [1]),
        .Q(state_btint_a[1]),
        .R(1'b0));
  FDRE \state_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [2]),
        .Q(state_btint_a[2]),
        .R(1'b0));
  FDRE \state_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [3]),
        .Q(state_btint_a[3]),
        .R(1'b0));
  FDRE \state_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [4]),
        .Q(state_btint_a[4]),
        .R(1'b0));
  FDRE \state_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [5]),
        .Q(state_btint_a[5]),
        .R(1'b0));
  FDRE \state_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [6]),
        .Q(state_btint_a[6]),
        .R(1'b0));
  FDRE \state_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(\multiplier_b_btint_a_reg[7]_0 [7]),
        .Q(state_btint_a[7]),
        .R(1'b0));
  FDRE \state_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[0]),
        .Q(state_btint_b[0]),
        .R(1'b0));
  FDRE \state_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[1]),
        .Q(state_btint_b[1]),
        .R(1'b0));
  FDRE \state_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[2]),
        .Q(state_btint_b[2]),
        .R(1'b0));
  FDRE \state_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[3]),
        .Q(state_btint_b[3]),
        .R(1'b0));
  FDRE \state_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[4]),
        .Q(state_btint_b[4]),
        .R(1'b0));
  FDRE \state_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[5]),
        .Q(state_btint_b[5]),
        .R(1'b0));
  FDRE \state_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[6]),
        .Q(state_btint_b[6]),
        .R(1'b0));
  FDRE \state_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(SR),
        .D(D[7]),
        .Q(state_btint_b[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER
   (D,
    Q,
    \cell_c_out_btint_a_reg[3] ,
    \cell_c_out_btint_a_reg[3]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[3] ;
  input [0:0]\cell_c_out_btint_a_reg[3]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[3] ;
  wire [0:0]\cell_c_out_btint_a_reg[3]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[3] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[3] [0]),
        .I4(\cell_c_out_btint_a_reg[3]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_10
   (D,
    Q,
    \cell_c_out_btint_a_reg[3] ,
    \cell_c_out_btint_a_reg[3]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[3] ;
  input [0:0]\cell_c_out_btint_a_reg[3]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[3] ;
  wire [0:0]\cell_c_out_btint_a_reg[3]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[3] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[3] [0]),
        .I4(\cell_c_out_btint_a_reg[3]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_11
   (D,
    Q,
    \cell_c_out_btint_a_reg[4] ,
    \cell_c_out_btint_a_reg[4]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[4] ;
  input [0:0]\cell_c_out_btint_a_reg[4]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[4] ;
  wire [0:0]\cell_c_out_btint_a_reg[4]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[4] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[4] [0]),
        .I4(\cell_c_out_btint_a_reg[4]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_12
   (D,
    Q,
    \cell_c_out_btint_a_reg[5] ,
    \cell_c_out_btint_a_reg[5]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[5] ;
  input [0:0]\cell_c_out_btint_a_reg[5]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[5] ;
  wire [0:0]\cell_c_out_btint_a_reg[5]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[5] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[5] [0]),
        .I4(\cell_c_out_btint_a_reg[5]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_13
   (D,
    Q,
    \cell_c_out_btint_a_reg[6] ,
    \cell_c_out_btint_a_reg[6]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[6] ;
  input [0:0]\cell_c_out_btint_a_reg[6]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[6] ;
  wire [0:0]\cell_c_out_btint_a_reg[6]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[6] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[6] [0]),
        .I4(\cell_c_out_btint_a_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_14
   (D,
    Q,
    \cell_c_out_btint_a_reg[7] ,
    \cell_c_out_btint_a_reg[7]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[7] ;
  input [0:0]\cell_c_out_btint_a_reg[7]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[7] ;
  wire [0:0]\cell_c_out_btint_a_reg[7]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[7] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[7] [0]),
        .I4(\cell_c_out_btint_a_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_18
   (D,
    Q,
    \cell_c_out_btint_a_reg[3] ,
    \cell_c_out_btint_a_reg[3]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[3] ;
  input [0:0]\cell_c_out_btint_a_reg[3]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[3] ;
  wire [0:0]\cell_c_out_btint_a_reg[3]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[3] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[3] [0]),
        .I4(\cell_c_out_btint_a_reg[3]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_19
   (D,
    Q,
    \cell_c_out_btint_a_reg[4] ,
    \cell_c_out_btint_a_reg[4]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[4] ;
  input [0:0]\cell_c_out_btint_a_reg[4]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[4] ;
  wire [0:0]\cell_c_out_btint_a_reg[4]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[4] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[4] [0]),
        .I4(\cell_c_out_btint_a_reg[4]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_20
   (D,
    Q,
    \cell_c_out_btint_a_reg[5] ,
    \cell_c_out_btint_a_reg[5]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[5] ;
  input [0:0]\cell_c_out_btint_a_reg[5]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[5] ;
  wire [0:0]\cell_c_out_btint_a_reg[5]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[5] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[5] [0]),
        .I4(\cell_c_out_btint_a_reg[5]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_21
   (D,
    Q,
    \cell_c_out_btint_a_reg[6] ,
    \cell_c_out_btint_a_reg[6]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[6] ;
  input [0:0]\cell_c_out_btint_a_reg[6]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[6] ;
  wire [0:0]\cell_c_out_btint_a_reg[6]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[6] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[6] [0]),
        .I4(\cell_c_out_btint_a_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_22
   (D,
    Q,
    \cell_c_out_btint_a_reg[7] ,
    \cell_c_out_btint_a_reg[7]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[7] ;
  input [0:0]\cell_c_out_btint_a_reg[7]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[7] ;
  wire [0:0]\cell_c_out_btint_a_reg[7]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[7] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[7] [0]),
        .I4(\cell_c_out_btint_a_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_3
   (D,
    Q,
    \cell_c_out_btint_a_reg[4] ,
    \cell_c_out_btint_a_reg[4]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[4] ;
  input [0:0]\cell_c_out_btint_a_reg[4]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[4] ;
  wire [0:0]\cell_c_out_btint_a_reg[4]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[4] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[4] [0]),
        .I4(\cell_c_out_btint_a_reg[4]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_4
   (D,
    Q,
    \cell_c_out_btint_a_reg[5] ,
    \cell_c_out_btint_a_reg[5]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[5] ;
  input [0:0]\cell_c_out_btint_a_reg[5]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[5] ;
  wire [0:0]\cell_c_out_btint_a_reg[5]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[5] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[5] [0]),
        .I4(\cell_c_out_btint_a_reg[5]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_5
   (D,
    Q,
    \cell_c_out_btint_a_reg[6] ,
    \cell_c_out_btint_a_reg[6]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[6] ;
  input [0:0]\cell_c_out_btint_a_reg[6]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[6] ;
  wire [0:0]\cell_c_out_btint_a_reg[6]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[6] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[6] [0]),
        .I4(\cell_c_out_btint_a_reg[6]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FULLADDER" *) 
module bachelor_MATRIX_VECTOR_0_0_FULLADDER_6
   (D,
    Q,
    \cell_c_out_btint_a_reg[7] ,
    \cell_c_out_btint_a_reg[7]_0 );
  output [0:0]D;
  input [1:0]Q;
  input [1:0]\cell_c_out_btint_a_reg[7] ;
  input [0:0]\cell_c_out_btint_a_reg[7]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]\cell_c_out_btint_a_reg[7] ;
  wire [0:0]\cell_c_out_btint_a_reg[7]_0 ;

  LUT5 #(
    .INIT(32'hF6666000)) 
    fulladder_carry_out0
       (.I0(Q[1]),
        .I1(\cell_c_out_btint_a_reg[7] [1]),
        .I2(Q[0]),
        .I3(\cell_c_out_btint_a_reg[7] [0]),
        .I4(\cell_c_out_btint_a_reg[7]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "MATRIX_VECTOR" *) 
module bachelor_MATRIX_VECTOR_0_0_MATRIX_VECTOR
   (matrix_vector_result_btint_a,
    matrix_vector_result_btint_b,
    matrix_vector_result_overflow,
    matrix_vector_done,
    matrix_vector_reset,
    matrix_vector_valid,
    matrix_vector_vector_btint_a,
    matrix_vector_vector_btint_b,
    matrix_vector_clock,
    matrix_vector_matrix_btint_b,
    matrix_vector_matrix_btint_a);
  output [20:0]matrix_vector_result_btint_a;
  output [23:0]matrix_vector_result_btint_b;
  output [5:0]matrix_vector_result_overflow;
  output matrix_vector_done;
  input matrix_vector_reset;
  input matrix_vector_valid;
  input [31:0]matrix_vector_vector_btint_a;
  input [31:0]matrix_vector_vector_btint_b;
  input matrix_vector_clock;
  input [95:0]matrix_vector_matrix_btint_b;
  input [95:0]matrix_vector_matrix_btint_a;

  wire cell_0_n_0;
  wire cell_0_n_1;
  wire cell_0_n_2;
  wire cell_0_n_3;
  wire cell_0_n_4;
  wire cell_0_n_5;
  wire cell_0_n_6;
  wire cell_0_n_7;
  wire cell_1_n_0;
  wire cell_1_n_1;
  wire cell_1_n_2;
  wire cell_1_n_3;
  wire cell_1_n_4;
  wire cell_1_n_5;
  wire cell_1_n_6;
  wire cell_1_n_7;
  wire cell_2_n_0;
  wire cell_2_n_1;
  wire cell_2_n_2;
  wire cell_2_n_3;
  wire cell_2_n_4;
  wire cell_2_n_5;
  wire cell_2_n_6;
  wire cell_2_n_7;
  wire [31:0]cell_b_in_btint_a;
  wire [31:0]cell_b_in_btint_b;
  wire [23:1]cell_c_in_btint_a;
  wire [24:0]cell_c_in_btint_b;
  wire [31:1]cell_c_out_btint_a;
  wire [7:0]cell_c_out_btint_b;
  wire [1:0]cell_c_out_overflow;
  wire cell_reset;
  wire control_PROC_STATE_i_1_n_0;
  wire matrix_vector_clock;
  wire matrix_vector_control_done_i_1_n_0;
  wire matrix_vector_control_n_167;
  wire matrix_vector_control_n_168;
  wire matrix_vector_control_n_4;
  wire matrix_vector_control_n_5;
  wire matrix_vector_control_reset_out_i_1_n_0;
  wire matrix_vector_done;
  wire [95:0]matrix_vector_matrix_btint_a;
  wire [95:0]matrix_vector_matrix_btint_b;
  wire matrix_vector_reset;
  wire [20:0]matrix_vector_result_btint_a;
  wire [23:0]matrix_vector_result_btint_b;
  wire [5:0]matrix_vector_result_overflow;
  wire matrix_vector_valid;
  wire [31:0]matrix_vector_vector_btint_a;
  wire [31:0]matrix_vector_vector_btint_b;
  wire result_overflow_next;
  wire valid_old;
  wire valid_old_i_1_n_0;

  bachelor_MATRIX_VECTOR_0_0_CELL cell_0
       (.D(cell_b_in_btint_b[31:24]),
        .E(matrix_vector_control_n_5),
        .SR(cell_reset),
        .cell_c_in_btint_b(cell_c_in_btint_b[24]),
        .cell_c_out_btint_a(cell_c_out_btint_a[31:25]),
        .\cell_c_out_btint_b_reg[0]_0 (cell_0_n_0),
        .\cell_c_out_btint_b_reg[1]_0 (cell_0_n_1),
        .\cell_c_out_btint_b_reg[2]_0 (cell_0_n_2),
        .\cell_c_out_btint_b_reg[3]_0 (cell_0_n_3),
        .\cell_c_out_btint_b_reg[4]_0 (cell_0_n_4),
        .\cell_c_out_btint_b_reg[5]_0 (cell_0_n_5),
        .\cell_c_out_btint_b_reg[6]_0 (cell_0_n_6),
        .\cell_c_out_btint_b_reg[7]_0 (cell_0_n_7),
        .matrix_vector_clock(matrix_vector_clock),
        .matrix_vector_reset(matrix_vector_reset),
        .matrix_vector_valid(matrix_vector_valid),
        .\multiplier_b_btint_a_reg[7]_0 (cell_b_in_btint_a[31:24]),
        .valid_old(valid_old));
  bachelor_MATRIX_VECTOR_0_0_CELL_0 cell_1
       (.D(cell_b_in_btint_b[23:16]),
        .E(matrix_vector_control_n_5),
        .SR(cell_reset),
        .cell_c_in_btint_a(cell_c_in_btint_a[23:17]),
        .cell_c_in_btint_b(cell_c_in_btint_b[23:16]),
        .cell_c_out_btint_a(cell_c_out_btint_a[23:17]),
        .\cell_c_out_btint_b_reg[0]_0 (cell_1_n_0),
        .\cell_c_out_btint_b_reg[1]_0 (cell_1_n_1),
        .\cell_c_out_btint_b_reg[2]_0 (cell_1_n_2),
        .\cell_c_out_btint_b_reg[3]_0 (cell_1_n_3),
        .\cell_c_out_btint_b_reg[4]_0 (cell_1_n_4),
        .\cell_c_out_btint_b_reg[5]_0 (cell_1_n_5),
        .\cell_c_out_btint_b_reg[6]_0 (cell_1_n_6),
        .\cell_c_out_btint_b_reg[7]_0 (cell_1_n_7),
        .matrix_vector_clock(matrix_vector_clock),
        .matrix_vector_reset(matrix_vector_reset),
        .matrix_vector_valid(matrix_vector_valid),
        .\multiplier_b_btint_a_reg[7]_0 (cell_b_in_btint_a[23:16]),
        .valid_old(valid_old));
  bachelor_MATRIX_VECTOR_0_0_CELL_1 cell_2
       (.D(cell_b_in_btint_b[15:8]),
        .E(matrix_vector_control_n_5),
        .SR(cell_reset),
        .cell_c_in_btint_a(cell_c_in_btint_a[15:9]),
        .cell_c_in_btint_b(cell_c_in_btint_b[15:8]),
        .cell_c_out_btint_a(cell_c_out_btint_a[15:9]),
        .\cell_c_out_btint_b_reg[0]_0 (cell_2_n_0),
        .\cell_c_out_btint_b_reg[1]_0 (cell_2_n_1),
        .\cell_c_out_btint_b_reg[2]_0 (cell_2_n_2),
        .\cell_c_out_btint_b_reg[3]_0 (cell_2_n_3),
        .\cell_c_out_btint_b_reg[4]_0 (cell_2_n_4),
        .\cell_c_out_btint_b_reg[5]_0 (cell_2_n_5),
        .\cell_c_out_btint_b_reg[6]_0 (cell_2_n_6),
        .\cell_c_out_btint_b_reg[7]_0 (cell_2_n_7),
        .matrix_vector_clock(matrix_vector_clock),
        .matrix_vector_reset(matrix_vector_reset),
        .matrix_vector_valid(matrix_vector_valid),
        .\multiplier_b_btint_a_reg[7]_0 (cell_b_in_btint_a[15:8]),
        .valid_old(valid_old));
  bachelor_MATRIX_VECTOR_0_0_CELL_2 cell_3
       (.D(cell_b_in_btint_b[7:0]),
        .E(matrix_vector_control_n_5),
        .Q(cell_c_out_btint_a[7:1]),
        .SR(cell_reset),
        .\adder_subtractor_b_btint_a_reg[7]_0 (cell_c_in_btint_a[7:1]),
        .\adder_subtractor_b_btint_b_reg[7]_0 (cell_c_in_btint_b[7:0]),
        .\cell_c_out_btint_b_reg[7]_0 (cell_c_out_btint_b),
        .\cell_c_out_overflow_reg[1]_0 (cell_c_out_overflow),
        .matrix_vector_clock(matrix_vector_clock),
        .\multiplier_b_btint_a_reg[7]_0 (cell_b_in_btint_a[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT1 #(
    .INIT(2'h1)) 
    control_PROC_STATE_i_1
       (.I0(matrix_vector_reset),
        .O(control_PROC_STATE_i_1_n_0));
  bachelor_MATRIX_VECTOR_0_0_MATRIX_VECTOR_CONTROL matrix_vector_control
       (.E(matrix_vector_control_n_5),
        .SR(cell_reset),
        .cell_b_in_btint_a(cell_b_in_btint_a),
        .cell_b_in_btint_b(cell_b_in_btint_b),
        .cell_c_in_btint_a({cell_c_in_btint_a[23:17],cell_c_in_btint_a[15:9],cell_c_in_btint_a[7:1]}),
        .cell_c_in_btint_b(cell_c_in_btint_b),
        .cell_c_out_btint_a({cell_c_out_btint_a[31:25],cell_c_out_btint_a[23:17],cell_c_out_btint_a[15:9],cell_c_out_btint_a[7:1]}),
        .control_PROC_STATE_reg_0(control_PROC_STATE_i_1_n_0),
        .\index_reg[30]_0 (matrix_vector_control_n_168),
        .matrix_vector_clock(matrix_vector_clock),
        .\matrix_vector_control_c_in_btint_b_reg[0]_0 (cell_2_n_0),
        .\matrix_vector_control_c_in_btint_b_reg[10]_0 (cell_1_n_2),
        .\matrix_vector_control_c_in_btint_b_reg[11]_0 (cell_1_n_3),
        .\matrix_vector_control_c_in_btint_b_reg[12]_0 (cell_1_n_4),
        .\matrix_vector_control_c_in_btint_b_reg[13]_0 (cell_1_n_5),
        .\matrix_vector_control_c_in_btint_b_reg[14]_0 (cell_1_n_6),
        .\matrix_vector_control_c_in_btint_b_reg[15]_0 (cell_1_n_7),
        .\matrix_vector_control_c_in_btint_b_reg[16]_0 (cell_0_n_0),
        .\matrix_vector_control_c_in_btint_b_reg[17]_0 (cell_0_n_1),
        .\matrix_vector_control_c_in_btint_b_reg[18]_0 (cell_0_n_2),
        .\matrix_vector_control_c_in_btint_b_reg[19]_0 (cell_0_n_3),
        .\matrix_vector_control_c_in_btint_b_reg[1]_0 (cell_2_n_1),
        .\matrix_vector_control_c_in_btint_b_reg[20]_0 (cell_0_n_4),
        .\matrix_vector_control_c_in_btint_b_reg[21]_0 (cell_0_n_5),
        .\matrix_vector_control_c_in_btint_b_reg[22]_0 (cell_0_n_6),
        .\matrix_vector_control_c_in_btint_b_reg[23]_0 (cell_0_n_7),
        .\matrix_vector_control_c_in_btint_b_reg[2]_0 (cell_2_n_2),
        .\matrix_vector_control_c_in_btint_b_reg[3]_0 (cell_2_n_3),
        .\matrix_vector_control_c_in_btint_b_reg[4]_0 (cell_2_n_4),
        .\matrix_vector_control_c_in_btint_b_reg[5]_0 (cell_2_n_5),
        .\matrix_vector_control_c_in_btint_b_reg[6]_0 (cell_2_n_6),
        .\matrix_vector_control_c_in_btint_b_reg[7]_0 (cell_2_n_7),
        .\matrix_vector_control_c_in_btint_b_reg[8]_0 (cell_1_n_0),
        .\matrix_vector_control_c_in_btint_b_reg[9]_0 (cell_1_n_1),
        .matrix_vector_control_done_reg_0(matrix_vector_control_done_i_1_n_0),
        .matrix_vector_control_reset_out_reg_0(matrix_vector_control_reset_out_i_1_n_0),
        .matrix_vector_done(matrix_vector_done),
        .matrix_vector_matrix_btint_a(matrix_vector_matrix_btint_a),
        .matrix_vector_matrix_btint_b(matrix_vector_matrix_btint_b),
        .matrix_vector_reset(matrix_vector_reset),
        .matrix_vector_result_btint_a(matrix_vector_result_btint_a),
        .matrix_vector_result_btint_b(matrix_vector_result_btint_b),
        .matrix_vector_result_overflow(matrix_vector_result_overflow),
        .matrix_vector_valid(matrix_vector_valid),
        .matrix_vector_valid_0(matrix_vector_control_n_167),
        .matrix_vector_vector_btint_a(matrix_vector_vector_btint_a),
        .matrix_vector_vector_btint_b(matrix_vector_vector_btint_b),
        .\result_btint_b_reg[7]_0 (cell_c_out_btint_b),
        .result_overflow_next(result_overflow_next),
        .\result_overflow_reg[5]_0 (cell_c_out_overflow),
        .valid_old(valid_old),
        .valid_old_reg_0(valid_old_i_1_n_0),
        .vector_done_reg_0(matrix_vector_control_n_4));
  LUT6 #(
    .INIT(64'h0000000002AACEAA)) 
    matrix_vector_control_done_i_1
       (.I0(matrix_vector_done),
        .I1(matrix_vector_valid),
        .I2(valid_old),
        .I3(result_overflow_next),
        .I4(matrix_vector_control_n_168),
        .I5(matrix_vector_reset),
        .O(matrix_vector_control_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002AACEAA)) 
    matrix_vector_control_reset_out_i_1
       (.I0(cell_reset),
        .I1(matrix_vector_valid),
        .I2(valid_old),
        .I3(result_overflow_next),
        .I4(matrix_vector_control_n_4),
        .I5(matrix_vector_reset),
        .O(matrix_vector_control_reset_out_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    valid_old_i_1
       (.I0(valid_old),
        .I1(matrix_vector_control_n_167),
        .I2(result_overflow_next),
        .I3(matrix_vector_valid),
        .I4(matrix_vector_reset),
        .O(valid_old_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "MATRIX_VECTOR_CONTROL" *) 
module bachelor_MATRIX_VECTOR_0_0_MATRIX_VECTOR_CONTROL
   (result_overflow_next,
    valid_old,
    SR,
    matrix_vector_done,
    vector_done_reg_0,
    E,
    matrix_vector_result_btint_a,
    matrix_vector_result_btint_b,
    matrix_vector_result_overflow,
    cell_b_in_btint_a,
    cell_b_in_btint_b,
    cell_c_in_btint_a,
    cell_c_in_btint_b,
    matrix_vector_valid_0,
    \index_reg[30]_0 ,
    matrix_vector_reset,
    matrix_vector_clock,
    control_PROC_STATE_reg_0,
    valid_old_reg_0,
    matrix_vector_control_reset_out_reg_0,
    matrix_vector_control_done_reg_0,
    matrix_vector_valid,
    matrix_vector_vector_btint_a,
    matrix_vector_vector_btint_b,
    cell_c_out_btint_a,
    \matrix_vector_control_c_in_btint_b_reg[23]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[22]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[21]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[20]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[19]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[18]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[17]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[16]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[15]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[14]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[13]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[12]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[11]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[10]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[9]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[8]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[7]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[6]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[5]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[4]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[3]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[2]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[1]_0 ,
    \matrix_vector_control_c_in_btint_b_reg[0]_0 ,
    \result_btint_b_reg[7]_0 ,
    matrix_vector_matrix_btint_b,
    matrix_vector_matrix_btint_a,
    \result_overflow_reg[5]_0 );
  output result_overflow_next;
  output valid_old;
  output [0:0]SR;
  output matrix_vector_done;
  output vector_done_reg_0;
  output [0:0]E;
  output [20:0]matrix_vector_result_btint_a;
  output [23:0]matrix_vector_result_btint_b;
  output [5:0]matrix_vector_result_overflow;
  output [31:0]cell_b_in_btint_a;
  output [31:0]cell_b_in_btint_b;
  output [20:0]cell_c_in_btint_a;
  output [24:0]cell_c_in_btint_b;
  output matrix_vector_valid_0;
  output \index_reg[30]_0 ;
  input matrix_vector_reset;
  input matrix_vector_clock;
  input control_PROC_STATE_reg_0;
  input valid_old_reg_0;
  input matrix_vector_control_reset_out_reg_0;
  input matrix_vector_control_done_reg_0;
  input matrix_vector_valid;
  input [31:0]matrix_vector_vector_btint_a;
  input [31:0]matrix_vector_vector_btint_b;
  input [27:0]cell_c_out_btint_a;
  input \matrix_vector_control_c_in_btint_b_reg[23]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[22]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[21]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[20]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[19]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[18]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[17]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[16]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[15]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[14]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[13]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[12]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[11]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[10]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[9]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[8]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[7]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[6]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[5]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[4]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[3]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[2]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[1]_0 ;
  input \matrix_vector_control_c_in_btint_b_reg[0]_0 ;
  input [7:0]\result_btint_b_reg[7]_0 ;
  input [95:0]matrix_vector_matrix_btint_b;
  input [95:0]matrix_vector_matrix_btint_a;
  input [1:0]\result_overflow_reg[5]_0 ;

  wire [0:0]E;
  wire [0:0]SR;
  wire [31:0]cell_b_in_btint_a;
  wire [31:0]cell_b_in_btint_b;
  wire [20:0]cell_c_in_btint_a;
  wire [24:0]cell_c_in_btint_b;
  wire [27:0]cell_c_out_btint_a;
  wire control_PROC_STATE;
  wire control_PROC_STATE_reg_0;
  wire [3:0]control_WAIT_N_COUNTER;
  wire \control_WAIT_N_COUNTER[0]_i_1_n_0 ;
  wire \control_WAIT_N_COUNTER[1]_i_1_n_0 ;
  wire \control_WAIT_N_COUNTER[2]_i_1_n_0 ;
  wire \control_WAIT_N_COUNTER[2]_i_2_n_0 ;
  wire \control_WAIT_N_COUNTER[3]_i_1_n_0 ;
  wire [127:0]index;
  wire \index[127]_i_4_n_0 ;
  wire \index[127]_i_5_n_0 ;
  wire \index[12]_i_3_n_0 ;
  wire \index[12]_i_4_n_0 ;
  wire \index[12]_i_5_n_0 ;
  wire \index[12]_i_6_n_0 ;
  wire \index[16]_i_3_n_0 ;
  wire \index[16]_i_4_n_0 ;
  wire \index[16]_i_5_n_0 ;
  wire \index[16]_i_6_n_0 ;
  wire \index[20]_i_3_n_0 ;
  wire \index[20]_i_4_n_0 ;
  wire \index[20]_i_5_n_0 ;
  wire \index[20]_i_6_n_0 ;
  wire \index[24]_i_3_n_0 ;
  wire \index[24]_i_4_n_0 ;
  wire \index[24]_i_5_n_0 ;
  wire \index[24]_i_6_n_0 ;
  wire \index[28]_i_3_n_0 ;
  wire \index[28]_i_4_n_0 ;
  wire \index[28]_i_5_n_0 ;
  wire \index[28]_i_6_n_0 ;
  wire \index[31]_i_3_n_0 ;
  wire \index[31]_i_4_n_0 ;
  wire \index[31]_i_5_n_0 ;
  wire \index[32]_i_1_n_0 ;
  wire \index[36]_i_3_n_0 ;
  wire \index[36]_i_4_n_0 ;
  wire \index[36]_i_5_n_0 ;
  wire \index[36]_i_6_n_0 ;
  wire \index[36]_i_7_n_0 ;
  wire \index[40]_i_3_n_0 ;
  wire \index[40]_i_4_n_0 ;
  wire \index[40]_i_5_n_0 ;
  wire \index[40]_i_6_n_0 ;
  wire \index[44]_i_3_n_0 ;
  wire \index[44]_i_4_n_0 ;
  wire \index[44]_i_5_n_0 ;
  wire \index[44]_i_6_n_0 ;
  wire \index[48]_i_3_n_0 ;
  wire \index[48]_i_4_n_0 ;
  wire \index[48]_i_5_n_0 ;
  wire \index[48]_i_6_n_0 ;
  wire \index[4]_i_3_n_0 ;
  wire \index[4]_i_4_n_0 ;
  wire \index[4]_i_5_n_0 ;
  wire \index[4]_i_6_n_0 ;
  wire \index[4]_i_7_n_0 ;
  wire \index[52]_i_3_n_0 ;
  wire \index[52]_i_4_n_0 ;
  wire \index[52]_i_5_n_0 ;
  wire \index[52]_i_6_n_0 ;
  wire \index[56]_i_3_n_0 ;
  wire \index[56]_i_4_n_0 ;
  wire \index[56]_i_5_n_0 ;
  wire \index[56]_i_6_n_0 ;
  wire \index[60]_i_3_n_0 ;
  wire \index[60]_i_4_n_0 ;
  wire \index[60]_i_5_n_0 ;
  wire \index[60]_i_6_n_0 ;
  wire \index[63]_i_3_n_0 ;
  wire \index[63]_i_4_n_0 ;
  wire \index[63]_i_5_n_0 ;
  wire \index[64]_i_1_n_0 ;
  wire \index[68]_i_3_n_0 ;
  wire \index[68]_i_4_n_0 ;
  wire \index[68]_i_5_n_0 ;
  wire \index[68]_i_6_n_0 ;
  wire \index[68]_i_7_n_0 ;
  wire \index[72]_i_3_n_0 ;
  wire \index[72]_i_4_n_0 ;
  wire \index[72]_i_5_n_0 ;
  wire \index[72]_i_6_n_0 ;
  wire \index[76]_i_3_n_0 ;
  wire \index[76]_i_4_n_0 ;
  wire \index[76]_i_5_n_0 ;
  wire \index[76]_i_6_n_0 ;
  wire \index[80]_i_3_n_0 ;
  wire \index[80]_i_4_n_0 ;
  wire \index[80]_i_5_n_0 ;
  wire \index[80]_i_6_n_0 ;
  wire \index[84]_i_3_n_0 ;
  wire \index[84]_i_4_n_0 ;
  wire \index[84]_i_5_n_0 ;
  wire \index[84]_i_6_n_0 ;
  wire \index[88]_i_3_n_0 ;
  wire \index[88]_i_4_n_0 ;
  wire \index[88]_i_5_n_0 ;
  wire \index[88]_i_6_n_0 ;
  wire \index[8]_i_3_n_0 ;
  wire \index[8]_i_4_n_0 ;
  wire \index[8]_i_5_n_0 ;
  wire \index[8]_i_6_n_0 ;
  wire \index[92]_i_3_n_0 ;
  wire \index[92]_i_4_n_0 ;
  wire \index[92]_i_5_n_0 ;
  wire \index[92]_i_6_n_0 ;
  wire \index[95]_i_3_n_0 ;
  wire \index[95]_i_4_n_0 ;
  wire \index[95]_i_5_n_0 ;
  wire \index[99]_i_2_n_0 ;
  wire [31:1]index_next0;
  wire [127:0]index_next0_in;
  wire [31:1]index_next1;
  wire [31:1]index_next2;
  wire [31:1]index_next3;
  wire \index_reg[100]_i_2_n_0 ;
  wire \index_reg[100]_i_2_n_1 ;
  wire \index_reg[100]_i_2_n_2 ;
  wire \index_reg[100]_i_2_n_3 ;
  wire \index_reg[104]_i_2_n_0 ;
  wire \index_reg[104]_i_2_n_1 ;
  wire \index_reg[104]_i_2_n_2 ;
  wire \index_reg[104]_i_2_n_3 ;
  wire \index_reg[108]_i_2_n_0 ;
  wire \index_reg[108]_i_2_n_1 ;
  wire \index_reg[108]_i_2_n_2 ;
  wire \index_reg[108]_i_2_n_3 ;
  wire \index_reg[112]_i_2_n_0 ;
  wire \index_reg[112]_i_2_n_1 ;
  wire \index_reg[112]_i_2_n_2 ;
  wire \index_reg[112]_i_2_n_3 ;
  wire \index_reg[116]_i_2_n_0 ;
  wire \index_reg[116]_i_2_n_1 ;
  wire \index_reg[116]_i_2_n_2 ;
  wire \index_reg[116]_i_2_n_3 ;
  wire \index_reg[120]_i_2_n_0 ;
  wire \index_reg[120]_i_2_n_1 ;
  wire \index_reg[120]_i_2_n_2 ;
  wire \index_reg[120]_i_2_n_3 ;
  wire \index_reg[124]_i_2_n_0 ;
  wire \index_reg[124]_i_2_n_1 ;
  wire \index_reg[124]_i_2_n_2 ;
  wire \index_reg[124]_i_2_n_3 ;
  wire \index_reg[127]_i_3_n_2 ;
  wire \index_reg[127]_i_3_n_3 ;
  wire \index_reg[12]_i_2_n_0 ;
  wire \index_reg[12]_i_2_n_1 ;
  wire \index_reg[12]_i_2_n_2 ;
  wire \index_reg[12]_i_2_n_3 ;
  wire \index_reg[16]_i_2_n_0 ;
  wire \index_reg[16]_i_2_n_1 ;
  wire \index_reg[16]_i_2_n_2 ;
  wire \index_reg[16]_i_2_n_3 ;
  wire \index_reg[20]_i_2_n_0 ;
  wire \index_reg[20]_i_2_n_1 ;
  wire \index_reg[20]_i_2_n_2 ;
  wire \index_reg[20]_i_2_n_3 ;
  wire \index_reg[24]_i_2_n_0 ;
  wire \index_reg[24]_i_2_n_1 ;
  wire \index_reg[24]_i_2_n_2 ;
  wire \index_reg[24]_i_2_n_3 ;
  wire \index_reg[28]_i_2_n_0 ;
  wire \index_reg[28]_i_2_n_1 ;
  wire \index_reg[28]_i_2_n_2 ;
  wire \index_reg[28]_i_2_n_3 ;
  wire \index_reg[30]_0 ;
  wire \index_reg[31]_i_2_n_2 ;
  wire \index_reg[31]_i_2_n_3 ;
  wire \index_reg[36]_i_2_n_0 ;
  wire \index_reg[36]_i_2_n_1 ;
  wire \index_reg[36]_i_2_n_2 ;
  wire \index_reg[36]_i_2_n_3 ;
  wire \index_reg[40]_i_2_n_0 ;
  wire \index_reg[40]_i_2_n_1 ;
  wire \index_reg[40]_i_2_n_2 ;
  wire \index_reg[40]_i_2_n_3 ;
  wire \index_reg[44]_i_2_n_0 ;
  wire \index_reg[44]_i_2_n_1 ;
  wire \index_reg[44]_i_2_n_2 ;
  wire \index_reg[44]_i_2_n_3 ;
  wire \index_reg[48]_i_2_n_0 ;
  wire \index_reg[48]_i_2_n_1 ;
  wire \index_reg[48]_i_2_n_2 ;
  wire \index_reg[48]_i_2_n_3 ;
  wire \index_reg[4]_i_2_n_0 ;
  wire \index_reg[4]_i_2_n_1 ;
  wire \index_reg[4]_i_2_n_2 ;
  wire \index_reg[4]_i_2_n_3 ;
  wire \index_reg[52]_i_2_n_0 ;
  wire \index_reg[52]_i_2_n_1 ;
  wire \index_reg[52]_i_2_n_2 ;
  wire \index_reg[52]_i_2_n_3 ;
  wire \index_reg[56]_i_2_n_0 ;
  wire \index_reg[56]_i_2_n_1 ;
  wire \index_reg[56]_i_2_n_2 ;
  wire \index_reg[56]_i_2_n_3 ;
  wire \index_reg[60]_i_2_n_0 ;
  wire \index_reg[60]_i_2_n_1 ;
  wire \index_reg[60]_i_2_n_2 ;
  wire \index_reg[60]_i_2_n_3 ;
  wire \index_reg[63]_i_2_n_2 ;
  wire \index_reg[63]_i_2_n_3 ;
  wire \index_reg[68]_i_2_n_0 ;
  wire \index_reg[68]_i_2_n_1 ;
  wire \index_reg[68]_i_2_n_2 ;
  wire \index_reg[68]_i_2_n_3 ;
  wire \index_reg[72]_i_2_n_0 ;
  wire \index_reg[72]_i_2_n_1 ;
  wire \index_reg[72]_i_2_n_2 ;
  wire \index_reg[72]_i_2_n_3 ;
  wire \index_reg[76]_i_2_n_0 ;
  wire \index_reg[76]_i_2_n_1 ;
  wire \index_reg[76]_i_2_n_2 ;
  wire \index_reg[76]_i_2_n_3 ;
  wire \index_reg[80]_i_2_n_0 ;
  wire \index_reg[80]_i_2_n_1 ;
  wire \index_reg[80]_i_2_n_2 ;
  wire \index_reg[80]_i_2_n_3 ;
  wire \index_reg[84]_i_2_n_0 ;
  wire \index_reg[84]_i_2_n_1 ;
  wire \index_reg[84]_i_2_n_2 ;
  wire \index_reg[84]_i_2_n_3 ;
  wire \index_reg[88]_i_2_n_0 ;
  wire \index_reg[88]_i_2_n_1 ;
  wire \index_reg[88]_i_2_n_2 ;
  wire \index_reg[88]_i_2_n_3 ;
  wire \index_reg[8]_i_2_n_0 ;
  wire \index_reg[8]_i_2_n_1 ;
  wire \index_reg[8]_i_2_n_2 ;
  wire \index_reg[8]_i_2_n_3 ;
  wire \index_reg[92]_i_2_n_0 ;
  wire \index_reg[92]_i_2_n_1 ;
  wire \index_reg[92]_i_2_n_2 ;
  wire \index_reg[92]_i_2_n_3 ;
  wire \index_reg[95]_i_2_n_2 ;
  wire \index_reg[95]_i_2_n_3 ;
  wire matrix_vector_clock;
  wire \matrix_vector_control_b_in_btint_a[0]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[0]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[10]_i_10_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[10]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[10]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[10]_i_4_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[10]_i_5_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[10]_i_6_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[10]_i_7_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[10]_i_8_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[10]_i_9_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[11]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[11]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[12]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[12]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[13]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[13]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[14]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[14]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[14]_i_3_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[15]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[15]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[16]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[16]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[17]_i_10_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[17]_i_11_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[17]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[17]_i_3_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[17]_i_4_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[17]_i_5_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[17]_i_6_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[17]_i_7_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[17]_i_8_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[17]_i_9_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[18]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[18]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[19]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[19]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[1]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[1]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[20]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[20]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[21]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[21]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[22]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[22]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[23]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[23]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[24]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[24]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[25]_i_10_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[25]_i_11_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[25]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[25]_i_3_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[25]_i_4_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[25]_i_5_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[25]_i_6_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[25]_i_7_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[25]_i_8_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[25]_i_9_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[26]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[26]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[27]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[27]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[28]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[28]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[29]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[29]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[2]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[2]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[30]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[30]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[31]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[31]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[31]_i_3_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[3]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[3]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[4]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[4]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[5]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[5]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[6]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[6]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[7]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[7]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[8]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[8]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[9]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_a[9]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[0]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[0]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[10]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[10]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[11]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[11]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[12]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[12]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[13]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[13]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[14]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[14]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[15]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[15]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[16]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[16]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[17]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[17]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[18]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[18]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[19]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[19]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[1]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[1]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[20]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[20]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[21]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[21]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[22]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[22]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[23]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[23]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[24]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[24]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[25]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[25]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[26]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[26]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[27]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[27]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[28]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[28]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[29]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[29]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[2]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[2]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[30]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[30]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[31]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[31]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[3]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[3]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[4]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[4]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[5]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[5]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[6]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[6]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[7]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[7]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[8]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[8]_i_2_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[9]_i_1_n_0 ;
  wire \matrix_vector_control_b_in_btint_b[9]_i_2_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[10]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[11]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[12]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[13]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[14]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[15]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[17]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[18]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[19]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[1]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[20]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[21]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[22]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[23]_i_2_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[2]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[3]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[4]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[5]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[6]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[7]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_a[9]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_b[24]_i_1_n_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[0]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[10]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[11]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[12]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[13]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[14]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[15]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[16]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[17]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[18]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[19]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[1]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[20]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[21]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[22]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[23]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[2]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[3]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[4]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[5]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[6]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[7]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[8]_0 ;
  wire \matrix_vector_control_c_in_btint_b_reg[9]_0 ;
  wire matrix_vector_control_done_i_3_n_0;
  wire matrix_vector_control_done_i_4_n_0;
  wire matrix_vector_control_done_i_5_n_0;
  wire matrix_vector_control_done_i_6_n_0;
  wire matrix_vector_control_done_i_7_n_0;
  wire matrix_vector_control_done_i_8_n_0;
  wire matrix_vector_control_done_i_9_n_0;
  wire matrix_vector_control_done_reg_0;
  wire matrix_vector_control_reset_out_next0_out;
  wire matrix_vector_control_reset_out_reg_0;
  wire \matrix_vector_control_result_btint_a[10]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[11]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[12]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[13]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[14]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[15]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[17]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[18]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[19]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[1]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[20]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[21]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[22]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[23]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[23]_i_2_n_0 ;
  wire \matrix_vector_control_result_btint_a[23]_i_3_n_0 ;
  wire \matrix_vector_control_result_btint_a[23]_i_4_n_0 ;
  wire \matrix_vector_control_result_btint_a[2]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[3]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[4]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[5]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[6]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[7]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_a[9]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[0]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[10]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[11]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[12]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[13]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[14]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[15]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[16]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[17]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[18]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[19]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[1]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[20]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[21]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[21]_i_2_n_0 ;
  wire \matrix_vector_control_result_btint_b[22]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[23]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[23]_i_2_n_0 ;
  wire \matrix_vector_control_result_btint_b[2]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[3]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[4]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[5]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[6]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[7]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[8]_i_1_n_0 ;
  wire \matrix_vector_control_result_btint_b[9]_i_1_n_0 ;
  wire \matrix_vector_control_result_overflow[0]_i_1_n_0 ;
  wire \matrix_vector_control_result_overflow[1]_i_1_n_0 ;
  wire \matrix_vector_control_result_overflow[2]_i_1_n_0 ;
  wire \matrix_vector_control_result_overflow[3]_i_1_n_0 ;
  wire \matrix_vector_control_result_overflow[4]_i_1_n_0 ;
  wire \matrix_vector_control_result_overflow[5]_i_1_n_0 ;
  wire matrix_vector_done;
  wire [95:0]matrix_vector_matrix_btint_a;
  wire [95:0]matrix_vector_matrix_btint_b;
  wire matrix_vector_reset;
  wire [20:0]matrix_vector_result_btint_a;
  wire [23:0]matrix_vector_result_btint_b;
  wire [5:0]matrix_vector_result_overflow;
  wire matrix_vector_valid;
  wire matrix_vector_valid_0;
  wire [31:0]matrix_vector_vector_btint_a;
  wire [31:0]matrix_vector_vector_btint_b;
  wire [31:0]p_0_in;
  wire [23:1]result_btint_a;
  wire \result_btint_a[15]_i_2_n_0 ;
  wire \result_btint_a[23]_i_10_n_0 ;
  wire \result_btint_a[23]_i_11_n_0 ;
  wire \result_btint_a[23]_i_12_n_0 ;
  wire \result_btint_a[23]_i_13_n_0 ;
  wire \result_btint_a[23]_i_14_n_0 ;
  wire \result_btint_a[23]_i_15_n_0 ;
  wire \result_btint_a[23]_i_16_n_0 ;
  wire \result_btint_a[23]_i_17_n_0 ;
  wire \result_btint_a[23]_i_18_n_0 ;
  wire \result_btint_a[23]_i_20_n_0 ;
  wire \result_btint_a[23]_i_24_n_0 ;
  wire \result_btint_a[23]_i_25_n_0 ;
  wire \result_btint_a[23]_i_26_n_0 ;
  wire \result_btint_a[23]_i_27_n_0 ;
  wire \result_btint_a[23]_i_28_n_0 ;
  wire \result_btint_a[23]_i_29_n_0 ;
  wire \result_btint_a[23]_i_2_n_0 ;
  wire \result_btint_a[23]_i_30_n_0 ;
  wire \result_btint_a[23]_i_31_n_0 ;
  wire \result_btint_a[23]_i_32_n_0 ;
  wire \result_btint_a[23]_i_33_n_0 ;
  wire \result_btint_a[23]_i_34_n_0 ;
  wire \result_btint_a[23]_i_35_n_0 ;
  wire \result_btint_a[23]_i_36_n_0 ;
  wire \result_btint_a[23]_i_37_n_0 ;
  wire \result_btint_a[23]_i_38_n_0 ;
  wire \result_btint_a[23]_i_39_n_0 ;
  wire \result_btint_a[23]_i_3_n_0 ;
  wire \result_btint_a[23]_i_5_n_0 ;
  wire \result_btint_a[23]_i_6_n_0 ;
  wire \result_btint_a[23]_i_7_n_0 ;
  wire \result_btint_a[23]_i_8_n_0 ;
  wire \result_btint_a[23]_i_9_n_0 ;
  wire \result_btint_a[7]_i_2_n_0 ;
  wire [23:1]result_btint_a_next;
  wire \result_btint_a_reg[23]_i_19_n_0 ;
  wire \result_btint_a_reg[23]_i_19_n_1 ;
  wire \result_btint_a_reg[23]_i_19_n_2 ;
  wire \result_btint_a_reg[23]_i_19_n_3 ;
  wire \result_btint_a_reg[23]_i_21_n_0 ;
  wire \result_btint_a_reg[23]_i_21_n_1 ;
  wire \result_btint_a_reg[23]_i_21_n_2 ;
  wire \result_btint_a_reg[23]_i_21_n_3 ;
  wire \result_btint_a_reg[23]_i_22_n_0 ;
  wire \result_btint_a_reg[23]_i_22_n_1 ;
  wire \result_btint_a_reg[23]_i_22_n_2 ;
  wire \result_btint_a_reg[23]_i_22_n_3 ;
  wire \result_btint_a_reg[23]_i_23_n_0 ;
  wire \result_btint_a_reg[23]_i_23_n_1 ;
  wire \result_btint_a_reg[23]_i_23_n_2 ;
  wire \result_btint_a_reg[23]_i_23_n_3 ;
  wire \result_btint_a_reg[23]_i_4_n_0 ;
  wire \result_btint_a_reg[23]_i_4_n_1 ;
  wire \result_btint_a_reg[23]_i_4_n_2 ;
  wire \result_btint_a_reg[23]_i_4_n_3 ;
  wire [23:0]result_btint_b;
  wire [23:0]result_btint_b_next;
  wire [7:0]\result_btint_b_reg[7]_0 ;
  wire [5:0]result_overflow;
  wire \result_overflow[3]_i_10_n_0 ;
  wire \result_overflow[3]_i_11_n_0 ;
  wire \result_overflow[3]_i_12_n_0 ;
  wire \result_overflow[3]_i_13_n_0 ;
  wire \result_overflow[3]_i_14_n_0 ;
  wire \result_overflow[3]_i_15_n_0 ;
  wire \result_overflow[3]_i_3_n_0 ;
  wire \result_overflow[3]_i_5_n_0 ;
  wire \result_overflow[3]_i_6_n_0 ;
  wire \result_overflow[3]_i_8_n_0 ;
  wire \result_overflow[3]_i_9_n_0 ;
  wire \result_overflow[5]_i_2_n_0 ;
  wire \result_overflow[5]_i_3_n_0 ;
  wire \result_overflow[5]_i_4_n_0 ;
  wire \result_overflow[5]_i_5_n_0 ;
  wire \result_overflow[5]_i_6_n_0 ;
  wire \result_overflow[5]_i_7_n_0 ;
  wire result_overflow_next;
  wire [5:0]result_overflow_next0_in;
  wire [31:2]result_overflow_next1;
  wire \result_overflow_reg[3]_i_2_n_3 ;
  wire \result_overflow_reg[3]_i_4_n_0 ;
  wire \result_overflow_reg[3]_i_4_n_1 ;
  wire \result_overflow_reg[3]_i_4_n_2 ;
  wire \result_overflow_reg[3]_i_4_n_3 ;
  wire \result_overflow_reg[3]_i_7_n_0 ;
  wire \result_overflow_reg[3]_i_7_n_1 ;
  wire \result_overflow_reg[3]_i_7_n_2 ;
  wire \result_overflow_reg[3]_i_7_n_3 ;
  wire [1:0]\result_overflow_reg[5]_0 ;
  wire valid_old;
  wire valid_old_reg_0;
  wire vector_done;
  wire vector_done_i_1_n_0;
  wire vector_done_reg_0;
  wire [3:2]\NLW_index_reg[127]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_index_reg[127]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_index_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_index_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_index_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_index_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_index_reg[95]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_index_reg[95]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_result_overflow_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_result_overflow_reg[3]_i_2_O_UNCONNECTED ;

  FDRE control_PROC_STATE_reg
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(control_PROC_STATE_reg_0),
        .Q(control_PROC_STATE),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \control_WAIT_N_COUNTER[0]_i_1 
       (.I0(result_overflow_next),
        .I1(control_WAIT_N_COUNTER[0]),
        .O(\control_WAIT_N_COUNTER[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \control_WAIT_N_COUNTER[1]_i_1 
       (.I0(control_WAIT_N_COUNTER[1]),
        .I1(control_WAIT_N_COUNTER[0]),
        .I2(result_overflow_next),
        .O(\control_WAIT_N_COUNTER[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \control_WAIT_N_COUNTER[2]_i_1 
       (.I0(result_overflow_next),
        .I1(control_WAIT_N_COUNTER[2]),
        .I2(control_WAIT_N_COUNTER[3]),
        .I3(control_WAIT_N_COUNTER[0]),
        .I4(control_WAIT_N_COUNTER[1]),
        .O(\control_WAIT_N_COUNTER[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFFE1)) 
    \control_WAIT_N_COUNTER[2]_i_2 
       (.I0(control_WAIT_N_COUNTER[0]),
        .I1(control_WAIT_N_COUNTER[1]),
        .I2(control_WAIT_N_COUNTER[2]),
        .I3(result_overflow_next),
        .O(\control_WAIT_N_COUNTER[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAFAFAEB)) 
    \control_WAIT_N_COUNTER[3]_i_1 
       (.I0(result_overflow_next),
        .I1(control_WAIT_N_COUNTER[2]),
        .I2(control_WAIT_N_COUNTER[3]),
        .I3(control_WAIT_N_COUNTER[0]),
        .I4(control_WAIT_N_COUNTER[1]),
        .O(\control_WAIT_N_COUNTER[3]_i_1_n_0 ));
  FDRE \control_WAIT_N_COUNTER_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\control_WAIT_N_COUNTER[2]_i_1_n_0 ),
        .D(\control_WAIT_N_COUNTER[0]_i_1_n_0 ),
        .Q(control_WAIT_N_COUNTER[0]),
        .R(matrix_vector_reset));
  FDRE \control_WAIT_N_COUNTER_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\control_WAIT_N_COUNTER[2]_i_1_n_0 ),
        .D(\control_WAIT_N_COUNTER[1]_i_1_n_0 ),
        .Q(control_WAIT_N_COUNTER[1]),
        .R(matrix_vector_reset));
  FDRE \control_WAIT_N_COUNTER_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\control_WAIT_N_COUNTER[2]_i_1_n_0 ),
        .D(\control_WAIT_N_COUNTER[2]_i_2_n_0 ),
        .Q(control_WAIT_N_COUNTER[2]),
        .R(matrix_vector_reset));
  FDRE \control_WAIT_N_COUNTER_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(\control_WAIT_N_COUNTER[3]_i_1_n_0 ),
        .Q(control_WAIT_N_COUNTER[3]),
        .R(matrix_vector_reset));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \index[0]_i_1 
       (.I0(\index[99]_i_2_n_0 ),
        .I1(index[0]),
        .I2(\index[127]_i_4_n_0 ),
        .O(index_next0_in[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[100]_i_1 
       (.I0(index_next3[4]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[100]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[100]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[100]_i_3 
       (.I0(index[96]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[100]_i_4 
       (.I0(index[100]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[100]_i_5 
       (.I0(index[99]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[100]_i_6 
       (.I0(index[98]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[100]_i_7 
       (.I0(index[97]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[101]_i_1 
       (.I0(index_next3[5]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[101]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[101]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[102]_i_1 
       (.I0(index_next3[6]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[102]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[102]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[103]_i_1 
       (.I0(index_next3[7]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[103]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[103]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[104]_i_1 
       (.I0(index_next3[8]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[104]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[104]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[104]_i_3 
       (.I0(index[104]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[104]_i_4 
       (.I0(index[103]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[104]_i_5 
       (.I0(index[102]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[104]_i_6 
       (.I0(index[101]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[105]_i_1 
       (.I0(index_next3[9]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[105]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[105]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[106]_i_1 
       (.I0(index_next3[10]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[106]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[106]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[107]_i_1 
       (.I0(index_next3[11]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[107]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[107]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[108]_i_1 
       (.I0(index_next3[12]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[108]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[108]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[108]_i_3 
       (.I0(index[108]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[108]_i_4 
       (.I0(index[107]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[108]_i_5 
       (.I0(index[106]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[108]_i_6 
       (.I0(index[105]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[9]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[109]_i_1 
       (.I0(index_next3[13]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[109]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[109]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[10]_i_1 
       (.I0(index_next0[10]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[10]),
        .O(index_next0_in[10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[110]_i_1 
       (.I0(index_next3[14]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[110]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[110]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[111]_i_1 
       (.I0(index_next3[15]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[111]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[111]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[112]_i_1 
       (.I0(index_next3[16]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[112]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[112]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[112]_i_3 
       (.I0(index[112]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[112]_i_4 
       (.I0(index[111]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[112]_i_5 
       (.I0(index[110]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[112]_i_6 
       (.I0(index[109]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[113]_i_1 
       (.I0(index_next3[17]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[113]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[113]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[114]_i_1 
       (.I0(index_next3[18]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[114]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[114]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[115]_i_1 
       (.I0(index_next3[19]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[115]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[115]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[116]_i_1 
       (.I0(index_next3[20]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[116]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[116]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[116]_i_3 
       (.I0(index[116]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[116]_i_4 
       (.I0(index[115]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[116]_i_5 
       (.I0(index[114]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[116]_i_6 
       (.I0(index[113]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[117]_i_1 
       (.I0(index_next3[21]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[117]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[117]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[118]_i_1 
       (.I0(index_next3[22]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[118]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[118]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[119]_i_1 
       (.I0(index_next3[23]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[119]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[119]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[11]_i_1 
       (.I0(index_next0[11]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[11]),
        .O(index_next0_in[11]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[120]_i_1 
       (.I0(index_next3[24]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[120]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[120]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[120]_i_3 
       (.I0(index[120]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[120]_i_4 
       (.I0(index[119]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[120]_i_5 
       (.I0(index[118]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[120]_i_6 
       (.I0(index[117]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[121]_i_1 
       (.I0(index_next3[25]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[121]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[121]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[122]_i_1 
       (.I0(index_next3[26]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[122]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[122]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[123]_i_1 
       (.I0(index_next3[27]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[123]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[123]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[124]_i_1 
       (.I0(index_next3[28]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[124]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[124]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[124]_i_3 
       (.I0(index[124]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[124]_i_4 
       (.I0(index[123]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[124]_i_5 
       (.I0(index[122]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[124]_i_6 
       (.I0(index[121]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[25]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[125]_i_1 
       (.I0(index_next3[29]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[125]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[125]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[126]_i_1 
       (.I0(index_next3[30]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[126]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[126]));
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    \index[127]_i_1 
       (.I0(control_WAIT_N_COUNTER[2]),
        .I1(control_WAIT_N_COUNTER[3]),
        .I2(control_WAIT_N_COUNTER[0]),
        .I3(control_WAIT_N_COUNTER[1]),
        .I4(control_PROC_STATE),
        .O(result_overflow_next));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[127]_i_2 
       (.I0(index_next3[31]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[127]),
        .I3(\index[127]_i_5_n_0 ),
        .O(index_next0_in[127]));
  LUT3 #(
    .INIT(8'h40)) 
    \index[127]_i_4 
       (.I0(\index[99]_i_2_n_0 ),
        .I1(vector_done),
        .I2(matrix_vector_valid),
        .O(\index[127]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \index[127]_i_5 
       (.I0(matrix_vector_valid),
        .I1(valid_old),
        .O(\index[127]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \index[127]_i_6 
       (.I0(index[127]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[127]_i_7 
       (.I0(index[126]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[127]_i_8 
       (.I0(index[125]),
        .I1(matrix_vector_valid_0),
        .O(p_0_in[29]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[12]_i_1 
       (.I0(index_next0[12]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[12]),
        .O(index_next0_in[12]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[12]_i_3 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[12]),
        .O(\index[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[12]_i_4 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[11]),
        .O(\index[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[12]_i_5 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[10]),
        .O(\index[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[12]_i_6 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[9]),
        .O(\index[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[13]_i_1 
       (.I0(index_next0[13]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[13]),
        .O(index_next0_in[13]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[14]_i_1 
       (.I0(index_next0[14]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[14]),
        .O(index_next0_in[14]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[15]_i_1 
       (.I0(index_next0[15]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[15]),
        .O(index_next0_in[15]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[16]_i_1 
       (.I0(index_next0[16]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[16]),
        .O(index_next0_in[16]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[16]_i_3 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[16]),
        .O(\index[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[16]_i_4 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[15]),
        .O(\index[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[16]_i_5 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[14]),
        .O(\index[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[16]_i_6 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[13]),
        .O(\index[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[17]_i_1 
       (.I0(index_next0[17]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[17]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[17]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[18]_i_1 
       (.I0(index_next0[18]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[18]),
        .O(index_next0_in[18]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[19]_i_1 
       (.I0(index_next0[19]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[19]),
        .O(index_next0_in[19]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[1]_i_1 
       (.I0(index_next0[1]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[1]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[1]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[20]_i_1 
       (.I0(index_next0[20]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[20]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[20]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[20]_i_3 
       (.I0(index[20]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\index[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[20]_i_4 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[19]),
        .O(\index[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[20]_i_5 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[18]),
        .O(\index[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[20]_i_6 
       (.I0(index[17]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\index[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[21]_i_1 
       (.I0(index_next0[21]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[21]),
        .O(index_next0_in[21]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[22]_i_1 
       (.I0(index_next0[22]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[22]),
        .O(index_next0_in[22]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[23]_i_1 
       (.I0(index_next0[23]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[23]),
        .O(index_next0_in[23]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[24]_i_1 
       (.I0(index_next0[24]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[24]),
        .O(index_next0_in[24]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[24]_i_3 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[24]),
        .O(\index[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[24]_i_4 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[23]),
        .O(\index[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[24]_i_5 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[22]),
        .O(\index[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[24]_i_6 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[21]),
        .O(\index[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[25]_i_1 
       (.I0(index_next0[25]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[25]),
        .O(index_next0_in[25]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[26]_i_1 
       (.I0(index_next0[26]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[26]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[26]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[27]_i_1 
       (.I0(index_next0[27]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[27]),
        .O(index_next0_in[27]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[28]_i_1 
       (.I0(index_next0[28]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[28]),
        .O(index_next0_in[28]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[28]_i_3 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[28]),
        .O(\index[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[28]_i_4 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[27]),
        .O(\index[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[28]_i_5 
       (.I0(index[26]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\index[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[28]_i_6 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[25]),
        .O(\index[28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[29]_i_1 
       (.I0(index_next0[29]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[29]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[29]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[2]_i_1 
       (.I0(index_next0[2]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[2]),
        .O(index_next0_in[2]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[30]_i_1 
       (.I0(index_next0[30]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[30]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[30]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[31]_i_1 
       (.I0(index_next0[31]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[31]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[31]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[31]_i_3 
       (.I0(index[31]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\index[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[31]_i_4 
       (.I0(index[30]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\index[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[31]_i_5 
       (.I0(index[29]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\index[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \index[32]_i_1 
       (.I0(index[32]),
        .I1(\index[99]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .O(\index[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[33]_i_1 
       (.I0(index_next1[1]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[33]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[33]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[34]_i_1 
       (.I0(index_next1[2]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[34]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[34]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[35]_i_1 
       (.I0(index_next1[3]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[35]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[35]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[36]_i_1 
       (.I0(index_next1[4]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[36]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[36]));
  LUT2 #(
    .INIT(4'h2)) 
    \index[36]_i_3 
       (.I0(index[32]),
        .I1(matrix_vector_valid_0),
        .O(\index[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[36]_i_4 
       (.I0(index[36]),
        .I1(matrix_vector_valid_0),
        .O(\index[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[36]_i_5 
       (.I0(index[35]),
        .I1(matrix_vector_valid_0),
        .O(\index[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[36]_i_6 
       (.I0(index[34]),
        .I1(matrix_vector_valid_0),
        .O(\index[36]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[36]_i_7 
       (.I0(index[33]),
        .I1(matrix_vector_valid_0),
        .O(\index[36]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[37]_i_1 
       (.I0(index_next1[5]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[37]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[37]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[38]_i_1 
       (.I0(index_next1[6]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[38]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[38]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[39]_i_1 
       (.I0(index_next1[7]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[39]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[39]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[3]_i_1 
       (.I0(index_next0[3]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[3]),
        .O(index_next0_in[3]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[40]_i_1 
       (.I0(index_next1[8]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[40]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[40]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[40]_i_3 
       (.I0(index[40]),
        .I1(matrix_vector_valid_0),
        .O(\index[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[40]_i_4 
       (.I0(index[39]),
        .I1(matrix_vector_valid_0),
        .O(\index[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[40]_i_5 
       (.I0(index[38]),
        .I1(matrix_vector_valid_0),
        .O(\index[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[40]_i_6 
       (.I0(index[37]),
        .I1(matrix_vector_valid_0),
        .O(\index[40]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[41]_i_1 
       (.I0(index_next1[9]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[41]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[41]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[42]_i_1 
       (.I0(index_next1[10]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[42]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[42]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[43]_i_1 
       (.I0(index_next1[11]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[43]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[43]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[44]_i_1 
       (.I0(index_next1[12]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[44]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[44]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[44]_i_3 
       (.I0(index[44]),
        .I1(matrix_vector_valid_0),
        .O(\index[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[44]_i_4 
       (.I0(index[43]),
        .I1(matrix_vector_valid_0),
        .O(\index[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[44]_i_5 
       (.I0(index[42]),
        .I1(matrix_vector_valid_0),
        .O(\index[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[44]_i_6 
       (.I0(index[41]),
        .I1(matrix_vector_valid_0),
        .O(\index[44]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[45]_i_1 
       (.I0(index_next1[13]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[45]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[45]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[46]_i_1 
       (.I0(index_next1[14]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[46]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[46]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[47]_i_1 
       (.I0(index_next1[15]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[47]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[47]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[48]_i_1 
       (.I0(index_next1[16]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[48]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[48]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[48]_i_3 
       (.I0(index[48]),
        .I1(matrix_vector_valid_0),
        .O(\index[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[48]_i_4 
       (.I0(index[47]),
        .I1(matrix_vector_valid_0),
        .O(\index[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[48]_i_5 
       (.I0(index[46]),
        .I1(matrix_vector_valid_0),
        .O(\index[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[48]_i_6 
       (.I0(index[45]),
        .I1(matrix_vector_valid_0),
        .O(\index[48]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[49]_i_1 
       (.I0(index_next1[17]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[49]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[49]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[4]_i_1 
       (.I0(index_next0[4]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[4]),
        .O(index_next0_in[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[4]_i_3 
       (.I0(index[0]),
        .I1(\index[127]_i_5_n_0 ),
        .O(\index[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[4]_i_4 
       (.I0(\index[127]_i_5_n_0 ),
        .I1(index[4]),
        .O(\index[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[4]_i_5 
       (.I0(\index[127]_i_5_n_0 ),
        .I1(index[3]),
        .O(\index[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[4]_i_6 
       (.I0(\index[127]_i_5_n_0 ),
        .I1(index[2]),
        .O(\index[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \index[4]_i_7 
       (.I0(index[1]),
        .I1(\index[127]_i_5_n_0 ),
        .O(\index[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[50]_i_1 
       (.I0(index_next1[18]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[50]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[50]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[51]_i_1 
       (.I0(index_next1[19]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[51]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[51]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[52]_i_1 
       (.I0(index_next1[20]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[52]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[52]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[52]_i_3 
       (.I0(index[52]),
        .I1(matrix_vector_valid_0),
        .O(\index[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[52]_i_4 
       (.I0(index[51]),
        .I1(matrix_vector_valid_0),
        .O(\index[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[52]_i_5 
       (.I0(index[50]),
        .I1(matrix_vector_valid_0),
        .O(\index[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[52]_i_6 
       (.I0(index[49]),
        .I1(matrix_vector_valid_0),
        .O(\index[52]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[53]_i_1 
       (.I0(index_next1[21]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[53]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[53]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[54]_i_1 
       (.I0(index_next1[22]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[54]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[54]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[55]_i_1 
       (.I0(index_next1[23]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[55]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[55]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[56]_i_1 
       (.I0(index_next1[24]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[56]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[56]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[56]_i_3 
       (.I0(index[56]),
        .I1(matrix_vector_valid_0),
        .O(\index[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[56]_i_4 
       (.I0(index[55]),
        .I1(matrix_vector_valid_0),
        .O(\index[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[56]_i_5 
       (.I0(index[54]),
        .I1(matrix_vector_valid_0),
        .O(\index[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[56]_i_6 
       (.I0(index[53]),
        .I1(matrix_vector_valid_0),
        .O(\index[56]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[57]_i_1 
       (.I0(index_next1[25]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[57]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[57]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[58]_i_1 
       (.I0(index_next1[26]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[58]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[58]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[59]_i_1 
       (.I0(index_next1[27]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[59]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[59]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[5]_i_1 
       (.I0(index_next0[5]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[5]),
        .O(index_next0_in[5]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[60]_i_1 
       (.I0(index_next1[28]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[60]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[60]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[60]_i_3 
       (.I0(index[60]),
        .I1(matrix_vector_valid_0),
        .O(\index[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[60]_i_4 
       (.I0(index[59]),
        .I1(matrix_vector_valid_0),
        .O(\index[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[60]_i_5 
       (.I0(index[58]),
        .I1(matrix_vector_valid_0),
        .O(\index[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[60]_i_6 
       (.I0(index[57]),
        .I1(matrix_vector_valid_0),
        .O(\index[60]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[61]_i_1 
       (.I0(index_next1[29]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[61]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[61]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[62]_i_1 
       (.I0(index_next1[30]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[62]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[62]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[63]_i_1 
       (.I0(index_next1[31]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[63]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[63]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[63]_i_3 
       (.I0(index[63]),
        .I1(matrix_vector_valid_0),
        .O(\index[63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[63]_i_4 
       (.I0(index[62]),
        .I1(matrix_vector_valid_0),
        .O(\index[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[63]_i_5 
       (.I0(index[61]),
        .I1(matrix_vector_valid_0),
        .O(\index[63]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \index[64]_i_1 
       (.I0(\index[99]_i_2_n_0 ),
        .I1(index[64]),
        .I2(\index[127]_i_4_n_0 ),
        .O(\index[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[65]_i_1 
       (.I0(index_next2[1]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[65]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[65]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[66]_i_1 
       (.I0(index_next2[2]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[66]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[66]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[67]_i_1 
       (.I0(index_next2[3]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[67]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[67]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[68]_i_1 
       (.I0(index_next2[4]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[68]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[68]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[68]_i_3 
       (.I0(matrix_vector_valid_0),
        .I1(index[64]),
        .O(\index[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[68]_i_4 
       (.I0(index[68]),
        .I1(matrix_vector_valid_0),
        .O(\index[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[68]_i_5 
       (.I0(index[67]),
        .I1(matrix_vector_valid_0),
        .O(\index[68]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[68]_i_6 
       (.I0(index[66]),
        .I1(matrix_vector_valid_0),
        .O(\index[68]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[68]_i_7 
       (.I0(index[65]),
        .I1(matrix_vector_valid_0),
        .O(\index[68]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[69]_i_1 
       (.I0(index_next2[5]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[69]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[69]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[6]_i_1 
       (.I0(index_next0[6]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[6]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[6]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[70]_i_1 
       (.I0(index_next2[6]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[70]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[70]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[71]_i_1 
       (.I0(index_next2[7]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[71]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[71]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[72]_i_1 
       (.I0(index_next2[8]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[72]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[72]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[72]_i_3 
       (.I0(index[72]),
        .I1(matrix_vector_valid_0),
        .O(\index[72]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[72]_i_4 
       (.I0(index[71]),
        .I1(matrix_vector_valid_0),
        .O(\index[72]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[72]_i_5 
       (.I0(index[70]),
        .I1(matrix_vector_valid_0),
        .O(\index[72]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[72]_i_6 
       (.I0(index[69]),
        .I1(matrix_vector_valid_0),
        .O(\index[72]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[73]_i_1 
       (.I0(index_next2[9]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[73]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[73]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[74]_i_1 
       (.I0(index_next2[10]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[74]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[74]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[75]_i_1 
       (.I0(index_next2[11]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[75]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[75]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[76]_i_1 
       (.I0(index_next2[12]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[76]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[76]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[76]_i_3 
       (.I0(index[76]),
        .I1(matrix_vector_valid_0),
        .O(\index[76]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[76]_i_4 
       (.I0(index[75]),
        .I1(matrix_vector_valid_0),
        .O(\index[76]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[76]_i_5 
       (.I0(index[74]),
        .I1(matrix_vector_valid_0),
        .O(\index[76]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[76]_i_6 
       (.I0(index[73]),
        .I1(matrix_vector_valid_0),
        .O(\index[76]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[77]_i_1 
       (.I0(index_next2[13]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[77]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[77]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[78]_i_1 
       (.I0(index_next2[14]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[78]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[78]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[79]_i_1 
       (.I0(index_next2[15]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[79]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[79]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[7]_i_1 
       (.I0(index_next0[7]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[7]),
        .O(index_next0_in[7]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[80]_i_1 
       (.I0(index_next2[16]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[80]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[80]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[80]_i_3 
       (.I0(index[80]),
        .I1(matrix_vector_valid_0),
        .O(\index[80]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[80]_i_4 
       (.I0(index[79]),
        .I1(matrix_vector_valid_0),
        .O(\index[80]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[80]_i_5 
       (.I0(index[78]),
        .I1(matrix_vector_valid_0),
        .O(\index[80]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[80]_i_6 
       (.I0(index[77]),
        .I1(matrix_vector_valid_0),
        .O(\index[80]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[81]_i_1 
       (.I0(index_next2[17]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[81]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[81]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[82]_i_1 
       (.I0(index_next2[18]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[82]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[82]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[83]_i_1 
       (.I0(index_next2[19]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[83]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[83]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[84]_i_1 
       (.I0(index_next2[20]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[84]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[84]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[84]_i_3 
       (.I0(index[84]),
        .I1(matrix_vector_valid_0),
        .O(\index[84]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[84]_i_4 
       (.I0(index[83]),
        .I1(matrix_vector_valid_0),
        .O(\index[84]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[84]_i_5 
       (.I0(index[82]),
        .I1(matrix_vector_valid_0),
        .O(\index[84]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[84]_i_6 
       (.I0(index[81]),
        .I1(matrix_vector_valid_0),
        .O(\index[84]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[85]_i_1 
       (.I0(index_next2[21]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[85]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[85]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[86]_i_1 
       (.I0(index_next2[22]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[86]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[86]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[87]_i_1 
       (.I0(index_next2[23]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[87]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[87]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[88]_i_1 
       (.I0(index_next2[24]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[88]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[88]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[88]_i_3 
       (.I0(index[88]),
        .I1(matrix_vector_valid_0),
        .O(\index[88]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[88]_i_4 
       (.I0(index[87]),
        .I1(matrix_vector_valid_0),
        .O(\index[88]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[88]_i_5 
       (.I0(index[86]),
        .I1(matrix_vector_valid_0),
        .O(\index[88]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[88]_i_6 
       (.I0(index[85]),
        .I1(matrix_vector_valid_0),
        .O(\index[88]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[89]_i_1 
       (.I0(index_next2[25]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[89]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[89]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[8]_i_1 
       (.I0(index_next0[8]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[8]),
        .O(index_next0_in[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[8]_i_3 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[8]),
        .O(\index[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[8]_i_4 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[7]),
        .O(\index[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[8]_i_5 
       (.I0(index[6]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\index[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[8]_i_6 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[5]),
        .O(\index[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[90]_i_1 
       (.I0(index_next2[26]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[90]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[90]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[91]_i_1 
       (.I0(index_next2[27]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[91]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[91]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[92]_i_1 
       (.I0(index_next2[28]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[92]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[92]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[92]_i_3 
       (.I0(index[92]),
        .I1(matrix_vector_valid_0),
        .O(\index[92]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[92]_i_4 
       (.I0(index[91]),
        .I1(matrix_vector_valid_0),
        .O(\index[92]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[92]_i_5 
       (.I0(index[90]),
        .I1(matrix_vector_valid_0),
        .O(\index[92]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[92]_i_6 
       (.I0(index[89]),
        .I1(matrix_vector_valid_0),
        .O(\index[92]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[93]_i_1 
       (.I0(index_next2[29]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[93]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[93]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[94]_i_1 
       (.I0(index_next2[30]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[94]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[94]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[95]_i_1 
       (.I0(index_next2[31]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[95]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[95]));
  LUT2 #(
    .INIT(4'hE)) 
    \index[95]_i_3 
       (.I0(index[95]),
        .I1(matrix_vector_valid_0),
        .O(\index[95]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[95]_i_4 
       (.I0(index[94]),
        .I1(matrix_vector_valid_0),
        .O(\index[95]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \index[95]_i_5 
       (.I0(index[93]),
        .I1(matrix_vector_valid_0),
        .O(\index[95]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \index[96]_i_1 
       (.I0(\index[99]_i_2_n_0 ),
        .I1(index[96]),
        .I2(\index[127]_i_4_n_0 ),
        .O(index_next0_in[96]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[97]_i_1 
       (.I0(index_next3[1]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[97]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[97]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[98]_i_1 
       (.I0(index_next3[2]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[98]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[98]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \index[99]_i_1 
       (.I0(index_next3[3]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(index[99]),
        .I3(\index[99]_i_2_n_0 ),
        .O(index_next0_in[99]));
  LUT2 #(
    .INIT(4'h6)) 
    \index[99]_i_2 
       (.I0(matrix_vector_valid),
        .I1(valid_old),
        .O(\index[99]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \index[9]_i_1 
       (.I0(index_next0[9]),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\index[99]_i_2_n_0 ),
        .I3(index[9]),
        .O(index_next0_in[9]));
  FDSE \index_reg[0] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[0]),
        .Q(index[0]),
        .S(matrix_vector_reset));
  FDRE \index_reg[100] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[100]),
        .Q(index[100]),
        .R(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[100]_i_2 
       (.CI(1'b0),
        .CO({\index_reg[100]_i_2_n_0 ,\index_reg[100]_i_2_n_1 ,\index_reg[100]_i_2_n_2 ,\index_reg[100]_i_2_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next3[4:1]),
        .S(p_0_in[4:1]));
  FDRE \index_reg[101] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[101]),
        .Q(index[101]),
        .R(matrix_vector_reset));
  FDRE \index_reg[102] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[102]),
        .Q(index[102]),
        .R(matrix_vector_reset));
  FDRE \index_reg[103] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[103]),
        .Q(index[103]),
        .R(matrix_vector_reset));
  FDRE \index_reg[104] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[104]),
        .Q(index[104]),
        .R(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[104]_i_2 
       (.CI(\index_reg[100]_i_2_n_0 ),
        .CO({\index_reg[104]_i_2_n_0 ,\index_reg[104]_i_2_n_1 ,\index_reg[104]_i_2_n_2 ,\index_reg[104]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next3[8:5]),
        .S(p_0_in[8:5]));
  FDRE \index_reg[105] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[105]),
        .Q(index[105]),
        .R(matrix_vector_reset));
  FDRE \index_reg[106] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[106]),
        .Q(index[106]),
        .R(matrix_vector_reset));
  FDRE \index_reg[107] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[107]),
        .Q(index[107]),
        .R(matrix_vector_reset));
  FDRE \index_reg[108] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[108]),
        .Q(index[108]),
        .R(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[108]_i_2 
       (.CI(\index_reg[104]_i_2_n_0 ),
        .CO({\index_reg[108]_i_2_n_0 ,\index_reg[108]_i_2_n_1 ,\index_reg[108]_i_2_n_2 ,\index_reg[108]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next3[12:9]),
        .S(p_0_in[12:9]));
  FDRE \index_reg[109] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[109]),
        .Q(index[109]),
        .R(matrix_vector_reset));
  FDSE \index_reg[10] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[10]),
        .Q(index[10]),
        .S(matrix_vector_reset));
  FDRE \index_reg[110] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[110]),
        .Q(index[110]),
        .R(matrix_vector_reset));
  FDRE \index_reg[111] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[111]),
        .Q(index[111]),
        .R(matrix_vector_reset));
  FDRE \index_reg[112] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[112]),
        .Q(index[112]),
        .R(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[112]_i_2 
       (.CI(\index_reg[108]_i_2_n_0 ),
        .CO({\index_reg[112]_i_2_n_0 ,\index_reg[112]_i_2_n_1 ,\index_reg[112]_i_2_n_2 ,\index_reg[112]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next3[16:13]),
        .S(p_0_in[16:13]));
  FDRE \index_reg[113] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[113]),
        .Q(index[113]),
        .R(matrix_vector_reset));
  FDRE \index_reg[114] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[114]),
        .Q(index[114]),
        .R(matrix_vector_reset));
  FDRE \index_reg[115] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[115]),
        .Q(index[115]),
        .R(matrix_vector_reset));
  FDRE \index_reg[116] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[116]),
        .Q(index[116]),
        .R(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[116]_i_2 
       (.CI(\index_reg[112]_i_2_n_0 ),
        .CO({\index_reg[116]_i_2_n_0 ,\index_reg[116]_i_2_n_1 ,\index_reg[116]_i_2_n_2 ,\index_reg[116]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next3[20:17]),
        .S(p_0_in[20:17]));
  FDRE \index_reg[117] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[117]),
        .Q(index[117]),
        .R(matrix_vector_reset));
  FDRE \index_reg[118] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[118]),
        .Q(index[118]),
        .R(matrix_vector_reset));
  FDRE \index_reg[119] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[119]),
        .Q(index[119]),
        .R(matrix_vector_reset));
  FDSE \index_reg[11] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[11]),
        .Q(index[11]),
        .S(matrix_vector_reset));
  FDRE \index_reg[120] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[120]),
        .Q(index[120]),
        .R(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[120]_i_2 
       (.CI(\index_reg[116]_i_2_n_0 ),
        .CO({\index_reg[120]_i_2_n_0 ,\index_reg[120]_i_2_n_1 ,\index_reg[120]_i_2_n_2 ,\index_reg[120]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next3[24:21]),
        .S(p_0_in[24:21]));
  FDRE \index_reg[121] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[121]),
        .Q(index[121]),
        .R(matrix_vector_reset));
  FDRE \index_reg[122] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[122]),
        .Q(index[122]),
        .R(matrix_vector_reset));
  FDRE \index_reg[123] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[123]),
        .Q(index[123]),
        .R(matrix_vector_reset));
  FDRE \index_reg[124] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[124]),
        .Q(index[124]),
        .R(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[124]_i_2 
       (.CI(\index_reg[120]_i_2_n_0 ),
        .CO({\index_reg[124]_i_2_n_0 ,\index_reg[124]_i_2_n_1 ,\index_reg[124]_i_2_n_2 ,\index_reg[124]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next3[28:25]),
        .S(p_0_in[28:25]));
  FDRE \index_reg[125] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[125]),
        .Q(index[125]),
        .R(matrix_vector_reset));
  FDRE \index_reg[126] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[126]),
        .Q(index[126]),
        .R(matrix_vector_reset));
  FDRE \index_reg[127] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[127]),
        .Q(index[127]),
        .R(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[127]_i_3 
       (.CI(\index_reg[124]_i_2_n_0 ),
        .CO({\NLW_index_reg[127]_i_3_CO_UNCONNECTED [3:2],\index_reg[127]_i_3_n_2 ,\index_reg[127]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_index_reg[127]_i_3_O_UNCONNECTED [3],index_next3[31:29]}),
        .S({1'b0,p_0_in[31:29]}));
  FDSE \index_reg[12] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[12]),
        .Q(index[12]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[12]_i_2 
       (.CI(\index_reg[8]_i_2_n_0 ),
        .CO({\index_reg[12]_i_2_n_0 ,\index_reg[12]_i_2_n_1 ,\index_reg[12]_i_2_n_2 ,\index_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next0[12:9]),
        .S({\index[12]_i_3_n_0 ,\index[12]_i_4_n_0 ,\index[12]_i_5_n_0 ,\index[12]_i_6_n_0 }));
  FDSE \index_reg[13] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[13]),
        .Q(index[13]),
        .S(matrix_vector_reset));
  FDSE \index_reg[14] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[14]),
        .Q(index[14]),
        .S(matrix_vector_reset));
  FDSE \index_reg[15] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[15]),
        .Q(index[15]),
        .S(matrix_vector_reset));
  FDSE \index_reg[16] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[16]),
        .Q(index[16]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[16]_i_2 
       (.CI(\index_reg[12]_i_2_n_0 ),
        .CO({\index_reg[16]_i_2_n_0 ,\index_reg[16]_i_2_n_1 ,\index_reg[16]_i_2_n_2 ,\index_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next0[16:13]),
        .S({\index[16]_i_3_n_0 ,\index[16]_i_4_n_0 ,\index[16]_i_5_n_0 ,\index[16]_i_6_n_0 }));
  FDSE \index_reg[17] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[17]),
        .Q(index[17]),
        .S(matrix_vector_reset));
  FDSE \index_reg[18] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[18]),
        .Q(index[18]),
        .S(matrix_vector_reset));
  FDSE \index_reg[19] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[19]),
        .Q(index[19]),
        .S(matrix_vector_reset));
  FDRE \index_reg[1] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[1]),
        .Q(index[1]),
        .R(matrix_vector_reset));
  FDSE \index_reg[20] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[20]),
        .Q(index[20]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[20]_i_2 
       (.CI(\index_reg[16]_i_2_n_0 ),
        .CO({\index_reg[20]_i_2_n_0 ,\index_reg[20]_i_2_n_1 ,\index_reg[20]_i_2_n_2 ,\index_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next0[20:17]),
        .S({\index[20]_i_3_n_0 ,\index[20]_i_4_n_0 ,\index[20]_i_5_n_0 ,\index[20]_i_6_n_0 }));
  FDSE \index_reg[21] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[21]),
        .Q(index[21]),
        .S(matrix_vector_reset));
  FDSE \index_reg[22] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[22]),
        .Q(index[22]),
        .S(matrix_vector_reset));
  FDSE \index_reg[23] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[23]),
        .Q(index[23]),
        .S(matrix_vector_reset));
  FDSE \index_reg[24] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[24]),
        .Q(index[24]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[24]_i_2 
       (.CI(\index_reg[20]_i_2_n_0 ),
        .CO({\index_reg[24]_i_2_n_0 ,\index_reg[24]_i_2_n_1 ,\index_reg[24]_i_2_n_2 ,\index_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next0[24:21]),
        .S({\index[24]_i_3_n_0 ,\index[24]_i_4_n_0 ,\index[24]_i_5_n_0 ,\index[24]_i_6_n_0 }));
  FDSE \index_reg[25] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[25]),
        .Q(index[25]),
        .S(matrix_vector_reset));
  FDSE \index_reg[26] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[26]),
        .Q(index[26]),
        .S(matrix_vector_reset));
  FDSE \index_reg[27] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[27]),
        .Q(index[27]),
        .S(matrix_vector_reset));
  FDSE \index_reg[28] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[28]),
        .Q(index[28]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[28]_i_2 
       (.CI(\index_reg[24]_i_2_n_0 ),
        .CO({\index_reg[28]_i_2_n_0 ,\index_reg[28]_i_2_n_1 ,\index_reg[28]_i_2_n_2 ,\index_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next0[28:25]),
        .S({\index[28]_i_3_n_0 ,\index[28]_i_4_n_0 ,\index[28]_i_5_n_0 ,\index[28]_i_6_n_0 }));
  FDSE \index_reg[29] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[29]),
        .Q(index[29]),
        .S(matrix_vector_reset));
  FDSE \index_reg[2] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[2]),
        .Q(index[2]),
        .S(matrix_vector_reset));
  FDSE \index_reg[30] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[30]),
        .Q(index[30]),
        .S(matrix_vector_reset));
  FDSE \index_reg[31] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[31]),
        .Q(index[31]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[31]_i_2 
       (.CI(\index_reg[28]_i_2_n_0 ),
        .CO({\NLW_index_reg[31]_i_2_CO_UNCONNECTED [3:2],\index_reg[31]_i_2_n_2 ,\index_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_index_reg[31]_i_2_O_UNCONNECTED [3],index_next0[31:29]}),
        .S({1'b0,\index[31]_i_3_n_0 ,\index[31]_i_4_n_0 ,\index[31]_i_5_n_0 }));
  FDRE \index_reg[32] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(\index[32]_i_1_n_0 ),
        .Q(index[32]),
        .R(matrix_vector_reset));
  FDSE \index_reg[33] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[33]),
        .Q(index[33]),
        .S(matrix_vector_reset));
  FDSE \index_reg[34] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[34]),
        .Q(index[34]),
        .S(matrix_vector_reset));
  FDSE \index_reg[35] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[35]),
        .Q(index[35]),
        .S(matrix_vector_reset));
  FDSE \index_reg[36] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[36]),
        .Q(index[36]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[36]_i_2 
       (.CI(1'b0),
        .CO({\index_reg[36]_i_2_n_0 ,\index_reg[36]_i_2_n_1 ,\index_reg[36]_i_2_n_2 ,\index_reg[36]_i_2_n_3 }),
        .CYINIT(\index[36]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next1[4:1]),
        .S({\index[36]_i_4_n_0 ,\index[36]_i_5_n_0 ,\index[36]_i_6_n_0 ,\index[36]_i_7_n_0 }));
  FDSE \index_reg[37] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[37]),
        .Q(index[37]),
        .S(matrix_vector_reset));
  FDSE \index_reg[38] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[38]),
        .Q(index[38]),
        .S(matrix_vector_reset));
  FDSE \index_reg[39] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[39]),
        .Q(index[39]),
        .S(matrix_vector_reset));
  FDSE \index_reg[3] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[3]),
        .Q(index[3]),
        .S(matrix_vector_reset));
  FDSE \index_reg[40] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[40]),
        .Q(index[40]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[40]_i_2 
       (.CI(\index_reg[36]_i_2_n_0 ),
        .CO({\index_reg[40]_i_2_n_0 ,\index_reg[40]_i_2_n_1 ,\index_reg[40]_i_2_n_2 ,\index_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next1[8:5]),
        .S({\index[40]_i_3_n_0 ,\index[40]_i_4_n_0 ,\index[40]_i_5_n_0 ,\index[40]_i_6_n_0 }));
  FDSE \index_reg[41] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[41]),
        .Q(index[41]),
        .S(matrix_vector_reset));
  FDSE \index_reg[42] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[42]),
        .Q(index[42]),
        .S(matrix_vector_reset));
  FDSE \index_reg[43] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[43]),
        .Q(index[43]),
        .S(matrix_vector_reset));
  FDSE \index_reg[44] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[44]),
        .Q(index[44]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[44]_i_2 
       (.CI(\index_reg[40]_i_2_n_0 ),
        .CO({\index_reg[44]_i_2_n_0 ,\index_reg[44]_i_2_n_1 ,\index_reg[44]_i_2_n_2 ,\index_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next1[12:9]),
        .S({\index[44]_i_3_n_0 ,\index[44]_i_4_n_0 ,\index[44]_i_5_n_0 ,\index[44]_i_6_n_0 }));
  FDSE \index_reg[45] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[45]),
        .Q(index[45]),
        .S(matrix_vector_reset));
  FDSE \index_reg[46] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[46]),
        .Q(index[46]),
        .S(matrix_vector_reset));
  FDSE \index_reg[47] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[47]),
        .Q(index[47]),
        .S(matrix_vector_reset));
  FDSE \index_reg[48] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[48]),
        .Q(index[48]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[48]_i_2 
       (.CI(\index_reg[44]_i_2_n_0 ),
        .CO({\index_reg[48]_i_2_n_0 ,\index_reg[48]_i_2_n_1 ,\index_reg[48]_i_2_n_2 ,\index_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next1[16:13]),
        .S({\index[48]_i_3_n_0 ,\index[48]_i_4_n_0 ,\index[48]_i_5_n_0 ,\index[48]_i_6_n_0 }));
  FDSE \index_reg[49] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[49]),
        .Q(index[49]),
        .S(matrix_vector_reset));
  FDSE \index_reg[4] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[4]),
        .Q(index[4]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\index_reg[4]_i_2_n_0 ,\index_reg[4]_i_2_n_1 ,\index_reg[4]_i_2_n_2 ,\index_reg[4]_i_2_n_3 }),
        .CYINIT(\index[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next0[4:1]),
        .S({\index[4]_i_4_n_0 ,\index[4]_i_5_n_0 ,\index[4]_i_6_n_0 ,\index[4]_i_7_n_0 }));
  FDSE \index_reg[50] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[50]),
        .Q(index[50]),
        .S(matrix_vector_reset));
  FDSE \index_reg[51] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[51]),
        .Q(index[51]),
        .S(matrix_vector_reset));
  FDSE \index_reg[52] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[52]),
        .Q(index[52]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[52]_i_2 
       (.CI(\index_reg[48]_i_2_n_0 ),
        .CO({\index_reg[52]_i_2_n_0 ,\index_reg[52]_i_2_n_1 ,\index_reg[52]_i_2_n_2 ,\index_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next1[20:17]),
        .S({\index[52]_i_3_n_0 ,\index[52]_i_4_n_0 ,\index[52]_i_5_n_0 ,\index[52]_i_6_n_0 }));
  FDSE \index_reg[53] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[53]),
        .Q(index[53]),
        .S(matrix_vector_reset));
  FDSE \index_reg[54] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[54]),
        .Q(index[54]),
        .S(matrix_vector_reset));
  FDSE \index_reg[55] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[55]),
        .Q(index[55]),
        .S(matrix_vector_reset));
  FDSE \index_reg[56] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[56]),
        .Q(index[56]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[56]_i_2 
       (.CI(\index_reg[52]_i_2_n_0 ),
        .CO({\index_reg[56]_i_2_n_0 ,\index_reg[56]_i_2_n_1 ,\index_reg[56]_i_2_n_2 ,\index_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next1[24:21]),
        .S({\index[56]_i_3_n_0 ,\index[56]_i_4_n_0 ,\index[56]_i_5_n_0 ,\index[56]_i_6_n_0 }));
  FDSE \index_reg[57] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[57]),
        .Q(index[57]),
        .S(matrix_vector_reset));
  FDSE \index_reg[58] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[58]),
        .Q(index[58]),
        .S(matrix_vector_reset));
  FDSE \index_reg[59] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[59]),
        .Q(index[59]),
        .S(matrix_vector_reset));
  FDSE \index_reg[5] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[5]),
        .Q(index[5]),
        .S(matrix_vector_reset));
  FDSE \index_reg[60] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[60]),
        .Q(index[60]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[60]_i_2 
       (.CI(\index_reg[56]_i_2_n_0 ),
        .CO({\index_reg[60]_i_2_n_0 ,\index_reg[60]_i_2_n_1 ,\index_reg[60]_i_2_n_2 ,\index_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next1[28:25]),
        .S({\index[60]_i_3_n_0 ,\index[60]_i_4_n_0 ,\index[60]_i_5_n_0 ,\index[60]_i_6_n_0 }));
  FDSE \index_reg[61] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[61]),
        .Q(index[61]),
        .S(matrix_vector_reset));
  FDSE \index_reg[62] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[62]),
        .Q(index[62]),
        .S(matrix_vector_reset));
  FDSE \index_reg[63] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[63]),
        .Q(index[63]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[63]_i_2 
       (.CI(\index_reg[60]_i_2_n_0 ),
        .CO({\NLW_index_reg[63]_i_2_CO_UNCONNECTED [3:2],\index_reg[63]_i_2_n_2 ,\index_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_index_reg[63]_i_2_O_UNCONNECTED [3],index_next1[31:29]}),
        .S({1'b0,\index[63]_i_3_n_0 ,\index[63]_i_4_n_0 ,\index[63]_i_5_n_0 }));
  FDSE \index_reg[64] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(\index[64]_i_1_n_0 ),
        .Q(index[64]),
        .S(matrix_vector_reset));
  FDSE \index_reg[65] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[65]),
        .Q(index[65]),
        .S(matrix_vector_reset));
  FDSE \index_reg[66] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[66]),
        .Q(index[66]),
        .S(matrix_vector_reset));
  FDSE \index_reg[67] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[67]),
        .Q(index[67]),
        .S(matrix_vector_reset));
  FDSE \index_reg[68] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[68]),
        .Q(index[68]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[68]_i_2 
       (.CI(1'b0),
        .CO({\index_reg[68]_i_2_n_0 ,\index_reg[68]_i_2_n_1 ,\index_reg[68]_i_2_n_2 ,\index_reg[68]_i_2_n_3 }),
        .CYINIT(\index[68]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next2[4:1]),
        .S({\index[68]_i_4_n_0 ,\index[68]_i_5_n_0 ,\index[68]_i_6_n_0 ,\index[68]_i_7_n_0 }));
  FDSE \index_reg[69] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[69]),
        .Q(index[69]),
        .S(matrix_vector_reset));
  FDSE \index_reg[6] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[6]),
        .Q(index[6]),
        .S(matrix_vector_reset));
  FDSE \index_reg[70] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[70]),
        .Q(index[70]),
        .S(matrix_vector_reset));
  FDSE \index_reg[71] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[71]),
        .Q(index[71]),
        .S(matrix_vector_reset));
  FDSE \index_reg[72] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[72]),
        .Q(index[72]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[72]_i_2 
       (.CI(\index_reg[68]_i_2_n_0 ),
        .CO({\index_reg[72]_i_2_n_0 ,\index_reg[72]_i_2_n_1 ,\index_reg[72]_i_2_n_2 ,\index_reg[72]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next2[8:5]),
        .S({\index[72]_i_3_n_0 ,\index[72]_i_4_n_0 ,\index[72]_i_5_n_0 ,\index[72]_i_6_n_0 }));
  FDSE \index_reg[73] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[73]),
        .Q(index[73]),
        .S(matrix_vector_reset));
  FDSE \index_reg[74] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[74]),
        .Q(index[74]),
        .S(matrix_vector_reset));
  FDSE \index_reg[75] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[75]),
        .Q(index[75]),
        .S(matrix_vector_reset));
  FDSE \index_reg[76] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[76]),
        .Q(index[76]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[76]_i_2 
       (.CI(\index_reg[72]_i_2_n_0 ),
        .CO({\index_reg[76]_i_2_n_0 ,\index_reg[76]_i_2_n_1 ,\index_reg[76]_i_2_n_2 ,\index_reg[76]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next2[12:9]),
        .S({\index[76]_i_3_n_0 ,\index[76]_i_4_n_0 ,\index[76]_i_5_n_0 ,\index[76]_i_6_n_0 }));
  FDSE \index_reg[77] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[77]),
        .Q(index[77]),
        .S(matrix_vector_reset));
  FDSE \index_reg[78] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[78]),
        .Q(index[78]),
        .S(matrix_vector_reset));
  FDSE \index_reg[79] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[79]),
        .Q(index[79]),
        .S(matrix_vector_reset));
  FDSE \index_reg[7] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[7]),
        .Q(index[7]),
        .S(matrix_vector_reset));
  FDSE \index_reg[80] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[80]),
        .Q(index[80]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[80]_i_2 
       (.CI(\index_reg[76]_i_2_n_0 ),
        .CO({\index_reg[80]_i_2_n_0 ,\index_reg[80]_i_2_n_1 ,\index_reg[80]_i_2_n_2 ,\index_reg[80]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next2[16:13]),
        .S({\index[80]_i_3_n_0 ,\index[80]_i_4_n_0 ,\index[80]_i_5_n_0 ,\index[80]_i_6_n_0 }));
  FDSE \index_reg[81] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[81]),
        .Q(index[81]),
        .S(matrix_vector_reset));
  FDSE \index_reg[82] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[82]),
        .Q(index[82]),
        .S(matrix_vector_reset));
  FDSE \index_reg[83] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[83]),
        .Q(index[83]),
        .S(matrix_vector_reset));
  FDSE \index_reg[84] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[84]),
        .Q(index[84]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[84]_i_2 
       (.CI(\index_reg[80]_i_2_n_0 ),
        .CO({\index_reg[84]_i_2_n_0 ,\index_reg[84]_i_2_n_1 ,\index_reg[84]_i_2_n_2 ,\index_reg[84]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next2[20:17]),
        .S({\index[84]_i_3_n_0 ,\index[84]_i_4_n_0 ,\index[84]_i_5_n_0 ,\index[84]_i_6_n_0 }));
  FDSE \index_reg[85] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[85]),
        .Q(index[85]),
        .S(matrix_vector_reset));
  FDSE \index_reg[86] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[86]),
        .Q(index[86]),
        .S(matrix_vector_reset));
  FDSE \index_reg[87] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[87]),
        .Q(index[87]),
        .S(matrix_vector_reset));
  FDSE \index_reg[88] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[88]),
        .Q(index[88]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[88]_i_2 
       (.CI(\index_reg[84]_i_2_n_0 ),
        .CO({\index_reg[88]_i_2_n_0 ,\index_reg[88]_i_2_n_1 ,\index_reg[88]_i_2_n_2 ,\index_reg[88]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next2[24:21]),
        .S({\index[88]_i_3_n_0 ,\index[88]_i_4_n_0 ,\index[88]_i_5_n_0 ,\index[88]_i_6_n_0 }));
  FDSE \index_reg[89] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[89]),
        .Q(index[89]),
        .S(matrix_vector_reset));
  FDSE \index_reg[8] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[8]),
        .Q(index[8]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[8]_i_2 
       (.CI(\index_reg[4]_i_2_n_0 ),
        .CO({\index_reg[8]_i_2_n_0 ,\index_reg[8]_i_2_n_1 ,\index_reg[8]_i_2_n_2 ,\index_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next0[8:5]),
        .S({\index[8]_i_3_n_0 ,\index[8]_i_4_n_0 ,\index[8]_i_5_n_0 ,\index[8]_i_6_n_0 }));
  FDSE \index_reg[90] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[90]),
        .Q(index[90]),
        .S(matrix_vector_reset));
  FDSE \index_reg[91] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[91]),
        .Q(index[91]),
        .S(matrix_vector_reset));
  FDSE \index_reg[92] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[92]),
        .Q(index[92]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[92]_i_2 
       (.CI(\index_reg[88]_i_2_n_0 ),
        .CO({\index_reg[92]_i_2_n_0 ,\index_reg[92]_i_2_n_1 ,\index_reg[92]_i_2_n_2 ,\index_reg[92]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(index_next2[28:25]),
        .S({\index[92]_i_3_n_0 ,\index[92]_i_4_n_0 ,\index[92]_i_5_n_0 ,\index[92]_i_6_n_0 }));
  FDSE \index_reg[93] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[93]),
        .Q(index[93]),
        .S(matrix_vector_reset));
  FDSE \index_reg[94] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[94]),
        .Q(index[94]),
        .S(matrix_vector_reset));
  FDSE \index_reg[95] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[95]),
        .Q(index[95]),
        .S(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \index_reg[95]_i_2 
       (.CI(\index_reg[92]_i_2_n_0 ),
        .CO({\NLW_index_reg[95]_i_2_CO_UNCONNECTED [3:2],\index_reg[95]_i_2_n_2 ,\index_reg[95]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_index_reg[95]_i_2_O_UNCONNECTED [3],index_next2[31:29]}),
        .S({1'b0,\index[95]_i_3_n_0 ,\index[95]_i_4_n_0 ,\index[95]_i_5_n_0 }));
  FDRE \index_reg[96] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[96]),
        .Q(index[96]),
        .R(matrix_vector_reset));
  FDRE \index_reg[97] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[97]),
        .Q(index[97]),
        .R(matrix_vector_reset));
  FDRE \index_reg[98] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[98]),
        .Q(index[98]),
        .R(matrix_vector_reset));
  FDRE \index_reg[99] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[99]),
        .Q(index[99]),
        .R(matrix_vector_reset));
  FDSE \index_reg[9] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(index_next0_in[9]),
        .Q(index[9]),
        .S(matrix_vector_reset));
  LUT6 #(
    .INIT(64'h4040FF4040404040)) 
    \matrix_vector_control_b_in_btint_a[0]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\matrix_vector_control_b_in_btint_a[0]_i_2_n_0 ),
        .I3(matrix_vector_valid),
        .I4(vector_done_reg_0),
        .I5(matrix_vector_vector_btint_a[0]),
        .O(\matrix_vector_control_b_in_btint_a[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_a[0]_i_2 
       (.I0(matrix_vector_matrix_btint_a[32]),
        .I1(index[0]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_a[64]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_a[0]),
        .O(\matrix_vector_control_b_in_btint_a[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \matrix_vector_control_b_in_btint_a[10]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[10]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ),
        .I2(vector_done),
        .I3(\index[127]_i_5_n_0 ),
        .I4(matrix_vector_vector_btint_a[10]),
        .O(\matrix_vector_control_b_in_btint_a[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \matrix_vector_control_b_in_btint_a[10]_i_10 
       (.I0(index[55]),
        .I1(index[40]),
        .I2(index[45]),
        .I3(index[38]),
        .O(\matrix_vector_control_b_in_btint_a[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_a[10]_i_2 
       (.I0(matrix_vector_matrix_btint_a[74]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_a[10]),
        .I3(\index[127]_i_5_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_a[42]),
        .O(\matrix_vector_control_b_in_btint_a[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEEEFFFFFFFF)) 
    \matrix_vector_control_b_in_btint_a[10]_i_3 
       (.I0(\matrix_vector_control_b_in_btint_a[10]_i_4_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[10]_i_5_n_0 ),
        .I2(index[33]),
        .I3(index[32]),
        .I4(matrix_vector_valid_0),
        .I5(\matrix_vector_control_b_in_btint_a[10]_i_6_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \matrix_vector_control_b_in_btint_a[10]_i_4 
       (.I0(index[35]),
        .I1(index[50]),
        .I2(index[37]),
        .I3(index[59]),
        .I4(\matrix_vector_control_b_in_btint_a[10]_i_7_n_0 ),
        .I5(\matrix_vector_control_b_in_btint_a[10]_i_8_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \matrix_vector_control_b_in_btint_a[10]_i_5 
       (.I0(\matrix_vector_control_b_in_btint_a[10]_i_9_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[10]_i_10_n_0 ),
        .I2(index[62]),
        .I3(index[58]),
        .I4(index[51]),
        .I5(index[36]),
        .O(\matrix_vector_control_b_in_btint_a[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \matrix_vector_control_b_in_btint_a[10]_i_6 
       (.I0(index[56]),
        .I1(index[42]),
        .I2(index[61]),
        .I3(matrix_vector_valid_0),
        .I4(index[46]),
        .O(\matrix_vector_control_b_in_btint_a[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \matrix_vector_control_b_in_btint_a[10]_i_7 
       (.I0(index[60]),
        .I1(index[41]),
        .I2(index[63]),
        .I3(index[49]),
        .O(\matrix_vector_control_b_in_btint_a[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \matrix_vector_control_b_in_btint_a[10]_i_8 
       (.I0(index[47]),
        .I1(index[34]),
        .I2(index[57]),
        .I3(index[52]),
        .O(\matrix_vector_control_b_in_btint_a[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \matrix_vector_control_b_in_btint_a[10]_i_9 
       (.I0(index[48]),
        .I1(index[39]),
        .I2(index[43]),
        .I3(index[53]),
        .I4(index[44]),
        .I5(index[54]),
        .O(\matrix_vector_control_b_in_btint_a[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F444444444)) 
    \matrix_vector_control_b_in_btint_a[11]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[14]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[11]_i_2_n_0 ),
        .I2(matrix_vector_valid),
        .I3(\index[127]_i_5_n_0 ),
        .I4(vector_done),
        .I5(matrix_vector_vector_btint_a[11]),
        .O(\matrix_vector_control_b_in_btint_a[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_a[11]_i_2 
       (.I0(matrix_vector_matrix_btint_a[75]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_a[11]),
        .I3(\index[127]_i_5_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_a[43]),
        .O(\matrix_vector_control_b_in_btint_a[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F444444444)) 
    \matrix_vector_control_b_in_btint_a[12]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[14]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[12]_i_2_n_0 ),
        .I2(matrix_vector_valid),
        .I3(\index[127]_i_5_n_0 ),
        .I4(vector_done),
        .I5(matrix_vector_vector_btint_a[12]),
        .O(\matrix_vector_control_b_in_btint_a[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_a[12]_i_2 
       (.I0(matrix_vector_matrix_btint_a[76]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_a[12]),
        .I3(\index[127]_i_5_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_a[44]),
        .O(\matrix_vector_control_b_in_btint_a[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F444444444)) 
    \matrix_vector_control_b_in_btint_a[13]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[14]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[13]_i_2_n_0 ),
        .I2(matrix_vector_valid),
        .I3(\index[127]_i_5_n_0 ),
        .I4(vector_done),
        .I5(matrix_vector_vector_btint_a[13]),
        .O(\matrix_vector_control_b_in_btint_a[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_a[13]_i_2 
       (.I0(matrix_vector_matrix_btint_a[77]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_a[13]),
        .I3(\index[127]_i_5_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_a[45]),
        .O(\matrix_vector_control_b_in_btint_a[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F444444444)) 
    \matrix_vector_control_b_in_btint_a[14]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[14]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[14]_i_3_n_0 ),
        .I2(matrix_vector_valid),
        .I3(\index[127]_i_5_n_0 ),
        .I4(vector_done),
        .I5(matrix_vector_vector_btint_a[14]),
        .O(\matrix_vector_control_b_in_btint_a[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \matrix_vector_control_b_in_btint_a[14]_i_2 
       (.I0(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ),
        .I1(\index[127]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_a[14]_i_3 
       (.I0(matrix_vector_matrix_btint_a[78]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_a[14]),
        .I3(\index[127]_i_5_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_a[46]),
        .O(\matrix_vector_control_b_in_btint_a[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80888A8880888088)) 
    \matrix_vector_control_b_in_btint_a[15]_i_1 
       (.I0(matrix_vector_valid),
        .I1(matrix_vector_vector_btint_a[15]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(vector_done),
        .I4(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ),
        .I5(\matrix_vector_control_b_in_btint_a[15]_i_2_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_a[15]_i_2 
       (.I0(matrix_vector_matrix_btint_a[79]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_a[15]),
        .I3(\index[127]_i_5_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_a[47]),
        .O(\matrix_vector_control_b_in_btint_a[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8080FF8080808080)) 
    \matrix_vector_control_b_in_btint_a[16]_i_1 
       (.I0(\index[127]_i_4_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I2(\matrix_vector_control_b_in_btint_a[16]_i_2_n_0 ),
        .I3(matrix_vector_valid),
        .I4(vector_done_reg_0),
        .I5(matrix_vector_vector_btint_a[16]),
        .O(\matrix_vector_control_b_in_btint_a[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_a[16]_i_2 
       (.I0(matrix_vector_matrix_btint_a[80]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_a[16]),
        .I3(index[64]),
        .I4(\result_overflow[3]_i_3_n_0 ),
        .I5(matrix_vector_matrix_btint_a[48]),
        .O(\matrix_vector_control_b_in_btint_a[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \matrix_vector_control_b_in_btint_a[17]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[17]_i_3_n_0 ),
        .I2(vector_done),
        .I3(\index[127]_i_5_n_0 ),
        .I4(matrix_vector_vector_btint_a[17]),
        .O(\matrix_vector_control_b_in_btint_a[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \matrix_vector_control_b_in_btint_a[17]_i_10 
       (.I0(index[65]),
        .I1(index[64]),
        .I2(index[82]),
        .I3(index[68]),
        .O(\matrix_vector_control_b_in_btint_a[17]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \matrix_vector_control_b_in_btint_a[17]_i_11 
       (.I0(index[95]),
        .I1(index[88]),
        .I2(index[84]),
        .I3(index[83]),
        .O(\matrix_vector_control_b_in_btint_a[17]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \matrix_vector_control_b_in_btint_a[17]_i_2 
       (.I0(index[67]),
        .I1(matrix_vector_valid_0),
        .I2(index[69]),
        .I3(index[93]),
        .I4(\matrix_vector_control_b_in_btint_a[17]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_a[17]_i_3 
       (.I0(matrix_vector_matrix_btint_a[81]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_a[17]),
        .I3(index[64]),
        .I4(\index[127]_i_5_n_0 ),
        .I5(matrix_vector_matrix_btint_a[49]),
        .O(\matrix_vector_control_b_in_btint_a[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \matrix_vector_control_b_in_btint_a[17]_i_4 
       (.I0(\matrix_vector_control_b_in_btint_a[17]_i_5_n_0 ),
        .I1(index[89]),
        .I2(matrix_vector_valid_0),
        .I3(index[92]),
        .I4(\matrix_vector_control_b_in_btint_a[17]_i_6_n_0 ),
        .I5(\matrix_vector_control_b_in_btint_a[17]_i_7_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \matrix_vector_control_b_in_btint_a[17]_i_5 
       (.I0(index[71]),
        .I1(index[91]),
        .I2(index[73]),
        .I3(\matrix_vector_control_b_in_btint_a[17]_i_8_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_a[17]_i_9_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \matrix_vector_control_b_in_btint_a[17]_i_6 
       (.I0(index[86]),
        .I1(index[90]),
        .I2(index[77]),
        .I3(index[85]),
        .I4(\matrix_vector_control_b_in_btint_a[17]_i_10_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \matrix_vector_control_b_in_btint_a[17]_i_7 
       (.I0(index[70]),
        .I1(index[76]),
        .I2(index[66]),
        .I3(index[79]),
        .I4(\matrix_vector_control_b_in_btint_a[17]_i_11_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \matrix_vector_control_b_in_btint_a[17]_i_8 
       (.I0(index[81]),
        .I1(index[75]),
        .I2(index[80]),
        .I3(index[72]),
        .O(\matrix_vector_control_b_in_btint_a[17]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \matrix_vector_control_b_in_btint_a[17]_i_9 
       (.I0(index[87]),
        .I1(index[74]),
        .I2(index[94]),
        .I3(index[78]),
        .O(\matrix_vector_control_b_in_btint_a[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808880888088)) 
    \matrix_vector_control_b_in_btint_a[18]_i_1 
       (.I0(matrix_vector_valid),
        .I1(matrix_vector_vector_btint_a[18]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(vector_done),
        .I4(\matrix_vector_control_b_in_btint_a[18]_i_2_n_0 ),
        .I5(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_a[18]_i_2 
       (.I0(matrix_vector_matrix_btint_a[82]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_a[18]),
        .I3(index[64]),
        .I4(\index[127]_i_5_n_0 ),
        .I5(matrix_vector_matrix_btint_a[50]),
        .O(\matrix_vector_control_b_in_btint_a[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0F088F0)) 
    \matrix_vector_control_b_in_btint_a[19]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[19]_i_2_n_0 ),
        .I2(matrix_vector_vector_btint_a[19]),
        .I3(vector_done),
        .I4(\index[127]_i_5_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_a[19]_i_2 
       (.I0(matrix_vector_matrix_btint_a[83]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_a[19]),
        .I3(index[64]),
        .I4(\index[127]_i_5_n_0 ),
        .I5(matrix_vector_matrix_btint_a[51]),
        .O(\matrix_vector_control_b_in_btint_a[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4040FF4040404040)) 
    \matrix_vector_control_b_in_btint_a[1]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\matrix_vector_control_b_in_btint_a[1]_i_2_n_0 ),
        .I3(matrix_vector_valid),
        .I4(vector_done_reg_0),
        .I5(matrix_vector_vector_btint_a[1]),
        .O(\matrix_vector_control_b_in_btint_a[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_a[1]_i_2 
       (.I0(matrix_vector_matrix_btint_a[33]),
        .I1(index[0]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_a[65]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_a[1]),
        .O(\matrix_vector_control_b_in_btint_a[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808880888088)) 
    \matrix_vector_control_b_in_btint_a[20]_i_1 
       (.I0(matrix_vector_valid),
        .I1(matrix_vector_vector_btint_a[20]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(vector_done),
        .I4(\matrix_vector_control_b_in_btint_a[20]_i_2_n_0 ),
        .I5(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_a[20]_i_2 
       (.I0(matrix_vector_matrix_btint_a[84]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_a[20]),
        .I3(index[64]),
        .I4(\index[127]_i_5_n_0 ),
        .I5(matrix_vector_matrix_btint_a[52]),
        .O(\matrix_vector_control_b_in_btint_a[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8080FF8080808080)) 
    \matrix_vector_control_b_in_btint_a[21]_i_1 
       (.I0(\index[127]_i_4_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I2(\matrix_vector_control_b_in_btint_a[21]_i_2_n_0 ),
        .I3(matrix_vector_valid),
        .I4(vector_done_reg_0),
        .I5(matrix_vector_vector_btint_a[21]),
        .O(\matrix_vector_control_b_in_btint_a[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_a[21]_i_2 
       (.I0(matrix_vector_matrix_btint_a[85]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_a[21]),
        .I3(index[64]),
        .I4(\result_overflow[3]_i_3_n_0 ),
        .I5(matrix_vector_matrix_btint_a[53]),
        .O(\matrix_vector_control_b_in_btint_a[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0F088F0)) 
    \matrix_vector_control_b_in_btint_a[22]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[22]_i_2_n_0 ),
        .I2(matrix_vector_vector_btint_a[22]),
        .I3(vector_done),
        .I4(\index[127]_i_5_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_a[22]_i_2 
       (.I0(matrix_vector_matrix_btint_a[86]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_a[22]),
        .I3(index[64]),
        .I4(\index[127]_i_5_n_0 ),
        .I5(matrix_vector_matrix_btint_a[54]),
        .O(\matrix_vector_control_b_in_btint_a[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0F088F0)) 
    \matrix_vector_control_b_in_btint_a[23]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[23]_i_2_n_0 ),
        .I2(matrix_vector_vector_btint_a[23]),
        .I3(vector_done),
        .I4(\index[127]_i_5_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_a[23]_i_2 
       (.I0(matrix_vector_matrix_btint_a[87]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_a[23]),
        .I3(index[64]),
        .I4(\index[127]_i_5_n_0 ),
        .I5(matrix_vector_matrix_btint_a[55]),
        .O(\matrix_vector_control_b_in_btint_a[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80888A8880888088)) 
    \matrix_vector_control_b_in_btint_a[24]_i_1 
       (.I0(matrix_vector_valid),
        .I1(matrix_vector_vector_btint_a[24]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(vector_done),
        .I4(\matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ),
        .I5(\matrix_vector_control_b_in_btint_a[24]_i_2_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_a[24]_i_2 
       (.I0(matrix_vector_matrix_btint_a[56]),
        .I1(index[96]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(matrix_vector_matrix_btint_a[88]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_a[24]),
        .O(\matrix_vector_control_b_in_btint_a[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80888A8880888088)) 
    \matrix_vector_control_b_in_btint_a[25]_i_1 
       (.I0(matrix_vector_valid),
        .I1(matrix_vector_vector_btint_a[25]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(vector_done),
        .I4(\matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ),
        .I5(\matrix_vector_control_b_in_btint_a[25]_i_3_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \matrix_vector_control_b_in_btint_a[25]_i_10 
       (.I0(index[111]),
        .I1(index[109]),
        .I2(index[115]),
        .I3(matrix_vector_valid_0),
        .I4(index[100]),
        .O(\matrix_vector_control_b_in_btint_a[25]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \matrix_vector_control_b_in_btint_a[25]_i_11 
       (.I0(index[119]),
        .I1(index[112]),
        .I2(index[126]),
        .I3(matrix_vector_valid_0),
        .I4(index[101]),
        .O(\matrix_vector_control_b_in_btint_a[25]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \matrix_vector_control_b_in_btint_a[25]_i_2 
       (.I0(\matrix_vector_control_b_in_btint_a[25]_i_4_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[25]_i_5_n_0 ),
        .I2(\matrix_vector_control_b_in_btint_a[25]_i_6_n_0 ),
        .I3(\matrix_vector_control_b_in_btint_a[25]_i_7_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_a[25]_i_3 
       (.I0(matrix_vector_matrix_btint_a[57]),
        .I1(index[96]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(matrix_vector_matrix_btint_a[89]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_a[25]),
        .O(\matrix_vector_control_b_in_btint_a[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \matrix_vector_control_b_in_btint_a[25]_i_4 
       (.I0(index[118]),
        .I1(matrix_vector_valid_0),
        .I2(index[122]),
        .I3(index[113]),
        .I4(index[121]),
        .I5(\matrix_vector_control_b_in_btint_a[25]_i_8_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \matrix_vector_control_b_in_btint_a[25]_i_5 
       (.I0(index[103]),
        .I1(matrix_vector_valid_0),
        .I2(index[108]),
        .I3(index[98]),
        .I4(index[102]),
        .I5(\matrix_vector_control_b_in_btint_a[25]_i_9_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \matrix_vector_control_b_in_btint_a[25]_i_6 
       (.I0(index[105]),
        .I1(matrix_vector_valid_0),
        .I2(index[127]),
        .I3(index[110]),
        .I4(index[114]),
        .I5(\matrix_vector_control_b_in_btint_a[25]_i_10_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCCCCCCD)) 
    \matrix_vector_control_b_in_btint_a[25]_i_7 
       (.I0(index[116]),
        .I1(matrix_vector_valid_0),
        .I2(index[117]),
        .I3(index[120]),
        .I4(index[123]),
        .I5(\matrix_vector_control_b_in_btint_a[25]_i_11_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[25]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \matrix_vector_control_b_in_btint_a[25]_i_8 
       (.I0(index[106]),
        .I1(index[104]),
        .I2(index[125]),
        .I3(matrix_vector_valid_0),
        .I4(index[124]),
        .O(\matrix_vector_control_b_in_btint_a[25]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00F8)) 
    \matrix_vector_control_b_in_btint_a[25]_i_9 
       (.I0(index[97]),
        .I1(index[96]),
        .I2(index[107]),
        .I3(matrix_vector_valid_0),
        .I4(index[99]),
        .O(\matrix_vector_control_b_in_btint_a[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F444444444)) 
    \matrix_vector_control_b_in_btint_a[26]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[31]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[26]_i_2_n_0 ),
        .I2(matrix_vector_valid),
        .I3(\index[127]_i_5_n_0 ),
        .I4(vector_done),
        .I5(matrix_vector_vector_btint_a[26]),
        .O(\matrix_vector_control_b_in_btint_a[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_a[26]_i_2 
       (.I0(matrix_vector_matrix_btint_a[58]),
        .I1(index[96]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(matrix_vector_matrix_btint_a[90]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_a[26]),
        .O(\matrix_vector_control_b_in_btint_a[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F444444444)) 
    \matrix_vector_control_b_in_btint_a[27]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[31]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[27]_i_2_n_0 ),
        .I2(matrix_vector_valid),
        .I3(\index[127]_i_5_n_0 ),
        .I4(vector_done),
        .I5(matrix_vector_vector_btint_a[27]),
        .O(\matrix_vector_control_b_in_btint_a[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_a[27]_i_2 
       (.I0(matrix_vector_matrix_btint_a[59]),
        .I1(index[96]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(matrix_vector_matrix_btint_a[91]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_a[27]),
        .O(\matrix_vector_control_b_in_btint_a[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0F044F0)) 
    \matrix_vector_control_b_in_btint_a[28]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[28]_i_2_n_0 ),
        .I2(matrix_vector_vector_btint_a[28]),
        .I3(vector_done),
        .I4(\index[127]_i_5_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_a[28]_i_2 
       (.I0(matrix_vector_matrix_btint_a[60]),
        .I1(index[96]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(matrix_vector_matrix_btint_a[92]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_a[28]),
        .O(\matrix_vector_control_b_in_btint_a[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F444444444)) 
    \matrix_vector_control_b_in_btint_a[29]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[31]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[29]_i_2_n_0 ),
        .I2(matrix_vector_valid),
        .I3(\index[127]_i_5_n_0 ),
        .I4(vector_done),
        .I5(matrix_vector_vector_btint_a[29]),
        .O(\matrix_vector_control_b_in_btint_a[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_a[29]_i_2 
       (.I0(matrix_vector_matrix_btint_a[61]),
        .I1(index[96]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(matrix_vector_matrix_btint_a[93]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_a[29]),
        .O(\matrix_vector_control_b_in_btint_a[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \matrix_vector_control_b_in_btint_a[2]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[2]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I2(vector_done),
        .I3(\index[127]_i_5_n_0 ),
        .I4(matrix_vector_vector_btint_a[2]),
        .O(\matrix_vector_control_b_in_btint_a[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_a[2]_i_2 
       (.I0(matrix_vector_matrix_btint_a[34]),
        .I1(index[0]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_a[66]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_a[2]),
        .O(\matrix_vector_control_b_in_btint_a[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F444444444)) 
    \matrix_vector_control_b_in_btint_a[30]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[31]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[30]_i_2_n_0 ),
        .I2(matrix_vector_valid),
        .I3(\index[127]_i_5_n_0 ),
        .I4(vector_done),
        .I5(matrix_vector_vector_btint_a[30]),
        .O(\matrix_vector_control_b_in_btint_a[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_a[30]_i_2 
       (.I0(matrix_vector_matrix_btint_a[62]),
        .I1(index[96]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(matrix_vector_matrix_btint_a[94]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_a[30]),
        .O(\matrix_vector_control_b_in_btint_a[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F444444444)) 
    \matrix_vector_control_b_in_btint_a[31]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[31]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[31]_i_3_n_0 ),
        .I2(matrix_vector_valid),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I4(vector_done),
        .I5(matrix_vector_vector_btint_a[31]),
        .O(\matrix_vector_control_b_in_btint_a[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \matrix_vector_control_b_in_btint_a[31]_i_2 
       (.I0(\matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ),
        .I1(\index[127]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_a[31]_i_3 
       (.I0(matrix_vector_matrix_btint_a[63]),
        .I1(index[96]),
        .I2(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I3(matrix_vector_matrix_btint_a[95]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_a[31]),
        .O(\matrix_vector_control_b_in_btint_a[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4040FF4040404040)) 
    \matrix_vector_control_b_in_btint_a[3]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\matrix_vector_control_b_in_btint_a[3]_i_2_n_0 ),
        .I3(matrix_vector_valid),
        .I4(vector_done_reg_0),
        .I5(matrix_vector_vector_btint_a[3]),
        .O(\matrix_vector_control_b_in_btint_a[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_a[3]_i_2 
       (.I0(matrix_vector_matrix_btint_a[35]),
        .I1(index[0]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_a[67]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_a[3]),
        .O(\matrix_vector_control_b_in_btint_a[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4040FF4040404040)) 
    \matrix_vector_control_b_in_btint_a[4]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I1(\index[127]_i_4_n_0 ),
        .I2(\matrix_vector_control_b_in_btint_a[4]_i_2_n_0 ),
        .I3(matrix_vector_valid),
        .I4(vector_done_reg_0),
        .I5(matrix_vector_vector_btint_a[4]),
        .O(\matrix_vector_control_b_in_btint_a[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_a[4]_i_2 
       (.I0(matrix_vector_matrix_btint_a[36]),
        .I1(index[0]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_a[68]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_a[4]),
        .O(\matrix_vector_control_b_in_btint_a[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0F044F0)) 
    \matrix_vector_control_b_in_btint_a[5]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[5]_i_2_n_0 ),
        .I2(matrix_vector_vector_btint_a[5]),
        .I3(vector_done),
        .I4(\index[127]_i_5_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_a[5]_i_2 
       (.I0(matrix_vector_matrix_btint_a[37]),
        .I1(index[0]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_a[69]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_a[5]),
        .O(\matrix_vector_control_b_in_btint_a[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \matrix_vector_control_b_in_btint_a[6]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[6]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I2(vector_done),
        .I3(\index[127]_i_5_n_0 ),
        .I4(matrix_vector_vector_btint_a[6]),
        .O(\matrix_vector_control_b_in_btint_a[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_a[6]_i_2 
       (.I0(matrix_vector_matrix_btint_a[38]),
        .I1(index[0]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_a[70]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_a[6]),
        .O(\matrix_vector_control_b_in_btint_a[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020002000F00000)) 
    \matrix_vector_control_b_in_btint_a[7]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[7]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I2(matrix_vector_valid),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_vector_btint_a[7]),
        .I5(vector_done_reg_0),
        .O(\matrix_vector_control_b_in_btint_a[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_a[7]_i_2 
       (.I0(matrix_vector_matrix_btint_a[39]),
        .I1(index[0]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_a[71]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_a[7]),
        .O(\matrix_vector_control_b_in_btint_a[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h20FF)) 
    \matrix_vector_control_b_in_btint_a[7]_i_3 
       (.I0(index[1]),
        .I1(\index[99]_i_2_n_0 ),
        .I2(index[0]),
        .I3(\index_reg[30]_0 ),
        .O(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_b_in_btint_a[7]_i_4 
       (.I0(vector_done),
        .I1(\index[99]_i_2_n_0 ),
        .O(vector_done_reg_0));
  LUT6 #(
    .INIT(64'h80888A8880888088)) 
    \matrix_vector_control_b_in_btint_a[8]_i_1 
       (.I0(matrix_vector_valid),
        .I1(matrix_vector_vector_btint_a[8]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(vector_done),
        .I4(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ),
        .I5(\matrix_vector_control_b_in_btint_a[8]_i_2_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_a[8]_i_2 
       (.I0(matrix_vector_matrix_btint_a[72]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_a[8]),
        .I3(\index[127]_i_5_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_a[40]),
        .O(\matrix_vector_control_b_in_btint_a[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80888A8880888088)) 
    \matrix_vector_control_b_in_btint_a[9]_i_1 
       (.I0(matrix_vector_valid),
        .I1(matrix_vector_vector_btint_a[9]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(vector_done),
        .I4(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ),
        .I5(\matrix_vector_control_b_in_btint_a[9]_i_2_n_0 ),
        .O(\matrix_vector_control_b_in_btint_a[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_a[9]_i_2 
       (.I0(matrix_vector_matrix_btint_a[73]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_a[9]),
        .I3(\index[127]_i_5_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_a[41]),
        .O(\matrix_vector_control_b_in_btint_a[9]_i_2_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[0]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[0]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[10] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[10]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[10]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_a_reg[11] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[11]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[11]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[12] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[12]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[12]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[13] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[13]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[13]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[14] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[14]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[14]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[15] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[15]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[15]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[16] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[16]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[16]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[17] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[17]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[17]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_a_reg[18] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[18]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[18]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[19] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[19]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[19]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[1]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[1]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[20] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[20]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[20]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[21] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[21]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[21]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[22] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[22]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[22]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_a_reg[23] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[23]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[23]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_a_reg[24] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[24]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[24]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[25] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[25]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[25]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[26] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[26]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[26]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[27] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[27]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[27]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[28] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[28]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[28]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_a_reg[29] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[29]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[29]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[2]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[2]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_a_reg[30] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[30]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[30]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[31] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[31]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[31]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[3]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[3]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[4]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[4]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[5]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[5]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[6]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[6]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[7]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[7]),
        .R(1'b0));
  FDRE \matrix_vector_control_b_in_btint_a_reg[8] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[8]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[8]),
        .R(matrix_vector_reset));
  FDRE \matrix_vector_control_b_in_btint_a_reg[9] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_a[9]_i_1_n_0 ),
        .Q(cell_b_in_btint_a[9]),
        .R(matrix_vector_reset));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[0]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[0]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[0]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_b[0]_i_2 
       (.I0(matrix_vector_matrix_btint_b[32]),
        .I1(index[0]),
        .I2(\index[99]_i_2_n_0 ),
        .I3(matrix_vector_matrix_btint_b[64]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_b[0]),
        .O(\matrix_vector_control_b_in_btint_b[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABABA8A00000000)) 
    \matrix_vector_control_b_in_btint_b[10]_i_1 
       (.I0(matrix_vector_vector_btint_b[10]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_b[10]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_b[10]_i_2 
       (.I0(matrix_vector_matrix_btint_b[74]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_b[10]),
        .I3(\index[127]_i_5_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_b[42]),
        .O(\matrix_vector_control_b_in_btint_b[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[11]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[11]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[11]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_b[11]_i_2 
       (.I0(matrix_vector_matrix_btint_b[75]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_b[11]),
        .I3(\result_overflow[3]_i_3_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_b[43]),
        .O(\matrix_vector_control_b_in_btint_b[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABABA8A00000000)) 
    \matrix_vector_control_b_in_btint_b[12]_i_1 
       (.I0(matrix_vector_vector_btint_b[12]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_b[12]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_b[12]_i_2 
       (.I0(matrix_vector_matrix_btint_b[76]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_b[12]),
        .I3(\index[127]_i_5_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_b[44]),
        .O(\matrix_vector_control_b_in_btint_b[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[13]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[13]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[13]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_b[13]_i_2 
       (.I0(matrix_vector_matrix_btint_b[77]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_b[13]),
        .I3(\result_overflow[3]_i_3_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_b[45]),
        .O(\matrix_vector_control_b_in_btint_b[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABABA8A00000000)) 
    \matrix_vector_control_b_in_btint_b[14]_i_1 
       (.I0(matrix_vector_vector_btint_b[14]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_b[14]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_b[14]_i_2 
       (.I0(matrix_vector_matrix_btint_b[78]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_b[14]),
        .I3(\index[127]_i_5_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_b[46]),
        .O(\matrix_vector_control_b_in_btint_b[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[15]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[15]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[15]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_b[15]_i_2 
       (.I0(matrix_vector_matrix_btint_b[79]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_b[15]),
        .I3(\result_overflow[3]_i_3_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_b[47]),
        .O(\matrix_vector_control_b_in_btint_b[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0D0D0)) 
    \matrix_vector_control_b_in_btint_b[16]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[16]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[16]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_b[16]_i_2 
       (.I0(matrix_vector_matrix_btint_b[80]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_b[16]),
        .I3(index[64]),
        .I4(\result_overflow[3]_i_3_n_0 ),
        .I5(matrix_vector_matrix_btint_b[48]),
        .O(\matrix_vector_control_b_in_btint_b[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABA8ABA00000000)) 
    \matrix_vector_control_b_in_btint_b[17]_i_1 
       (.I0(matrix_vector_vector_btint_b[17]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_b[17]_i_2_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_b[17]_i_2 
       (.I0(matrix_vector_matrix_btint_b[81]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_b[17]),
        .I3(index[64]),
        .I4(\index[127]_i_5_n_0 ),
        .I5(matrix_vector_matrix_btint_b[49]),
        .O(\matrix_vector_control_b_in_btint_b[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABA8ABA00000000)) 
    \matrix_vector_control_b_in_btint_b[18]_i_1 
       (.I0(matrix_vector_vector_btint_b[18]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_b[18]_i_2_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_b[18]_i_2 
       (.I0(matrix_vector_matrix_btint_b[82]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_b[18]),
        .I3(index[64]),
        .I4(\index[127]_i_5_n_0 ),
        .I5(matrix_vector_matrix_btint_b[50]),
        .O(\matrix_vector_control_b_in_btint_b[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABA8ABA00000000)) 
    \matrix_vector_control_b_in_btint_b[19]_i_1 
       (.I0(matrix_vector_vector_btint_b[19]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_b[19]_i_2_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_b[19]_i_2 
       (.I0(matrix_vector_matrix_btint_b[83]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_b[19]),
        .I3(index[64]),
        .I4(\index[127]_i_5_n_0 ),
        .I5(matrix_vector_matrix_btint_b[51]),
        .O(\matrix_vector_control_b_in_btint_b[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[1]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[1]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[1]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_b[1]_i_2 
       (.I0(matrix_vector_matrix_btint_b[33]),
        .I1(index[0]),
        .I2(\index[99]_i_2_n_0 ),
        .I3(matrix_vector_matrix_btint_b[65]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_b[1]),
        .O(\matrix_vector_control_b_in_btint_b[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0D0D0)) 
    \matrix_vector_control_b_in_btint_b[20]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[20]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[20]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_b[20]_i_2 
       (.I0(matrix_vector_matrix_btint_b[84]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_b[20]),
        .I3(index[64]),
        .I4(\result_overflow[3]_i_3_n_0 ),
        .I5(matrix_vector_matrix_btint_b[52]),
        .O(\matrix_vector_control_b_in_btint_b[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0D0D0)) 
    \matrix_vector_control_b_in_btint_b[21]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[21]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[21]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_b[21]_i_2 
       (.I0(matrix_vector_matrix_btint_b[85]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_b[21]),
        .I3(index[64]),
        .I4(\result_overflow[3]_i_3_n_0 ),
        .I5(matrix_vector_matrix_btint_b[53]),
        .O(\matrix_vector_control_b_in_btint_b[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABA8ABA00000000)) 
    \matrix_vector_control_b_in_btint_b[22]_i_1 
       (.I0(matrix_vector_vector_btint_b[22]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_b[22]_i_2_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_b[22]_i_2 
       (.I0(matrix_vector_matrix_btint_b[86]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_b[22]),
        .I3(index[64]),
        .I4(\index[127]_i_5_n_0 ),
        .I5(matrix_vector_matrix_btint_b[54]),
        .O(\matrix_vector_control_b_in_btint_b[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABA8ABA00000000)) 
    \matrix_vector_control_b_in_btint_b[23]_i_1 
       (.I0(matrix_vector_vector_btint_b[23]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_a[17]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_b[23]_i_2_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \matrix_vector_control_b_in_btint_b[23]_i_2 
       (.I0(matrix_vector_matrix_btint_b[87]),
        .I1(index[65]),
        .I2(matrix_vector_matrix_btint_b[23]),
        .I3(index[64]),
        .I4(\index[127]_i_5_n_0 ),
        .I5(matrix_vector_matrix_btint_b[55]),
        .O(\matrix_vector_control_b_in_btint_b[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABABA8A00000000)) 
    \matrix_vector_control_b_in_btint_b[24]_i_1 
       (.I0(matrix_vector_vector_btint_b[24]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_b[24]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_b[24]_i_2 
       (.I0(matrix_vector_matrix_btint_b[56]),
        .I1(index[96]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(matrix_vector_matrix_btint_b[88]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_b[24]),
        .O(\matrix_vector_control_b_in_btint_b[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[25]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[25]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[25]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_b[25]_i_2 
       (.I0(matrix_vector_matrix_btint_b[57]),
        .I1(index[96]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_b[89]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_b[25]),
        .O(\matrix_vector_control_b_in_btint_b[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[26]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[26]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[26]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_b[26]_i_2 
       (.I0(matrix_vector_matrix_btint_b[58]),
        .I1(index[96]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_b[90]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_b[26]),
        .O(\matrix_vector_control_b_in_btint_b[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[27]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[27]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[27]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_b[27]_i_2 
       (.I0(matrix_vector_matrix_btint_b[59]),
        .I1(index[96]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_b[91]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_b[27]),
        .O(\matrix_vector_control_b_in_btint_b[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[28]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[28]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[28]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_b[28]_i_2 
       (.I0(matrix_vector_matrix_btint_b[60]),
        .I1(index[96]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_b[92]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_b[28]),
        .O(\matrix_vector_control_b_in_btint_b[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[29]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[29]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[29]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_b[29]_i_2 
       (.I0(matrix_vector_matrix_btint_b[61]),
        .I1(index[96]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_b[93]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_b[29]),
        .O(\matrix_vector_control_b_in_btint_b[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[2]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[2]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[2]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_b[2]_i_2 
       (.I0(matrix_vector_matrix_btint_b[34]),
        .I1(index[0]),
        .I2(\index[99]_i_2_n_0 ),
        .I3(matrix_vector_matrix_btint_b[66]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_b[2]),
        .O(\matrix_vector_control_b_in_btint_b[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[30]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[30]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[30]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_b[30]_i_2 
       (.I0(matrix_vector_matrix_btint_b[62]),
        .I1(index[96]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_b[94]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_b[30]),
        .O(\matrix_vector_control_b_in_btint_b[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \matrix_vector_control_b_in_btint_b[30]_i_3 
       (.I0(matrix_vector_valid),
        .I1(\index[99]_i_2_n_0 ),
        .I2(vector_done),
        .O(matrix_vector_control_reset_out_next0_out));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \matrix_vector_control_b_in_btint_b[30]_i_4 
       (.I0(matrix_vector_reset),
        .I1(matrix_vector_valid),
        .I2(valid_old),
        .O(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBABABA8A00000000)) 
    \matrix_vector_control_b_in_btint_b[31]_i_1 
       (.I0(matrix_vector_vector_btint_b[31]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_b[31]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_a[25]_i_2_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFB08F808FB08)) 
    \matrix_vector_control_b_in_btint_b[31]_i_2 
       (.I0(matrix_vector_matrix_btint_b[63]),
        .I1(index[96]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(matrix_vector_matrix_btint_b[95]),
        .I4(index[97]),
        .I5(matrix_vector_matrix_btint_b[31]),
        .O(\matrix_vector_control_b_in_btint_b[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABABA8A00000000)) 
    \matrix_vector_control_b_in_btint_b[3]_i_1 
       (.I0(matrix_vector_vector_btint_b[3]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_b[3]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_b[3]_i_2 
       (.I0(matrix_vector_matrix_btint_b[35]),
        .I1(index[0]),
        .I2(\index[99]_i_2_n_0 ),
        .I3(matrix_vector_matrix_btint_b[67]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_b[3]),
        .O(\matrix_vector_control_b_in_btint_b[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABABA8A00000000)) 
    \matrix_vector_control_b_in_btint_b[4]_i_1 
       (.I0(matrix_vector_vector_btint_b[4]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_b[4]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_b[4]_i_2 
       (.I0(matrix_vector_matrix_btint_b[36]),
        .I1(index[0]),
        .I2(\index[99]_i_2_n_0 ),
        .I3(matrix_vector_matrix_btint_b[68]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_b[4]),
        .O(\matrix_vector_control_b_in_btint_b[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[5]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[5]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[5]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_b[5]_i_2 
       (.I0(matrix_vector_matrix_btint_b[37]),
        .I1(index[0]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_b[69]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_b[5]),
        .O(\matrix_vector_control_b_in_btint_b[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \matrix_vector_control_b_in_btint_b[6]_i_1 
       (.I0(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I1(\matrix_vector_control_b_in_btint_b[6]_i_2_n_0 ),
        .I2(\index[127]_i_4_n_0 ),
        .I3(matrix_vector_vector_btint_b[6]),
        .I4(matrix_vector_control_reset_out_next0_out),
        .I5(\matrix_vector_control_b_in_btint_b[30]_i_4_n_0 ),
        .O(\matrix_vector_control_b_in_btint_b[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_b[6]_i_2 
       (.I0(matrix_vector_matrix_btint_b[38]),
        .I1(index[0]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_b[70]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_b[6]),
        .O(\matrix_vector_control_b_in_btint_b[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABABA8A00000000)) 
    \matrix_vector_control_b_in_btint_b[7]_i_1 
       (.I0(matrix_vector_vector_btint_b[7]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_b[7]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_a[7]_i_3_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8ABA8)) 
    \matrix_vector_control_b_in_btint_b[7]_i_2 
       (.I0(matrix_vector_matrix_btint_b[39]),
        .I1(index[0]),
        .I2(\result_overflow[3]_i_3_n_0 ),
        .I3(matrix_vector_matrix_btint_b[71]),
        .I4(index[1]),
        .I5(matrix_vector_matrix_btint_b[7]),
        .O(\matrix_vector_control_b_in_btint_b[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABABA8A00000000)) 
    \matrix_vector_control_b_in_btint_b[8]_i_1 
       (.I0(matrix_vector_vector_btint_b[8]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_b[8]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_b[8]_i_2 
       (.I0(matrix_vector_matrix_btint_b[72]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_b[8]),
        .I3(\index[127]_i_5_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_b[40]),
        .O(\matrix_vector_control_b_in_btint_b[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABABA8A00000000)) 
    \matrix_vector_control_b_in_btint_b[9]_i_1 
       (.I0(matrix_vector_vector_btint_b[9]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(vector_done),
        .I3(\matrix_vector_control_b_in_btint_b[9]_i_2_n_0 ),
        .I4(\matrix_vector_control_b_in_btint_a[10]_i_3_n_0 ),
        .I5(matrix_vector_valid),
        .O(\matrix_vector_control_b_in_btint_b[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0E2F000F0E2)) 
    \matrix_vector_control_b_in_btint_b[9]_i_2 
       (.I0(matrix_vector_matrix_btint_b[73]),
        .I1(index[33]),
        .I2(matrix_vector_matrix_btint_b[9]),
        .I3(\index[127]_i_5_n_0 ),
        .I4(index[32]),
        .I5(matrix_vector_matrix_btint_b[41]),
        .O(\matrix_vector_control_b_in_btint_b[9]_i_2_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[0]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[0]),
        .R(1'b0));
  FDSE \matrix_vector_control_b_in_btint_b_reg[10] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[10]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[10]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_b_reg[11] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[11]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[11]),
        .R(1'b0));
  FDSE \matrix_vector_control_b_in_btint_b_reg[12] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[12]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[12]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_b_reg[13] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[13]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[13]),
        .R(1'b0));
  FDSE \matrix_vector_control_b_in_btint_b_reg[14] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[14]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[14]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_b_reg[15] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[15]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[15]),
        .R(1'b0));
  FDRE \matrix_vector_control_b_in_btint_b_reg[16] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[16]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[16]),
        .R(1'b0));
  FDSE \matrix_vector_control_b_in_btint_b_reg[17] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[17]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[17]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_b_in_btint_b_reg[18] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[18]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[18]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_b_in_btint_b_reg[19] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[19]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[19]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[1]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[1]),
        .R(1'b0));
  FDRE \matrix_vector_control_b_in_btint_b_reg[20] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[20]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[20]),
        .R(1'b0));
  FDRE \matrix_vector_control_b_in_btint_b_reg[21] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[21]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[21]),
        .R(1'b0));
  FDSE \matrix_vector_control_b_in_btint_b_reg[22] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[22]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[22]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_b_in_btint_b_reg[23] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[23]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[23]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_b_in_btint_b_reg[24] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[24]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[24]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_b_reg[25] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[25]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[25]),
        .R(1'b0));
  FDRE \matrix_vector_control_b_in_btint_b_reg[26] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[26]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[26]),
        .R(1'b0));
  FDRE \matrix_vector_control_b_in_btint_b_reg[27] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[27]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[27]),
        .R(1'b0));
  FDRE \matrix_vector_control_b_in_btint_b_reg[28] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[28]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[28]),
        .R(1'b0));
  FDRE \matrix_vector_control_b_in_btint_b_reg[29] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[29]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[29]),
        .R(1'b0));
  FDRE \matrix_vector_control_b_in_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[2]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[2]),
        .R(1'b0));
  FDRE \matrix_vector_control_b_in_btint_b_reg[30] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[30]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[30]),
        .R(1'b0));
  FDSE \matrix_vector_control_b_in_btint_b_reg[31] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[31]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[31]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_b_in_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[3]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[3]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_b_in_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[4]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[4]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDRE \matrix_vector_control_b_in_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[5]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[5]),
        .R(1'b0));
  FDRE \matrix_vector_control_b_in_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[6]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[6]),
        .R(1'b0));
  FDSE \matrix_vector_control_b_in_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[7]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[7]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_b_in_btint_b_reg[8] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[8]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[8]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_b_in_btint_b_reg[9] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_b_in_btint_b[9]_i_1_n_0 ),
        .Q(cell_b_in_btint_b[9]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[10]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[15]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[11]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[16]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[12]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[17]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[13]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[18]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[14]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[19]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[15]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[20]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[17]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[21]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[18]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[22]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[19]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[23]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[1]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[7]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[20]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[24]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[21]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[25]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[22]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[26]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF600)) 
    \matrix_vector_control_c_in_btint_a[23]_i_1 
       (.I0(valid_old),
        .I1(matrix_vector_valid),
        .I2(\index[127]_i_4_n_0 ),
        .I3(result_overflow_next),
        .I4(matrix_vector_reset),
        .O(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[23]_i_2 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[27]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[2]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[8]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[3]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[9]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[4]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[10]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[5]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[11]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[6]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[12]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[7]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[13]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \matrix_vector_control_c_in_btint_a[9]_i_1 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(vector_done),
        .I2(cell_c_out_btint_a[14]),
        .I3(matrix_vector_reset),
        .I4(matrix_vector_valid),
        .O(\matrix_vector_control_c_in_btint_a[9]_i_1_n_0 ));
  FDRE \matrix_vector_control_c_in_btint_a_reg[10] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[10]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[8]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[11] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[11]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[9]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[12] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[12]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[10]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[13] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[13]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[11]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[14] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[14]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[12]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[15] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[15]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[13]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[17] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[17]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[14]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[18] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[18]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[15]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[19] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[19]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[16]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[1]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[0]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[20] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[20]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[17]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[21] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[21]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[18]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[22] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[22]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[19]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[23] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[23]_i_2_n_0 ),
        .Q(cell_c_in_btint_a[20]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[2]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[1]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[3]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[2]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[4]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[3]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[5]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[4]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[6]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[5]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[7]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[6]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_a_reg[9] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_a[9]_i_1_n_0 ),
        .Q(cell_c_in_btint_a[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF600)) 
    \matrix_vector_control_c_in_btint_b[24]_i_1 
       (.I0(valid_old),
        .I1(matrix_vector_valid),
        .I2(\index[127]_i_4_n_0 ),
        .I3(result_overflow_next),
        .I4(matrix_vector_reset),
        .I5(cell_c_in_btint_b[24]),
        .O(\matrix_vector_control_c_in_btint_b[24]_i_1_n_0 ));
  FDRE \matrix_vector_control_c_in_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[0]_0 ),
        .Q(cell_c_in_btint_b[0]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[10] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[10]_0 ),
        .Q(cell_c_in_btint_b[10]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[11] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[11]_0 ),
        .Q(cell_c_in_btint_b[11]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[12] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[12]_0 ),
        .Q(cell_c_in_btint_b[12]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[13] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[13]_0 ),
        .Q(cell_c_in_btint_b[13]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[14] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[14]_0 ),
        .Q(cell_c_in_btint_b[14]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[15] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[15]_0 ),
        .Q(cell_c_in_btint_b[15]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[16] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[16]_0 ),
        .Q(cell_c_in_btint_b[16]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[17] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[17]_0 ),
        .Q(cell_c_in_btint_b[17]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[18] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[18]_0 ),
        .Q(cell_c_in_btint_b[18]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[19] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[19]_0 ),
        .Q(cell_c_in_btint_b[19]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[1]_0 ),
        .Q(cell_c_in_btint_b[1]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[20] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[20]_0 ),
        .Q(cell_c_in_btint_b[20]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[21] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[21]_0 ),
        .Q(cell_c_in_btint_b[21]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[22] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[22]_0 ),
        .Q(cell_c_in_btint_b[22]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[23] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[23]_0 ),
        .Q(cell_c_in_btint_b[23]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[24] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(\matrix_vector_control_c_in_btint_b[24]_i_1_n_0 ),
        .Q(cell_c_in_btint_b[24]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[2]_0 ),
        .Q(cell_c_in_btint_b[2]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[3]_0 ),
        .Q(cell_c_in_btint_b[3]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[4]_0 ),
        .Q(cell_c_in_btint_b[4]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[5]_0 ),
        .Q(cell_c_in_btint_b[5]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[6]_0 ),
        .Q(cell_c_in_btint_b[6]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[7]_0 ),
        .Q(cell_c_in_btint_b[7]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[8] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[8]_0 ),
        .Q(cell_c_in_btint_b[8]),
        .R(1'b0));
  FDRE \matrix_vector_control_c_in_btint_b_reg[9] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_c_in_btint_a[23]_i_1_n_0 ),
        .D(\matrix_vector_control_c_in_btint_b_reg[9]_0 ),
        .Q(cell_c_in_btint_b[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    matrix_vector_control_done_i_2
       (.I0(index[30]),
        .I1(\index[127]_i_5_n_0 ),
        .I2(index[6]),
        .I3(index[17]),
        .I4(matrix_vector_control_done_i_3_n_0),
        .I5(matrix_vector_control_done_i_4_n_0),
        .O(\index_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    matrix_vector_control_done_i_3
       (.I0(matrix_vector_control_done_i_5_n_0),
        .I1(matrix_vector_control_done_i_6_n_0),
        .I2(index[29]),
        .I3(index[20]),
        .I4(\index[127]_i_5_n_0 ),
        .I5(index[26]),
        .O(matrix_vector_control_done_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    matrix_vector_control_done_i_4
       (.I0(matrix_vector_control_done_i_7_n_0),
        .I1(index[23]),
        .I2(index[3]),
        .I3(index[19]),
        .I4(index[2]),
        .I5(matrix_vector_control_done_i_8_n_0),
        .O(matrix_vector_control_done_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    matrix_vector_control_done_i_5
       (.I0(index[13]),
        .I1(index[8]),
        .I2(index[15]),
        .I3(index[4]),
        .O(matrix_vector_control_done_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    matrix_vector_control_done_i_6
       (.I0(index[12]),
        .I1(index[9]),
        .I2(index[11]),
        .I3(index[7]),
        .O(matrix_vector_control_done_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    matrix_vector_control_done_i_7
       (.I0(index[14]),
        .I1(index[10]),
        .I2(index[16]),
        .I3(index[5]),
        .O(matrix_vector_control_done_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    matrix_vector_control_done_i_8
       (.I0(index[18]),
        .I1(index[21]),
        .I2(index[22]),
        .I3(index[24]),
        .I4(matrix_vector_control_done_i_9_n_0),
        .O(matrix_vector_control_done_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    matrix_vector_control_done_i_9
       (.I0(index[28]),
        .I1(index[27]),
        .I2(index[31]),
        .I3(index[25]),
        .O(matrix_vector_control_done_i_9_n_0));
  FDRE matrix_vector_control_done_reg
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(matrix_vector_control_done_reg_0),
        .Q(matrix_vector_done),
        .R(1'b0));
  FDRE matrix_vector_control_reset_out_reg
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(matrix_vector_control_reset_out_reg_0),
        .Q(SR),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[10]_i_1 
       (.I0(result_btint_a[10]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[11]_i_1 
       (.I0(result_btint_a[11]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[12]_i_1 
       (.I0(result_btint_a[12]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[13]_i_1 
       (.I0(result_btint_a[13]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[14]_i_1 
       (.I0(result_btint_a[14]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[15]_i_1 
       (.I0(result_btint_a[15]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[17]_i_1 
       (.I0(result_btint_a[17]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[18]_i_1 
       (.I0(result_btint_a[18]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[19]_i_1 
       (.I0(result_btint_a[19]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[1]_i_1 
       (.I0(result_btint_a[1]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[20]_i_1 
       (.I0(result_btint_a[20]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[21]_i_1 
       (.I0(result_btint_a[21]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[22]_i_1 
       (.I0(result_btint_a[22]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF0F8)) 
    \matrix_vector_control_result_btint_a[23]_i_1 
       (.I0(result_overflow_next),
        .I1(valid_old),
        .I2(matrix_vector_reset),
        .I3(matrix_vector_valid),
        .O(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAA)) 
    \matrix_vector_control_result_btint_a[23]_i_2 
       (.I0(matrix_vector_reset),
        .I1(matrix_vector_valid),
        .I2(valid_old),
        .I3(result_overflow_next),
        .O(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[23]_i_3 
       (.I0(result_btint_a[23]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \matrix_vector_control_result_btint_a[23]_i_4 
       (.I0(matrix_vector_valid),
        .I1(valid_old),
        .O(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[2]_i_1 
       (.I0(result_btint_a[2]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[3]_i_1 
       (.I0(result_btint_a[3]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[4]_i_1 
       (.I0(result_btint_a[4]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[5]_i_1 
       (.I0(result_btint_a[5]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[6]_i_1 
       (.I0(result_btint_a[6]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[7]_i_1 
       (.I0(result_btint_a[7]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_btint_a[9]_i_1 
       (.I0(result_btint_a[9]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_btint_a[9]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[10] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[10]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[8]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[11] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[11]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[9]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[12] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[12]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[10]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[13] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[13]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[11]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[14] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[14]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[12]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[15] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[15]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[13]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[17] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[17]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[14]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[18] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[18]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[15]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[19] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[19]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[16]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[1]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[0]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[20] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[20]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[17]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[21] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[21]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[18]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[22] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[22]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[19]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[23] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[23]_i_3_n_0 ),
        .Q(matrix_vector_result_btint_a[20]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[2]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[1]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[3]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[2]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[4]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[3]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[5]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[4]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[6]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[5]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[7]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[6]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_btint_a_reg[9] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_a[9]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_a[7]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_vector_control_result_btint_b[0]_i_1 
       (.I0(matrix_vector_valid),
        .I1(result_btint_b[0]),
        .O(\matrix_vector_control_result_btint_b[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \matrix_vector_control_result_btint_b[10]_i_1 
       (.I0(matrix_vector_valid),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I2(result_btint_b[10]),
        .O(\matrix_vector_control_result_btint_b[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \matrix_vector_control_result_btint_b[11]_i_1 
       (.I0(matrix_vector_valid),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I2(result_btint_b[11]),
        .O(\matrix_vector_control_result_btint_b[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_vector_control_result_btint_b[12]_i_1 
       (.I0(matrix_vector_valid),
        .I1(result_btint_b[12]),
        .O(\matrix_vector_control_result_btint_b[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \matrix_vector_control_result_btint_b[13]_i_1 
       (.I0(matrix_vector_valid),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I2(result_btint_b[13]),
        .O(\matrix_vector_control_result_btint_b[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \matrix_vector_control_result_btint_b[14]_i_1 
       (.I0(matrix_vector_valid),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I2(result_btint_b[14]),
        .O(\matrix_vector_control_result_btint_b[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \matrix_vector_control_result_btint_b[15]_i_1 
       (.I0(matrix_vector_valid),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I2(result_btint_b[15]),
        .O(\matrix_vector_control_result_btint_b[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \matrix_vector_control_result_btint_b[16]_i_1 
       (.I0(matrix_vector_valid),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I2(result_btint_b[16]),
        .O(\matrix_vector_control_result_btint_b[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_vector_control_result_btint_b[17]_i_1 
       (.I0(matrix_vector_valid),
        .I1(result_btint_b[17]),
        .O(\matrix_vector_control_result_btint_b[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \matrix_vector_control_result_btint_b[18]_i_1 
       (.I0(matrix_vector_valid),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I2(result_btint_b[18]),
        .O(\matrix_vector_control_result_btint_b[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \matrix_vector_control_result_btint_b[19]_i_1 
       (.I0(matrix_vector_valid),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I2(result_btint_b[19]),
        .O(\matrix_vector_control_result_btint_b[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_vector_control_result_btint_b[1]_i_1 
       (.I0(matrix_vector_valid),
        .I1(result_btint_b[1]),
        .O(\matrix_vector_control_result_btint_b[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_vector_control_result_btint_b[20]_i_1 
       (.I0(matrix_vector_valid),
        .I1(result_btint_b[20]),
        .O(\matrix_vector_control_result_btint_b[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \matrix_vector_control_result_btint_b[21]_i_1 
       (.I0(result_overflow_next),
        .I1(valid_old),
        .I2(matrix_vector_valid),
        .I3(matrix_vector_reset),
        .O(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \matrix_vector_control_result_btint_b[21]_i_2 
       (.I0(matrix_vector_valid),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I2(result_btint_b[21]),
        .O(\matrix_vector_control_result_btint_b[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_vector_control_result_btint_b[22]_i_1 
       (.I0(matrix_vector_valid),
        .I1(result_btint_b[22]),
        .O(\matrix_vector_control_result_btint_b[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF28)) 
    \matrix_vector_control_result_btint_b[23]_i_1 
       (.I0(result_overflow_next),
        .I1(valid_old),
        .I2(matrix_vector_valid),
        .I3(matrix_vector_reset),
        .O(\matrix_vector_control_result_btint_b[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_vector_control_result_btint_b[23]_i_2 
       (.I0(matrix_vector_valid),
        .I1(result_btint_b[23]),
        .O(\matrix_vector_control_result_btint_b[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_vector_control_result_btint_b[2]_i_1 
       (.I0(matrix_vector_valid),
        .I1(result_btint_b[2]),
        .O(\matrix_vector_control_result_btint_b[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \matrix_vector_control_result_btint_b[3]_i_1 
       (.I0(matrix_vector_valid),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I2(result_btint_b[3]),
        .O(\matrix_vector_control_result_btint_b[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_vector_control_result_btint_b[4]_i_1 
       (.I0(matrix_vector_valid),
        .I1(result_btint_b[4]),
        .O(\matrix_vector_control_result_btint_b[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_vector_control_result_btint_b[5]_i_1 
       (.I0(matrix_vector_valid),
        .I1(result_btint_b[5]),
        .O(\matrix_vector_control_result_btint_b[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \matrix_vector_control_result_btint_b[6]_i_1 
       (.I0(matrix_vector_valid),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I2(result_btint_b[6]),
        .O(\matrix_vector_control_result_btint_b[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \matrix_vector_control_result_btint_b[7]_i_1 
       (.I0(matrix_vector_valid),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I2(result_btint_b[7]),
        .O(\matrix_vector_control_result_btint_b[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \matrix_vector_control_result_btint_b[8]_i_1 
       (.I0(matrix_vector_valid),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I2(result_btint_b[8]),
        .O(\matrix_vector_control_result_btint_b[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_vector_control_result_btint_b[9]_i_1 
       (.I0(matrix_vector_valid),
        .I1(result_btint_b[9]),
        .O(\matrix_vector_control_result_btint_b[9]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[0]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[0]),
        .S(\matrix_vector_control_result_btint_b[23]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[10] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[10]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[10]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[11] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[11]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[11]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[12] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[12]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[12]),
        .S(\matrix_vector_control_result_btint_b[23]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[13] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[13]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[13]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[14] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[14]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[14]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[15] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[15]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[15]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[16] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[16]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[16]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[17] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[17]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[17]),
        .S(\matrix_vector_control_result_btint_b[23]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[18] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[18]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[18]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[19] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[19]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[19]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[1]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[1]),
        .S(\matrix_vector_control_result_btint_b[23]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[20] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[20]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[20]),
        .S(\matrix_vector_control_result_btint_b[23]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[21] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[21]_i_2_n_0 ),
        .Q(matrix_vector_result_btint_b[21]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[22] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[22]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[22]),
        .S(\matrix_vector_control_result_btint_b[23]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[23] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[23]_i_2_n_0 ),
        .Q(matrix_vector_result_btint_b[23]),
        .S(\matrix_vector_control_result_btint_b[23]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[2]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[2]),
        .S(\matrix_vector_control_result_btint_b[23]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[3]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[3]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[4]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[4]),
        .S(\matrix_vector_control_result_btint_b[23]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[5]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[5]),
        .S(\matrix_vector_control_result_btint_b[23]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[6]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[6]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[7]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[7]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[8] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[8]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[8]),
        .S(\matrix_vector_control_result_btint_b[21]_i_1_n_0 ));
  FDSE \matrix_vector_control_result_btint_b_reg[9] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_btint_b[9]_i_1_n_0 ),
        .Q(matrix_vector_result_btint_b[9]),
        .S(\matrix_vector_control_result_btint_b[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_overflow[0]_i_1 
       (.I0(result_overflow[0]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_overflow[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_overflow[1]_i_1 
       (.I0(result_overflow[1]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_overflow[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_overflow[2]_i_1 
       (.I0(result_overflow[2]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_overflow[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_overflow[3]_i_1 
       (.I0(result_overflow[3]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_overflow[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_overflow[4]_i_1 
       (.I0(result_overflow[4]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_overflow[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_vector_control_result_overflow[5]_i_1 
       (.I0(result_overflow[5]),
        .I1(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(\matrix_vector_control_result_overflow[5]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_overflow_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_overflow[0]_i_1_n_0 ),
        .Q(matrix_vector_result_overflow[0]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_overflow_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_overflow[1]_i_1_n_0 ),
        .Q(matrix_vector_result_overflow[1]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_overflow_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_overflow[2]_i_1_n_0 ),
        .Q(matrix_vector_result_overflow[2]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_overflow_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_overflow[3]_i_1_n_0 ),
        .Q(matrix_vector_result_overflow[3]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_overflow_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_overflow[4]_i_1_n_0 ),
        .Q(matrix_vector_result_overflow[4]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  FDRE \matrix_vector_control_result_overflow_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\matrix_vector_control_result_btint_a[23]_i_2_n_0 ),
        .D(\matrix_vector_control_result_overflow[5]_i_1_n_0 ),
        .Q(matrix_vector_result_overflow[5]),
        .R(\matrix_vector_control_result_btint_a[23]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \multiplier_b_btint_b[7]_i_1 
       (.I0(SR),
        .O(E));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[10]_i_1 
       (.I0(cell_c_out_btint_a[1]),
        .I1(\result_btint_a[15]_i_2_n_0 ),
        .I2(result_btint_a[10]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[11]_i_1 
       (.I0(cell_c_out_btint_a[2]),
        .I1(\result_btint_a[15]_i_2_n_0 ),
        .I2(result_btint_a[11]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[11]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[12]_i_1 
       (.I0(cell_c_out_btint_a[3]),
        .I1(\result_btint_a[15]_i_2_n_0 ),
        .I2(result_btint_a[12]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[12]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[13]_i_1 
       (.I0(cell_c_out_btint_a[4]),
        .I1(\result_btint_a[15]_i_2_n_0 ),
        .I2(result_btint_a[13]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[13]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[14]_i_1 
       (.I0(cell_c_out_btint_a[5]),
        .I1(\result_btint_a[15]_i_2_n_0 ),
        .I2(result_btint_a[14]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[14]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[15]_i_1 
       (.I0(cell_c_out_btint_a[6]),
        .I1(\result_btint_a[15]_i_2_n_0 ),
        .I2(result_btint_a[15]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[15]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \result_btint_a[15]_i_2 
       (.I0(\result_btint_a[23]_i_3_n_0 ),
        .I1(result_overflow_next1[2]),
        .I2(\index[4]_i_3_n_0 ),
        .I3(\result_btint_a[23]_i_7_n_0 ),
        .I4(\result_btint_a[23]_i_6_n_0 ),
        .I5(\result_btint_a[23]_i_5_n_0 ),
        .O(\result_btint_a[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[17]_i_1 
       (.I0(cell_c_out_btint_a[0]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_a[17]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[17]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[18]_i_1 
       (.I0(cell_c_out_btint_a[1]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_a[18]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[18]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[19]_i_1 
       (.I0(cell_c_out_btint_a[2]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_a[19]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[19]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[1]_i_1 
       (.I0(cell_c_out_btint_a[0]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_a[1]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[20]_i_1 
       (.I0(cell_c_out_btint_a[3]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_a[20]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[20]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[21]_i_1 
       (.I0(cell_c_out_btint_a[4]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_a[21]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[21]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[22]_i_1 
       (.I0(cell_c_out_btint_a[5]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_a[22]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[22]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[23]_i_1 
       (.I0(cell_c_out_btint_a[6]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_a[23]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[23]));
  LUT4 #(
    .INIT(16'h5557)) 
    \result_btint_a[23]_i_10 
       (.I0(vector_done),
        .I1(index[0]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(index[1]),
        .O(\result_btint_a[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_11 
       (.I0(index[2]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_12 
       (.I0(index[4]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_13 
       (.I0(index[3]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \result_btint_a[23]_i_14 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[2]),
        .O(\result_btint_a[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \result_btint_a[23]_i_15 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[1]),
        .O(\result_btint_a[23]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result_btint_a[23]_i_16 
       (.I0(result_overflow_next1[6]),
        .I1(result_overflow_next1[7]),
        .I2(result_overflow_next1[8]),
        .I3(result_overflow_next1[9]),
        .O(\result_btint_a[23]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result_btint_a[23]_i_17 
       (.I0(result_overflow_next1[12]),
        .I1(result_overflow_next1[13]),
        .I2(result_overflow_next1[10]),
        .I3(result_overflow_next1[11]),
        .O(\result_btint_a[23]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result_btint_a[23]_i_18 
       (.I0(result_overflow_next1[24]),
        .I1(result_overflow_next1[25]),
        .I2(result_overflow_next1[22]),
        .I3(result_overflow_next1[23]),
        .O(\result_btint_a[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \result_btint_a[23]_i_2 
       (.I0(\result_btint_a[23]_i_3_n_0 ),
        .I1(result_overflow_next1[2]),
        .I2(\result_btint_a[23]_i_5_n_0 ),
        .I3(\result_btint_a[23]_i_6_n_0 ),
        .I4(\result_btint_a[23]_i_7_n_0 ),
        .I5(\index[4]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result_btint_a[23]_i_20 
       (.I0(result_overflow_next1[16]),
        .I1(result_overflow_next1[17]),
        .I2(result_overflow_next1[14]),
        .I3(result_overflow_next1[15]),
        .O(\result_btint_a[23]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_24 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[20]),
        .O(\result_btint_a[23]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_25 
       (.I0(index[19]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_26 
       (.I0(index[18]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_27 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[17]),
        .O(\result_btint_a[23]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_28 
       (.I0(index[8]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_29 
       (.I0(index[7]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \result_btint_a[23]_i_3 
       (.I0(matrix_vector_valid),
        .I1(\result_btint_a[23]_i_8_n_0 ),
        .I2(matrix_vector_control_done_i_3_n_0),
        .I3(\result_btint_a[23]_i_9_n_0 ),
        .I4(matrix_vector_control_done_i_8_n_0),
        .I5(\result_btint_a[23]_i_10_n_0 ),
        .O(\result_btint_a[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_30 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[6]),
        .O(\result_btint_a[23]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_31 
       (.I0(index[5]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_32 
       (.I0(index[12]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_33 
       (.I0(index[11]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_34 
       (.I0(index[10]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_35 
       (.I0(index[9]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_36 
       (.I0(index[16]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_37 
       (.I0(index[15]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_38 
       (.I0(index[14]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_btint_a[23]_i_39 
       (.I0(index[13]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_btint_a[23]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \result_btint_a[23]_i_5 
       (.I0(\result_btint_a[23]_i_16_n_0 ),
        .I1(\result_btint_a[23]_i_17_n_0 ),
        .I2(result_overflow_next1[5]),
        .I3(result_overflow_next1[4]),
        .I4(result_overflow_next1[3]),
        .O(\result_btint_a[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \result_btint_a[23]_i_6 
       (.I0(result_overflow_next1[27]),
        .I1(result_overflow_next1[26]),
        .I2(result_overflow_next1[29]),
        .I3(result_overflow_next1[28]),
        .I4(\result_btint_a[23]_i_18_n_0 ),
        .O(\result_btint_a[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \result_btint_a[23]_i_7 
       (.I0(result_overflow_next1[21]),
        .I1(result_overflow_next1[20]),
        .I2(result_overflow_next1[19]),
        .I3(result_overflow_next1[18]),
        .I4(\result_btint_a[23]_i_20_n_0 ),
        .O(\result_btint_a[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \result_btint_a[23]_i_8 
       (.I0(index[17]),
        .I1(index[6]),
        .I2(\index[127]_i_5_n_0 ),
        .I3(index[30]),
        .O(\result_btint_a[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \result_btint_a[23]_i_9 
       (.I0(index[2]),
        .I1(index[19]),
        .I2(index[3]),
        .I3(index[23]),
        .I4(matrix_vector_control_done_i_7_n_0),
        .O(\result_btint_a[23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[2]_i_1 
       (.I0(cell_c_out_btint_a[1]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_a[2]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[2]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[3]_i_1 
       (.I0(cell_c_out_btint_a[2]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_a[3]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[3]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[4]_i_1 
       (.I0(cell_c_out_btint_a[3]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_a[4]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[4]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[5]_i_1 
       (.I0(cell_c_out_btint_a[4]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_a[5]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[5]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[6]_i_1 
       (.I0(cell_c_out_btint_a[5]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_a[6]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[6]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[7]_i_1 
       (.I0(cell_c_out_btint_a[6]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_a[7]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[7]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \result_btint_a[7]_i_2 
       (.I0(\result_btint_a[23]_i_3_n_0 ),
        .I1(\result_btint_a[23]_i_5_n_0 ),
        .I2(\result_btint_a[23]_i_6_n_0 ),
        .I3(\result_btint_a[23]_i_7_n_0 ),
        .I4(\index[4]_i_3_n_0 ),
        .I5(result_overflow_next1[2]),
        .O(\result_btint_a[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_btint_a[9]_i_1 
       (.I0(cell_c_out_btint_a[0]),
        .I1(\result_btint_a[15]_i_2_n_0 ),
        .I2(result_btint_a[9]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_a_next[9]));
  FDRE \result_btint_a_reg[10] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[10]),
        .Q(result_btint_a[10]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[11] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[11]),
        .Q(result_btint_a[11]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[12] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[12]),
        .Q(result_btint_a[12]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[13] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[13]),
        .Q(result_btint_a[13]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[14] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[14]),
        .Q(result_btint_a[14]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[15] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[15]),
        .Q(result_btint_a[15]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[17] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[17]),
        .Q(result_btint_a[17]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[18] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[18]),
        .Q(result_btint_a[18]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[19] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[19]),
        .Q(result_btint_a[19]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[1]),
        .Q(result_btint_a[1]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[20] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[20]),
        .Q(result_btint_a[20]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[21] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[21]),
        .Q(result_btint_a[21]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[22] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[22]),
        .Q(result_btint_a[22]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[23] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[23]),
        .Q(result_btint_a[23]),
        .R(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result_btint_a_reg[23]_i_19 
       (.CI(\result_btint_a_reg[23]_i_23_n_0 ),
        .CO({\result_btint_a_reg[23]_i_19_n_0 ,\result_btint_a_reg[23]_i_19_n_1 ,\result_btint_a_reg[23]_i_19_n_2 ,\result_btint_a_reg[23]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result_overflow_next1[21:18]),
        .S({\result_btint_a[23]_i_24_n_0 ,\result_btint_a[23]_i_25_n_0 ,\result_btint_a[23]_i_26_n_0 ,\result_btint_a[23]_i_27_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result_btint_a_reg[23]_i_21 
       (.CI(\result_btint_a_reg[23]_i_4_n_0 ),
        .CO({\result_btint_a_reg[23]_i_21_n_0 ,\result_btint_a_reg[23]_i_21_n_1 ,\result_btint_a_reg[23]_i_21_n_2 ,\result_btint_a_reg[23]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result_overflow_next1[9:6]),
        .S({\result_btint_a[23]_i_28_n_0 ,\result_btint_a[23]_i_29_n_0 ,\result_btint_a[23]_i_30_n_0 ,\result_btint_a[23]_i_31_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result_btint_a_reg[23]_i_22 
       (.CI(\result_btint_a_reg[23]_i_21_n_0 ),
        .CO({\result_btint_a_reg[23]_i_22_n_0 ,\result_btint_a_reg[23]_i_22_n_1 ,\result_btint_a_reg[23]_i_22_n_2 ,\result_btint_a_reg[23]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result_overflow_next1[13:10]),
        .S({\result_btint_a[23]_i_32_n_0 ,\result_btint_a[23]_i_33_n_0 ,\result_btint_a[23]_i_34_n_0 ,\result_btint_a[23]_i_35_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result_btint_a_reg[23]_i_23 
       (.CI(\result_btint_a_reg[23]_i_22_n_0 ),
        .CO({\result_btint_a_reg[23]_i_23_n_0 ,\result_btint_a_reg[23]_i_23_n_1 ,\result_btint_a_reg[23]_i_23_n_2 ,\result_btint_a_reg[23]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result_overflow_next1[17:14]),
        .S({\result_btint_a[23]_i_36_n_0 ,\result_btint_a[23]_i_37_n_0 ,\result_btint_a[23]_i_38_n_0 ,\result_btint_a[23]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result_btint_a_reg[23]_i_4 
       (.CI(1'b0),
        .CO({\result_btint_a_reg[23]_i_4_n_0 ,\result_btint_a_reg[23]_i_4_n_1 ,\result_btint_a_reg[23]_i_4_n_2 ,\result_btint_a_reg[23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\result_btint_a[23]_i_11_n_0 ,1'b0}),
        .O(result_overflow_next1[5:2]),
        .S({\result_btint_a[23]_i_12_n_0 ,\result_btint_a[23]_i_13_n_0 ,\result_btint_a[23]_i_14_n_0 ,\result_btint_a[23]_i_15_n_0 }));
  FDRE \result_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[2]),
        .Q(result_btint_a[2]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[3]),
        .Q(result_btint_a[3]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[4]),
        .Q(result_btint_a[4]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[5]),
        .Q(result_btint_a[5]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[6]),
        .Q(result_btint_a[6]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[7]),
        .Q(result_btint_a[7]),
        .R(matrix_vector_reset));
  FDRE \result_btint_a_reg[9] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_a_next[9]),
        .Q(result_btint_a[9]),
        .R(matrix_vector_reset));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[0]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [0]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_b[0]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[0]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[10]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [2]),
        .I1(\result_btint_a[15]_i_2_n_0 ),
        .I2(result_btint_b[10]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[10]));
  LUT4 #(
    .INIT(16'hAAFC)) 
    \result_btint_b[11]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [3]),
        .I1(result_btint_b[11]),
        .I2(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I3(\result_btint_a[15]_i_2_n_0 ),
        .O(result_btint_b_next[11]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[12]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [4]),
        .I1(\result_btint_a[15]_i_2_n_0 ),
        .I2(result_btint_b[12]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[12]));
  LUT4 #(
    .INIT(16'hAAFC)) 
    \result_btint_b[13]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [5]),
        .I1(result_btint_b[13]),
        .I2(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I3(\result_btint_a[15]_i_2_n_0 ),
        .O(result_btint_b_next[13]));
  LUT4 #(
    .INIT(16'hAAFC)) 
    \result_btint_b[14]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [6]),
        .I1(result_btint_b[14]),
        .I2(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I3(\result_btint_a[15]_i_2_n_0 ),
        .O(result_btint_b_next[14]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[15]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [7]),
        .I1(\result_btint_a[15]_i_2_n_0 ),
        .I2(result_btint_b[15]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[15]));
  LUT4 #(
    .INIT(16'hAAFC)) 
    \result_btint_b[16]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [0]),
        .I1(result_btint_b[16]),
        .I2(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I3(\result_btint_a[23]_i_2_n_0 ),
        .O(result_btint_b_next[16]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[17]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [1]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_b[17]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[17]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[18]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [2]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_b[18]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[18]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[19]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [3]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_b[19]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[19]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[1]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [1]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_b[1]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[1]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[20]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [4]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_b[20]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[20]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[21]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [5]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_b[21]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[21]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[22]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [6]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_b[22]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[22]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[23]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [7]),
        .I1(\result_btint_a[23]_i_2_n_0 ),
        .I2(result_btint_b[23]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[23]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[2]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [2]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_b[2]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[2]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[3]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [3]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_b[3]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[3]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[4]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [4]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_b[4]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[4]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[5]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [5]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_b[5]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[5]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[6]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [6]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_btint_b[6]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[6]));
  LUT4 #(
    .INIT(16'hAAFC)) 
    \result_btint_b[7]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [7]),
        .I1(result_btint_b[7]),
        .I2(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I3(\result_btint_a[7]_i_2_n_0 ),
        .O(result_btint_b_next[7]));
  LUT4 #(
    .INIT(16'hAAFC)) 
    \result_btint_b[8]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [0]),
        .I1(result_btint_b[8]),
        .I2(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .I3(\result_btint_a[15]_i_2_n_0 ),
        .O(result_btint_b_next[8]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \result_btint_b[9]_i_1 
       (.I0(\result_btint_b_reg[7]_0 [1]),
        .I1(\result_btint_a[15]_i_2_n_0 ),
        .I2(result_btint_b[9]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_btint_b_next[9]));
  FDSE \result_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[0]),
        .Q(result_btint_b[0]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[10] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[10]),
        .Q(result_btint_b[10]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[11] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[11]),
        .Q(result_btint_b[11]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[12] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[12]),
        .Q(result_btint_b[12]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[13] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[13]),
        .Q(result_btint_b[13]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[14] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[14]),
        .Q(result_btint_b[14]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[15] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[15]),
        .Q(result_btint_b[15]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[16] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[16]),
        .Q(result_btint_b[16]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[17] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[17]),
        .Q(result_btint_b[17]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[18] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[18]),
        .Q(result_btint_b[18]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[19] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[19]),
        .Q(result_btint_b[19]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[1]),
        .Q(result_btint_b[1]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[20] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[20]),
        .Q(result_btint_b[20]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[21] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[21]),
        .Q(result_btint_b[21]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[22] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[22]),
        .Q(result_btint_b[22]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[23] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[23]),
        .Q(result_btint_b[23]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[2]),
        .Q(result_btint_b[2]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[3]),
        .Q(result_btint_b[3]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[4]),
        .Q(result_btint_b[4]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[5]),
        .Q(result_btint_b[5]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[6]),
        .Q(result_btint_b[6]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[7]),
        .Q(result_btint_b[7]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[8] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[8]),
        .Q(result_btint_b[8]),
        .S(matrix_vector_reset));
  FDSE \result_btint_b_reg[9] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_btint_b_next[9]),
        .Q(result_btint_b[9]),
        .S(matrix_vector_reset));
  LUT6 #(
    .INIT(64'h00080008FFFB0008)) 
    \result_overflow[0]_i_1 
       (.I0(\result_overflow_reg[5]_0 [0]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_overflow_next1[30]),
        .I3(result_overflow_next1[31]),
        .I4(result_overflow[0]),
        .I5(\result_overflow[3]_i_3_n_0 ),
        .O(result_overflow_next0_in[0]));
  LUT6 #(
    .INIT(64'h00080008FFFB0008)) 
    \result_overflow[1]_i_1 
       (.I0(\result_overflow_reg[5]_0 [1]),
        .I1(\result_btint_a[7]_i_2_n_0 ),
        .I2(result_overflow_next1[30]),
        .I3(result_overflow_next1[31]),
        .I4(result_overflow[1]),
        .I5(\result_overflow[3]_i_3_n_0 ),
        .O(result_overflow_next0_in[1]));
  LUT6 #(
    .INIT(64'h00080008FFFB0008)) 
    \result_overflow[2]_i_1 
       (.I0(\result_overflow_reg[5]_0 [0]),
        .I1(\result_btint_a[15]_i_2_n_0 ),
        .I2(result_overflow_next1[30]),
        .I3(result_overflow_next1[31]),
        .I4(result_overflow[2]),
        .I5(\result_overflow[3]_i_3_n_0 ),
        .O(result_overflow_next0_in[2]));
  LUT6 #(
    .INIT(64'h00080008FFFB0008)) 
    \result_overflow[3]_i_1 
       (.I0(\result_overflow_reg[5]_0 [1]),
        .I1(\result_btint_a[15]_i_2_n_0 ),
        .I2(result_overflow_next1[30]),
        .I3(result_overflow_next1[31]),
        .I4(result_overflow[3]),
        .I5(\result_overflow[3]_i_3_n_0 ),
        .O(result_overflow_next0_in[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \result_overflow[3]_i_10 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[26]),
        .O(\result_overflow[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_overflow[3]_i_11 
       (.I0(index[25]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_overflow[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_overflow[3]_i_12 
       (.I0(index[24]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_overflow[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_overflow[3]_i_13 
       (.I0(index[23]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_overflow[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_overflow[3]_i_14 
       (.I0(index[22]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_overflow[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_overflow[3]_i_15 
       (.I0(index[21]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_overflow[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result_overflow[3]_i_3 
       (.I0(matrix_vector_valid),
        .I1(valid_old),
        .O(\result_overflow[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_overflow[3]_i_5 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[30]),
        .O(\result_overflow[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_overflow[3]_i_6 
       (.I0(\result_overflow[3]_i_3_n_0 ),
        .I1(index[29]),
        .O(\result_overflow[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_overflow[3]_i_8 
       (.I0(index[28]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_overflow[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result_overflow[3]_i_9 
       (.I0(index[27]),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .O(\result_overflow[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_overflow[4]_i_1 
       (.I0(\result_overflow_reg[5]_0 [0]),
        .I1(\result_overflow[5]_i_2_n_0 ),
        .I2(result_overflow[4]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_overflow_next0_in[4]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \result_overflow[5]_i_1 
       (.I0(\result_overflow_reg[5]_0 [1]),
        .I1(\result_overflow[5]_i_2_n_0 ),
        .I2(result_overflow[5]),
        .I3(\matrix_vector_control_result_btint_a[23]_i_4_n_0 ),
        .O(result_overflow_next0_in[5]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \result_overflow[5]_i_2 
       (.I0(\result_overflow[5]_i_3_n_0 ),
        .I1(\result_overflow[5]_i_4_n_0 ),
        .I2(\index[4]_i_3_n_0 ),
        .I3(\result_overflow[5]_i_5_n_0 ),
        .I4(\result_btint_a[23]_i_5_n_0 ),
        .I5(result_overflow_next1[2]),
        .O(\result_overflow[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF1FFFFFFFFF)) 
    \result_overflow[5]_i_3 
       (.I0(index[1]),
        .I1(\index[4]_i_3_n_0 ),
        .I2(vector_done),
        .I3(matrix_vector_control_done_i_4_n_0),
        .I4(matrix_vector_control_done_i_3_n_0),
        .I5(\result_btint_a[23]_i_8_n_0 ),
        .O(\result_overflow[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \result_overflow[5]_i_4 
       (.I0(result_overflow_next1[30]),
        .I1(result_overflow_next1[31]),
        .I2(matrix_vector_valid),
        .O(\result_overflow[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result_overflow[5]_i_5 
       (.I0(\result_btint_a[23]_i_18_n_0 ),
        .I1(\result_overflow[5]_i_6_n_0 ),
        .I2(\result_btint_a[23]_i_20_n_0 ),
        .I3(\result_overflow[5]_i_7_n_0 ),
        .O(\result_overflow[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result_overflow[5]_i_6 
       (.I0(result_overflow_next1[28]),
        .I1(result_overflow_next1[29]),
        .I2(result_overflow_next1[26]),
        .I3(result_overflow_next1[27]),
        .O(\result_overflow[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result_overflow[5]_i_7 
       (.I0(result_overflow_next1[18]),
        .I1(result_overflow_next1[19]),
        .I2(result_overflow_next1[20]),
        .I3(result_overflow_next1[21]),
        .O(\result_overflow[5]_i_7_n_0 ));
  FDRE \result_overflow_reg[0] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_overflow_next0_in[0]),
        .Q(result_overflow[0]),
        .R(matrix_vector_reset));
  FDRE \result_overflow_reg[1] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_overflow_next0_in[1]),
        .Q(result_overflow[1]),
        .R(matrix_vector_reset));
  FDRE \result_overflow_reg[2] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_overflow_next0_in[2]),
        .Q(result_overflow[2]),
        .R(matrix_vector_reset));
  FDRE \result_overflow_reg[3] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_overflow_next0_in[3]),
        .Q(result_overflow[3]),
        .R(matrix_vector_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result_overflow_reg[3]_i_2 
       (.CI(\result_overflow_reg[3]_i_4_n_0 ),
        .CO({\NLW_result_overflow_reg[3]_i_2_CO_UNCONNECTED [3:1],\result_overflow_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_overflow_reg[3]_i_2_O_UNCONNECTED [3:2],result_overflow_next1[31:30]}),
        .S({1'b0,1'b0,\result_overflow[3]_i_5_n_0 ,\result_overflow[3]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result_overflow_reg[3]_i_4 
       (.CI(\result_overflow_reg[3]_i_7_n_0 ),
        .CO({\result_overflow_reg[3]_i_4_n_0 ,\result_overflow_reg[3]_i_4_n_1 ,\result_overflow_reg[3]_i_4_n_2 ,\result_overflow_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result_overflow_next1[29:26]),
        .S({\result_overflow[3]_i_8_n_0 ,\result_overflow[3]_i_9_n_0 ,\result_overflow[3]_i_10_n_0 ,\result_overflow[3]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result_overflow_reg[3]_i_7 
       (.CI(\result_btint_a_reg[23]_i_19_n_0 ),
        .CO({\result_overflow_reg[3]_i_7_n_0 ,\result_overflow_reg[3]_i_7_n_1 ,\result_overflow_reg[3]_i_7_n_2 ,\result_overflow_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result_overflow_next1[25:22]),
        .S({\result_overflow[3]_i_12_n_0 ,\result_overflow[3]_i_13_n_0 ,\result_overflow[3]_i_14_n_0 ,\result_overflow[3]_i_15_n_0 }));
  FDRE \result_overflow_reg[4] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_overflow_next0_in[4]),
        .Q(result_overflow[4]),
        .R(matrix_vector_reset));
  FDRE \result_overflow_reg[5] 
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(result_overflow_next0_in[5]),
        .Q(result_overflow[5]),
        .R(matrix_vector_reset));
  LUT2 #(
    .INIT(4'h6)) 
    valid_old_i_2
       (.I0(matrix_vector_valid),
        .I1(valid_old),
        .O(matrix_vector_valid_0));
  FDRE valid_old_reg
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(valid_old_reg_0),
        .Q(valid_old),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    vector_done_i_1
       (.I0(matrix_vector_valid),
        .I1(\result_overflow[3]_i_3_n_0 ),
        .I2(vector_done),
        .O(vector_done_i_1_n_0));
  FDRE vector_done_reg
       (.C(matrix_vector_clock),
        .CE(result_overflow_next),
        .D(vector_done_i_1_n_0),
        .Q(vector_done),
        .R(matrix_vector_reset));
endmodule

(* ORIG_REF_NAME = "MULTIPLIER" *) 
module bachelor_MATRIX_VECTOR_0_0_MULTIPLIER
   (\multiplier_product_btint_b_reg[7]_0 ,
    matrix_vector_clock,
    Q,
    \b_old_btint_b_reg[7]_0 ,
    \b_old_btint_a_reg[7]_0 ,
    \a_old_btint_b_reg[7]_0 );
  output [7:0]\multiplier_product_btint_b_reg[7]_0 ;
  input matrix_vector_clock;
  input [7:0]Q;
  input [7:0]\b_old_btint_b_reg[7]_0 ;
  input [7:0]\b_old_btint_a_reg[7]_0 ;
  input [7:0]\a_old_btint_b_reg[7]_0 ;

  wire [7:0]Q;
  wire \a_old_btint_a_reg_n_0_[0] ;
  wire \a_old_btint_a_reg_n_0_[1] ;
  wire \a_old_btint_a_reg_n_0_[2] ;
  wire \a_old_btint_a_reg_n_0_[3] ;
  wire \a_old_btint_a_reg_n_0_[4] ;
  wire \a_old_btint_a_reg_n_0_[5] ;
  wire \a_old_btint_a_reg_n_0_[6] ;
  wire \a_old_btint_a_reg_n_0_[7] ;
  wire [7:0]\a_old_btint_b_reg[7]_0 ;
  wire \a_old_btint_b_reg_n_0_[0] ;
  wire \a_old_btint_b_reg_n_0_[1] ;
  wire \a_old_btint_b_reg_n_0_[2] ;
  wire \a_old_btint_b_reg_n_0_[3] ;
  wire \a_old_btint_b_reg_n_0_[4] ;
  wire \a_old_btint_b_reg_n_0_[5] ;
  wire \a_old_btint_b_reg_n_0_[6] ;
  wire \a_old_btint_b_reg_n_0_[7] ;
  wire [7:0]adder_subtractor_b_btint_a;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_3 ;
  wire [27:0]adder_subtractor_b_btint_a10;
  wire adder_subtractor_b_btint_a10_carry__0_i_1__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_i_2__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_i_3__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_i_4__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_n_1;
  wire adder_subtractor_b_btint_a10_carry__0_n_2;
  wire adder_subtractor_b_btint_a10_carry__0_n_3;
  wire adder_subtractor_b_btint_a10_carry__0_n_4;
  wire adder_subtractor_b_btint_a10_carry__0_n_5;
  wire adder_subtractor_b_btint_a10_carry__0_n_6;
  wire adder_subtractor_b_btint_a10_carry__0_n_7;
  wire adder_subtractor_b_btint_a10_carry__1_i_1__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_i_2__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_i_3__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_i_4__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_n_1;
  wire adder_subtractor_b_btint_a10_carry__1_n_2;
  wire adder_subtractor_b_btint_a10_carry__1_n_3;
  wire adder_subtractor_b_btint_a10_carry__1_n_4;
  wire adder_subtractor_b_btint_a10_carry__1_n_5;
  wire adder_subtractor_b_btint_a10_carry__1_n_6;
  wire adder_subtractor_b_btint_a10_carry__1_n_7;
  wire adder_subtractor_b_btint_a10_carry__2_i_1__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_i_2__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_i_3__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_i_4__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_n_1;
  wire adder_subtractor_b_btint_a10_carry__2_n_2;
  wire adder_subtractor_b_btint_a10_carry__2_n_3;
  wire adder_subtractor_b_btint_a10_carry__2_n_4;
  wire adder_subtractor_b_btint_a10_carry__2_n_5;
  wire adder_subtractor_b_btint_a10_carry__2_n_6;
  wire adder_subtractor_b_btint_a10_carry__2_n_7;
  wire adder_subtractor_b_btint_a10_carry__3_i_1__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_i_2__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_i_3__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_i_4__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_n_1;
  wire adder_subtractor_b_btint_a10_carry__3_n_2;
  wire adder_subtractor_b_btint_a10_carry__3_n_3;
  wire adder_subtractor_b_btint_a10_carry__3_n_4;
  wire adder_subtractor_b_btint_a10_carry__3_n_5;
  wire adder_subtractor_b_btint_a10_carry__3_n_6;
  wire adder_subtractor_b_btint_a10_carry__3_n_7;
  wire adder_subtractor_b_btint_a10_carry__4_i_1__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_i_2__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_i_3__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_i_4__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_n_1;
  wire adder_subtractor_b_btint_a10_carry__4_n_2;
  wire adder_subtractor_b_btint_a10_carry__4_n_3;
  wire adder_subtractor_b_btint_a10_carry__4_n_4;
  wire adder_subtractor_b_btint_a10_carry__4_n_5;
  wire adder_subtractor_b_btint_a10_carry__4_n_6;
  wire adder_subtractor_b_btint_a10_carry__4_n_7;
  wire adder_subtractor_b_btint_a10_carry__5_i_1__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_i_2__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_i_3__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_i_4__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_n_1;
  wire adder_subtractor_b_btint_a10_carry__5_n_2;
  wire adder_subtractor_b_btint_a10_carry__5_n_3;
  wire adder_subtractor_b_btint_a10_carry__5_n_4;
  wire adder_subtractor_b_btint_a10_carry__5_n_5;
  wire adder_subtractor_b_btint_a10_carry__5_n_6;
  wire adder_subtractor_b_btint_a10_carry__5_n_7;
  wire adder_subtractor_b_btint_a10_carry_i_1__2_n_0;
  wire adder_subtractor_b_btint_a10_carry_i_2__2_n_0;
  wire adder_subtractor_b_btint_a10_carry_i_3__2_n_0;
  wire adder_subtractor_b_btint_a10_carry_i_4__2_n_0;
  wire adder_subtractor_b_btint_a10_carry_n_0;
  wire adder_subtractor_b_btint_a10_carry_n_1;
  wire adder_subtractor_b_btint_a10_carry_n_2;
  wire adder_subtractor_b_btint_a10_carry_n_3;
  wire adder_subtractor_b_btint_a10_carry_n_4;
  wire adder_subtractor_b_btint_a10_carry_n_5;
  wire adder_subtractor_b_btint_a10_carry_n_6;
  wire adder_subtractor_b_btint_a10_carry_n_7;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 ;
  wire [26:0]adder_subtractor_b_btint_a12;
  wire adder_subtractor_b_btint_a12_carry__0_i_10__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_11__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_12__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_13__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__2_n_1;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__2_n_2;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__2_n_3;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__2_n_4;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__2_n_5;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__2_n_6;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__2_n_7;
  wire adder_subtractor_b_btint_a12_carry__0_i_2__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_3__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_4__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_5__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_6__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_7__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_8__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_9__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_n_1;
  wire adder_subtractor_b_btint_a12_carry__0_n_2;
  wire adder_subtractor_b_btint_a12_carry__0_n_3;
  wire adder_subtractor_b_btint_a12_carry__0_n_4;
  wire adder_subtractor_b_btint_a12_carry__0_n_5;
  wire adder_subtractor_b_btint_a12_carry__0_n_6;
  wire adder_subtractor_b_btint_a12_carry__0_n_7;
  wire adder_subtractor_b_btint_a12_carry__1_i_10__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_11__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_12__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_13__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__2_n_1;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__2_n_2;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__2_n_3;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__2_n_4;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__2_n_5;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__2_n_6;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__2_n_7;
  wire adder_subtractor_b_btint_a12_carry__1_i_2__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_3__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_4__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_5__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_6__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_7__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_8__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_9__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_n_1;
  wire adder_subtractor_b_btint_a12_carry__1_n_2;
  wire adder_subtractor_b_btint_a12_carry__1_n_3;
  wire adder_subtractor_b_btint_a12_carry__1_n_4;
  wire adder_subtractor_b_btint_a12_carry__1_n_5;
  wire adder_subtractor_b_btint_a12_carry__1_n_6;
  wire adder_subtractor_b_btint_a12_carry__1_n_7;
  wire adder_subtractor_b_btint_a12_carry__2_i_10__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_11__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_12__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_13__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__2_n_1;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__2_n_2;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__2_n_3;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__2_n_4;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__2_n_5;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__2_n_6;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__2_n_7;
  wire adder_subtractor_b_btint_a12_carry__2_i_2__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_3__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_4__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_5__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_6__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_7__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_8__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_9__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_n_1;
  wire adder_subtractor_b_btint_a12_carry__2_n_2;
  wire adder_subtractor_b_btint_a12_carry__2_n_3;
  wire adder_subtractor_b_btint_a12_carry__2_n_4;
  wire adder_subtractor_b_btint_a12_carry__2_n_5;
  wire adder_subtractor_b_btint_a12_carry__2_n_6;
  wire adder_subtractor_b_btint_a12_carry__2_n_7;
  wire adder_subtractor_b_btint_a12_carry__3_i_10__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_11__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_12__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_13__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__2_n_1;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__2_n_2;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__2_n_3;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__2_n_4;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__2_n_5;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__2_n_6;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__2_n_7;
  wire adder_subtractor_b_btint_a12_carry__3_i_2__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_3__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_4__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_5__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_6__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_7__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_8__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_9__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_n_1;
  wire adder_subtractor_b_btint_a12_carry__3_n_2;
  wire adder_subtractor_b_btint_a12_carry__3_n_3;
  wire adder_subtractor_b_btint_a12_carry__3_n_4;
  wire adder_subtractor_b_btint_a12_carry__3_n_5;
  wire adder_subtractor_b_btint_a12_carry__3_n_6;
  wire adder_subtractor_b_btint_a12_carry__3_n_7;
  wire adder_subtractor_b_btint_a12_carry__4_i_10__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_11__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_12__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_13__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__2_n_1;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__2_n_2;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__2_n_3;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__2_n_4;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__2_n_5;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__2_n_6;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__2_n_7;
  wire adder_subtractor_b_btint_a12_carry__4_i_2__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_3__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_4__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_5__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_6__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_7__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_8__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_9__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_n_1;
  wire adder_subtractor_b_btint_a12_carry__4_n_2;
  wire adder_subtractor_b_btint_a12_carry__4_n_3;
  wire adder_subtractor_b_btint_a12_carry__4_n_4;
  wire adder_subtractor_b_btint_a12_carry__4_n_5;
  wire adder_subtractor_b_btint_a12_carry__4_n_6;
  wire adder_subtractor_b_btint_a12_carry__4_n_7;
  wire adder_subtractor_b_btint_a12_carry__5_i_1__2_n_3;
  wire adder_subtractor_b_btint_a12_carry__5_i_1__2_n_6;
  wire adder_subtractor_b_btint_a12_carry__5_i_1__2_n_7;
  wire adder_subtractor_b_btint_a12_carry__5_i_2__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_3__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_4__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_5__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_6__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_7__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_n_2;
  wire adder_subtractor_b_btint_a12_carry__5_n_3;
  wire adder_subtractor_b_btint_a12_carry__5_n_5;
  wire adder_subtractor_b_btint_a12_carry__5_n_6;
  wire adder_subtractor_b_btint_a12_carry__5_n_7;
  wire adder_subtractor_b_btint_a12_carry_i_10__2_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_11__2_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_12__2_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_1__2_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_1__2_n_1;
  wire adder_subtractor_b_btint_a12_carry_i_1__2_n_2;
  wire adder_subtractor_b_btint_a12_carry_i_1__2_n_3;
  wire adder_subtractor_b_btint_a12_carry_i_1__2_n_4;
  wire adder_subtractor_b_btint_a12_carry_i_1__2_n_5;
  wire adder_subtractor_b_btint_a12_carry_i_1__2_n_6;
  wire adder_subtractor_b_btint_a12_carry_i_1__2_n_7;
  wire adder_subtractor_b_btint_a12_carry_i_2__2_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_3__2_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_4__2_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_5__2_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_6__2_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_7__2_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_8__2_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_9__2_n_0;
  wire adder_subtractor_b_btint_a12_carry_n_0;
  wire adder_subtractor_b_btint_a12_carry_n_1;
  wire adder_subtractor_b_btint_a12_carry_n_2;
  wire adder_subtractor_b_btint_a12_carry_n_3;
  wire adder_subtractor_b_btint_a12_carry_n_4;
  wire adder_subtractor_b_btint_a12_carry_n_5;
  wire adder_subtractor_b_btint_a12_carry_n_6;
  wire adder_subtractor_b_btint_a12_carry_n_7;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 ;
  wire [25:0]adder_subtractor_b_btint_a14;
  wire [1:0]adder_subtractor_b_btint_a16;
  wire adder_subtractor_b_btint_a1_carry__0_i_1__2_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_i_2__2_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_i_3__2_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_i_4__2_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_n_1;
  wire adder_subtractor_b_btint_a1_carry__0_n_2;
  wire adder_subtractor_b_btint_a1_carry__0_n_3;
  wire adder_subtractor_b_btint_a1_carry__1_i_1__2_n_0;
  wire adder_subtractor_b_btint_a1_carry__1_i_2__2_n_0;
  wire adder_subtractor_b_btint_a1_carry__1_i_3__2_n_0;
  wire adder_subtractor_b_btint_a1_carry__1_n_1;
  wire adder_subtractor_b_btint_a1_carry__1_n_2;
  wire adder_subtractor_b_btint_a1_carry__1_n_3;
  wire adder_subtractor_b_btint_a1_carry_i_1__2_n_0;
  wire adder_subtractor_b_btint_a1_carry_i_2__2_n_0;
  wire adder_subtractor_b_btint_a1_carry_i_3__2_n_0;
  wire adder_subtractor_b_btint_a1_carry_i_4__2_n_0;
  wire adder_subtractor_b_btint_a1_carry_n_0;
  wire adder_subtractor_b_btint_a1_carry_n_1;
  wire adder_subtractor_b_btint_a1_carry_n_2;
  wire adder_subtractor_b_btint_a1_carry_n_3;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_3 ;
  wire [31:0]adder_subtractor_b_btint_a2;
  wire [31:0]adder_subtractor_b_btint_a20_in;
  wire adder_subtractor_b_btint_a2_carry__0_i_1__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_i_2__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_i_3__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_i_4__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_n_1;
  wire adder_subtractor_b_btint_a2_carry__0_n_2;
  wire adder_subtractor_b_btint_a2_carry__0_n_3;
  wire adder_subtractor_b_btint_a2_carry__1_i_1__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_i_2__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_i_3__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_i_4__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_n_1;
  wire adder_subtractor_b_btint_a2_carry__1_n_2;
  wire adder_subtractor_b_btint_a2_carry__1_n_3;
  wire adder_subtractor_b_btint_a2_carry__2_i_1__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_i_2__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_i_3__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_i_4__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_n_1;
  wire adder_subtractor_b_btint_a2_carry__2_n_2;
  wire adder_subtractor_b_btint_a2_carry__2_n_3;
  wire adder_subtractor_b_btint_a2_carry__3_i_1__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_i_2__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_i_3__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_i_4__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_n_1;
  wire adder_subtractor_b_btint_a2_carry__3_n_2;
  wire adder_subtractor_b_btint_a2_carry__3_n_3;
  wire adder_subtractor_b_btint_a2_carry__4_i_1__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_i_2__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_i_3__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_i_4__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_n_1;
  wire adder_subtractor_b_btint_a2_carry__4_n_2;
  wire adder_subtractor_b_btint_a2_carry__4_n_3;
  wire adder_subtractor_b_btint_a2_carry__5_i_1__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_i_2__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_i_3__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_i_4__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_n_1;
  wire adder_subtractor_b_btint_a2_carry__5_n_2;
  wire adder_subtractor_b_btint_a2_carry__5_n_3;
  wire adder_subtractor_b_btint_a2_carry__6_i_1__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_i_2__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_i_3__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_i_4__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_n_1;
  wire adder_subtractor_b_btint_a2_carry__6_n_2;
  wire adder_subtractor_b_btint_a2_carry__6_n_3;
  wire adder_subtractor_b_btint_a2_carry_i_1__2_n_0;
  wire adder_subtractor_b_btint_a2_carry_i_2__2_n_0;
  wire adder_subtractor_b_btint_a2_carry_i_3__2_n_0;
  wire adder_subtractor_b_btint_a2_carry_i_4__2_n_0;
  wire adder_subtractor_b_btint_a2_carry_n_0;
  wire adder_subtractor_b_btint_a2_carry_n_1;
  wire adder_subtractor_b_btint_a2_carry_n_2;
  wire adder_subtractor_b_btint_a2_carry_n_3;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_7 ;
  wire [30:0]adder_subtractor_b_btint_a4;
  wire adder_subtractor_b_btint_a4_carry__0_i_1__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_i_2__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_i_3__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_i_4__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_n_1;
  wire adder_subtractor_b_btint_a4_carry__0_n_2;
  wire adder_subtractor_b_btint_a4_carry__0_n_3;
  wire adder_subtractor_b_btint_a4_carry__0_n_4;
  wire adder_subtractor_b_btint_a4_carry__0_n_5;
  wire adder_subtractor_b_btint_a4_carry__0_n_6;
  wire adder_subtractor_b_btint_a4_carry__0_n_7;
  wire adder_subtractor_b_btint_a4_carry__1_i_1__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_i_2__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_i_3__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_i_4__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_n_1;
  wire adder_subtractor_b_btint_a4_carry__1_n_2;
  wire adder_subtractor_b_btint_a4_carry__1_n_3;
  wire adder_subtractor_b_btint_a4_carry__1_n_4;
  wire adder_subtractor_b_btint_a4_carry__1_n_5;
  wire adder_subtractor_b_btint_a4_carry__1_n_6;
  wire adder_subtractor_b_btint_a4_carry__1_n_7;
  wire adder_subtractor_b_btint_a4_carry__2_i_1__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_i_2__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_i_3__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_i_4__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_n_1;
  wire adder_subtractor_b_btint_a4_carry__2_n_2;
  wire adder_subtractor_b_btint_a4_carry__2_n_3;
  wire adder_subtractor_b_btint_a4_carry__2_n_4;
  wire adder_subtractor_b_btint_a4_carry__2_n_5;
  wire adder_subtractor_b_btint_a4_carry__2_n_6;
  wire adder_subtractor_b_btint_a4_carry__2_n_7;
  wire adder_subtractor_b_btint_a4_carry__3_i_1__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_i_2__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_i_3__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_i_4__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_n_1;
  wire adder_subtractor_b_btint_a4_carry__3_n_2;
  wire adder_subtractor_b_btint_a4_carry__3_n_3;
  wire adder_subtractor_b_btint_a4_carry__3_n_4;
  wire adder_subtractor_b_btint_a4_carry__3_n_5;
  wire adder_subtractor_b_btint_a4_carry__3_n_6;
  wire adder_subtractor_b_btint_a4_carry__3_n_7;
  wire adder_subtractor_b_btint_a4_carry__4_i_1__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_i_2__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_i_3__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_i_4__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_n_1;
  wire adder_subtractor_b_btint_a4_carry__4_n_2;
  wire adder_subtractor_b_btint_a4_carry__4_n_3;
  wire adder_subtractor_b_btint_a4_carry__4_n_4;
  wire adder_subtractor_b_btint_a4_carry__4_n_5;
  wire adder_subtractor_b_btint_a4_carry__4_n_6;
  wire adder_subtractor_b_btint_a4_carry__4_n_7;
  wire adder_subtractor_b_btint_a4_carry__5_i_1__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_i_2__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_i_3__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_i_4__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_n_1;
  wire adder_subtractor_b_btint_a4_carry__5_n_2;
  wire adder_subtractor_b_btint_a4_carry__5_n_3;
  wire adder_subtractor_b_btint_a4_carry__5_n_4;
  wire adder_subtractor_b_btint_a4_carry__5_n_5;
  wire adder_subtractor_b_btint_a4_carry__5_n_6;
  wire adder_subtractor_b_btint_a4_carry__5_n_7;
  wire adder_subtractor_b_btint_a4_carry__6_i_1__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__6_i_2__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__6_i_3__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__6_n_2;
  wire adder_subtractor_b_btint_a4_carry__6_n_3;
  wire adder_subtractor_b_btint_a4_carry__6_n_5;
  wire adder_subtractor_b_btint_a4_carry__6_n_6;
  wire adder_subtractor_b_btint_a4_carry__6_n_7;
  wire adder_subtractor_b_btint_a4_carry_i_1__2_n_0;
  wire adder_subtractor_b_btint_a4_carry_i_2__2_n_0;
  wire adder_subtractor_b_btint_a4_carry_i_3__2_n_0;
  wire adder_subtractor_b_btint_a4_carry_i_4__2_n_0;
  wire adder_subtractor_b_btint_a4_carry_n_0;
  wire adder_subtractor_b_btint_a4_carry_n_1;
  wire adder_subtractor_b_btint_a4_carry_n_2;
  wire adder_subtractor_b_btint_a4_carry_n_3;
  wire adder_subtractor_b_btint_a4_carry_n_4;
  wire adder_subtractor_b_btint_a4_carry_n_5;
  wire adder_subtractor_b_btint_a4_carry_n_6;
  wire adder_subtractor_b_btint_a4_carry_n_7;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 ;
  wire [29:0]adder_subtractor_b_btint_a6;
  wire adder_subtractor_b_btint_a6_carry__0_i_1__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_i_2__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_i_3__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_i_4__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_n_1;
  wire adder_subtractor_b_btint_a6_carry__0_n_2;
  wire adder_subtractor_b_btint_a6_carry__0_n_3;
  wire adder_subtractor_b_btint_a6_carry__0_n_4;
  wire adder_subtractor_b_btint_a6_carry__0_n_5;
  wire adder_subtractor_b_btint_a6_carry__0_n_6;
  wire adder_subtractor_b_btint_a6_carry__0_n_7;
  wire adder_subtractor_b_btint_a6_carry__1_i_1__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_i_2__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_i_3__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_i_4__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_n_1;
  wire adder_subtractor_b_btint_a6_carry__1_n_2;
  wire adder_subtractor_b_btint_a6_carry__1_n_3;
  wire adder_subtractor_b_btint_a6_carry__1_n_4;
  wire adder_subtractor_b_btint_a6_carry__1_n_5;
  wire adder_subtractor_b_btint_a6_carry__1_n_6;
  wire adder_subtractor_b_btint_a6_carry__1_n_7;
  wire adder_subtractor_b_btint_a6_carry__2_i_1__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_i_2__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_i_3__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_i_4__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_n_1;
  wire adder_subtractor_b_btint_a6_carry__2_n_2;
  wire adder_subtractor_b_btint_a6_carry__2_n_3;
  wire adder_subtractor_b_btint_a6_carry__2_n_4;
  wire adder_subtractor_b_btint_a6_carry__2_n_5;
  wire adder_subtractor_b_btint_a6_carry__2_n_6;
  wire adder_subtractor_b_btint_a6_carry__2_n_7;
  wire adder_subtractor_b_btint_a6_carry__3_i_1__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_i_2__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_i_3__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_i_4__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_n_1;
  wire adder_subtractor_b_btint_a6_carry__3_n_2;
  wire adder_subtractor_b_btint_a6_carry__3_n_3;
  wire adder_subtractor_b_btint_a6_carry__3_n_4;
  wire adder_subtractor_b_btint_a6_carry__3_n_5;
  wire adder_subtractor_b_btint_a6_carry__3_n_6;
  wire adder_subtractor_b_btint_a6_carry__3_n_7;
  wire adder_subtractor_b_btint_a6_carry__4_i_1__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_i_2__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_i_3__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_i_4__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_n_1;
  wire adder_subtractor_b_btint_a6_carry__4_n_2;
  wire adder_subtractor_b_btint_a6_carry__4_n_3;
  wire adder_subtractor_b_btint_a6_carry__4_n_4;
  wire adder_subtractor_b_btint_a6_carry__4_n_5;
  wire adder_subtractor_b_btint_a6_carry__4_n_6;
  wire adder_subtractor_b_btint_a6_carry__4_n_7;
  wire adder_subtractor_b_btint_a6_carry__5_i_1__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_i_2__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_i_3__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_i_4__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_n_1;
  wire adder_subtractor_b_btint_a6_carry__5_n_2;
  wire adder_subtractor_b_btint_a6_carry__5_n_3;
  wire adder_subtractor_b_btint_a6_carry__5_n_4;
  wire adder_subtractor_b_btint_a6_carry__5_n_5;
  wire adder_subtractor_b_btint_a6_carry__5_n_6;
  wire adder_subtractor_b_btint_a6_carry__5_n_7;
  wire adder_subtractor_b_btint_a6_carry__6_i_1__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__6_i_2__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__6_n_3;
  wire adder_subtractor_b_btint_a6_carry__6_n_6;
  wire adder_subtractor_b_btint_a6_carry__6_n_7;
  wire adder_subtractor_b_btint_a6_carry_i_1__2_n_0;
  wire adder_subtractor_b_btint_a6_carry_i_2__2_n_0;
  wire adder_subtractor_b_btint_a6_carry_i_3__2_n_0;
  wire adder_subtractor_b_btint_a6_carry_i_4__2_n_0;
  wire adder_subtractor_b_btint_a6_carry_n_0;
  wire adder_subtractor_b_btint_a6_carry_n_1;
  wire adder_subtractor_b_btint_a6_carry_n_2;
  wire adder_subtractor_b_btint_a6_carry_n_3;
  wire adder_subtractor_b_btint_a6_carry_n_4;
  wire adder_subtractor_b_btint_a6_carry_n_5;
  wire adder_subtractor_b_btint_a6_carry_n_6;
  wire adder_subtractor_b_btint_a6_carry_n_7;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 ;
  wire [28:0]adder_subtractor_b_btint_a8;
  wire adder_subtractor_b_btint_a8_carry__0_i_1__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_i_2__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_i_3__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_i_4__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_n_1;
  wire adder_subtractor_b_btint_a8_carry__0_n_2;
  wire adder_subtractor_b_btint_a8_carry__0_n_3;
  wire adder_subtractor_b_btint_a8_carry__0_n_4;
  wire adder_subtractor_b_btint_a8_carry__0_n_5;
  wire adder_subtractor_b_btint_a8_carry__0_n_6;
  wire adder_subtractor_b_btint_a8_carry__0_n_7;
  wire adder_subtractor_b_btint_a8_carry__1_i_1__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_i_2__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_i_3__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_i_4__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_n_1;
  wire adder_subtractor_b_btint_a8_carry__1_n_2;
  wire adder_subtractor_b_btint_a8_carry__1_n_3;
  wire adder_subtractor_b_btint_a8_carry__1_n_4;
  wire adder_subtractor_b_btint_a8_carry__1_n_5;
  wire adder_subtractor_b_btint_a8_carry__1_n_6;
  wire adder_subtractor_b_btint_a8_carry__1_n_7;
  wire adder_subtractor_b_btint_a8_carry__2_i_1__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_i_2__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_i_3__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_i_4__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_n_1;
  wire adder_subtractor_b_btint_a8_carry__2_n_2;
  wire adder_subtractor_b_btint_a8_carry__2_n_3;
  wire adder_subtractor_b_btint_a8_carry__2_n_4;
  wire adder_subtractor_b_btint_a8_carry__2_n_5;
  wire adder_subtractor_b_btint_a8_carry__2_n_6;
  wire adder_subtractor_b_btint_a8_carry__2_n_7;
  wire adder_subtractor_b_btint_a8_carry__3_i_1__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_i_2__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_i_3__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_i_4__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_n_1;
  wire adder_subtractor_b_btint_a8_carry__3_n_2;
  wire adder_subtractor_b_btint_a8_carry__3_n_3;
  wire adder_subtractor_b_btint_a8_carry__3_n_4;
  wire adder_subtractor_b_btint_a8_carry__3_n_5;
  wire adder_subtractor_b_btint_a8_carry__3_n_6;
  wire adder_subtractor_b_btint_a8_carry__3_n_7;
  wire adder_subtractor_b_btint_a8_carry__4_i_1__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_i_2__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_i_3__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_i_4__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_n_1;
  wire adder_subtractor_b_btint_a8_carry__4_n_2;
  wire adder_subtractor_b_btint_a8_carry__4_n_3;
  wire adder_subtractor_b_btint_a8_carry__4_n_4;
  wire adder_subtractor_b_btint_a8_carry__4_n_5;
  wire adder_subtractor_b_btint_a8_carry__4_n_6;
  wire adder_subtractor_b_btint_a8_carry__4_n_7;
  wire adder_subtractor_b_btint_a8_carry__5_i_1__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_i_2__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_i_3__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_i_4__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_n_1;
  wire adder_subtractor_b_btint_a8_carry__5_n_2;
  wire adder_subtractor_b_btint_a8_carry__5_n_3;
  wire adder_subtractor_b_btint_a8_carry__5_n_4;
  wire adder_subtractor_b_btint_a8_carry__5_n_5;
  wire adder_subtractor_b_btint_a8_carry__5_n_6;
  wire adder_subtractor_b_btint_a8_carry__5_n_7;
  wire adder_subtractor_b_btint_a8_carry__6_i_1__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__6_n_7;
  wire adder_subtractor_b_btint_a8_carry_i_1__2_n_0;
  wire adder_subtractor_b_btint_a8_carry_i_2__2_n_0;
  wire adder_subtractor_b_btint_a8_carry_i_3__2_n_0;
  wire adder_subtractor_b_btint_a8_carry_i_4__2_n_0;
  wire adder_subtractor_b_btint_a8_carry_n_0;
  wire adder_subtractor_b_btint_a8_carry_n_1;
  wire adder_subtractor_b_btint_a8_carry_n_2;
  wire adder_subtractor_b_btint_a8_carry_n_3;
  wire adder_subtractor_b_btint_a8_carry_n_4;
  wire adder_subtractor_b_btint_a8_carry_n_5;
  wire adder_subtractor_b_btint_a8_carry_n_6;
  wire adder_subtractor_b_btint_a8_carry_n_7;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a[0]_i_1__2_n_0 ;
  wire \adder_subtractor_b_btint_a[1]_i_1__2_n_0 ;
  wire \adder_subtractor_b_btint_a[2]_i_1__2_n_0 ;
  wire \adder_subtractor_b_btint_a[3]_i_1__2_n_0 ;
  wire \adder_subtractor_b_btint_a[4]_i_1__2_n_0 ;
  wire \adder_subtractor_b_btint_a[5]_i_1__2_n_0 ;
  wire \adder_subtractor_b_btint_a[6]_i_1__2_n_0 ;
  wire \adder_subtractor_b_btint_a[7]_i_1__2_n_0 ;
  wire [7:0]adder_subtractor_b_btint_b;
  wire \adder_subtractor_b_btint_b[0]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[1]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[2]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[3]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[4]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[5]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[6]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[7]_i_1_n_0 ;
  wire adder_subtractor_subtract_i_1__2_n_0;
  wire adder_subtractor_subtract_reg_n_0;
  wire \b_btint_a[7]_i_1__2_n_0 ;
  wire [6:0]b_btint_a_next;
  wire \b_btint_a_reg_n_0_[0] ;
  wire \b_btint_a_reg_n_0_[1] ;
  wire \b_btint_a_reg_n_0_[2] ;
  wire \b_btint_a_reg_n_0_[3] ;
  wire \b_btint_a_reg_n_0_[4] ;
  wire \b_btint_a_reg_n_0_[5] ;
  wire \b_btint_a_reg_n_0_[6] ;
  wire \b_btint_a_reg_n_0_[7] ;
  wire \b_btint_b[7]_i_1__2_n_0 ;
  wire b_btint_b_next;
  wire [6:0]b_btint_b_next0_in;
  wire \b_btint_b_reg_n_0_[0] ;
  wire \b_btint_b_reg_n_0_[1] ;
  wire \b_btint_b_reg_n_0_[2] ;
  wire \b_btint_b_reg_n_0_[3] ;
  wire \b_btint_b_reg_n_0_[4] ;
  wire \b_btint_b_reg_n_0_[5] ;
  wire \b_btint_b_reg_n_0_[6] ;
  wire \b_btint_b_reg_n_0_[7] ;
  wire [7:0]\b_old_btint_a_reg[7]_0 ;
  wire \b_old_btint_a_reg_n_0_[0] ;
  wire \b_old_btint_a_reg_n_0_[1] ;
  wire \b_old_btint_a_reg_n_0_[2] ;
  wire \b_old_btint_a_reg_n_0_[3] ;
  wire \b_old_btint_a_reg_n_0_[4] ;
  wire \b_old_btint_a_reg_n_0_[5] ;
  wire \b_old_btint_a_reg_n_0_[6] ;
  wire \b_old_btint_a_reg_n_0_[7] ;
  wire [7:0]\b_old_btint_b_reg[7]_0 ;
  wire \b_old_btint_b_reg_n_0_[0] ;
  wire \b_old_btint_b_reg_n_0_[1] ;
  wire \b_old_btint_b_reg_n_0_[2] ;
  wire \b_old_btint_b_reg_n_0_[3] ;
  wire \b_old_btint_b_reg_n_0_[4] ;
  wire \b_old_btint_b_reg_n_0_[5] ;
  wire \b_old_btint_b_reg_n_0_[6] ;
  wire i__carry__0_i_10__10_n_0;
  wire i__carry__0_i_10__8_n_0;
  wire i__carry__0_i_10__9_n_0;
  wire i__carry__0_i_11__10_n_0;
  wire i__carry__0_i_11__8_n_0;
  wire i__carry__0_i_11__9_n_0;
  wire i__carry__0_i_12__10_n_0;
  wire i__carry__0_i_12__8_n_0;
  wire i__carry__0_i_12__9_n_0;
  wire i__carry__0_i_13__10_n_0;
  wire i__carry__0_i_13__8_n_0;
  wire i__carry__0_i_13__9_n_0;
  wire i__carry__0_i_1__56_n_0;
  wire i__carry__0_i_1__56_n_1;
  wire i__carry__0_i_1__56_n_2;
  wire i__carry__0_i_1__56_n_3;
  wire i__carry__0_i_1__57_n_0;
  wire i__carry__0_i_1__57_n_1;
  wire i__carry__0_i_1__57_n_2;
  wire i__carry__0_i_1__57_n_3;
  wire i__carry__0_i_1__57_n_4;
  wire i__carry__0_i_1__57_n_5;
  wire i__carry__0_i_1__57_n_6;
  wire i__carry__0_i_1__57_n_7;
  wire i__carry__0_i_1__58_n_0;
  wire i__carry__0_i_1__58_n_1;
  wire i__carry__0_i_1__58_n_2;
  wire i__carry__0_i_1__58_n_3;
  wire i__carry__0_i_1__58_n_4;
  wire i__carry__0_i_1__58_n_5;
  wire i__carry__0_i_1__58_n_6;
  wire i__carry__0_i_1__58_n_7;
  wire i__carry__0_i_1__59_n_0;
  wire i__carry__0_i_1__60_n_0;
  wire i__carry__0_i_1__61_n_0;
  wire i__carry__0_i_1__62_n_0;
  wire i__carry__0_i_1__63_n_0;
  wire i__carry__0_i_1__64_n_0;
  wire i__carry__0_i_1__65_n_0;
  wire i__carry__0_i_1__66_n_0;
  wire i__carry__0_i_1__67_n_0;
  wire i__carry__0_i_1__68_n_0;
  wire i__carry__0_i_1__69_n_0;
  wire i__carry__0_i_1__70_n_0;
  wire i__carry__0_i_1__71_n_0;
  wire i__carry__0_i_1__72_n_0;
  wire i__carry__0_i_1__73_n_0;
  wire i__carry__0_i_1__74_n_0;
  wire i__carry__0_i_2__56_n_0;
  wire i__carry__0_i_2__57_n_0;
  wire i__carry__0_i_2__58_n_0;
  wire i__carry__0_i_2__59_n_0;
  wire i__carry__0_i_2__60_n_0;
  wire i__carry__0_i_2__61_n_0;
  wire i__carry__0_i_2__62_n_0;
  wire i__carry__0_i_2__63_n_0;
  wire i__carry__0_i_2__64_n_0;
  wire i__carry__0_i_2__65_n_0;
  wire i__carry__0_i_2__66_n_0;
  wire i__carry__0_i_2__67_n_0;
  wire i__carry__0_i_2__68_n_0;
  wire i__carry__0_i_2__69_n_0;
  wire i__carry__0_i_2__70_n_0;
  wire i__carry__0_i_2__71_n_0;
  wire i__carry__0_i_2__72_n_0;
  wire i__carry__0_i_2__73_n_0;
  wire i__carry__0_i_2__74_n_0;
  wire i__carry__0_i_3__56_n_0;
  wire i__carry__0_i_3__57_n_0;
  wire i__carry__0_i_3__58_n_0;
  wire i__carry__0_i_3__59_n_0;
  wire i__carry__0_i_3__60_n_0;
  wire i__carry__0_i_3__61_n_0;
  wire i__carry__0_i_3__62_n_0;
  wire i__carry__0_i_3__63_n_0;
  wire i__carry__0_i_3__64_n_0;
  wire i__carry__0_i_3__65_n_0;
  wire i__carry__0_i_3__66_n_0;
  wire i__carry__0_i_3__67_n_0;
  wire i__carry__0_i_3__68_n_0;
  wire i__carry__0_i_3__69_n_0;
  wire i__carry__0_i_3__70_n_0;
  wire i__carry__0_i_3__71_n_0;
  wire i__carry__0_i_3__72_n_0;
  wire i__carry__0_i_3__73_n_0;
  wire i__carry__0_i_3__74_n_0;
  wire i__carry__0_i_4__56_n_0;
  wire i__carry__0_i_4__57_n_0;
  wire i__carry__0_i_4__58_n_0;
  wire i__carry__0_i_4__59_n_0;
  wire i__carry__0_i_4__60_n_0;
  wire i__carry__0_i_4__61_n_0;
  wire i__carry__0_i_4__62_n_0;
  wire i__carry__0_i_4__63_n_0;
  wire i__carry__0_i_4__64_n_0;
  wire i__carry__0_i_4__65_n_0;
  wire i__carry__0_i_4__66_n_0;
  wire i__carry__0_i_4__67_n_0;
  wire i__carry__0_i_4__68_n_0;
  wire i__carry__0_i_4__69_n_0;
  wire i__carry__0_i_4__70_n_0;
  wire i__carry__0_i_4__71_n_0;
  wire i__carry__0_i_4__72_n_0;
  wire i__carry__0_i_4__73_n_0;
  wire i__carry__0_i_4__74_n_0;
  wire i__carry__0_i_5__10_n_0;
  wire i__carry__0_i_5__14_n_0;
  wire i__carry__0_i_5__8_n_0;
  wire i__carry__0_i_5__9_n_0;
  wire i__carry__0_i_6__10_n_0;
  wire i__carry__0_i_6__14_n_0;
  wire i__carry__0_i_6__8_n_0;
  wire i__carry__0_i_6__9_n_0;
  wire i__carry__0_i_7__10_n_0;
  wire i__carry__0_i_7__14_n_0;
  wire i__carry__0_i_7__8_n_0;
  wire i__carry__0_i_7__9_n_0;
  wire i__carry__0_i_8__10_n_0;
  wire i__carry__0_i_8__14_n_0;
  wire i__carry__0_i_8__8_n_0;
  wire i__carry__0_i_8__9_n_0;
  wire i__carry__0_i_9__10_n_0;
  wire i__carry__0_i_9__8_n_0;
  wire i__carry__0_i_9__9_n_0;
  wire i__carry__1_i_10__10_n_0;
  wire i__carry__1_i_10__8_n_0;
  wire i__carry__1_i_10__9_n_0;
  wire i__carry__1_i_11__10_n_0;
  wire i__carry__1_i_11__8_n_0;
  wire i__carry__1_i_11__9_n_0;
  wire i__carry__1_i_12__10_n_0;
  wire i__carry__1_i_12__8_n_0;
  wire i__carry__1_i_12__9_n_0;
  wire i__carry__1_i_13__10_n_0;
  wire i__carry__1_i_13__8_n_0;
  wire i__carry__1_i_13__9_n_0;
  wire i__carry__1_i_1__56_n_0;
  wire i__carry__1_i_1__56_n_1;
  wire i__carry__1_i_1__56_n_2;
  wire i__carry__1_i_1__56_n_3;
  wire i__carry__1_i_1__57_n_0;
  wire i__carry__1_i_1__57_n_1;
  wire i__carry__1_i_1__57_n_2;
  wire i__carry__1_i_1__57_n_3;
  wire i__carry__1_i_1__57_n_4;
  wire i__carry__1_i_1__57_n_5;
  wire i__carry__1_i_1__57_n_6;
  wire i__carry__1_i_1__57_n_7;
  wire i__carry__1_i_1__58_n_0;
  wire i__carry__1_i_1__58_n_1;
  wire i__carry__1_i_1__58_n_2;
  wire i__carry__1_i_1__58_n_3;
  wire i__carry__1_i_1__58_n_4;
  wire i__carry__1_i_1__58_n_5;
  wire i__carry__1_i_1__58_n_6;
  wire i__carry__1_i_1__58_n_7;
  wire i__carry__1_i_1__59_n_0;
  wire i__carry__1_i_1__60_n_0;
  wire i__carry__1_i_1__61_n_0;
  wire i__carry__1_i_1__62_n_0;
  wire i__carry__1_i_1__63_n_0;
  wire i__carry__1_i_1__64_n_0;
  wire i__carry__1_i_1__65_n_0;
  wire i__carry__1_i_1__66_n_0;
  wire i__carry__1_i_1__67_n_0;
  wire i__carry__1_i_1__68_n_0;
  wire i__carry__1_i_1__69_n_0;
  wire i__carry__1_i_1__70_n_0;
  wire i__carry__1_i_1__71_n_0;
  wire i__carry__1_i_1__72_n_0;
  wire i__carry__1_i_1__73_n_0;
  wire i__carry__1_i_1__74_n_0;
  wire i__carry__1_i_2__56_n_0;
  wire i__carry__1_i_2__57_n_0;
  wire i__carry__1_i_2__58_n_0;
  wire i__carry__1_i_2__59_n_0;
  wire i__carry__1_i_2__60_n_0;
  wire i__carry__1_i_2__61_n_0;
  wire i__carry__1_i_2__62_n_0;
  wire i__carry__1_i_2__63_n_0;
  wire i__carry__1_i_2__64_n_0;
  wire i__carry__1_i_2__65_n_0;
  wire i__carry__1_i_2__66_n_0;
  wire i__carry__1_i_2__67_n_0;
  wire i__carry__1_i_2__68_n_0;
  wire i__carry__1_i_2__69_n_0;
  wire i__carry__1_i_2__70_n_0;
  wire i__carry__1_i_2__71_n_0;
  wire i__carry__1_i_2__72_n_0;
  wire i__carry__1_i_2__73_n_0;
  wire i__carry__1_i_2__74_n_0;
  wire i__carry__1_i_3__56_n_0;
  wire i__carry__1_i_3__57_n_0;
  wire i__carry__1_i_3__58_n_0;
  wire i__carry__1_i_3__59_n_0;
  wire i__carry__1_i_3__60_n_0;
  wire i__carry__1_i_3__61_n_0;
  wire i__carry__1_i_3__62_n_0;
  wire i__carry__1_i_3__63_n_0;
  wire i__carry__1_i_3__64_n_0;
  wire i__carry__1_i_3__65_n_0;
  wire i__carry__1_i_3__66_n_0;
  wire i__carry__1_i_3__67_n_0;
  wire i__carry__1_i_3__68_n_0;
  wire i__carry__1_i_3__69_n_0;
  wire i__carry__1_i_3__70_n_0;
  wire i__carry__1_i_3__71_n_0;
  wire i__carry__1_i_3__72_n_0;
  wire i__carry__1_i_3__73_n_0;
  wire i__carry__1_i_3__74_n_0;
  wire i__carry__1_i_4__56_n_0;
  wire i__carry__1_i_4__57_n_0;
  wire i__carry__1_i_4__58_n_0;
  wire i__carry__1_i_4__59_n_0;
  wire i__carry__1_i_4__60_n_0;
  wire i__carry__1_i_4__61_n_0;
  wire i__carry__1_i_4__62_n_0;
  wire i__carry__1_i_4__63_n_0;
  wire i__carry__1_i_4__64_n_0;
  wire i__carry__1_i_4__65_n_0;
  wire i__carry__1_i_4__66_n_0;
  wire i__carry__1_i_4__67_n_0;
  wire i__carry__1_i_4__68_n_0;
  wire i__carry__1_i_4__69_n_0;
  wire i__carry__1_i_4__70_n_0;
  wire i__carry__1_i_4__71_n_0;
  wire i__carry__1_i_4__72_n_0;
  wire i__carry__1_i_4__73_n_0;
  wire i__carry__1_i_4__74_n_0;
  wire i__carry__1_i_5__10_n_0;
  wire i__carry__1_i_5__14_n_0;
  wire i__carry__1_i_5__8_n_0;
  wire i__carry__1_i_5__9_n_0;
  wire i__carry__1_i_6__10_n_0;
  wire i__carry__1_i_6__14_n_0;
  wire i__carry__1_i_6__8_n_0;
  wire i__carry__1_i_6__9_n_0;
  wire i__carry__1_i_7__10_n_0;
  wire i__carry__1_i_7__14_n_0;
  wire i__carry__1_i_7__8_n_0;
  wire i__carry__1_i_7__9_n_0;
  wire i__carry__1_i_8__10_n_0;
  wire i__carry__1_i_8__14_n_0;
  wire i__carry__1_i_8__8_n_0;
  wire i__carry__1_i_8__9_n_0;
  wire i__carry__1_i_9__10_n_0;
  wire i__carry__1_i_9__8_n_0;
  wire i__carry__1_i_9__9_n_0;
  wire i__carry__2_i_10__10_n_0;
  wire i__carry__2_i_10__8_n_0;
  wire i__carry__2_i_10__9_n_0;
  wire i__carry__2_i_11__10_n_0;
  wire i__carry__2_i_11__8_n_0;
  wire i__carry__2_i_11__9_n_0;
  wire i__carry__2_i_12__10_n_0;
  wire i__carry__2_i_12__8_n_0;
  wire i__carry__2_i_12__9_n_0;
  wire i__carry__2_i_13__10_n_0;
  wire i__carry__2_i_13__8_n_0;
  wire i__carry__2_i_13__9_n_0;
  wire i__carry__2_i_1__53_n_0;
  wire i__carry__2_i_1__53_n_1;
  wire i__carry__2_i_1__53_n_2;
  wire i__carry__2_i_1__53_n_3;
  wire i__carry__2_i_1__54_n_0;
  wire i__carry__2_i_1__54_n_1;
  wire i__carry__2_i_1__54_n_2;
  wire i__carry__2_i_1__54_n_3;
  wire i__carry__2_i_1__54_n_4;
  wire i__carry__2_i_1__54_n_5;
  wire i__carry__2_i_1__54_n_6;
  wire i__carry__2_i_1__54_n_7;
  wire i__carry__2_i_1__55_n_0;
  wire i__carry__2_i_1__55_n_1;
  wire i__carry__2_i_1__55_n_2;
  wire i__carry__2_i_1__55_n_3;
  wire i__carry__2_i_1__55_n_4;
  wire i__carry__2_i_1__55_n_5;
  wire i__carry__2_i_1__55_n_6;
  wire i__carry__2_i_1__55_n_7;
  wire i__carry__2_i_1__56_n_0;
  wire i__carry__2_i_1__57_n_0;
  wire i__carry__2_i_1__58_n_0;
  wire i__carry__2_i_1__59_n_0;
  wire i__carry__2_i_1__60_n_0;
  wire i__carry__2_i_1__61_n_0;
  wire i__carry__2_i_1__62_n_0;
  wire i__carry__2_i_1__63_n_0;
  wire i__carry__2_i_1__64_n_0;
  wire i__carry__2_i_1__65_n_0;
  wire i__carry__2_i_1__66_n_0;
  wire i__carry__2_i_1__67_n_0;
  wire i__carry__2_i_1__68_n_0;
  wire i__carry__2_i_1__69_n_0;
  wire i__carry__2_i_1__70_n_0;
  wire i__carry__2_i_1__74_n_0;
  wire i__carry__2_i_2__56_n_0;
  wire i__carry__2_i_2__57_n_0;
  wire i__carry__2_i_2__58_n_0;
  wire i__carry__2_i_2__59_n_0;
  wire i__carry__2_i_2__60_n_0;
  wire i__carry__2_i_2__61_n_0;
  wire i__carry__2_i_2__62_n_0;
  wire i__carry__2_i_2__63_n_0;
  wire i__carry__2_i_2__64_n_0;
  wire i__carry__2_i_2__65_n_0;
  wire i__carry__2_i_2__66_n_0;
  wire i__carry__2_i_2__67_n_0;
  wire i__carry__2_i_2__68_n_0;
  wire i__carry__2_i_2__69_n_0;
  wire i__carry__2_i_2__70_n_0;
  wire i__carry__2_i_2__71_n_0;
  wire i__carry__2_i_2__72_n_0;
  wire i__carry__2_i_2__73_n_0;
  wire i__carry__2_i_2__74_n_0;
  wire i__carry__2_i_3__56_n_0;
  wire i__carry__2_i_3__57_n_0;
  wire i__carry__2_i_3__58_n_0;
  wire i__carry__2_i_3__59_n_0;
  wire i__carry__2_i_3__60_n_0;
  wire i__carry__2_i_3__61_n_0;
  wire i__carry__2_i_3__62_n_0;
  wire i__carry__2_i_3__63_n_0;
  wire i__carry__2_i_3__64_n_0;
  wire i__carry__2_i_3__65_n_0;
  wire i__carry__2_i_3__66_n_0;
  wire i__carry__2_i_3__67_n_0;
  wire i__carry__2_i_3__68_n_0;
  wire i__carry__2_i_3__69_n_0;
  wire i__carry__2_i_3__70_n_0;
  wire i__carry__2_i_3__71_n_0;
  wire i__carry__2_i_3__72_n_0;
  wire i__carry__2_i_3__73_n_0;
  wire i__carry__2_i_3__74_n_0;
  wire i__carry__2_i_4__56_n_0;
  wire i__carry__2_i_4__57_n_0;
  wire i__carry__2_i_4__58_n_0;
  wire i__carry__2_i_4__59_n_0;
  wire i__carry__2_i_4__60_n_0;
  wire i__carry__2_i_4__61_n_0;
  wire i__carry__2_i_4__62_n_0;
  wire i__carry__2_i_4__63_n_0;
  wire i__carry__2_i_4__64_n_0;
  wire i__carry__2_i_4__65_n_0;
  wire i__carry__2_i_4__66_n_0;
  wire i__carry__2_i_4__67_n_0;
  wire i__carry__2_i_4__68_n_0;
  wire i__carry__2_i_4__69_n_0;
  wire i__carry__2_i_4__70_n_0;
  wire i__carry__2_i_4__71_n_0;
  wire i__carry__2_i_4__72_n_0;
  wire i__carry__2_i_4__73_n_0;
  wire i__carry__2_i_4__74_n_0;
  wire i__carry__2_i_5__10_n_0;
  wire i__carry__2_i_5__14_n_0;
  wire i__carry__2_i_5__8_n_0;
  wire i__carry__2_i_5__9_n_0;
  wire i__carry__2_i_6__10_n_0;
  wire i__carry__2_i_6__14_n_0;
  wire i__carry__2_i_6__8_n_0;
  wire i__carry__2_i_6__9_n_0;
  wire i__carry__2_i_7__10_n_0;
  wire i__carry__2_i_7__14_n_0;
  wire i__carry__2_i_7__8_n_0;
  wire i__carry__2_i_7__9_n_0;
  wire i__carry__2_i_8__10_n_0;
  wire i__carry__2_i_8__14_n_0;
  wire i__carry__2_i_8__8_n_0;
  wire i__carry__2_i_8__9_n_0;
  wire i__carry__2_i_9__10_n_0;
  wire i__carry__2_i_9__8_n_0;
  wire i__carry__2_i_9__9_n_0;
  wire i__carry__3_i_10__10_n_0;
  wire i__carry__3_i_10__8_n_0;
  wire i__carry__3_i_10__9_n_0;
  wire i__carry__3_i_11__10_n_0;
  wire i__carry__3_i_11__8_n_0;
  wire i__carry__3_i_11__9_n_0;
  wire i__carry__3_i_12__10_n_0;
  wire i__carry__3_i_12__8_n_0;
  wire i__carry__3_i_12__9_n_0;
  wire i__carry__3_i_13__10_n_0;
  wire i__carry__3_i_13__8_n_0;
  wire i__carry__3_i_13__9_n_0;
  wire i__carry__3_i_1__53_n_0;
  wire i__carry__3_i_1__53_n_1;
  wire i__carry__3_i_1__53_n_2;
  wire i__carry__3_i_1__53_n_3;
  wire i__carry__3_i_1__54_n_0;
  wire i__carry__3_i_1__54_n_1;
  wire i__carry__3_i_1__54_n_2;
  wire i__carry__3_i_1__54_n_3;
  wire i__carry__3_i_1__54_n_4;
  wire i__carry__3_i_1__54_n_5;
  wire i__carry__3_i_1__54_n_6;
  wire i__carry__3_i_1__54_n_7;
  wire i__carry__3_i_1__55_n_0;
  wire i__carry__3_i_1__55_n_1;
  wire i__carry__3_i_1__55_n_2;
  wire i__carry__3_i_1__55_n_3;
  wire i__carry__3_i_1__55_n_4;
  wire i__carry__3_i_1__55_n_5;
  wire i__carry__3_i_1__55_n_6;
  wire i__carry__3_i_1__55_n_7;
  wire i__carry__3_i_1__56_n_0;
  wire i__carry__3_i_1__57_n_0;
  wire i__carry__3_i_1__58_n_0;
  wire i__carry__3_i_1__59_n_0;
  wire i__carry__3_i_1__60_n_0;
  wire i__carry__3_i_1__61_n_0;
  wire i__carry__3_i_1__62_n_0;
  wire i__carry__3_i_1__63_n_0;
  wire i__carry__3_i_1__64_n_0;
  wire i__carry__3_i_1__65_n_0;
  wire i__carry__3_i_1__66_n_0;
  wire i__carry__3_i_1__67_n_0;
  wire i__carry__3_i_1__68_n_0;
  wire i__carry__3_i_1__69_n_0;
  wire i__carry__3_i_1__70_n_0;
  wire i__carry__3_i_2__53_n_0;
  wire i__carry__3_i_2__54_n_0;
  wire i__carry__3_i_2__55_n_0;
  wire i__carry__3_i_2__56_n_0;
  wire i__carry__3_i_2__57_n_0;
  wire i__carry__3_i_2__58_n_0;
  wire i__carry__3_i_2__59_n_0;
  wire i__carry__3_i_2__60_n_0;
  wire i__carry__3_i_2__61_n_0;
  wire i__carry__3_i_2__62_n_0;
  wire i__carry__3_i_2__63_n_0;
  wire i__carry__3_i_2__64_n_0;
  wire i__carry__3_i_2__65_n_0;
  wire i__carry__3_i_2__66_n_0;
  wire i__carry__3_i_2__67_n_0;
  wire i__carry__3_i_2__68_n_0;
  wire i__carry__3_i_2__69_n_0;
  wire i__carry__3_i_2__70_n_0;
  wire i__carry__3_i_3__53_n_0;
  wire i__carry__3_i_3__54_n_0;
  wire i__carry__3_i_3__55_n_0;
  wire i__carry__3_i_3__56_n_0;
  wire i__carry__3_i_3__57_n_0;
  wire i__carry__3_i_3__58_n_0;
  wire i__carry__3_i_3__59_n_0;
  wire i__carry__3_i_3__60_n_0;
  wire i__carry__3_i_3__61_n_0;
  wire i__carry__3_i_3__62_n_0;
  wire i__carry__3_i_3__63_n_0;
  wire i__carry__3_i_3__64_n_0;
  wire i__carry__3_i_3__65_n_0;
  wire i__carry__3_i_3__66_n_0;
  wire i__carry__3_i_3__67_n_0;
  wire i__carry__3_i_3__68_n_0;
  wire i__carry__3_i_3__69_n_0;
  wire i__carry__3_i_3__70_n_0;
  wire i__carry__3_i_4__53_n_0;
  wire i__carry__3_i_4__54_n_0;
  wire i__carry__3_i_4__55_n_0;
  wire i__carry__3_i_4__56_n_0;
  wire i__carry__3_i_4__57_n_0;
  wire i__carry__3_i_4__58_n_0;
  wire i__carry__3_i_4__59_n_0;
  wire i__carry__3_i_4__60_n_0;
  wire i__carry__3_i_4__61_n_0;
  wire i__carry__3_i_4__62_n_0;
  wire i__carry__3_i_4__63_n_0;
  wire i__carry__3_i_4__64_n_0;
  wire i__carry__3_i_4__65_n_0;
  wire i__carry__3_i_4__66_n_0;
  wire i__carry__3_i_4__67_n_0;
  wire i__carry__3_i_4__68_n_0;
  wire i__carry__3_i_4__69_n_0;
  wire i__carry__3_i_4__70_n_0;
  wire i__carry__3_i_5__10_n_0;
  wire i__carry__3_i_5__8_n_0;
  wire i__carry__3_i_5__9_n_0;
  wire i__carry__3_i_6__10_n_0;
  wire i__carry__3_i_6__8_n_0;
  wire i__carry__3_i_6__9_n_0;
  wire i__carry__3_i_7__10_n_0;
  wire i__carry__3_i_7__8_n_0;
  wire i__carry__3_i_7__9_n_0;
  wire i__carry__3_i_8__10_n_0;
  wire i__carry__3_i_8__8_n_0;
  wire i__carry__3_i_8__9_n_0;
  wire i__carry__3_i_9__10_n_0;
  wire i__carry__3_i_9__8_n_0;
  wire i__carry__3_i_9__9_n_0;
  wire i__carry__4_i_10__10_n_0;
  wire i__carry__4_i_10__8_n_0;
  wire i__carry__4_i_10__9_n_0;
  wire i__carry__4_i_11__10_n_0;
  wire i__carry__4_i_11__8_n_0;
  wire i__carry__4_i_11__9_n_0;
  wire i__carry__4_i_12__10_n_0;
  wire i__carry__4_i_12__8_n_0;
  wire i__carry__4_i_12__9_n_0;
  wire i__carry__4_i_13__10_n_0;
  wire i__carry__4_i_13__8_n_0;
  wire i__carry__4_i_13__9_n_0;
  wire i__carry__4_i_1__53_n_0;
  wire i__carry__4_i_1__53_n_1;
  wire i__carry__4_i_1__53_n_2;
  wire i__carry__4_i_1__53_n_3;
  wire i__carry__4_i_1__54_n_0;
  wire i__carry__4_i_1__54_n_1;
  wire i__carry__4_i_1__54_n_2;
  wire i__carry__4_i_1__54_n_3;
  wire i__carry__4_i_1__54_n_4;
  wire i__carry__4_i_1__54_n_5;
  wire i__carry__4_i_1__54_n_6;
  wire i__carry__4_i_1__54_n_7;
  wire i__carry__4_i_1__55_n_0;
  wire i__carry__4_i_1__55_n_1;
  wire i__carry__4_i_1__55_n_2;
  wire i__carry__4_i_1__55_n_3;
  wire i__carry__4_i_1__55_n_4;
  wire i__carry__4_i_1__55_n_5;
  wire i__carry__4_i_1__55_n_6;
  wire i__carry__4_i_1__55_n_7;
  wire i__carry__4_i_1__56_n_0;
  wire i__carry__4_i_1__57_n_0;
  wire i__carry__4_i_1__58_n_0;
  wire i__carry__4_i_1__59_n_0;
  wire i__carry__4_i_1__60_n_0;
  wire i__carry__4_i_1__61_n_0;
  wire i__carry__4_i_1__62_n_0;
  wire i__carry__4_i_1__63_n_0;
  wire i__carry__4_i_1__64_n_0;
  wire i__carry__4_i_1__65_n_0;
  wire i__carry__4_i_1__66_n_0;
  wire i__carry__4_i_1__67_n_0;
  wire i__carry__4_i_1__68_n_0;
  wire i__carry__4_i_1__69_n_0;
  wire i__carry__4_i_1__70_n_0;
  wire i__carry__4_i_2__53_n_0;
  wire i__carry__4_i_2__54_n_0;
  wire i__carry__4_i_2__55_n_0;
  wire i__carry__4_i_2__56_n_0;
  wire i__carry__4_i_2__57_n_0;
  wire i__carry__4_i_2__58_n_0;
  wire i__carry__4_i_2__59_n_0;
  wire i__carry__4_i_2__60_n_0;
  wire i__carry__4_i_2__61_n_0;
  wire i__carry__4_i_2__62_n_0;
  wire i__carry__4_i_2__63_n_0;
  wire i__carry__4_i_2__64_n_0;
  wire i__carry__4_i_2__65_n_0;
  wire i__carry__4_i_2__66_n_0;
  wire i__carry__4_i_2__67_n_0;
  wire i__carry__4_i_2__68_n_0;
  wire i__carry__4_i_2__69_n_0;
  wire i__carry__4_i_2__70_n_0;
  wire i__carry__4_i_3__53_n_0;
  wire i__carry__4_i_3__54_n_0;
  wire i__carry__4_i_3__55_n_0;
  wire i__carry__4_i_3__56_n_0;
  wire i__carry__4_i_3__57_n_0;
  wire i__carry__4_i_3__58_n_0;
  wire i__carry__4_i_3__59_n_0;
  wire i__carry__4_i_3__60_n_0;
  wire i__carry__4_i_3__61_n_0;
  wire i__carry__4_i_3__62_n_0;
  wire i__carry__4_i_3__63_n_0;
  wire i__carry__4_i_3__64_n_0;
  wire i__carry__4_i_3__65_n_0;
  wire i__carry__4_i_3__66_n_0;
  wire i__carry__4_i_3__67_n_0;
  wire i__carry__4_i_3__68_n_0;
  wire i__carry__4_i_3__69_n_0;
  wire i__carry__4_i_3__70_n_0;
  wire i__carry__4_i_4__53_n_0;
  wire i__carry__4_i_4__54_n_0;
  wire i__carry__4_i_4__55_n_0;
  wire i__carry__4_i_4__56_n_0;
  wire i__carry__4_i_4__57_n_0;
  wire i__carry__4_i_4__58_n_0;
  wire i__carry__4_i_4__59_n_0;
  wire i__carry__4_i_4__60_n_0;
  wire i__carry__4_i_4__61_n_0;
  wire i__carry__4_i_4__62_n_0;
  wire i__carry__4_i_4__63_n_0;
  wire i__carry__4_i_4__64_n_0;
  wire i__carry__4_i_4__65_n_0;
  wire i__carry__4_i_4__66_n_0;
  wire i__carry__4_i_4__67_n_0;
  wire i__carry__4_i_4__68_n_0;
  wire i__carry__4_i_4__69_n_0;
  wire i__carry__4_i_4__70_n_0;
  wire i__carry__4_i_5__10_n_0;
  wire i__carry__4_i_5__8_n_0;
  wire i__carry__4_i_5__9_n_0;
  wire i__carry__4_i_6__10_n_0;
  wire i__carry__4_i_6__8_n_0;
  wire i__carry__4_i_6__9_n_0;
  wire i__carry__4_i_7__10_n_0;
  wire i__carry__4_i_7__8_n_0;
  wire i__carry__4_i_7__9_n_0;
  wire i__carry__4_i_8__10_n_0;
  wire i__carry__4_i_8__8_n_0;
  wire i__carry__4_i_8__9_n_0;
  wire i__carry__4_i_9__10_n_0;
  wire i__carry__4_i_9__8_n_0;
  wire i__carry__4_i_9__9_n_0;
  wire i__carry__5_i_1__53_n_3;
  wire i__carry__5_i_1__54_n_3;
  wire i__carry__5_i_1__54_n_6;
  wire i__carry__5_i_1__54_n_7;
  wire i__carry__5_i_1__55_n_3;
  wire i__carry__5_i_1__55_n_6;
  wire i__carry__5_i_1__55_n_7;
  wire i__carry__5_i_1__56_n_0;
  wire i__carry__5_i_1__57_n_0;
  wire i__carry__5_i_1__58_n_0;
  wire i__carry__5_i_1__59_n_0;
  wire i__carry__5_i_1__60_n_0;
  wire i__carry__5_i_1__61_n_0;
  wire i__carry__5_i_1__62_n_0;
  wire i__carry__5_i_1__63_n_0;
  wire i__carry__5_i_1__64_n_0;
  wire i__carry__5_i_1__65_n_0;
  wire i__carry__5_i_1__66_n_0;
  wire i__carry__5_i_1__67_n_0;
  wire i__carry__5_i_1__68_n_0;
  wire i__carry__5_i_1__69_n_0;
  wire i__carry__5_i_1__70_n_0;
  wire i__carry__5_i_2__53_n_0;
  wire i__carry__5_i_2__54_n_0;
  wire i__carry__5_i_2__55_n_0;
  wire i__carry__5_i_2__56_n_0;
  wire i__carry__5_i_2__57_n_0;
  wire i__carry__5_i_2__58_n_0;
  wire i__carry__5_i_2__59_n_0;
  wire i__carry__5_i_2__60_n_0;
  wire i__carry__5_i_2__61_n_0;
  wire i__carry__5_i_2__62_n_0;
  wire i__carry__5_i_2__63_n_0;
  wire i__carry__5_i_2__64_n_0;
  wire i__carry__5_i_2__65_n_0;
  wire i__carry__5_i_2__66_n_0;
  wire i__carry__5_i_2__67_n_0;
  wire i__carry__5_i_2__68_n_0;
  wire i__carry__5_i_2__69_n_0;
  wire i__carry__5_i_2__70_n_0;
  wire i__carry__5_i_3__53_n_0;
  wire i__carry__5_i_3__54_n_0;
  wire i__carry__5_i_3__55_n_0;
  wire i__carry__5_i_3__56_n_0;
  wire i__carry__5_i_3__57_n_0;
  wire i__carry__5_i_3__58_n_0;
  wire i__carry__5_i_3__59_n_0;
  wire i__carry__5_i_3__60_n_0;
  wire i__carry__5_i_3__61_n_0;
  wire i__carry__5_i_3__62_n_0;
  wire i__carry__5_i_3__63_n_0;
  wire i__carry__5_i_3__64_n_0;
  wire i__carry__5_i_3__65_n_0;
  wire i__carry__5_i_3__66_n_0;
  wire i__carry__5_i_3__67_n_0;
  wire i__carry__5_i_3__68_n_0;
  wire i__carry__5_i_3__69_n_0;
  wire i__carry__5_i_3__70_n_0;
  wire i__carry__5_i_4__53_n_0;
  wire i__carry__5_i_4__54_n_0;
  wire i__carry__5_i_4__55_n_0;
  wire i__carry__5_i_4__56_n_0;
  wire i__carry__5_i_4__57_n_0;
  wire i__carry__5_i_4__58_n_0;
  wire i__carry__5_i_4__59_n_0;
  wire i__carry__5_i_4__60_n_0;
  wire i__carry__5_i_4__61_n_0;
  wire i__carry__5_i_4__62_n_0;
  wire i__carry__5_i_4__63_n_0;
  wire i__carry__5_i_4__64_n_0;
  wire i__carry__5_i_4__65_n_0;
  wire i__carry__5_i_4__66_n_0;
  wire i__carry__5_i_4__67_n_0;
  wire i__carry__5_i_4__68_n_0;
  wire i__carry__5_i_4__69_n_0;
  wire i__carry__5_i_4__70_n_0;
  wire i__carry__5_i_5__10_n_0;
  wire i__carry__5_i_5__9_n_0;
  wire i__carry__5_i_6__10_n_0;
  wire i__carry__5_i_6__8_n_0;
  wire i__carry__5_i_6__9_n_0;
  wire i__carry__5_i_7__10_n_0;
  wire i__carry__5_i_7__8_n_0;
  wire i__carry__5_i_7__9_n_0;
  wire i__carry__6_i_1__35_n_0;
  wire i__carry__6_i_1__36_n_0;
  wire i__carry__6_i_1__37_n_0;
  wire i__carry__6_i_1__38_n_0;
  wire i__carry__6_i_1__39_n_0;
  wire i__carry__6_i_1__40_n_0;
  wire i__carry__6_i_1__41_n_0;
  wire i__carry__6_i_1__42_n_0;
  wire i__carry__6_i_1__43_n_0;
  wire i__carry__6_i_1__44_n_0;
  wire i__carry__6_i_1__45_n_0;
  wire i__carry__6_i_1__46_n_0;
  wire i__carry__6_i_2__26_n_0;
  wire i__carry__6_i_2__27_n_0;
  wire i__carry__6_i_2__28_n_0;
  wire i__carry__6_i_2__29_n_0;
  wire i__carry__6_i_2__30_n_0;
  wire i__carry__6_i_2__31_n_0;
  wire i__carry__6_i_2__32_n_0;
  wire i__carry__6_i_2__33_n_0;
  wire i__carry__6_i_2__34_n_0;
  wire i__carry__6_i_3__17_n_0;
  wire i__carry__6_i_3__18_n_0;
  wire i__carry__6_i_3__19_n_0;
  wire i__carry__6_i_3__20_n_0;
  wire i__carry__6_i_3__21_n_0;
  wire i__carry__6_i_3__22_n_0;
  wire i__carry__6_i_4__10_n_0;
  wire i__carry__6_i_4__8_n_0;
  wire i__carry__6_i_4__9_n_0;
  wire i__carry_i_10__10_n_0;
  wire i__carry_i_10__8_n_0;
  wire i__carry_i_10__9_n_0;
  wire i__carry_i_11__10_n_0;
  wire i__carry_i_11__8_n_0;
  wire i__carry_i_11__9_n_0;
  wire i__carry_i_12__10_n_0;
  wire i__carry_i_12__8_n_0;
  wire i__carry_i_12__9_n_0;
  wire i__carry_i_1__65_n_0;
  wire i__carry_i_1__65_n_1;
  wire i__carry_i_1__65_n_2;
  wire i__carry_i_1__65_n_3;
  wire i__carry_i_1__66_n_0;
  wire i__carry_i_1__66_n_1;
  wire i__carry_i_1__66_n_2;
  wire i__carry_i_1__66_n_3;
  wire i__carry_i_1__66_n_4;
  wire i__carry_i_1__66_n_5;
  wire i__carry_i_1__66_n_6;
  wire i__carry_i_1__66_n_7;
  wire i__carry_i_1__67_n_0;
  wire i__carry_i_1__67_n_1;
  wire i__carry_i_1__67_n_2;
  wire i__carry_i_1__67_n_3;
  wire i__carry_i_1__67_n_4;
  wire i__carry_i_1__67_n_5;
  wire i__carry_i_1__67_n_6;
  wire i__carry_i_1__67_n_7;
  wire i__carry_i_1__68_n_0;
  wire i__carry_i_1__69_n_0;
  wire i__carry_i_1__70_n_0;
  wire i__carry_i_1__71_n_0;
  wire i__carry_i_1__72_n_0;
  wire i__carry_i_1__73_n_0;
  wire i__carry_i_1__74_n_0;
  wire i__carry_i_1__75_n_0;
  wire i__carry_i_1__76_n_0;
  wire i__carry_i_1__77_n_0;
  wire i__carry_i_1__78_n_0;
  wire i__carry_i_1__79_n_0;
  wire i__carry_i_1__80_n_0;
  wire i__carry_i_1__81_n_0;
  wire i__carry_i_1__82_n_0;
  wire i__carry_i_1__83_n_0;
  wire i__carry_i_1__84_n_0;
  wire i__carry_i_1__85_n_0;
  wire i__carry_i_1__86_n_0;
  wire i__carry_i_2__65_n_0;
  wire i__carry_i_2__66_n_0;
  wire i__carry_i_2__67_n_0;
  wire i__carry_i_2__68_n_0;
  wire i__carry_i_2__69_n_0;
  wire i__carry_i_2__70_n_0;
  wire i__carry_i_2__71_n_0;
  wire i__carry_i_2__72_n_0;
  wire i__carry_i_2__73_n_0;
  wire i__carry_i_2__74_n_0;
  wire i__carry_i_2__75_n_0;
  wire i__carry_i_2__76_n_0;
  wire i__carry_i_2__77_n_0;
  wire i__carry_i_2__78_n_0;
  wire i__carry_i_2__79_n_0;
  wire i__carry_i_2__80_n_0;
  wire i__carry_i_2__81_n_0;
  wire i__carry_i_2__82_n_0;
  wire i__carry_i_2__83_n_0;
  wire i__carry_i_2__84_n_0;
  wire i__carry_i_2__85_n_0;
  wire i__carry_i_2__86_n_0;
  wire i__carry_i_3__65_n_0;
  wire i__carry_i_3__66_n_0;
  wire i__carry_i_3__67_n_0;
  wire i__carry_i_3__68_n_0;
  wire i__carry_i_3__69_n_0;
  wire i__carry_i_3__70_n_0;
  wire i__carry_i_3__71_n_0;
  wire i__carry_i_3__72_n_0;
  wire i__carry_i_3__73_n_0;
  wire i__carry_i_3__74_n_0;
  wire i__carry_i_3__75_n_0;
  wire i__carry_i_3__76_n_0;
  wire i__carry_i_3__77_n_0;
  wire i__carry_i_3__78_n_0;
  wire i__carry_i_3__79_n_0;
  wire i__carry_i_3__80_n_0;
  wire i__carry_i_3__81_n_0;
  wire i__carry_i_3__82_n_0;
  wire i__carry_i_3__83_n_0;
  wire i__carry_i_3__84_n_0;
  wire i__carry_i_3__85_n_0;
  wire i__carry_i_3__86_n_0;
  wire i__carry_i_4__62_n_0;
  wire i__carry_i_4__63_n_0;
  wire i__carry_i_4__64_n_0;
  wire i__carry_i_4__65_n_0;
  wire i__carry_i_4__66_n_0;
  wire i__carry_i_4__67_n_0;
  wire i__carry_i_4__68_n_0;
  wire i__carry_i_4__69_n_0;
  wire i__carry_i_4__70_n_0;
  wire i__carry_i_4__71_n_0;
  wire i__carry_i_4__72_n_0;
  wire i__carry_i_4__73_n_0;
  wire i__carry_i_4__74_n_0;
  wire i__carry_i_4__75_n_0;
  wire i__carry_i_4__76_n_0;
  wire i__carry_i_4__77_n_0;
  wire i__carry_i_4__78_n_0;
  wire i__carry_i_4__79_n_0;
  wire i__carry_i_4__80_n_0;
  wire i__carry_i_4__81_n_0;
  wire i__carry_i_4__82_n_0;
  wire i__carry_i_5__10_n_0;
  wire i__carry_i_5__14_n_0;
  wire i__carry_i_5__8_n_0;
  wire i__carry_i_5__9_n_0;
  wire i__carry_i_6__10_n_0;
  wire i__carry_i_6__14_n_0;
  wire i__carry_i_6__8_n_0;
  wire i__carry_i_6__9_n_0;
  wire i__carry_i_7__10_n_0;
  wire i__carry_i_7__14_n_0;
  wire i__carry_i_7__8_n_0;
  wire i__carry_i_7__9_n_0;
  wire i__carry_i_8__10_n_0;
  wire i__carry_i_8__14_n_0;
  wire i__carry_i_8__9_n_0;
  wire i__carry_i_9__10_n_0;
  wire i__carry_i_9__8_n_0;
  wire i__carry_i_9__9_n_0;
  wire [31:0]lock;
  wire \lock[12]_i_3__2_n_0 ;
  wire \lock[12]_i_4__2_n_0 ;
  wire \lock[12]_i_5__2_n_0 ;
  wire \lock[12]_i_6__2_n_0 ;
  wire \lock[16]_i_3__2_n_0 ;
  wire \lock[16]_i_4__2_n_0 ;
  wire \lock[16]_i_5__2_n_0 ;
  wire \lock[16]_i_6__2_n_0 ;
  wire \lock[20]_i_3__2_n_0 ;
  wire \lock[20]_i_4__2_n_0 ;
  wire \lock[20]_i_5__2_n_0 ;
  wire \lock[20]_i_6__2_n_0 ;
  wire \lock[24]_i_3__2_n_0 ;
  wire \lock[24]_i_4__2_n_0 ;
  wire \lock[24]_i_5__2_n_0 ;
  wire \lock[24]_i_6__2_n_0 ;
  wire \lock[28]_i_3__2_n_0 ;
  wire \lock[28]_i_4__2_n_0 ;
  wire \lock[28]_i_5__2_n_0 ;
  wire \lock[28]_i_6__2_n_0 ;
  wire \lock[31]_i_3__2_n_0 ;
  wire \lock[31]_i_4__2_n_0 ;
  wire \lock[31]_i_5__2_n_0 ;
  wire \lock[4]_i_3__2_n_0 ;
  wire \lock[4]_i_4__2_n_0 ;
  wire \lock[4]_i_5__2_n_0 ;
  wire \lock[4]_i_6__2_n_0 ;
  wire \lock[8]_i_3__2_n_0 ;
  wire \lock[8]_i_4__2_n_0 ;
  wire \lock[8]_i_5__2_n_0 ;
  wire \lock[8]_i_6__2_n_0 ;
  wire [31:1]lock_next0;
  wire lock_next1;
  wire lock_next1_carry__0_i_1__2_n_0;
  wire lock_next1_carry__0_i_2__2_n_0;
  wire lock_next1_carry__0_i_3__2_n_0;
  wire lock_next1_carry__0_i_4__2_n_0;
  wire lock_next1_carry__0_i_5__2_n_0;
  wire lock_next1_carry__0_i_6__2_n_0;
  wire lock_next1_carry__0_i_7__2_n_0;
  wire lock_next1_carry__0_i_8__2_n_0;
  wire lock_next1_carry__0_n_0;
  wire lock_next1_carry__0_n_1;
  wire lock_next1_carry__0_n_2;
  wire lock_next1_carry__0_n_3;
  wire lock_next1_carry__1_i_1__2_n_0;
  wire lock_next1_carry__1_i_2__2_n_0;
  wire lock_next1_carry__1_i_3__2_n_0;
  wire lock_next1_carry__1_i_4__2_n_0;
  wire lock_next1_carry__1_i_5__2_n_0;
  wire lock_next1_carry__1_i_6__2_n_0;
  wire lock_next1_carry__1_i_7__2_n_0;
  wire lock_next1_carry__1_i_8__2_n_0;
  wire lock_next1_carry__1_n_0;
  wire lock_next1_carry__1_n_1;
  wire lock_next1_carry__1_n_2;
  wire lock_next1_carry__1_n_3;
  wire lock_next1_carry__2_i_1__2_n_0;
  wire lock_next1_carry__2_i_2__2_n_0;
  wire lock_next1_carry__2_i_3__2_n_0;
  wire lock_next1_carry__2_i_4__2_n_0;
  wire lock_next1_carry__2_i_5__2_n_0;
  wire lock_next1_carry__2_i_6__2_n_0;
  wire lock_next1_carry__2_i_7__2_n_0;
  wire lock_next1_carry__2_i_8__2_n_0;
  wire lock_next1_carry__2_n_1;
  wire lock_next1_carry__2_n_2;
  wire lock_next1_carry__2_n_3;
  wire lock_next1_carry_i_1__2_n_0;
  wire lock_next1_carry_i_2__2_n_0;
  wire lock_next1_carry_i_3__2_n_0;
  wire lock_next1_carry_i_4__2_n_0;
  wire lock_next1_carry_i_5__2_n_0;
  wire lock_next1_carry_i_6__2_n_0;
  wire lock_next1_carry_i_7__2_n_0;
  wire lock_next1_carry_i_8__2_n_0;
  wire lock_next1_carry_n_0;
  wire lock_next1_carry_n_1;
  wire lock_next1_carry_n_2;
  wire lock_next1_carry_n_3;
  wire [31:0]lock_next__0;
  wire lock_next_n_0;
  wire \lock_reg[12]_i_2__2_n_0 ;
  wire \lock_reg[12]_i_2__2_n_1 ;
  wire \lock_reg[12]_i_2__2_n_2 ;
  wire \lock_reg[12]_i_2__2_n_3 ;
  wire \lock_reg[16]_i_2__2_n_0 ;
  wire \lock_reg[16]_i_2__2_n_1 ;
  wire \lock_reg[16]_i_2__2_n_2 ;
  wire \lock_reg[16]_i_2__2_n_3 ;
  wire \lock_reg[20]_i_2__2_n_0 ;
  wire \lock_reg[20]_i_2__2_n_1 ;
  wire \lock_reg[20]_i_2__2_n_2 ;
  wire \lock_reg[20]_i_2__2_n_3 ;
  wire \lock_reg[24]_i_2__2_n_0 ;
  wire \lock_reg[24]_i_2__2_n_1 ;
  wire \lock_reg[24]_i_2__2_n_2 ;
  wire \lock_reg[24]_i_2__2_n_3 ;
  wire \lock_reg[28]_i_2__2_n_0 ;
  wire \lock_reg[28]_i_2__2_n_1 ;
  wire \lock_reg[28]_i_2__2_n_2 ;
  wire \lock_reg[28]_i_2__2_n_3 ;
  wire \lock_reg[31]_i_2__2_n_2 ;
  wire \lock_reg[31]_i_2__2_n_3 ;
  wire \lock_reg[4]_i_2__2_n_0 ;
  wire \lock_reg[4]_i_2__2_n_1 ;
  wire \lock_reg[4]_i_2__2_n_2 ;
  wire \lock_reg[4]_i_2__2_n_3 ;
  wire \lock_reg[8]_i_2__2_n_0 ;
  wire \lock_reg[8]_i_2__2_n_1 ;
  wire \lock_reg[8]_i_2__2_n_2 ;
  wire \lock_reg[8]_i_2__2_n_3 ;
  wire matrix_vector_clock;
  wire [7:0]\multiplier_product_btint_b_reg[7]_0 ;
  wire p_0_in;
  wire shift_register_reset;
  wire shift_register_reset_i_1__2_n_0;
  wire [7:0]shift_register_state_btint_b;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:3]NLW_adder_subtractor_b_btint_a10_carry__5_CO_UNCONNECTED;
  wire [3:3]\NLW_adder_subtractor_b_btint_a10_inferred__0/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a10_inferred__1/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a10_inferred__2/i__carry__5_CO_UNCONNECTED ;
  wire [3:2]NLW_adder_subtractor_b_btint_a12_carry__5_CO_UNCONNECTED;
  wire [3:3]NLW_adder_subtractor_b_btint_a12_carry__5_O_UNCONNECTED;
  wire [3:1]NLW_adder_subtractor_b_btint_a12_carry__5_i_1__2_CO_UNCONNECTED;
  wire [3:2]NLW_adder_subtractor_b_btint_a12_carry__5_i_1__2_O_UNCONNECTED;
  wire [3:2]\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_O_UNCONNECTED ;
  wire [3:0]NLW_adder_subtractor_b_btint_a1_carry_O_UNCONNECTED;
  wire [3:0]NLW_adder_subtractor_b_btint_a1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_adder_subtractor_b_btint_a1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_adder_subtractor_b_btint_a1_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:3]NLW_adder_subtractor_b_btint_a2_carry__6_CO_UNCONNECTED;
  wire [3:3]\NLW_adder_subtractor_b_btint_a2_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a2_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a2_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]NLW_adder_subtractor_b_btint_a4_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_adder_subtractor_b_btint_a4_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_O_UNCONNECTED ;
  wire [3:1]NLW_adder_subtractor_b_btint_a6_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_adder_subtractor_b_btint_a6_carry__6_O_UNCONNECTED;
  wire [3:1]\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_O_UNCONNECTED ;
  wire [3:0]NLW_adder_subtractor_b_btint_a8_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_adder_subtractor_b_btint_a8_carry__6_O_UNCONNECTED;
  wire [3:0]\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_O_UNCONNECTED ;
  wire [3:1]NLW_i__carry__5_i_1__53_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__5_i_1__53_O_UNCONNECTED;
  wire [3:1]NLW_i__carry__5_i_1__54_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__5_i_1__54_O_UNCONNECTED;
  wire [3:1]NLW_i__carry__5_i_1__55_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__5_i_1__55_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_lock_reg[31]_i_2__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_lock_reg[31]_i_2__2_O_UNCONNECTED ;

  FDRE \a_old_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(Q[0]),
        .Q(\a_old_btint_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(Q[1]),
        .Q(\a_old_btint_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(Q[2]),
        .Q(\a_old_btint_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(Q[3]),
        .Q(\a_old_btint_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(Q[4]),
        .Q(\a_old_btint_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(Q[5]),
        .Q(\a_old_btint_a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(Q[6]),
        .Q(\a_old_btint_a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(Q[7]),
        .Q(\a_old_btint_a_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\a_old_btint_b_reg[7]_0 [0]),
        .Q(\a_old_btint_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\a_old_btint_b_reg[7]_0 [1]),
        .Q(\a_old_btint_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\a_old_btint_b_reg[7]_0 [2]),
        .Q(\a_old_btint_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\a_old_btint_b_reg[7]_0 [3]),
        .Q(\a_old_btint_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\a_old_btint_b_reg[7]_0 [4]),
        .Q(\a_old_btint_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\a_old_btint_b_reg[7]_0 [5]),
        .Q(\a_old_btint_b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\a_old_btint_b_reg[7]_0 [6]),
        .Q(\a_old_btint_b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\a_old_btint_b_reg[7]_0 [7]),
        .Q(\a_old_btint_b_reg_n_0_[7] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__68_n_0,i__carry_i_2__65_n_0,i__carry_i_3__65_n_0,i__carry_i_4__77_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__14_n_0,i__carry_i_6__14_n_0,i__carry_i_7__14_n_0,i__carry_i_8__14_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__59_n_0,i__carry__0_i_2__56_n_0,i__carry__0_i_3__56_n_0,i__carry__0_i_4__56_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_5__14_n_0,i__carry__0_i_6__14_n_0,i__carry__0_i_7__14_n_0,i__carry__0_i_8__14_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__59_n_0,i__carry__1_i_2__56_n_0,i__carry__1_i_3__56_n_0,i__carry__1_i_4__56_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_5__14_n_0,i__carry__1_i_6__14_n_0,i__carry__1_i_7__14_n_0,i__carry__1_i_8__14_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__74_n_0,i__carry__2_i_2__56_n_0,i__carry__2_i_3__56_n_0,i__carry__2_i_4__56_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_5__14_n_0,i__carry__2_i_6__14_n_0,i__carry__2_i_7__14_n_0,i__carry__2_i_8__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a10_carry_n_0,adder_subtractor_b_btint_a10_carry_n_1,adder_subtractor_b_btint_a10_carry_n_2,adder_subtractor_b_btint_a10_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12_carry_n_5,adder_subtractor_b_btint_a12_carry_n_6,adder_subtractor_b_btint_a12_carry_n_7,\b_old_btint_a_reg_n_0_[4] }),
        .O({adder_subtractor_b_btint_a10_carry_n_4,adder_subtractor_b_btint_a10_carry_n_5,adder_subtractor_b_btint_a10_carry_n_6,adder_subtractor_b_btint_a10_carry_n_7}),
        .S({adder_subtractor_b_btint_a10_carry_i_1__2_n_0,adder_subtractor_b_btint_a10_carry_i_2__2_n_0,adder_subtractor_b_btint_a10_carry_i_3__2_n_0,adder_subtractor_b_btint_a10_carry_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__0
       (.CI(adder_subtractor_b_btint_a10_carry_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__0_n_0,adder_subtractor_b_btint_a10_carry__0_n_1,adder_subtractor_b_btint_a10_carry__0_n_2,adder_subtractor_b_btint_a10_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__0_n_5,adder_subtractor_b_btint_a12_carry__0_n_6,adder_subtractor_b_btint_a12_carry__0_n_7,adder_subtractor_b_btint_a12_carry_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__0_n_4,adder_subtractor_b_btint_a10_carry__0_n_5,adder_subtractor_b_btint_a10_carry__0_n_6,adder_subtractor_b_btint_a10_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__0_i_1__2_n_0,adder_subtractor_b_btint_a10_carry__0_i_2__2_n_0,adder_subtractor_b_btint_a10_carry__0_i_3__2_n_0,adder_subtractor_b_btint_a10_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_1__2
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_5),
        .O(adder_subtractor_b_btint_a10_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_6),
        .O(adder_subtractor_b_btint_a10_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_7),
        .O(adder_subtractor_b_btint_a10_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_4__2
       (.I0(adder_subtractor_b_btint_a12_carry_n_4),
        .O(adder_subtractor_b_btint_a10_carry__0_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__1
       (.CI(adder_subtractor_b_btint_a10_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__1_n_0,adder_subtractor_b_btint_a10_carry__1_n_1,adder_subtractor_b_btint_a10_carry__1_n_2,adder_subtractor_b_btint_a10_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__1_n_5,adder_subtractor_b_btint_a12_carry__1_n_6,adder_subtractor_b_btint_a12_carry__1_n_7,adder_subtractor_b_btint_a12_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__1_n_4,adder_subtractor_b_btint_a10_carry__1_n_5,adder_subtractor_b_btint_a10_carry__1_n_6,adder_subtractor_b_btint_a10_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__1_i_1__2_n_0,adder_subtractor_b_btint_a10_carry__1_i_2__2_n_0,adder_subtractor_b_btint_a10_carry__1_i_3__2_n_0,adder_subtractor_b_btint_a10_carry__1_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_1__2
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_5),
        .O(adder_subtractor_b_btint_a10_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_6),
        .O(adder_subtractor_b_btint_a10_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_7),
        .O(adder_subtractor_b_btint_a10_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_4__2
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_4),
        .O(adder_subtractor_b_btint_a10_carry__1_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__2
       (.CI(adder_subtractor_b_btint_a10_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__2_n_0,adder_subtractor_b_btint_a10_carry__2_n_1,adder_subtractor_b_btint_a10_carry__2_n_2,adder_subtractor_b_btint_a10_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__2_n_5,adder_subtractor_b_btint_a12_carry__2_n_6,adder_subtractor_b_btint_a12_carry__2_n_7,adder_subtractor_b_btint_a12_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__2_n_4,adder_subtractor_b_btint_a10_carry__2_n_5,adder_subtractor_b_btint_a10_carry__2_n_6,adder_subtractor_b_btint_a10_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__2_i_1__2_n_0,adder_subtractor_b_btint_a10_carry__2_i_2__2_n_0,adder_subtractor_b_btint_a10_carry__2_i_3__2_n_0,adder_subtractor_b_btint_a10_carry__2_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_1__2
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_5),
        .O(adder_subtractor_b_btint_a10_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_6),
        .O(adder_subtractor_b_btint_a10_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_7),
        .O(adder_subtractor_b_btint_a10_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_4__2
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_4),
        .O(adder_subtractor_b_btint_a10_carry__2_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__3
       (.CI(adder_subtractor_b_btint_a10_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__3_n_0,adder_subtractor_b_btint_a10_carry__3_n_1,adder_subtractor_b_btint_a10_carry__3_n_2,adder_subtractor_b_btint_a10_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__3_n_5,adder_subtractor_b_btint_a12_carry__3_n_6,adder_subtractor_b_btint_a12_carry__3_n_7,adder_subtractor_b_btint_a12_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__3_n_4,adder_subtractor_b_btint_a10_carry__3_n_5,adder_subtractor_b_btint_a10_carry__3_n_6,adder_subtractor_b_btint_a10_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__3_i_1__2_n_0,adder_subtractor_b_btint_a10_carry__3_i_2__2_n_0,adder_subtractor_b_btint_a10_carry__3_i_3__2_n_0,adder_subtractor_b_btint_a10_carry__3_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_1__2
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_5),
        .O(adder_subtractor_b_btint_a10_carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_6),
        .O(adder_subtractor_b_btint_a10_carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_7),
        .O(adder_subtractor_b_btint_a10_carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_4__2
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_4),
        .O(adder_subtractor_b_btint_a10_carry__3_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__4
       (.CI(adder_subtractor_b_btint_a10_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__4_n_0,adder_subtractor_b_btint_a10_carry__4_n_1,adder_subtractor_b_btint_a10_carry__4_n_2,adder_subtractor_b_btint_a10_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__4_n_5,adder_subtractor_b_btint_a12_carry__4_n_6,adder_subtractor_b_btint_a12_carry__4_n_7,adder_subtractor_b_btint_a12_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__4_n_4,adder_subtractor_b_btint_a10_carry__4_n_5,adder_subtractor_b_btint_a10_carry__4_n_6,adder_subtractor_b_btint_a10_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__4_i_1__2_n_0,adder_subtractor_b_btint_a10_carry__4_i_2__2_n_0,adder_subtractor_b_btint_a10_carry__4_i_3__2_n_0,adder_subtractor_b_btint_a10_carry__4_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_1__2
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_5),
        .O(adder_subtractor_b_btint_a10_carry__4_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_6),
        .O(adder_subtractor_b_btint_a10_carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_7),
        .O(adder_subtractor_b_btint_a10_carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_4__2
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_4),
        .O(adder_subtractor_b_btint_a10_carry__4_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__5
       (.CI(adder_subtractor_b_btint_a10_carry__4_n_0),
        .CO({NLW_adder_subtractor_b_btint_a10_carry__5_CO_UNCONNECTED[3],adder_subtractor_b_btint_a10_carry__5_n_1,adder_subtractor_b_btint_a10_carry__5_n_2,adder_subtractor_b_btint_a10_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a12_carry__5_n_6,adder_subtractor_b_btint_a12_carry__5_n_7,adder_subtractor_b_btint_a12_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__5_n_4,adder_subtractor_b_btint_a10_carry__5_n_5,adder_subtractor_b_btint_a10_carry__5_n_6,adder_subtractor_b_btint_a10_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__5_i_1__2_n_0,adder_subtractor_b_btint_a10_carry__5_i_2__2_n_0,adder_subtractor_b_btint_a10_carry__5_i_3__2_n_0,adder_subtractor_b_btint_a10_carry__5_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_1__2
       (.I0(adder_subtractor_b_btint_a12_carry__5_n_5),
        .O(adder_subtractor_b_btint_a10_carry__5_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry__5_n_6),
        .O(adder_subtractor_b_btint_a10_carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry__5_n_7),
        .O(adder_subtractor_b_btint_a10_carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_4__2
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_4),
        .O(adder_subtractor_b_btint_a10_carry__5_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry_i_1__2
       (.I0(adder_subtractor_b_btint_a12_carry_n_5),
        .O(adder_subtractor_b_btint_a10_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry_n_6),
        .O(adder_subtractor_b_btint_a10_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry_n_7),
        .O(adder_subtractor_b_btint_a10_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a10_carry_i_4__2
       (.I0(\b_old_btint_a_reg_n_0_[4] ),
        .I1(\b_old_btint_b_reg_n_0_[4] ),
        .O(adder_subtractor_b_btint_a10_carry_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12[2:0],\b_old_btint_a_reg[7]_0 [4]}),
        .O(adder_subtractor_b_btint_a10[3:0]),
        .S({i__carry_i_1__69_n_0,i__carry_i_2__67_n_0,i__carry_i_3__67_n_0,i__carry_i_4__62_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[6:3]),
        .O(adder_subtractor_b_btint_a10[7:4]),
        .S({i__carry__0_i_1__60_n_0,i__carry__0_i_2__58_n_0,i__carry__0_i_3__58_n_0,i__carry__0_i_4__58_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[10:7]),
        .O(adder_subtractor_b_btint_a10[11:8]),
        .S({i__carry__1_i_1__60_n_0,i__carry__1_i_2__58_n_0,i__carry__1_i_3__58_n_0,i__carry__1_i_4__58_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[14:11]),
        .O(adder_subtractor_b_btint_a10[15:12]),
        .S({i__carry__2_i_1__56_n_0,i__carry__2_i_2__58_n_0,i__carry__2_i_3__58_n_0,i__carry__2_i_4__58_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[18:15]),
        .O(adder_subtractor_b_btint_a10[19:16]),
        .S({i__carry__3_i_1__56_n_0,i__carry__3_i_2__54_n_0,i__carry__3_i_3__54_n_0,i__carry__3_i_4__54_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[22:19]),
        .O(adder_subtractor_b_btint_a10[23:20]),
        .S({i__carry__4_i_1__56_n_0,i__carry__4_i_2__54_n_0,i__carry__4_i_3__54_n_0,i__carry__4_i_4__54_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a10_inferred__0/i__carry__5_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a12[25:23]}),
        .O(adder_subtractor_b_btint_a10[27:24]),
        .S({i__carry__5_i_1__56_n_0,i__carry__5_i_2__54_n_0,i__carry__5_i_3__54_n_0,i__carry__5_i_4__54_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[4] }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__74_n_0,i__carry_i_2__73_n_0,i__carry_i_3__73_n_0,i__carry_i_4__67_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__65_n_0,i__carry__0_i_2__64_n_0,i__carry__0_i_3__64_n_0,i__carry__0_i_4__64_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__65_n_0,i__carry__1_i_2__64_n_0,i__carry__1_i_3__64_n_0,i__carry__1_i_4__64_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__61_n_0,i__carry__2_i_2__64_n_0,i__carry__2_i_3__64_n_0,i__carry__2_i_4__64_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__61_n_0,i__carry__3_i_2__60_n_0,i__carry__3_i_3__60_n_0,i__carry__3_i_4__60_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__61_n_0,i__carry__4_i_2__60_n_0,i__carry__4_i_3__60_n_0,i__carry__4_i_4__60_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a10_inferred__1/i__carry__5_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__61_n_0,i__carry__5_i_2__60_n_0,i__carry__5_i_3__60_n_0,i__carry__5_i_4__60_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 ,Q[4]}),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__79_n_0,i__carry_i_2__79_n_0,i__carry_i_3__79_n_0,i__carry_i_4__72_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__70_n_0,i__carry__0_i_2__70_n_0,i__carry__0_i_3__70_n_0,i__carry__0_i_4__70_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__70_n_0,i__carry__1_i_2__70_n_0,i__carry__1_i_3__70_n_0,i__carry__1_i_4__70_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__66_n_0,i__carry__2_i_2__70_n_0,i__carry__2_i_3__70_n_0,i__carry__2_i_4__70_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__66_n_0,i__carry__3_i_2__66_n_0,i__carry__3_i_3__66_n_0,i__carry__3_i_4__66_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__66_n_0,i__carry__4_i_2__66_n_0,i__carry__4_i_3__66_n_0,i__carry__4_i_4__66_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a10_inferred__2/i__carry__5_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__66_n_0,i__carry__5_i_2__66_n_0,i__carry__5_i_3__66_n_0,i__carry__5_i_4__66_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a12_carry_n_0,adder_subtractor_b_btint_a12_carry_n_1,adder_subtractor_b_btint_a12_carry_n_2,adder_subtractor_b_btint_a12_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12_carry_i_1__2_n_5,adder_subtractor_b_btint_a12_carry_i_1__2_n_6,adder_subtractor_b_btint_a12_carry_i_1__2_n_7,\b_old_btint_a_reg_n_0_[5] }),
        .O({adder_subtractor_b_btint_a12_carry_n_4,adder_subtractor_b_btint_a12_carry_n_5,adder_subtractor_b_btint_a12_carry_n_6,adder_subtractor_b_btint_a12_carry_n_7}),
        .S({adder_subtractor_b_btint_a12_carry_i_2__2_n_0,adder_subtractor_b_btint_a12_carry_i_3__2_n_0,adder_subtractor_b_btint_a12_carry_i_4__2_n_0,adder_subtractor_b_btint_a12_carry_i_5__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__0
       (.CI(adder_subtractor_b_btint_a12_carry_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__0_n_0,adder_subtractor_b_btint_a12_carry__0_n_1,adder_subtractor_b_btint_a12_carry__0_n_2,adder_subtractor_b_btint_a12_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__0_i_1__2_n_5,adder_subtractor_b_btint_a12_carry__0_i_1__2_n_6,adder_subtractor_b_btint_a12_carry__0_i_1__2_n_7,adder_subtractor_b_btint_a12_carry_i_1__2_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__0_n_4,adder_subtractor_b_btint_a12_carry__0_n_5,adder_subtractor_b_btint_a12_carry__0_n_6,adder_subtractor_b_btint_a12_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__0_i_2__2_n_0,adder_subtractor_b_btint_a12_carry__0_i_3__2_n_0,adder_subtractor_b_btint_a12_carry__0_i_4__2_n_0,adder_subtractor_b_btint_a12_carry__0_i_5__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_10__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_10__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_11__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_11__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_12__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_12__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_13__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_13__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__0_i_1__2
       (.CI(adder_subtractor_b_btint_a12_carry_i_1__2_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__0_i_1__2_n_0,adder_subtractor_b_btint_a12_carry__0_i_1__2_n_1,adder_subtractor_b_btint_a12_carry__0_i_1__2_n_2,adder_subtractor_b_btint_a12_carry__0_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__0_i_6__2_n_0,adder_subtractor_b_btint_a12_carry__0_i_7__2_n_0,adder_subtractor_b_btint_a12_carry__0_i_8__2_n_0,adder_subtractor_b_btint_a12_carry__0_i_9__2_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__0_i_1__2_n_4,adder_subtractor_b_btint_a12_carry__0_i_1__2_n_5,adder_subtractor_b_btint_a12_carry__0_i_1__2_n_6,adder_subtractor_b_btint_a12_carry__0_i_1__2_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__0_i_10__2_n_0,adder_subtractor_b_btint_a12_carry__0_i_11__2_n_0,adder_subtractor_b_btint_a12_carry__0_i_12__2_n_0,adder_subtractor_b_btint_a12_carry__0_i_13__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1__2_n_5),
        .O(adder_subtractor_b_btint_a12_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1__2_n_6),
        .O(adder_subtractor_b_btint_a12_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_4__2
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1__2_n_7),
        .O(adder_subtractor_b_btint_a12_carry__0_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_5__2
       (.I0(adder_subtractor_b_btint_a12_carry_i_1__2_n_4),
        .O(adder_subtractor_b_btint_a12_carry__0_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_6__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_7__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_8__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_9__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_9__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__1
       (.CI(adder_subtractor_b_btint_a12_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__1_n_0,adder_subtractor_b_btint_a12_carry__1_n_1,adder_subtractor_b_btint_a12_carry__1_n_2,adder_subtractor_b_btint_a12_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__1_i_1__2_n_5,adder_subtractor_b_btint_a12_carry__1_i_1__2_n_6,adder_subtractor_b_btint_a12_carry__1_i_1__2_n_7,adder_subtractor_b_btint_a12_carry__0_i_1__2_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__1_n_4,adder_subtractor_b_btint_a12_carry__1_n_5,adder_subtractor_b_btint_a12_carry__1_n_6,adder_subtractor_b_btint_a12_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__1_i_2__2_n_0,adder_subtractor_b_btint_a12_carry__1_i_3__2_n_0,adder_subtractor_b_btint_a12_carry__1_i_4__2_n_0,adder_subtractor_b_btint_a12_carry__1_i_5__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_10__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_10__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_11__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_11__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_12__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_12__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_13__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_13__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__1_i_1__2
       (.CI(adder_subtractor_b_btint_a12_carry__0_i_1__2_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__1_i_1__2_n_0,adder_subtractor_b_btint_a12_carry__1_i_1__2_n_1,adder_subtractor_b_btint_a12_carry__1_i_1__2_n_2,adder_subtractor_b_btint_a12_carry__1_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__1_i_6__2_n_0,adder_subtractor_b_btint_a12_carry__1_i_7__2_n_0,adder_subtractor_b_btint_a12_carry__1_i_8__2_n_0,adder_subtractor_b_btint_a12_carry__1_i_9__2_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__1_i_1__2_n_4,adder_subtractor_b_btint_a12_carry__1_i_1__2_n_5,adder_subtractor_b_btint_a12_carry__1_i_1__2_n_6,adder_subtractor_b_btint_a12_carry__1_i_1__2_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__1_i_10__2_n_0,adder_subtractor_b_btint_a12_carry__1_i_11__2_n_0,adder_subtractor_b_btint_a12_carry__1_i_12__2_n_0,adder_subtractor_b_btint_a12_carry__1_i_13__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1__2_n_5),
        .O(adder_subtractor_b_btint_a12_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1__2_n_6),
        .O(adder_subtractor_b_btint_a12_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_4__2
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1__2_n_7),
        .O(adder_subtractor_b_btint_a12_carry__1_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_5__2
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1__2_n_4),
        .O(adder_subtractor_b_btint_a12_carry__1_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_6__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_7__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_8__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_9__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_9__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__2
       (.CI(adder_subtractor_b_btint_a12_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__2_n_0,adder_subtractor_b_btint_a12_carry__2_n_1,adder_subtractor_b_btint_a12_carry__2_n_2,adder_subtractor_b_btint_a12_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__2_i_1__2_n_5,adder_subtractor_b_btint_a12_carry__2_i_1__2_n_6,adder_subtractor_b_btint_a12_carry__2_i_1__2_n_7,adder_subtractor_b_btint_a12_carry__1_i_1__2_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__2_n_4,adder_subtractor_b_btint_a12_carry__2_n_5,adder_subtractor_b_btint_a12_carry__2_n_6,adder_subtractor_b_btint_a12_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__2_i_2__2_n_0,adder_subtractor_b_btint_a12_carry__2_i_3__2_n_0,adder_subtractor_b_btint_a12_carry__2_i_4__2_n_0,adder_subtractor_b_btint_a12_carry__2_i_5__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_10__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_10__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_11__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_11__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_12__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_12__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_13__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_13__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__2_i_1__2
       (.CI(adder_subtractor_b_btint_a12_carry__1_i_1__2_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__2_i_1__2_n_0,adder_subtractor_b_btint_a12_carry__2_i_1__2_n_1,adder_subtractor_b_btint_a12_carry__2_i_1__2_n_2,adder_subtractor_b_btint_a12_carry__2_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__2_i_6__2_n_0,adder_subtractor_b_btint_a12_carry__2_i_7__2_n_0,adder_subtractor_b_btint_a12_carry__2_i_8__2_n_0,adder_subtractor_b_btint_a12_carry__2_i_9__2_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__2_i_1__2_n_4,adder_subtractor_b_btint_a12_carry__2_i_1__2_n_5,adder_subtractor_b_btint_a12_carry__2_i_1__2_n_6,adder_subtractor_b_btint_a12_carry__2_i_1__2_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__2_i_10__2_n_0,adder_subtractor_b_btint_a12_carry__2_i_11__2_n_0,adder_subtractor_b_btint_a12_carry__2_i_12__2_n_0,adder_subtractor_b_btint_a12_carry__2_i_13__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1__2_n_5),
        .O(adder_subtractor_b_btint_a12_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1__2_n_6),
        .O(adder_subtractor_b_btint_a12_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_4__2
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1__2_n_7),
        .O(adder_subtractor_b_btint_a12_carry__2_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_5__2
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1__2_n_4),
        .O(adder_subtractor_b_btint_a12_carry__2_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_6__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_7__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_8__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_9__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_9__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__3
       (.CI(adder_subtractor_b_btint_a12_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__3_n_0,adder_subtractor_b_btint_a12_carry__3_n_1,adder_subtractor_b_btint_a12_carry__3_n_2,adder_subtractor_b_btint_a12_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__3_i_1__2_n_5,adder_subtractor_b_btint_a12_carry__3_i_1__2_n_6,adder_subtractor_b_btint_a12_carry__3_i_1__2_n_7,adder_subtractor_b_btint_a12_carry__2_i_1__2_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__3_n_4,adder_subtractor_b_btint_a12_carry__3_n_5,adder_subtractor_b_btint_a12_carry__3_n_6,adder_subtractor_b_btint_a12_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__3_i_2__2_n_0,adder_subtractor_b_btint_a12_carry__3_i_3__2_n_0,adder_subtractor_b_btint_a12_carry__3_i_4__2_n_0,adder_subtractor_b_btint_a12_carry__3_i_5__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_10__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_10__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_11__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_11__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_12__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_12__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_13__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_13__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__3_i_1__2
       (.CI(adder_subtractor_b_btint_a12_carry__2_i_1__2_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__3_i_1__2_n_0,adder_subtractor_b_btint_a12_carry__3_i_1__2_n_1,adder_subtractor_b_btint_a12_carry__3_i_1__2_n_2,adder_subtractor_b_btint_a12_carry__3_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__3_i_6__2_n_0,adder_subtractor_b_btint_a12_carry__3_i_7__2_n_0,adder_subtractor_b_btint_a12_carry__3_i_8__2_n_0,adder_subtractor_b_btint_a12_carry__3_i_9__2_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__3_i_1__2_n_4,adder_subtractor_b_btint_a12_carry__3_i_1__2_n_5,adder_subtractor_b_btint_a12_carry__3_i_1__2_n_6,adder_subtractor_b_btint_a12_carry__3_i_1__2_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__3_i_10__2_n_0,adder_subtractor_b_btint_a12_carry__3_i_11__2_n_0,adder_subtractor_b_btint_a12_carry__3_i_12__2_n_0,adder_subtractor_b_btint_a12_carry__3_i_13__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1__2_n_5),
        .O(adder_subtractor_b_btint_a12_carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1__2_n_6),
        .O(adder_subtractor_b_btint_a12_carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_4__2
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1__2_n_7),
        .O(adder_subtractor_b_btint_a12_carry__3_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_5__2
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1__2_n_4),
        .O(adder_subtractor_b_btint_a12_carry__3_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_6__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_7__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_8__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_9__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_9__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__4
       (.CI(adder_subtractor_b_btint_a12_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__4_n_0,adder_subtractor_b_btint_a12_carry__4_n_1,adder_subtractor_b_btint_a12_carry__4_n_2,adder_subtractor_b_btint_a12_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__4_i_1__2_n_5,adder_subtractor_b_btint_a12_carry__4_i_1__2_n_6,adder_subtractor_b_btint_a12_carry__4_i_1__2_n_7,adder_subtractor_b_btint_a12_carry__3_i_1__2_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__4_n_4,adder_subtractor_b_btint_a12_carry__4_n_5,adder_subtractor_b_btint_a12_carry__4_n_6,adder_subtractor_b_btint_a12_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__4_i_2__2_n_0,adder_subtractor_b_btint_a12_carry__4_i_3__2_n_0,adder_subtractor_b_btint_a12_carry__4_i_4__2_n_0,adder_subtractor_b_btint_a12_carry__4_i_5__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_10__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_10__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_11__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_11__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_12__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_12__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_13__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_13__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__4_i_1__2
       (.CI(adder_subtractor_b_btint_a12_carry__3_i_1__2_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__4_i_1__2_n_0,adder_subtractor_b_btint_a12_carry__4_i_1__2_n_1,adder_subtractor_b_btint_a12_carry__4_i_1__2_n_2,adder_subtractor_b_btint_a12_carry__4_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__4_i_6__2_n_0,adder_subtractor_b_btint_a12_carry__4_i_7__2_n_0,adder_subtractor_b_btint_a12_carry__4_i_8__2_n_0,adder_subtractor_b_btint_a12_carry__4_i_9__2_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__4_i_1__2_n_4,adder_subtractor_b_btint_a12_carry__4_i_1__2_n_5,adder_subtractor_b_btint_a12_carry__4_i_1__2_n_6,adder_subtractor_b_btint_a12_carry__4_i_1__2_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__4_i_10__2_n_0,adder_subtractor_b_btint_a12_carry__4_i_11__2_n_0,adder_subtractor_b_btint_a12_carry__4_i_12__2_n_0,adder_subtractor_b_btint_a12_carry__4_i_13__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1__2_n_5),
        .O(adder_subtractor_b_btint_a12_carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1__2_n_6),
        .O(adder_subtractor_b_btint_a12_carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_4__2
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1__2_n_7),
        .O(adder_subtractor_b_btint_a12_carry__4_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_5__2
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1__2_n_4),
        .O(adder_subtractor_b_btint_a12_carry__4_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_6__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_7__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_8__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_9__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_9__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__5
       (.CI(adder_subtractor_b_btint_a12_carry__4_n_0),
        .CO({NLW_adder_subtractor_b_btint_a12_carry__5_CO_UNCONNECTED[3:2],adder_subtractor_b_btint_a12_carry__5_n_2,adder_subtractor_b_btint_a12_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a12_carry__5_i_1__2_n_7,adder_subtractor_b_btint_a12_carry__4_i_1__2_n_4}),
        .O({NLW_adder_subtractor_b_btint_a12_carry__5_O_UNCONNECTED[3],adder_subtractor_b_btint_a12_carry__5_n_5,adder_subtractor_b_btint_a12_carry__5_n_6,adder_subtractor_b_btint_a12_carry__5_n_7}),
        .S({1'b0,adder_subtractor_b_btint_a12_carry__5_i_2__2_n_0,adder_subtractor_b_btint_a12_carry__5_i_3__2_n_0,adder_subtractor_b_btint_a12_carry__5_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__5_i_1__2
       (.CI(adder_subtractor_b_btint_a12_carry__4_i_1__2_n_0),
        .CO({NLW_adder_subtractor_b_btint_a12_carry__5_i_1__2_CO_UNCONNECTED[3:1],adder_subtractor_b_btint_a12_carry__5_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a12_carry__5_i_5__2_n_0}),
        .O({NLW_adder_subtractor_b_btint_a12_carry__5_i_1__2_O_UNCONNECTED[3:2],adder_subtractor_b_btint_a12_carry__5_i_1__2_n_6,adder_subtractor_b_btint_a12_carry__5_i_1__2_n_7}),
        .S({1'b0,1'b0,adder_subtractor_b_btint_a12_carry__5_i_6__2_n_0,adder_subtractor_b_btint_a12_carry__5_i_7__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry__5_i_1__2_n_6),
        .O(adder_subtractor_b_btint_a12_carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry__5_i_1__2_n_7),
        .O(adder_subtractor_b_btint_a12_carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_4__2
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1__2_n_4),
        .O(adder_subtractor_b_btint_a12_carry__5_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_5__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__5_i_5__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__5_i_6__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__5_i_6__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__5_i_7__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__5_i_7__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry_i_10__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a12_carry_i_11__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a12_carry_i_12__2
       (.I0(\b_old_btint_a_reg_n_0_[6] ),
        .I1(\b_old_btint_b_reg_n_0_[6] ),
        .O(adder_subtractor_b_btint_a12_carry_i_12__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry_i_1__2
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a12_carry_i_1__2_n_0,adder_subtractor_b_btint_a12_carry_i_1__2_n_1,adder_subtractor_b_btint_a12_carry_i_1__2_n_2,adder_subtractor_b_btint_a12_carry_i_1__2_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12_carry_i_6__2_n_0,adder_subtractor_b_btint_a12_carry_i_7__2_n_0,adder_subtractor_b_btint_a12_carry_i_8__2_n_0,\b_old_btint_a_reg_n_0_[6] }),
        .O({adder_subtractor_b_btint_a12_carry_i_1__2_n_4,adder_subtractor_b_btint_a12_carry_i_1__2_n_5,adder_subtractor_b_btint_a12_carry_i_1__2_n_6,adder_subtractor_b_btint_a12_carry_i_1__2_n_7}),
        .S({adder_subtractor_b_btint_a12_carry_i_9__2_n_0,adder_subtractor_b_btint_a12_carry_i_10__2_n_0,adder_subtractor_b_btint_a12_carry_i_11__2_n_0,adder_subtractor_b_btint_a12_carry_i_12__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry_i_2__2
       (.I0(adder_subtractor_b_btint_a12_carry_i_1__2_n_5),
        .O(adder_subtractor_b_btint_a12_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry_i_3__2
       (.I0(adder_subtractor_b_btint_a12_carry_i_1__2_n_6),
        .O(adder_subtractor_b_btint_a12_carry_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry_i_4__2
       (.I0(adder_subtractor_b_btint_a12_carry_i_1__2_n_7),
        .O(adder_subtractor_b_btint_a12_carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a12_carry_i_5__2
       (.I0(\b_old_btint_a_reg_n_0_[5] ),
        .I1(\b_old_btint_b_reg_n_0_[5] ),
        .O(adder_subtractor_b_btint_a12_carry_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry_i_6__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry_i_7__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_subtractor_b_btint_a12_carry_i_8__2
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry_i_8__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry_i_9__2
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry_i_9__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a14[2:0],\b_old_btint_a_reg[7]_0 [5]}),
        .O(adder_subtractor_b_btint_a12[3:0]),
        .S({i__carry_i_2__66_n_0,i__carry_i_3__66_n_0,i__carry_i_4__78_n_0,i__carry_i_5__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[6:3]),
        .O(adder_subtractor_b_btint_a12[7:4]),
        .S({i__carry__0_i_2__57_n_0,i__carry__0_i_3__57_n_0,i__carry__0_i_4__57_n_0,i__carry__0_i_5__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[10:7]),
        .O(adder_subtractor_b_btint_a12[11:8]),
        .S({i__carry__1_i_2__57_n_0,i__carry__1_i_3__57_n_0,i__carry__1_i_4__57_n_0,i__carry__1_i_5__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[14:11]),
        .O(adder_subtractor_b_btint_a12[15:12]),
        .S({i__carry__2_i_2__57_n_0,i__carry__2_i_3__57_n_0,i__carry__2_i_4__57_n_0,i__carry__2_i_5__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[18:15]),
        .O(adder_subtractor_b_btint_a12[19:16]),
        .S({i__carry__3_i_2__53_n_0,i__carry__3_i_3__53_n_0,i__carry__3_i_4__53_n_0,i__carry__3_i_5__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[22:19]),
        .O(adder_subtractor_b_btint_a12[23:20]),
        .S({i__carry__4_i_2__53_n_0,i__carry__4_i_3__53_n_0,i__carry__4_i_4__53_n_0,i__carry__4_i_5__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a14[24:23]}),
        .O({\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_O_UNCONNECTED [3],adder_subtractor_b_btint_a12[26:24]}),
        .S({1'b0,i__carry__5_i_2__53_n_0,i__carry__5_i_3__53_n_0,i__carry__5_i_4__53_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__66_n_5,i__carry_i_1__66_n_6,i__carry_i_1__66_n_7,\a_old_btint_a_reg_n_0_[5] }),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_2__72_n_0,i__carry_i_3__72_n_0,i__carry_i_4__79_n_0,i__carry_i_5__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__57_n_5,i__carry__0_i_1__57_n_6,i__carry__0_i_1__57_n_7,i__carry_i_1__66_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_2__63_n_0,i__carry__0_i_3__63_n_0,i__carry__0_i_4__63_n_0,i__carry__0_i_5__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__57_n_5,i__carry__1_i_1__57_n_6,i__carry__1_i_1__57_n_7,i__carry__0_i_1__57_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_2__63_n_0,i__carry__1_i_3__63_n_0,i__carry__1_i_4__63_n_0,i__carry__1_i_5__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__54_n_5,i__carry__2_i_1__54_n_6,i__carry__2_i_1__54_n_7,i__carry__1_i_1__57_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_2__63_n_0,i__carry__2_i_3__63_n_0,i__carry__2_i_4__63_n_0,i__carry__2_i_5__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_1__54_n_5,i__carry__3_i_1__54_n_6,i__carry__3_i_1__54_n_7,i__carry__2_i_1__54_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_2__59_n_0,i__carry__3_i_3__59_n_0,i__carry__3_i_4__59_n_0,i__carry__3_i_5__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_1__54_n_5,i__carry__4_i_1__54_n_6,i__carry__4_i_1__54_n_7,i__carry__3_i_1__54_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_2__59_n_0,i__carry__4_i_3__59_n_0,i__carry__4_i_4__59_n_0,i__carry__4_i_5__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__5_i_1__54_n_7,i__carry__4_i_1__54_n_4}),
        .O({\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_O_UNCONNECTED [3],\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 }),
        .S({1'b0,i__carry__5_i_2__59_n_0,i__carry__5_i_3__59_n_0,i__carry__5_i_4__59_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__67_n_5,i__carry_i_1__67_n_6,i__carry_i_1__67_n_7,Q[5]}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_2__78_n_0,i__carry_i_3__78_n_0,i__carry_i_4__80_n_0,i__carry_i_5__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__58_n_5,i__carry__0_i_1__58_n_6,i__carry__0_i_1__58_n_7,i__carry_i_1__67_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_2__69_n_0,i__carry__0_i_3__69_n_0,i__carry__0_i_4__69_n_0,i__carry__0_i_5__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__58_n_5,i__carry__1_i_1__58_n_6,i__carry__1_i_1__58_n_7,i__carry__0_i_1__58_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_2__69_n_0,i__carry__1_i_3__69_n_0,i__carry__1_i_4__69_n_0,i__carry__1_i_5__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__55_n_5,i__carry__2_i_1__55_n_6,i__carry__2_i_1__55_n_7,i__carry__1_i_1__58_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_2__69_n_0,i__carry__2_i_3__69_n_0,i__carry__2_i_4__69_n_0,i__carry__2_i_5__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_1__55_n_5,i__carry__3_i_1__55_n_6,i__carry__3_i_1__55_n_7,i__carry__2_i_1__55_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_2__65_n_0,i__carry__3_i_3__65_n_0,i__carry__3_i_4__65_n_0,i__carry__3_i_5__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_1__55_n_5,i__carry__4_i_1__55_n_6,i__carry__4_i_1__55_n_7,i__carry__3_i_1__55_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_2__65_n_0,i__carry__4_i_3__65_n_0,i__carry__4_i_4__65_n_0,i__carry__4_i_5__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__5_i_1__55_n_7,i__carry__4_i_1__55_n_4}),
        .O({\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_O_UNCONNECTED [3],\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 }),
        .S({1'b0,i__carry__5_i_2__65_n_0,i__carry__5_i_3__65_n_0,i__carry__5_i_4__65_n_0}));
  CARRY4 adder_subtractor_b_btint_a1_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a1_carry_n_0,adder_subtractor_b_btint_a1_carry_n_1,adder_subtractor_b_btint_a1_carry_n_2,adder_subtractor_b_btint_a1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_adder_subtractor_b_btint_a1_carry_O_UNCONNECTED[3:0]),
        .S({adder_subtractor_b_btint_a1_carry_i_1__2_n_0,adder_subtractor_b_btint_a1_carry_i_2__2_n_0,adder_subtractor_b_btint_a1_carry_i_3__2_n_0,adder_subtractor_b_btint_a1_carry_i_4__2_n_0}));
  CARRY4 adder_subtractor_b_btint_a1_carry__0
       (.CI(adder_subtractor_b_btint_a1_carry_n_0),
        .CO({adder_subtractor_b_btint_a1_carry__0_n_0,adder_subtractor_b_btint_a1_carry__0_n_1,adder_subtractor_b_btint_a1_carry__0_n_2,adder_subtractor_b_btint_a1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_adder_subtractor_b_btint_a1_carry__0_O_UNCONNECTED[3:0]),
        .S({adder_subtractor_b_btint_a1_carry__0_i_1__2_n_0,adder_subtractor_b_btint_a1_carry__0_i_2__2_n_0,adder_subtractor_b_btint_a1_carry__0_i_3__2_n_0,adder_subtractor_b_btint_a1_carry__0_i_4__2_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_1__2
       (.I0(adder_subtractor_b_btint_a20_in[21]),
        .I1(adder_subtractor_b_btint_a2[21]),
        .I2(adder_subtractor_b_btint_a2[23]),
        .I3(adder_subtractor_b_btint_a20_in[23]),
        .I4(adder_subtractor_b_btint_a2[22]),
        .I5(adder_subtractor_b_btint_a20_in[22]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_2__2
       (.I0(adder_subtractor_b_btint_a20_in[18]),
        .I1(adder_subtractor_b_btint_a2[18]),
        .I2(adder_subtractor_b_btint_a2[20]),
        .I3(adder_subtractor_b_btint_a20_in[20]),
        .I4(adder_subtractor_b_btint_a2[19]),
        .I5(adder_subtractor_b_btint_a20_in[19]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_3__2
       (.I0(adder_subtractor_b_btint_a20_in[15]),
        .I1(adder_subtractor_b_btint_a2[15]),
        .I2(adder_subtractor_b_btint_a2[17]),
        .I3(adder_subtractor_b_btint_a20_in[17]),
        .I4(adder_subtractor_b_btint_a2[16]),
        .I5(adder_subtractor_b_btint_a20_in[16]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_4__2
       (.I0(adder_subtractor_b_btint_a20_in[12]),
        .I1(adder_subtractor_b_btint_a2[12]),
        .I2(adder_subtractor_b_btint_a2[14]),
        .I3(adder_subtractor_b_btint_a20_in[14]),
        .I4(adder_subtractor_b_btint_a2[13]),
        .I5(adder_subtractor_b_btint_a20_in[13]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_4__2_n_0));
  CARRY4 adder_subtractor_b_btint_a1_carry__1
       (.CI(adder_subtractor_b_btint_a1_carry__0_n_0),
        .CO({NLW_adder_subtractor_b_btint_a1_carry__1_CO_UNCONNECTED[3],adder_subtractor_b_btint_a1_carry__1_n_1,adder_subtractor_b_btint_a1_carry__1_n_2,adder_subtractor_b_btint_a1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(NLW_adder_subtractor_b_btint_a1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,adder_subtractor_b_btint_a1_carry__1_i_1__2_n_0,adder_subtractor_b_btint_a1_carry__1_i_2__2_n_0,adder_subtractor_b_btint_a1_carry__1_i_3__2_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    adder_subtractor_b_btint_a1_carry__1_i_1__2
       (.I0(adder_subtractor_b_btint_a20_in[30]),
        .I1(adder_subtractor_b_btint_a2[30]),
        .I2(adder_subtractor_b_btint_a20_in[31]),
        .I3(adder_subtractor_b_btint_a2[31]),
        .O(adder_subtractor_b_btint_a1_carry__1_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__1_i_2__2
       (.I0(adder_subtractor_b_btint_a20_in[27]),
        .I1(adder_subtractor_b_btint_a2[27]),
        .I2(adder_subtractor_b_btint_a2[29]),
        .I3(adder_subtractor_b_btint_a20_in[29]),
        .I4(adder_subtractor_b_btint_a2[28]),
        .I5(adder_subtractor_b_btint_a20_in[28]),
        .O(adder_subtractor_b_btint_a1_carry__1_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__1_i_3__2
       (.I0(adder_subtractor_b_btint_a20_in[24]),
        .I1(adder_subtractor_b_btint_a2[24]),
        .I2(adder_subtractor_b_btint_a2[26]),
        .I3(adder_subtractor_b_btint_a20_in[26]),
        .I4(adder_subtractor_b_btint_a2[25]),
        .I5(adder_subtractor_b_btint_a20_in[25]),
        .O(adder_subtractor_b_btint_a1_carry__1_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_1__2
       (.I0(adder_subtractor_b_btint_a20_in[9]),
        .I1(adder_subtractor_b_btint_a2[9]),
        .I2(adder_subtractor_b_btint_a2[11]),
        .I3(adder_subtractor_b_btint_a20_in[11]),
        .I4(adder_subtractor_b_btint_a2[10]),
        .I5(adder_subtractor_b_btint_a20_in[10]),
        .O(adder_subtractor_b_btint_a1_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_2__2
       (.I0(adder_subtractor_b_btint_a20_in[6]),
        .I1(adder_subtractor_b_btint_a2[6]),
        .I2(adder_subtractor_b_btint_a2[8]),
        .I3(adder_subtractor_b_btint_a20_in[8]),
        .I4(adder_subtractor_b_btint_a2[7]),
        .I5(adder_subtractor_b_btint_a20_in[7]),
        .O(adder_subtractor_b_btint_a1_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_3__2
       (.I0(adder_subtractor_b_btint_a20_in[3]),
        .I1(adder_subtractor_b_btint_a2[3]),
        .I2(adder_subtractor_b_btint_a2[5]),
        .I3(adder_subtractor_b_btint_a20_in[5]),
        .I4(adder_subtractor_b_btint_a2[4]),
        .I5(adder_subtractor_b_btint_a20_in[4]),
        .O(adder_subtractor_b_btint_a1_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_4__2
       (.I0(adder_subtractor_b_btint_a20_in[0]),
        .I1(adder_subtractor_b_btint_a2[0]),
        .I2(adder_subtractor_b_btint_a2[2]),
        .I3(adder_subtractor_b_btint_a20_in[2]),
        .I4(adder_subtractor_b_btint_a2[1]),
        .I5(adder_subtractor_b_btint_a20_in[1]),
        .O(adder_subtractor_b_btint_a1_carry_i_4__2_n_0));
  CARRY4 \adder_subtractor_b_btint_a1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__84_n_0,i__carry_i_2__84_n_0,i__carry_i_3__84_n_0,i__carry_i_4__81_n_0}));
  CARRY4 \adder_subtractor_b_btint_a1_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__85_n_0,i__carry_i_2__85_n_0,i__carry_i_3__85_n_0,i__carry_i_4__82_n_0}));
  CARRY4 \adder_subtractor_b_btint_a1_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__86_n_0,i__carry_i_2__86_n_0,i__carry_i_3__86_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a2_carry_n_0,adder_subtractor_b_btint_a2_carry_n_1,adder_subtractor_b_btint_a2_carry_n_2,adder_subtractor_b_btint_a2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a4_carry_n_5,adder_subtractor_b_btint_a4_carry_n_6,adder_subtractor_b_btint_a4_carry_n_7,\b_old_btint_a_reg_n_0_[0] }),
        .O(adder_subtractor_b_btint_a2[3:0]),
        .S({adder_subtractor_b_btint_a2_carry_i_1__2_n_0,adder_subtractor_b_btint_a2_carry_i_2__2_n_0,adder_subtractor_b_btint_a2_carry_i_3__2_n_0,adder_subtractor_b_btint_a2_carry_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__0
       (.CI(adder_subtractor_b_btint_a2_carry_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__0_n_0,adder_subtractor_b_btint_a2_carry__0_n_1,adder_subtractor_b_btint_a2_carry__0_n_2,adder_subtractor_b_btint_a2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__0_n_5,adder_subtractor_b_btint_a4_carry__0_n_6,adder_subtractor_b_btint_a4_carry__0_n_7,adder_subtractor_b_btint_a4_carry_n_4}),
        .O(adder_subtractor_b_btint_a2[7:4]),
        .S({adder_subtractor_b_btint_a2_carry__0_i_1__2_n_0,adder_subtractor_b_btint_a2_carry__0_i_2__2_n_0,adder_subtractor_b_btint_a2_carry__0_i_3__2_n_0,adder_subtractor_b_btint_a2_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_1__2
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_5),
        .O(adder_subtractor_b_btint_a2_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_2__2
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_6),
        .O(adder_subtractor_b_btint_a2_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_3__2
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_7),
        .O(adder_subtractor_b_btint_a2_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_4__2
       (.I0(adder_subtractor_b_btint_a4_carry_n_4),
        .O(adder_subtractor_b_btint_a2_carry__0_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__1
       (.CI(adder_subtractor_b_btint_a2_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__1_n_0,adder_subtractor_b_btint_a2_carry__1_n_1,adder_subtractor_b_btint_a2_carry__1_n_2,adder_subtractor_b_btint_a2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__1_n_5,adder_subtractor_b_btint_a4_carry__1_n_6,adder_subtractor_b_btint_a4_carry__1_n_7,adder_subtractor_b_btint_a4_carry__0_n_4}),
        .O(adder_subtractor_b_btint_a2[11:8]),
        .S({adder_subtractor_b_btint_a2_carry__1_i_1__2_n_0,adder_subtractor_b_btint_a2_carry__1_i_2__2_n_0,adder_subtractor_b_btint_a2_carry__1_i_3__2_n_0,adder_subtractor_b_btint_a2_carry__1_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_1__2
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_5),
        .O(adder_subtractor_b_btint_a2_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_2__2
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_6),
        .O(adder_subtractor_b_btint_a2_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_3__2
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_7),
        .O(adder_subtractor_b_btint_a2_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_4__2
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_4),
        .O(adder_subtractor_b_btint_a2_carry__1_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__2
       (.CI(adder_subtractor_b_btint_a2_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__2_n_0,adder_subtractor_b_btint_a2_carry__2_n_1,adder_subtractor_b_btint_a2_carry__2_n_2,adder_subtractor_b_btint_a2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__2_n_5,adder_subtractor_b_btint_a4_carry__2_n_6,adder_subtractor_b_btint_a4_carry__2_n_7,adder_subtractor_b_btint_a4_carry__1_n_4}),
        .O(adder_subtractor_b_btint_a2[15:12]),
        .S({adder_subtractor_b_btint_a2_carry__2_i_1__2_n_0,adder_subtractor_b_btint_a2_carry__2_i_2__2_n_0,adder_subtractor_b_btint_a2_carry__2_i_3__2_n_0,adder_subtractor_b_btint_a2_carry__2_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_1__2
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_5),
        .O(adder_subtractor_b_btint_a2_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_2__2
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_6),
        .O(adder_subtractor_b_btint_a2_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_3__2
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_7),
        .O(adder_subtractor_b_btint_a2_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_4__2
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_4),
        .O(adder_subtractor_b_btint_a2_carry__2_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__3
       (.CI(adder_subtractor_b_btint_a2_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__3_n_0,adder_subtractor_b_btint_a2_carry__3_n_1,adder_subtractor_b_btint_a2_carry__3_n_2,adder_subtractor_b_btint_a2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__3_n_5,adder_subtractor_b_btint_a4_carry__3_n_6,adder_subtractor_b_btint_a4_carry__3_n_7,adder_subtractor_b_btint_a4_carry__2_n_4}),
        .O(adder_subtractor_b_btint_a2[19:16]),
        .S({adder_subtractor_b_btint_a2_carry__3_i_1__2_n_0,adder_subtractor_b_btint_a2_carry__3_i_2__2_n_0,adder_subtractor_b_btint_a2_carry__3_i_3__2_n_0,adder_subtractor_b_btint_a2_carry__3_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_1__2
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_5),
        .O(adder_subtractor_b_btint_a2_carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_2__2
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_6),
        .O(adder_subtractor_b_btint_a2_carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_3__2
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_7),
        .O(adder_subtractor_b_btint_a2_carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_4__2
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_4),
        .O(adder_subtractor_b_btint_a2_carry__3_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__4
       (.CI(adder_subtractor_b_btint_a2_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__4_n_0,adder_subtractor_b_btint_a2_carry__4_n_1,adder_subtractor_b_btint_a2_carry__4_n_2,adder_subtractor_b_btint_a2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__4_n_5,adder_subtractor_b_btint_a4_carry__4_n_6,adder_subtractor_b_btint_a4_carry__4_n_7,adder_subtractor_b_btint_a4_carry__3_n_4}),
        .O(adder_subtractor_b_btint_a2[23:20]),
        .S({adder_subtractor_b_btint_a2_carry__4_i_1__2_n_0,adder_subtractor_b_btint_a2_carry__4_i_2__2_n_0,adder_subtractor_b_btint_a2_carry__4_i_3__2_n_0,adder_subtractor_b_btint_a2_carry__4_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_1__2
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_5),
        .O(adder_subtractor_b_btint_a2_carry__4_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_2__2
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_6),
        .O(adder_subtractor_b_btint_a2_carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_3__2
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_7),
        .O(adder_subtractor_b_btint_a2_carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_4__2
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_4),
        .O(adder_subtractor_b_btint_a2_carry__4_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__5
       (.CI(adder_subtractor_b_btint_a2_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__5_n_0,adder_subtractor_b_btint_a2_carry__5_n_1,adder_subtractor_b_btint_a2_carry__5_n_2,adder_subtractor_b_btint_a2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__5_n_5,adder_subtractor_b_btint_a4_carry__5_n_6,adder_subtractor_b_btint_a4_carry__5_n_7,adder_subtractor_b_btint_a4_carry__4_n_4}),
        .O(adder_subtractor_b_btint_a2[27:24]),
        .S({adder_subtractor_b_btint_a2_carry__5_i_1__2_n_0,adder_subtractor_b_btint_a2_carry__5_i_2__2_n_0,adder_subtractor_b_btint_a2_carry__5_i_3__2_n_0,adder_subtractor_b_btint_a2_carry__5_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_1__2
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_5),
        .O(adder_subtractor_b_btint_a2_carry__5_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_2__2
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_6),
        .O(adder_subtractor_b_btint_a2_carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_3__2
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_7),
        .O(adder_subtractor_b_btint_a2_carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_4__2
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_4),
        .O(adder_subtractor_b_btint_a2_carry__5_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__6
       (.CI(adder_subtractor_b_btint_a2_carry__5_n_0),
        .CO({NLW_adder_subtractor_b_btint_a2_carry__6_CO_UNCONNECTED[3],adder_subtractor_b_btint_a2_carry__6_n_1,adder_subtractor_b_btint_a2_carry__6_n_2,adder_subtractor_b_btint_a2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a4_carry__6_n_6,adder_subtractor_b_btint_a4_carry__6_n_7,adder_subtractor_b_btint_a4_carry__5_n_4}),
        .O(adder_subtractor_b_btint_a2[31:28]),
        .S({adder_subtractor_b_btint_a2_carry__6_i_1__2_n_0,adder_subtractor_b_btint_a2_carry__6_i_2__2_n_0,adder_subtractor_b_btint_a2_carry__6_i_3__2_n_0,adder_subtractor_b_btint_a2_carry__6_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_1__2
       (.I0(adder_subtractor_b_btint_a4_carry__6_n_5),
        .O(adder_subtractor_b_btint_a2_carry__6_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_2__2
       (.I0(adder_subtractor_b_btint_a4_carry__6_n_6),
        .O(adder_subtractor_b_btint_a2_carry__6_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_3__2
       (.I0(adder_subtractor_b_btint_a4_carry__6_n_7),
        .O(adder_subtractor_b_btint_a2_carry__6_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_4__2
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_4),
        .O(adder_subtractor_b_btint_a2_carry__6_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry_i_1__2
       (.I0(adder_subtractor_b_btint_a4_carry_n_5),
        .O(adder_subtractor_b_btint_a2_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry_i_2__2
       (.I0(adder_subtractor_b_btint_a4_carry_n_6),
        .O(adder_subtractor_b_btint_a2_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry_i_3__2
       (.I0(adder_subtractor_b_btint_a4_carry_n_7),
        .O(adder_subtractor_b_btint_a2_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a2_carry_i_4__2
       (.I0(\b_old_btint_a_reg_n_0_[0] ),
        .I1(\b_old_btint_b_reg_n_0_[0] ),
        .O(adder_subtractor_b_btint_a2_carry_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a4[2:0],\b_old_btint_a_reg[7]_0 [0]}),
        .O(adder_subtractor_b_btint_a20_in[3:0]),
        .S({i__carry_i_1__73_n_0,i__carry_i_2__71_n_0,i__carry_i_3__71_n_0,i__carry_i_4__66_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[6:3]),
        .O(adder_subtractor_b_btint_a20_in[7:4]),
        .S({i__carry__0_i_1__64_n_0,i__carry__0_i_2__62_n_0,i__carry__0_i_3__62_n_0,i__carry__0_i_4__62_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[10:7]),
        .O(adder_subtractor_b_btint_a20_in[11:8]),
        .S({i__carry__1_i_1__64_n_0,i__carry__1_i_2__62_n_0,i__carry__1_i_3__62_n_0,i__carry__1_i_4__62_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[14:11]),
        .O(adder_subtractor_b_btint_a20_in[15:12]),
        .S({i__carry__2_i_1__60_n_0,i__carry__2_i_2__62_n_0,i__carry__2_i_3__62_n_0,i__carry__2_i_4__62_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[18:15]),
        .O(adder_subtractor_b_btint_a20_in[19:16]),
        .S({i__carry__3_i_1__60_n_0,i__carry__3_i_2__58_n_0,i__carry__3_i_3__58_n_0,i__carry__3_i_4__58_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[22:19]),
        .O(adder_subtractor_b_btint_a20_in[23:20]),
        .S({i__carry__4_i_1__60_n_0,i__carry__4_i_2__58_n_0,i__carry__4_i_3__58_n_0,i__carry__4_i_4__58_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[26:23]),
        .O(adder_subtractor_b_btint_a20_in[27:24]),
        .S({i__carry__5_i_1__60_n_0,i__carry__5_i_2__58_n_0,i__carry__5_i_3__58_n_0,i__carry__5_i_4__58_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a2_inferred__0/i__carry__6_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a4[29:27]}),
        .O(adder_subtractor_b_btint_a20_in[31:28]),
        .S({i__carry__6_i_1__38_n_0,i__carry__6_i_2__28_n_0,i__carry__6_i_3__18_n_0,i__carry__6_i_4__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[0] }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__78_n_0,i__carry_i_2__77_n_0,i__carry_i_3__77_n_0,i__carry_i_4__71_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__69_n_0,i__carry__0_i_2__68_n_0,i__carry__0_i_3__68_n_0,i__carry__0_i_4__68_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__69_n_0,i__carry__1_i_2__68_n_0,i__carry__1_i_3__68_n_0,i__carry__1_i_4__68_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__65_n_0,i__carry__2_i_2__68_n_0,i__carry__2_i_3__68_n_0,i__carry__2_i_4__68_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__65_n_0,i__carry__3_i_2__64_n_0,i__carry__3_i_3__64_n_0,i__carry__3_i_4__64_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__65_n_0,i__carry__4_i_2__64_n_0,i__carry__4_i_3__64_n_0,i__carry__4_i_4__64_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__65_n_0,i__carry__5_i_2__64_n_0,i__carry__5_i_3__64_n_0,i__carry__5_i_4__64_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a2_inferred__1/i__carry__6_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_7 }),
        .S({i__carry__6_i_1__42_n_0,i__carry__6_i_2__31_n_0,i__carry__6_i_3__20_n_0,i__carry__6_i_4__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 ,Q[0]}),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__83_n_0,i__carry_i_2__83_n_0,i__carry_i_3__83_n_0,i__carry_i_4__76_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__74_n_0,i__carry__0_i_2__74_n_0,i__carry__0_i_3__74_n_0,i__carry__0_i_4__74_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__74_n_0,i__carry__1_i_2__74_n_0,i__carry__1_i_3__74_n_0,i__carry__1_i_4__74_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__70_n_0,i__carry__2_i_2__74_n_0,i__carry__2_i_3__74_n_0,i__carry__2_i_4__74_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__70_n_0,i__carry__3_i_2__70_n_0,i__carry__3_i_3__70_n_0,i__carry__3_i_4__70_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__70_n_0,i__carry__4_i_2__70_n_0,i__carry__4_i_3__70_n_0,i__carry__4_i_4__70_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__70_n_0,i__carry__5_i_2__70_n_0,i__carry__5_i_3__70_n_0,i__carry__5_i_4__70_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a2_inferred__2/i__carry__6_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_7 }),
        .S({i__carry__6_i_1__46_n_0,i__carry__6_i_2__34_n_0,i__carry__6_i_3__22_n_0,i__carry__6_i_4__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a4_carry_n_0,adder_subtractor_b_btint_a4_carry_n_1,adder_subtractor_b_btint_a4_carry_n_2,adder_subtractor_b_btint_a4_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a6_carry_n_5,adder_subtractor_b_btint_a6_carry_n_6,adder_subtractor_b_btint_a6_carry_n_7,\b_old_btint_a_reg_n_0_[1] }),
        .O({adder_subtractor_b_btint_a4_carry_n_4,adder_subtractor_b_btint_a4_carry_n_5,adder_subtractor_b_btint_a4_carry_n_6,adder_subtractor_b_btint_a4_carry_n_7}),
        .S({adder_subtractor_b_btint_a4_carry_i_1__2_n_0,adder_subtractor_b_btint_a4_carry_i_2__2_n_0,adder_subtractor_b_btint_a4_carry_i_3__2_n_0,adder_subtractor_b_btint_a4_carry_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__0
       (.CI(adder_subtractor_b_btint_a4_carry_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__0_n_0,adder_subtractor_b_btint_a4_carry__0_n_1,adder_subtractor_b_btint_a4_carry__0_n_2,adder_subtractor_b_btint_a4_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__0_n_5,adder_subtractor_b_btint_a6_carry__0_n_6,adder_subtractor_b_btint_a6_carry__0_n_7,adder_subtractor_b_btint_a6_carry_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__0_n_4,adder_subtractor_b_btint_a4_carry__0_n_5,adder_subtractor_b_btint_a4_carry__0_n_6,adder_subtractor_b_btint_a4_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__0_i_1__2_n_0,adder_subtractor_b_btint_a4_carry__0_i_2__2_n_0,adder_subtractor_b_btint_a4_carry__0_i_3__2_n_0,adder_subtractor_b_btint_a4_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_1__2
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_5),
        .O(adder_subtractor_b_btint_a4_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_2__2
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_6),
        .O(adder_subtractor_b_btint_a4_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_3__2
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_7),
        .O(adder_subtractor_b_btint_a4_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_4__2
       (.I0(adder_subtractor_b_btint_a6_carry_n_4),
        .O(adder_subtractor_b_btint_a4_carry__0_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__1
       (.CI(adder_subtractor_b_btint_a4_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__1_n_0,adder_subtractor_b_btint_a4_carry__1_n_1,adder_subtractor_b_btint_a4_carry__1_n_2,adder_subtractor_b_btint_a4_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__1_n_5,adder_subtractor_b_btint_a6_carry__1_n_6,adder_subtractor_b_btint_a6_carry__1_n_7,adder_subtractor_b_btint_a6_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__1_n_4,adder_subtractor_b_btint_a4_carry__1_n_5,adder_subtractor_b_btint_a4_carry__1_n_6,adder_subtractor_b_btint_a4_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__1_i_1__2_n_0,adder_subtractor_b_btint_a4_carry__1_i_2__2_n_0,adder_subtractor_b_btint_a4_carry__1_i_3__2_n_0,adder_subtractor_b_btint_a4_carry__1_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_1__2
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_5),
        .O(adder_subtractor_b_btint_a4_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_2__2
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_6),
        .O(adder_subtractor_b_btint_a4_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_3__2
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_7),
        .O(adder_subtractor_b_btint_a4_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_4__2
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_4),
        .O(adder_subtractor_b_btint_a4_carry__1_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__2
       (.CI(adder_subtractor_b_btint_a4_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__2_n_0,adder_subtractor_b_btint_a4_carry__2_n_1,adder_subtractor_b_btint_a4_carry__2_n_2,adder_subtractor_b_btint_a4_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__2_n_5,adder_subtractor_b_btint_a6_carry__2_n_6,adder_subtractor_b_btint_a6_carry__2_n_7,adder_subtractor_b_btint_a6_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__2_n_4,adder_subtractor_b_btint_a4_carry__2_n_5,adder_subtractor_b_btint_a4_carry__2_n_6,adder_subtractor_b_btint_a4_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__2_i_1__2_n_0,adder_subtractor_b_btint_a4_carry__2_i_2__2_n_0,adder_subtractor_b_btint_a4_carry__2_i_3__2_n_0,adder_subtractor_b_btint_a4_carry__2_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_1__2
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_5),
        .O(adder_subtractor_b_btint_a4_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_2__2
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_6),
        .O(adder_subtractor_b_btint_a4_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_3__2
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_7),
        .O(adder_subtractor_b_btint_a4_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_4__2
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_4),
        .O(adder_subtractor_b_btint_a4_carry__2_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__3
       (.CI(adder_subtractor_b_btint_a4_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__3_n_0,adder_subtractor_b_btint_a4_carry__3_n_1,adder_subtractor_b_btint_a4_carry__3_n_2,adder_subtractor_b_btint_a4_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__3_n_5,adder_subtractor_b_btint_a6_carry__3_n_6,adder_subtractor_b_btint_a6_carry__3_n_7,adder_subtractor_b_btint_a6_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__3_n_4,adder_subtractor_b_btint_a4_carry__3_n_5,adder_subtractor_b_btint_a4_carry__3_n_6,adder_subtractor_b_btint_a4_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__3_i_1__2_n_0,adder_subtractor_b_btint_a4_carry__3_i_2__2_n_0,adder_subtractor_b_btint_a4_carry__3_i_3__2_n_0,adder_subtractor_b_btint_a4_carry__3_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_1__2
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_5),
        .O(adder_subtractor_b_btint_a4_carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_2__2
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_6),
        .O(adder_subtractor_b_btint_a4_carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_3__2
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_7),
        .O(adder_subtractor_b_btint_a4_carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_4__2
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_4),
        .O(adder_subtractor_b_btint_a4_carry__3_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__4
       (.CI(adder_subtractor_b_btint_a4_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__4_n_0,adder_subtractor_b_btint_a4_carry__4_n_1,adder_subtractor_b_btint_a4_carry__4_n_2,adder_subtractor_b_btint_a4_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__4_n_5,adder_subtractor_b_btint_a6_carry__4_n_6,adder_subtractor_b_btint_a6_carry__4_n_7,adder_subtractor_b_btint_a6_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__4_n_4,adder_subtractor_b_btint_a4_carry__4_n_5,adder_subtractor_b_btint_a4_carry__4_n_6,adder_subtractor_b_btint_a4_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__4_i_1__2_n_0,adder_subtractor_b_btint_a4_carry__4_i_2__2_n_0,adder_subtractor_b_btint_a4_carry__4_i_3__2_n_0,adder_subtractor_b_btint_a4_carry__4_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_1__2
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_5),
        .O(adder_subtractor_b_btint_a4_carry__4_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_2__2
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_6),
        .O(adder_subtractor_b_btint_a4_carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_3__2
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_7),
        .O(adder_subtractor_b_btint_a4_carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_4__2
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_4),
        .O(adder_subtractor_b_btint_a4_carry__4_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__5
       (.CI(adder_subtractor_b_btint_a4_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__5_n_0,adder_subtractor_b_btint_a4_carry__5_n_1,adder_subtractor_b_btint_a4_carry__5_n_2,adder_subtractor_b_btint_a4_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__5_n_5,adder_subtractor_b_btint_a6_carry__5_n_6,adder_subtractor_b_btint_a6_carry__5_n_7,adder_subtractor_b_btint_a6_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__5_n_4,adder_subtractor_b_btint_a4_carry__5_n_5,adder_subtractor_b_btint_a4_carry__5_n_6,adder_subtractor_b_btint_a4_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__5_i_1__2_n_0,adder_subtractor_b_btint_a4_carry__5_i_2__2_n_0,adder_subtractor_b_btint_a4_carry__5_i_3__2_n_0,adder_subtractor_b_btint_a4_carry__5_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_1__2
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_5),
        .O(adder_subtractor_b_btint_a4_carry__5_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_2__2
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_6),
        .O(adder_subtractor_b_btint_a4_carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_3__2
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_7),
        .O(adder_subtractor_b_btint_a4_carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_4__2
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_4),
        .O(adder_subtractor_b_btint_a4_carry__5_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__6
       (.CI(adder_subtractor_b_btint_a4_carry__5_n_0),
        .CO({NLW_adder_subtractor_b_btint_a4_carry__6_CO_UNCONNECTED[3:2],adder_subtractor_b_btint_a4_carry__6_n_2,adder_subtractor_b_btint_a4_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a6_carry__6_n_7,adder_subtractor_b_btint_a6_carry__5_n_4}),
        .O({NLW_adder_subtractor_b_btint_a4_carry__6_O_UNCONNECTED[3],adder_subtractor_b_btint_a4_carry__6_n_5,adder_subtractor_b_btint_a4_carry__6_n_6,adder_subtractor_b_btint_a4_carry__6_n_7}),
        .S({1'b0,adder_subtractor_b_btint_a4_carry__6_i_1__2_n_0,adder_subtractor_b_btint_a4_carry__6_i_2__2_n_0,adder_subtractor_b_btint_a4_carry__6_i_3__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__6_i_1__2
       (.I0(adder_subtractor_b_btint_a6_carry__6_n_6),
        .O(adder_subtractor_b_btint_a4_carry__6_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__6_i_2__2
       (.I0(adder_subtractor_b_btint_a6_carry__6_n_7),
        .O(adder_subtractor_b_btint_a4_carry__6_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__6_i_3__2
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_4),
        .O(adder_subtractor_b_btint_a4_carry__6_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry_i_1__2
       (.I0(adder_subtractor_b_btint_a6_carry_n_5),
        .O(adder_subtractor_b_btint_a4_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry_i_2__2
       (.I0(adder_subtractor_b_btint_a6_carry_n_6),
        .O(adder_subtractor_b_btint_a4_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry_i_3__2
       (.I0(adder_subtractor_b_btint_a6_carry_n_7),
        .O(adder_subtractor_b_btint_a4_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a4_carry_i_4__2
       (.I0(\b_old_btint_a_reg_n_0_[1] ),
        .I1(\b_old_btint_b_reg_n_0_[1] ),
        .O(adder_subtractor_b_btint_a4_carry_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a6[2:0],\b_old_btint_a_reg[7]_0 [1]}),
        .O(adder_subtractor_b_btint_a4[3:0]),
        .S({i__carry_i_1__72_n_0,i__carry_i_2__70_n_0,i__carry_i_3__70_n_0,i__carry_i_4__65_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[6:3]),
        .O(adder_subtractor_b_btint_a4[7:4]),
        .S({i__carry__0_i_1__63_n_0,i__carry__0_i_2__61_n_0,i__carry__0_i_3__61_n_0,i__carry__0_i_4__61_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[10:7]),
        .O(adder_subtractor_b_btint_a4[11:8]),
        .S({i__carry__1_i_1__63_n_0,i__carry__1_i_2__61_n_0,i__carry__1_i_3__61_n_0,i__carry__1_i_4__61_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[14:11]),
        .O(adder_subtractor_b_btint_a4[15:12]),
        .S({i__carry__2_i_1__59_n_0,i__carry__2_i_2__61_n_0,i__carry__2_i_3__61_n_0,i__carry__2_i_4__61_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[18:15]),
        .O(adder_subtractor_b_btint_a4[19:16]),
        .S({i__carry__3_i_1__59_n_0,i__carry__3_i_2__57_n_0,i__carry__3_i_3__57_n_0,i__carry__3_i_4__57_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[22:19]),
        .O(adder_subtractor_b_btint_a4[23:20]),
        .S({i__carry__4_i_1__59_n_0,i__carry__4_i_2__57_n_0,i__carry__4_i_3__57_n_0,i__carry__4_i_4__57_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[26:23]),
        .O(adder_subtractor_b_btint_a4[27:24]),
        .S({i__carry__5_i_1__59_n_0,i__carry__5_i_2__57_n_0,i__carry__5_i_3__57_n_0,i__carry__5_i_4__57_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a6[28:27]}),
        .O({\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_O_UNCONNECTED [3],adder_subtractor_b_btint_a4[30:28]}),
        .S({1'b0,i__carry__6_i_1__37_n_0,i__carry__6_i_2__27_n_0,i__carry__6_i_3__17_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[1] }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__77_n_0,i__carry_i_2__76_n_0,i__carry_i_3__76_n_0,i__carry_i_4__70_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__68_n_0,i__carry__0_i_2__67_n_0,i__carry__0_i_3__67_n_0,i__carry__0_i_4__67_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__68_n_0,i__carry__1_i_2__67_n_0,i__carry__1_i_3__67_n_0,i__carry__1_i_4__67_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__64_n_0,i__carry__2_i_2__67_n_0,i__carry__2_i_3__67_n_0,i__carry__2_i_4__67_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__64_n_0,i__carry__3_i_2__63_n_0,i__carry__3_i_3__63_n_0,i__carry__3_i_4__63_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__64_n_0,i__carry__4_i_2__63_n_0,i__carry__4_i_3__63_n_0,i__carry__4_i_4__63_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__64_n_0,i__carry__5_i_2__63_n_0,i__carry__5_i_3__63_n_0,i__carry__5_i_4__63_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_O_UNCONNECTED [3],\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 }),
        .S({1'b0,i__carry__6_i_1__41_n_0,i__carry__6_i_2__30_n_0,i__carry__6_i_3__19_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 ,Q[1]}),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__82_n_0,i__carry_i_2__82_n_0,i__carry_i_3__82_n_0,i__carry_i_4__75_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__73_n_0,i__carry__0_i_2__73_n_0,i__carry__0_i_3__73_n_0,i__carry__0_i_4__73_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__73_n_0,i__carry__1_i_2__73_n_0,i__carry__1_i_3__73_n_0,i__carry__1_i_4__73_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__69_n_0,i__carry__2_i_2__73_n_0,i__carry__2_i_3__73_n_0,i__carry__2_i_4__73_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__69_n_0,i__carry__3_i_2__69_n_0,i__carry__3_i_3__69_n_0,i__carry__3_i_4__69_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__69_n_0,i__carry__4_i_2__69_n_0,i__carry__4_i_3__69_n_0,i__carry__4_i_4__69_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__69_n_0,i__carry__5_i_2__69_n_0,i__carry__5_i_3__69_n_0,i__carry__5_i_4__69_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_O_UNCONNECTED [3],\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 }),
        .S({1'b0,i__carry__6_i_1__45_n_0,i__carry__6_i_2__33_n_0,i__carry__6_i_3__21_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a6_carry_n_0,adder_subtractor_b_btint_a6_carry_n_1,adder_subtractor_b_btint_a6_carry_n_2,adder_subtractor_b_btint_a6_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a8_carry_n_5,adder_subtractor_b_btint_a8_carry_n_6,adder_subtractor_b_btint_a8_carry_n_7,\b_old_btint_a_reg_n_0_[2] }),
        .O({adder_subtractor_b_btint_a6_carry_n_4,adder_subtractor_b_btint_a6_carry_n_5,adder_subtractor_b_btint_a6_carry_n_6,adder_subtractor_b_btint_a6_carry_n_7}),
        .S({adder_subtractor_b_btint_a6_carry_i_1__2_n_0,adder_subtractor_b_btint_a6_carry_i_2__2_n_0,adder_subtractor_b_btint_a6_carry_i_3__2_n_0,adder_subtractor_b_btint_a6_carry_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__0
       (.CI(adder_subtractor_b_btint_a6_carry_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__0_n_0,adder_subtractor_b_btint_a6_carry__0_n_1,adder_subtractor_b_btint_a6_carry__0_n_2,adder_subtractor_b_btint_a6_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__0_n_5,adder_subtractor_b_btint_a8_carry__0_n_6,adder_subtractor_b_btint_a8_carry__0_n_7,adder_subtractor_b_btint_a8_carry_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__0_n_4,adder_subtractor_b_btint_a6_carry__0_n_5,adder_subtractor_b_btint_a6_carry__0_n_6,adder_subtractor_b_btint_a6_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__0_i_1__2_n_0,adder_subtractor_b_btint_a6_carry__0_i_2__2_n_0,adder_subtractor_b_btint_a6_carry__0_i_3__2_n_0,adder_subtractor_b_btint_a6_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_1__2
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_5),
        .O(adder_subtractor_b_btint_a6_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_2__2
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_6),
        .O(adder_subtractor_b_btint_a6_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_3__2
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_7),
        .O(adder_subtractor_b_btint_a6_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_4__2
       (.I0(adder_subtractor_b_btint_a8_carry_n_4),
        .O(adder_subtractor_b_btint_a6_carry__0_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__1
       (.CI(adder_subtractor_b_btint_a6_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__1_n_0,adder_subtractor_b_btint_a6_carry__1_n_1,adder_subtractor_b_btint_a6_carry__1_n_2,adder_subtractor_b_btint_a6_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__1_n_5,adder_subtractor_b_btint_a8_carry__1_n_6,adder_subtractor_b_btint_a8_carry__1_n_7,adder_subtractor_b_btint_a8_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__1_n_4,adder_subtractor_b_btint_a6_carry__1_n_5,adder_subtractor_b_btint_a6_carry__1_n_6,adder_subtractor_b_btint_a6_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__1_i_1__2_n_0,adder_subtractor_b_btint_a6_carry__1_i_2__2_n_0,adder_subtractor_b_btint_a6_carry__1_i_3__2_n_0,adder_subtractor_b_btint_a6_carry__1_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_1__2
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_5),
        .O(adder_subtractor_b_btint_a6_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_2__2
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_6),
        .O(adder_subtractor_b_btint_a6_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_3__2
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_7),
        .O(adder_subtractor_b_btint_a6_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_4__2
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_4),
        .O(adder_subtractor_b_btint_a6_carry__1_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__2
       (.CI(adder_subtractor_b_btint_a6_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__2_n_0,adder_subtractor_b_btint_a6_carry__2_n_1,adder_subtractor_b_btint_a6_carry__2_n_2,adder_subtractor_b_btint_a6_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__2_n_5,adder_subtractor_b_btint_a8_carry__2_n_6,adder_subtractor_b_btint_a8_carry__2_n_7,adder_subtractor_b_btint_a8_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__2_n_4,adder_subtractor_b_btint_a6_carry__2_n_5,adder_subtractor_b_btint_a6_carry__2_n_6,adder_subtractor_b_btint_a6_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__2_i_1__2_n_0,adder_subtractor_b_btint_a6_carry__2_i_2__2_n_0,adder_subtractor_b_btint_a6_carry__2_i_3__2_n_0,adder_subtractor_b_btint_a6_carry__2_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_1__2
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_5),
        .O(adder_subtractor_b_btint_a6_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_2__2
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_6),
        .O(adder_subtractor_b_btint_a6_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_3__2
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_7),
        .O(adder_subtractor_b_btint_a6_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_4__2
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_4),
        .O(adder_subtractor_b_btint_a6_carry__2_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__3
       (.CI(adder_subtractor_b_btint_a6_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__3_n_0,adder_subtractor_b_btint_a6_carry__3_n_1,adder_subtractor_b_btint_a6_carry__3_n_2,adder_subtractor_b_btint_a6_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__3_n_5,adder_subtractor_b_btint_a8_carry__3_n_6,adder_subtractor_b_btint_a8_carry__3_n_7,adder_subtractor_b_btint_a8_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__3_n_4,adder_subtractor_b_btint_a6_carry__3_n_5,adder_subtractor_b_btint_a6_carry__3_n_6,adder_subtractor_b_btint_a6_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__3_i_1__2_n_0,adder_subtractor_b_btint_a6_carry__3_i_2__2_n_0,adder_subtractor_b_btint_a6_carry__3_i_3__2_n_0,adder_subtractor_b_btint_a6_carry__3_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_1__2
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_5),
        .O(adder_subtractor_b_btint_a6_carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_2__2
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_6),
        .O(adder_subtractor_b_btint_a6_carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_3__2
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_7),
        .O(adder_subtractor_b_btint_a6_carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_4__2
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_4),
        .O(adder_subtractor_b_btint_a6_carry__3_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__4
       (.CI(adder_subtractor_b_btint_a6_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__4_n_0,adder_subtractor_b_btint_a6_carry__4_n_1,adder_subtractor_b_btint_a6_carry__4_n_2,adder_subtractor_b_btint_a6_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__4_n_5,adder_subtractor_b_btint_a8_carry__4_n_6,adder_subtractor_b_btint_a8_carry__4_n_7,adder_subtractor_b_btint_a8_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__4_n_4,adder_subtractor_b_btint_a6_carry__4_n_5,adder_subtractor_b_btint_a6_carry__4_n_6,adder_subtractor_b_btint_a6_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__4_i_1__2_n_0,adder_subtractor_b_btint_a6_carry__4_i_2__2_n_0,adder_subtractor_b_btint_a6_carry__4_i_3__2_n_0,adder_subtractor_b_btint_a6_carry__4_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_1__2
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_5),
        .O(adder_subtractor_b_btint_a6_carry__4_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_2__2
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_6),
        .O(adder_subtractor_b_btint_a6_carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_3__2
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_7),
        .O(adder_subtractor_b_btint_a6_carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_4__2
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_4),
        .O(adder_subtractor_b_btint_a6_carry__4_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__5
       (.CI(adder_subtractor_b_btint_a6_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__5_n_0,adder_subtractor_b_btint_a6_carry__5_n_1,adder_subtractor_b_btint_a6_carry__5_n_2,adder_subtractor_b_btint_a6_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__5_n_5,adder_subtractor_b_btint_a8_carry__5_n_6,adder_subtractor_b_btint_a8_carry__5_n_7,adder_subtractor_b_btint_a8_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__5_n_4,adder_subtractor_b_btint_a6_carry__5_n_5,adder_subtractor_b_btint_a6_carry__5_n_6,adder_subtractor_b_btint_a6_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__5_i_1__2_n_0,adder_subtractor_b_btint_a6_carry__5_i_2__2_n_0,adder_subtractor_b_btint_a6_carry__5_i_3__2_n_0,adder_subtractor_b_btint_a6_carry__5_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_1__2
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_5),
        .O(adder_subtractor_b_btint_a6_carry__5_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_2__2
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_6),
        .O(adder_subtractor_b_btint_a6_carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_3__2
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_7),
        .O(adder_subtractor_b_btint_a6_carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_4__2
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_4),
        .O(adder_subtractor_b_btint_a6_carry__5_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__6
       (.CI(adder_subtractor_b_btint_a6_carry__5_n_0),
        .CO({NLW_adder_subtractor_b_btint_a6_carry__6_CO_UNCONNECTED[3:1],adder_subtractor_b_btint_a6_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a8_carry__5_n_4}),
        .O({NLW_adder_subtractor_b_btint_a6_carry__6_O_UNCONNECTED[3:2],adder_subtractor_b_btint_a6_carry__6_n_6,adder_subtractor_b_btint_a6_carry__6_n_7}),
        .S({1'b0,1'b0,adder_subtractor_b_btint_a6_carry__6_i_1__2_n_0,adder_subtractor_b_btint_a6_carry__6_i_2__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__6_i_1__2
       (.I0(adder_subtractor_b_btint_a8_carry__6_n_7),
        .O(adder_subtractor_b_btint_a6_carry__6_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__6_i_2__2
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_4),
        .O(adder_subtractor_b_btint_a6_carry__6_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry_i_1__2
       (.I0(adder_subtractor_b_btint_a8_carry_n_5),
        .O(adder_subtractor_b_btint_a6_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry_i_2__2
       (.I0(adder_subtractor_b_btint_a8_carry_n_6),
        .O(adder_subtractor_b_btint_a6_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry_i_3__2
       (.I0(adder_subtractor_b_btint_a8_carry_n_7),
        .O(adder_subtractor_b_btint_a6_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a6_carry_i_4__2
       (.I0(\b_old_btint_a_reg_n_0_[2] ),
        .I1(\b_old_btint_b_reg_n_0_[2] ),
        .O(adder_subtractor_b_btint_a6_carry_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a8[2:0],\b_old_btint_a_reg[7]_0 [2]}),
        .O(adder_subtractor_b_btint_a6[3:0]),
        .S({i__carry_i_1__71_n_0,i__carry_i_2__69_n_0,i__carry_i_3__69_n_0,i__carry_i_4__64_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[6:3]),
        .O(adder_subtractor_b_btint_a6[7:4]),
        .S({i__carry__0_i_1__62_n_0,i__carry__0_i_2__60_n_0,i__carry__0_i_3__60_n_0,i__carry__0_i_4__60_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[10:7]),
        .O(adder_subtractor_b_btint_a6[11:8]),
        .S({i__carry__1_i_1__62_n_0,i__carry__1_i_2__60_n_0,i__carry__1_i_3__60_n_0,i__carry__1_i_4__60_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[14:11]),
        .O(adder_subtractor_b_btint_a6[15:12]),
        .S({i__carry__2_i_1__58_n_0,i__carry__2_i_2__60_n_0,i__carry__2_i_3__60_n_0,i__carry__2_i_4__60_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[18:15]),
        .O(adder_subtractor_b_btint_a6[19:16]),
        .S({i__carry__3_i_1__58_n_0,i__carry__3_i_2__56_n_0,i__carry__3_i_3__56_n_0,i__carry__3_i_4__56_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[22:19]),
        .O(adder_subtractor_b_btint_a6[23:20]),
        .S({i__carry__4_i_1__58_n_0,i__carry__4_i_2__56_n_0,i__carry__4_i_3__56_n_0,i__carry__4_i_4__56_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[26:23]),
        .O(adder_subtractor_b_btint_a6[27:24]),
        .S({i__carry__5_i_1__58_n_0,i__carry__5_i_2__56_n_0,i__carry__5_i_3__56_n_0,i__carry__5_i_4__56_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_CO_UNCONNECTED [3:1],\adder_subtractor_b_btint_a6_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a8[27]}),
        .O({\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_O_UNCONNECTED [3:2],adder_subtractor_b_btint_a6[29:28]}),
        .S({1'b0,1'b0,i__carry__6_i_1__36_n_0,i__carry__6_i_2__26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[2] }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__76_n_0,i__carry_i_2__75_n_0,i__carry_i_3__75_n_0,i__carry_i_4__69_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__67_n_0,i__carry__0_i_2__66_n_0,i__carry__0_i_3__66_n_0,i__carry__0_i_4__66_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__67_n_0,i__carry__1_i_2__66_n_0,i__carry__1_i_3__66_n_0,i__carry__1_i_4__66_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__63_n_0,i__carry__2_i_2__66_n_0,i__carry__2_i_3__66_n_0,i__carry__2_i_4__66_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__63_n_0,i__carry__3_i_2__62_n_0,i__carry__3_i_3__62_n_0,i__carry__3_i_4__62_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__63_n_0,i__carry__4_i_2__62_n_0,i__carry__4_i_3__62_n_0,i__carry__4_i_4__62_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__63_n_0,i__carry__5_i_2__62_n_0,i__carry__5_i_3__62_n_0,i__carry__5_i_4__62_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_CO_UNCONNECTED [3:1],\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_O_UNCONNECTED [3:2],\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 }),
        .S({1'b0,1'b0,i__carry__6_i_1__40_n_0,i__carry__6_i_2__29_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 ,Q[2]}),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__81_n_0,i__carry_i_2__81_n_0,i__carry_i_3__81_n_0,i__carry_i_4__74_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__72_n_0,i__carry__0_i_2__72_n_0,i__carry__0_i_3__72_n_0,i__carry__0_i_4__72_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__72_n_0,i__carry__1_i_2__72_n_0,i__carry__1_i_3__72_n_0,i__carry__1_i_4__72_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__68_n_0,i__carry__2_i_2__72_n_0,i__carry__2_i_3__72_n_0,i__carry__2_i_4__72_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__68_n_0,i__carry__3_i_2__68_n_0,i__carry__3_i_3__68_n_0,i__carry__3_i_4__68_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__68_n_0,i__carry__4_i_2__68_n_0,i__carry__4_i_3__68_n_0,i__carry__4_i_4__68_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__68_n_0,i__carry__5_i_2__68_n_0,i__carry__5_i_3__68_n_0,i__carry__5_i_4__68_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_CO_UNCONNECTED [3:1],\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_O_UNCONNECTED [3:2],\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 }),
        .S({1'b0,1'b0,i__carry__6_i_1__44_n_0,i__carry__6_i_2__32_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a8_carry_n_0,adder_subtractor_b_btint_a8_carry_n_1,adder_subtractor_b_btint_a8_carry_n_2,adder_subtractor_b_btint_a8_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a10_carry_n_5,adder_subtractor_b_btint_a10_carry_n_6,adder_subtractor_b_btint_a10_carry_n_7,\b_old_btint_a_reg_n_0_[3] }),
        .O({adder_subtractor_b_btint_a8_carry_n_4,adder_subtractor_b_btint_a8_carry_n_5,adder_subtractor_b_btint_a8_carry_n_6,adder_subtractor_b_btint_a8_carry_n_7}),
        .S({adder_subtractor_b_btint_a8_carry_i_1__2_n_0,adder_subtractor_b_btint_a8_carry_i_2__2_n_0,adder_subtractor_b_btint_a8_carry_i_3__2_n_0,adder_subtractor_b_btint_a8_carry_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__0
       (.CI(adder_subtractor_b_btint_a8_carry_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__0_n_0,adder_subtractor_b_btint_a8_carry__0_n_1,adder_subtractor_b_btint_a8_carry__0_n_2,adder_subtractor_b_btint_a8_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__0_n_5,adder_subtractor_b_btint_a10_carry__0_n_6,adder_subtractor_b_btint_a10_carry__0_n_7,adder_subtractor_b_btint_a10_carry_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__0_n_4,adder_subtractor_b_btint_a8_carry__0_n_5,adder_subtractor_b_btint_a8_carry__0_n_6,adder_subtractor_b_btint_a8_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__0_i_1__2_n_0,adder_subtractor_b_btint_a8_carry__0_i_2__2_n_0,adder_subtractor_b_btint_a8_carry__0_i_3__2_n_0,adder_subtractor_b_btint_a8_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_1__2
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_5),
        .O(adder_subtractor_b_btint_a8_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_2__2
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_6),
        .O(adder_subtractor_b_btint_a8_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_3__2
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_7),
        .O(adder_subtractor_b_btint_a8_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_4__2
       (.I0(adder_subtractor_b_btint_a10_carry_n_4),
        .O(adder_subtractor_b_btint_a8_carry__0_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__1
       (.CI(adder_subtractor_b_btint_a8_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__1_n_0,adder_subtractor_b_btint_a8_carry__1_n_1,adder_subtractor_b_btint_a8_carry__1_n_2,adder_subtractor_b_btint_a8_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__1_n_5,adder_subtractor_b_btint_a10_carry__1_n_6,adder_subtractor_b_btint_a10_carry__1_n_7,adder_subtractor_b_btint_a10_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__1_n_4,adder_subtractor_b_btint_a8_carry__1_n_5,adder_subtractor_b_btint_a8_carry__1_n_6,adder_subtractor_b_btint_a8_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__1_i_1__2_n_0,adder_subtractor_b_btint_a8_carry__1_i_2__2_n_0,adder_subtractor_b_btint_a8_carry__1_i_3__2_n_0,adder_subtractor_b_btint_a8_carry__1_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_1__2
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_5),
        .O(adder_subtractor_b_btint_a8_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_2__2
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_6),
        .O(adder_subtractor_b_btint_a8_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_3__2
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_7),
        .O(adder_subtractor_b_btint_a8_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_4__2
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_4),
        .O(adder_subtractor_b_btint_a8_carry__1_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__2
       (.CI(adder_subtractor_b_btint_a8_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__2_n_0,adder_subtractor_b_btint_a8_carry__2_n_1,adder_subtractor_b_btint_a8_carry__2_n_2,adder_subtractor_b_btint_a8_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__2_n_5,adder_subtractor_b_btint_a10_carry__2_n_6,adder_subtractor_b_btint_a10_carry__2_n_7,adder_subtractor_b_btint_a10_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__2_n_4,adder_subtractor_b_btint_a8_carry__2_n_5,adder_subtractor_b_btint_a8_carry__2_n_6,adder_subtractor_b_btint_a8_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__2_i_1__2_n_0,adder_subtractor_b_btint_a8_carry__2_i_2__2_n_0,adder_subtractor_b_btint_a8_carry__2_i_3__2_n_0,adder_subtractor_b_btint_a8_carry__2_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_1__2
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_5),
        .O(adder_subtractor_b_btint_a8_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_2__2
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_6),
        .O(adder_subtractor_b_btint_a8_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_3__2
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_7),
        .O(adder_subtractor_b_btint_a8_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_4__2
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_4),
        .O(adder_subtractor_b_btint_a8_carry__2_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__3
       (.CI(adder_subtractor_b_btint_a8_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__3_n_0,adder_subtractor_b_btint_a8_carry__3_n_1,adder_subtractor_b_btint_a8_carry__3_n_2,adder_subtractor_b_btint_a8_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__3_n_5,adder_subtractor_b_btint_a10_carry__3_n_6,adder_subtractor_b_btint_a10_carry__3_n_7,adder_subtractor_b_btint_a10_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__3_n_4,adder_subtractor_b_btint_a8_carry__3_n_5,adder_subtractor_b_btint_a8_carry__3_n_6,adder_subtractor_b_btint_a8_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__3_i_1__2_n_0,adder_subtractor_b_btint_a8_carry__3_i_2__2_n_0,adder_subtractor_b_btint_a8_carry__3_i_3__2_n_0,adder_subtractor_b_btint_a8_carry__3_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_1__2
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_5),
        .O(adder_subtractor_b_btint_a8_carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_2__2
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_6),
        .O(adder_subtractor_b_btint_a8_carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_3__2
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_7),
        .O(adder_subtractor_b_btint_a8_carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_4__2
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_4),
        .O(adder_subtractor_b_btint_a8_carry__3_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__4
       (.CI(adder_subtractor_b_btint_a8_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__4_n_0,adder_subtractor_b_btint_a8_carry__4_n_1,adder_subtractor_b_btint_a8_carry__4_n_2,adder_subtractor_b_btint_a8_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__4_n_5,adder_subtractor_b_btint_a10_carry__4_n_6,adder_subtractor_b_btint_a10_carry__4_n_7,adder_subtractor_b_btint_a10_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__4_n_4,adder_subtractor_b_btint_a8_carry__4_n_5,adder_subtractor_b_btint_a8_carry__4_n_6,adder_subtractor_b_btint_a8_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__4_i_1__2_n_0,adder_subtractor_b_btint_a8_carry__4_i_2__2_n_0,adder_subtractor_b_btint_a8_carry__4_i_3__2_n_0,adder_subtractor_b_btint_a8_carry__4_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_1__2
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_5),
        .O(adder_subtractor_b_btint_a8_carry__4_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_2__2
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_6),
        .O(adder_subtractor_b_btint_a8_carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_3__2
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_7),
        .O(adder_subtractor_b_btint_a8_carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_4__2
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_4),
        .O(adder_subtractor_b_btint_a8_carry__4_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__5
       (.CI(adder_subtractor_b_btint_a8_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__5_n_0,adder_subtractor_b_btint_a8_carry__5_n_1,adder_subtractor_b_btint_a8_carry__5_n_2,adder_subtractor_b_btint_a8_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__5_n_5,adder_subtractor_b_btint_a10_carry__5_n_6,adder_subtractor_b_btint_a10_carry__5_n_7,adder_subtractor_b_btint_a10_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__5_n_4,adder_subtractor_b_btint_a8_carry__5_n_5,adder_subtractor_b_btint_a8_carry__5_n_6,adder_subtractor_b_btint_a8_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__5_i_1__2_n_0,adder_subtractor_b_btint_a8_carry__5_i_2__2_n_0,adder_subtractor_b_btint_a8_carry__5_i_3__2_n_0,adder_subtractor_b_btint_a8_carry__5_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_1__2
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_5),
        .O(adder_subtractor_b_btint_a8_carry__5_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_2__2
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_6),
        .O(adder_subtractor_b_btint_a8_carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_3__2
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_7),
        .O(adder_subtractor_b_btint_a8_carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_4__2
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_4),
        .O(adder_subtractor_b_btint_a8_carry__5_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__6
       (.CI(adder_subtractor_b_btint_a8_carry__5_n_0),
        .CO(NLW_adder_subtractor_b_btint_a8_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_subtractor_b_btint_a8_carry__6_O_UNCONNECTED[3:1],adder_subtractor_b_btint_a8_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a8_carry__6_i_1__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__6_i_1__2
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_4),
        .O(adder_subtractor_b_btint_a8_carry__6_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry_i_1__2
       (.I0(adder_subtractor_b_btint_a10_carry_n_5),
        .O(adder_subtractor_b_btint_a8_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry_i_2__2
       (.I0(adder_subtractor_b_btint_a10_carry_n_6),
        .O(adder_subtractor_b_btint_a8_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry_i_3__2
       (.I0(adder_subtractor_b_btint_a10_carry_n_7),
        .O(adder_subtractor_b_btint_a8_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a8_carry_i_4__2
       (.I0(\b_old_btint_a_reg_n_0_[3] ),
        .I1(\b_old_btint_b_reg_n_0_[3] ),
        .O(adder_subtractor_b_btint_a8_carry_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a10[2:0],\b_old_btint_a_reg[7]_0 [3]}),
        .O(adder_subtractor_b_btint_a8[3:0]),
        .S({i__carry_i_1__70_n_0,i__carry_i_2__68_n_0,i__carry_i_3__68_n_0,i__carry_i_4__63_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[6:3]),
        .O(adder_subtractor_b_btint_a8[7:4]),
        .S({i__carry__0_i_1__61_n_0,i__carry__0_i_2__59_n_0,i__carry__0_i_3__59_n_0,i__carry__0_i_4__59_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[10:7]),
        .O(adder_subtractor_b_btint_a8[11:8]),
        .S({i__carry__1_i_1__61_n_0,i__carry__1_i_2__59_n_0,i__carry__1_i_3__59_n_0,i__carry__1_i_4__59_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[14:11]),
        .O(adder_subtractor_b_btint_a8[15:12]),
        .S({i__carry__2_i_1__57_n_0,i__carry__2_i_2__59_n_0,i__carry__2_i_3__59_n_0,i__carry__2_i_4__59_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[18:15]),
        .O(adder_subtractor_b_btint_a8[19:16]),
        .S({i__carry__3_i_1__57_n_0,i__carry__3_i_2__55_n_0,i__carry__3_i_3__55_n_0,i__carry__3_i_4__55_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[22:19]),
        .O(adder_subtractor_b_btint_a8[23:20]),
        .S({i__carry__4_i_1__57_n_0,i__carry__4_i_2__55_n_0,i__carry__4_i_3__55_n_0,i__carry__4_i_4__55_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[26:23]),
        .O(adder_subtractor_b_btint_a8[27:24]),
        .S({i__carry__5_i_1__57_n_0,i__carry__5_i_2__55_n_0,i__carry__5_i_3__55_n_0,i__carry__5_i_4__55_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_0 ),
        .CO(\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_O_UNCONNECTED [3:1],adder_subtractor_b_btint_a8[28]}),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1__35_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[3] }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__75_n_0,i__carry_i_2__74_n_0,i__carry_i_3__74_n_0,i__carry_i_4__68_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__66_n_0,i__carry__0_i_2__65_n_0,i__carry__0_i_3__65_n_0,i__carry__0_i_4__65_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__66_n_0,i__carry__1_i_2__65_n_0,i__carry__1_i_3__65_n_0,i__carry__1_i_4__65_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__62_n_0,i__carry__2_i_2__65_n_0,i__carry__2_i_3__65_n_0,i__carry__2_i_4__65_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__62_n_0,i__carry__3_i_2__61_n_0,i__carry__3_i_3__61_n_0,i__carry__3_i_4__61_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__62_n_0,i__carry__4_i_2__61_n_0,i__carry__4_i_3__61_n_0,i__carry__4_i_4__61_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__62_n_0,i__carry__5_i_2__61_n_0,i__carry__5_i_3__61_n_0,i__carry__5_i_4__61_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_0 ),
        .CO(\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_O_UNCONNECTED [3:1],\adder_subtractor_b_btint_a8_inferred__1/i__carry__6_n_7 }),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1__39_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 ,Q[3]}),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__80_n_0,i__carry_i_2__80_n_0,i__carry_i_3__80_n_0,i__carry_i_4__73_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__71_n_0,i__carry__0_i_2__71_n_0,i__carry__0_i_3__71_n_0,i__carry__0_i_4__71_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__71_n_0,i__carry__1_i_2__71_n_0,i__carry__1_i_3__71_n_0,i__carry__1_i_4__71_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__67_n_0,i__carry__2_i_2__71_n_0,i__carry__2_i_3__71_n_0,i__carry__2_i_4__71_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__67_n_0,i__carry__3_i_2__67_n_0,i__carry__3_i_3__67_n_0,i__carry__3_i_4__67_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__67_n_0,i__carry__4_i_2__67_n_0,i__carry__4_i_3__67_n_0,i__carry__4_i_4__67_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__67_n_0,i__carry__5_i_2__67_n_0,i__carry__5_i_3__67_n_0,i__carry__5_i_4__67_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_0 ),
        .CO(\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_O_UNCONNECTED [3:1],\adder_subtractor_b_btint_a8_inferred__2/i__carry__6_n_7 }),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1__43_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[0]_i_1__2 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(\adder_subtractor_b_btint_a[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[1]_i_1__2 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[1]),
        .O(\adder_subtractor_b_btint_a[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[2]_i_1__2 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[2]),
        .O(\adder_subtractor_b_btint_a[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[3]_i_1__2 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[3]),
        .O(\adder_subtractor_b_btint_a[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[4]_i_1__2 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[4]),
        .O(\adder_subtractor_b_btint_a[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[5]_i_1__2 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[5]),
        .O(\adder_subtractor_b_btint_a[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[6]_i_1__2 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[6]),
        .O(\adder_subtractor_b_btint_a[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[7]_i_1__2 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[7]),
        .O(\adder_subtractor_b_btint_a[7]_i_1__2_n_0 ));
  FDRE \adder_subtractor_b_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[0]_i_1__2_n_0 ),
        .Q(adder_subtractor_b_btint_a[0]),
        .R(shift_register_reset_i_1__2_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[1]_i_1__2_n_0 ),
        .Q(adder_subtractor_b_btint_a[1]),
        .R(shift_register_reset_i_1__2_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[2]_i_1__2_n_0 ),
        .Q(adder_subtractor_b_btint_a[2]),
        .R(shift_register_reset_i_1__2_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[3]_i_1__2_n_0 ),
        .Q(adder_subtractor_b_btint_a[3]),
        .R(shift_register_reset_i_1__2_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[4]_i_1__2_n_0 ),
        .Q(adder_subtractor_b_btint_a[4]),
        .R(shift_register_reset_i_1__2_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[5]_i_1__2_n_0 ),
        .Q(adder_subtractor_b_btint_a[5]),
        .R(shift_register_reset_i_1__2_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[6]_i_1__2_n_0 ),
        .Q(adder_subtractor_b_btint_a[6]),
        .R(shift_register_reset_i_1__2_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[7]_i_1__2_n_0 ),
        .Q(adder_subtractor_b_btint_a[7]),
        .R(shift_register_reset_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[0]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [0]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[1]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [1]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[2]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [2]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[3]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [3]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[4]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [4]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[5]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [5]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[6]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [6]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[7]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[7]_i_1_n_0 ));
  FDSE \adder_subtractor_b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[0]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[0]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[1]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[1]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[2]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[2]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[3]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[3]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[4]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[4]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[5]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[5]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[6]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[6]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[7]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[7]),
        .S(shift_register_reset_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF1F00000010)) 
    adder_subtractor_subtract_i_1__2
       (.I0(\b_btint_b_reg_n_0_[0] ),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .I3(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I4(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I5(adder_subtractor_subtract_reg_n_0),
        .O(adder_subtractor_subtract_i_1__2_n_0));
  FDRE adder_subtractor_subtract_reg
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_subtract_i_1__2_n_0),
        .Q(adder_subtractor_subtract_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[0]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[1] ),
        .O(b_btint_a_next[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[1]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [1]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[2] ),
        .O(b_btint_a_next[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[2]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[3] ),
        .O(b_btint_a_next[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[3]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [3]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[4] ),
        .O(b_btint_a_next[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[4]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[5] ),
        .O(b_btint_a_next[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[5]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [5]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[6] ),
        .O(b_btint_a_next[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[6]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[7] ),
        .O(b_btint_a_next[6]));
  LUT5 #(
    .INIT(32'hCCC0CCCA)) 
    \b_btint_a[7]_i_1__2 
       (.I0(\b_btint_a_reg_n_0_[7] ),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I3(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I4(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .O(\b_btint_a[7]_i_1__2_n_0 ));
  FDRE \b_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[0]),
        .Q(\b_btint_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[1]),
        .Q(\b_btint_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[2]),
        .Q(\b_btint_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[3]),
        .Q(\b_btint_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[4]),
        .Q(\b_btint_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[5]),
        .Q(\b_btint_a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[6]),
        .Q(\b_btint_a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(\b_btint_a[7]_i_1__2_n_0 ),
        .Q(\b_btint_a_reg_n_0_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[0]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[1] ),
        .O(b_btint_b_next0_in[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[1]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [1]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[2] ),
        .O(b_btint_b_next0_in[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[2]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[3] ),
        .O(b_btint_b_next0_in[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[3]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [3]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[4] ),
        .O(b_btint_b_next0_in[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[4]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[5] ),
        .O(b_btint_b_next0_in[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[5]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [5]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[6] ),
        .O(b_btint_b_next0_in[5]));
  LUT3 #(
    .INIT(8'hFE)) 
    \b_btint_b[6]_i_1__2 
       (.I0(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .O(b_btint_b_next));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[6]_i_2 
       (.I0(\b_old_btint_b_reg[7]_0 [6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[7] ),
        .O(b_btint_b_next0_in[6]));
  LUT5 #(
    .INIT(32'hCCCFCCCA)) 
    \b_btint_b[7]_i_1__2 
       (.I0(\b_btint_b_reg_n_0_[7] ),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I3(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I4(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .O(\b_btint_b[7]_i_1__2_n_0 ));
  FDRE \b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[0]),
        .Q(\b_btint_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[1]),
        .Q(\b_btint_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[2]),
        .Q(\b_btint_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[3]),
        .Q(\b_btint_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[4]),
        .Q(\b_btint_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[5]),
        .Q(\b_btint_b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[6]),
        .Q(\b_btint_b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(\b_btint_b[7]_i_1__2_n_0 ),
        .Q(\b_btint_b_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_a_reg[7]_0 [0]),
        .Q(\b_old_btint_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_a_reg[7]_0 [1]),
        .Q(\b_old_btint_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_a_reg[7]_0 [2]),
        .Q(\b_old_btint_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_a_reg[7]_0 [3]),
        .Q(\b_old_btint_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_a_reg[7]_0 [4]),
        .Q(\b_old_btint_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_a_reg[7]_0 [5]),
        .Q(\b_old_btint_a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_a_reg[7]_0 [6]),
        .Q(\b_old_btint_a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_a_reg[7]_0 [7]),
        .Q(\b_old_btint_a_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_b_reg[7]_0 [0]),
        .Q(\b_old_btint_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_b_reg[7]_0 [1]),
        .Q(\b_old_btint_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_b_reg[7]_0 [2]),
        .Q(\b_old_btint_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_b_reg[7]_0 [3]),
        .Q(\b_old_btint_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_b_reg[7]_0 [4]),
        .Q(\b_old_btint_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_b_reg[7]_0 [5]),
        .Q(\b_old_btint_b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_b_reg[7]_0 [6]),
        .Q(\b_old_btint_b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__2_n_0),
        .D(\b_old_btint_b_reg[7]_0 [7]),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_10__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_10__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_10__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_10__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_10__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_10__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_11__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_11__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_11__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_11__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_11__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_11__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_12__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_12__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_12__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_12__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_12__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_12__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_13__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_13__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_13__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_13__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_13__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_13__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1__56
       (.CI(i__carry_i_1__65_n_0),
        .CO({i__carry__0_i_1__56_n_0,i__carry__0_i_1__56_n_1,i__carry__0_i_1__56_n_2,i__carry__0_i_1__56_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_6__8_n_0,i__carry__0_i_7__8_n_0,i__carry__0_i_8__8_n_0,i__carry__0_i_9__8_n_0}),
        .O(adder_subtractor_b_btint_a14[7:4]),
        .S({i__carry__0_i_10__8_n_0,i__carry__0_i_11__8_n_0,i__carry__0_i_12__8_n_0,i__carry__0_i_13__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1__57
       (.CI(i__carry_i_1__66_n_0),
        .CO({i__carry__0_i_1__57_n_0,i__carry__0_i_1__57_n_1,i__carry__0_i_1__57_n_2,i__carry__0_i_1__57_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_6__9_n_0,i__carry__0_i_7__9_n_0,i__carry__0_i_8__9_n_0,i__carry__0_i_9__9_n_0}),
        .O({i__carry__0_i_1__57_n_4,i__carry__0_i_1__57_n_5,i__carry__0_i_1__57_n_6,i__carry__0_i_1__57_n_7}),
        .S({i__carry__0_i_10__9_n_0,i__carry__0_i_11__9_n_0,i__carry__0_i_12__9_n_0,i__carry__0_i_13__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1__58
       (.CI(i__carry_i_1__67_n_0),
        .CO({i__carry__0_i_1__58_n_0,i__carry__0_i_1__58_n_1,i__carry__0_i_1__58_n_2,i__carry__0_i_1__58_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_6__10_n_0,i__carry__0_i_7__10_n_0,i__carry__0_i_8__10_n_0,i__carry__0_i_9__10_n_0}),
        .O({i__carry__0_i_1__58_n_4,i__carry__0_i_1__58_n_5,i__carry__0_i_1__58_n_6,i__carry__0_i_1__58_n_7}),
        .S({i__carry__0_i_10__10_n_0,i__carry__0_i_11__10_n_0,i__carry__0_i_12__10_n_0,i__carry__0_i_13__10_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1__59
       (.I0(lock[14]),
        .I1(lock[15]),
        .O(i__carry__0_i_1__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__60
       (.I0(adder_subtractor_b_btint_a12[6]),
        .O(i__carry__0_i_1__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__61
       (.I0(adder_subtractor_b_btint_a10[6]),
        .O(i__carry__0_i_1__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__62
       (.I0(adder_subtractor_b_btint_a8[6]),
        .O(i__carry__0_i_1__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__63
       (.I0(adder_subtractor_b_btint_a6[6]),
        .O(i__carry__0_i_1__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__64
       (.I0(adder_subtractor_b_btint_a4[6]),
        .O(i__carry__0_i_1__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__65
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__66
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__67
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__68
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__69
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__70
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__71
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__72
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__73
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__74
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__74_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_2__56
       (.I0(lock[12]),
        .I1(lock[13]),
        .O(i__carry__0_i_2__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__57
       (.I0(adder_subtractor_b_btint_a14[6]),
        .O(i__carry__0_i_2__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__58
       (.I0(adder_subtractor_b_btint_a12[5]),
        .O(i__carry__0_i_2__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__59
       (.I0(adder_subtractor_b_btint_a10[5]),
        .O(i__carry__0_i_2__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__60
       (.I0(adder_subtractor_b_btint_a8[5]),
        .O(i__carry__0_i_2__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__61
       (.I0(adder_subtractor_b_btint_a6[5]),
        .O(i__carry__0_i_2__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__62
       (.I0(adder_subtractor_b_btint_a4[5]),
        .O(i__carry__0_i_2__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__63
       (.I0(i__carry__0_i_1__57_n_5),
        .O(i__carry__0_i_2__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__64
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__65
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__66
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__67
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__68
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__69
       (.I0(i__carry__0_i_1__58_n_5),
        .O(i__carry__0_i_2__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__70
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__71
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__72
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__73
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__74
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__74_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_3__56
       (.I0(lock[10]),
        .I1(lock[11]),
        .O(i__carry__0_i_3__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__57
       (.I0(adder_subtractor_b_btint_a14[5]),
        .O(i__carry__0_i_3__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__58
       (.I0(adder_subtractor_b_btint_a12[4]),
        .O(i__carry__0_i_3__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__59
       (.I0(adder_subtractor_b_btint_a10[4]),
        .O(i__carry__0_i_3__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__60
       (.I0(adder_subtractor_b_btint_a8[4]),
        .O(i__carry__0_i_3__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__61
       (.I0(adder_subtractor_b_btint_a6[4]),
        .O(i__carry__0_i_3__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__62
       (.I0(adder_subtractor_b_btint_a4[4]),
        .O(i__carry__0_i_3__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__63
       (.I0(i__carry__0_i_1__57_n_6),
        .O(i__carry__0_i_3__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__64
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__65
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__66
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__67
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__68
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__69
       (.I0(i__carry__0_i_1__58_n_6),
        .O(i__carry__0_i_3__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__70
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__71
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__72
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__73
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__74
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__74_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_4__56
       (.I0(lock[8]),
        .I1(lock[9]),
        .O(i__carry__0_i_4__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__57
       (.I0(adder_subtractor_b_btint_a14[4]),
        .O(i__carry__0_i_4__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__58
       (.I0(adder_subtractor_b_btint_a12[3]),
        .O(i__carry__0_i_4__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__59
       (.I0(adder_subtractor_b_btint_a10[3]),
        .O(i__carry__0_i_4__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__60
       (.I0(adder_subtractor_b_btint_a8[3]),
        .O(i__carry__0_i_4__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__61
       (.I0(adder_subtractor_b_btint_a6[3]),
        .O(i__carry__0_i_4__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__62
       (.I0(adder_subtractor_b_btint_a4[3]),
        .O(i__carry__0_i_4__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__63
       (.I0(i__carry__0_i_1__57_n_7),
        .O(i__carry__0_i_4__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__64
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__65
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__66
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__67
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__68
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__69
       (.I0(i__carry__0_i_1__58_n_7),
        .O(i__carry__0_i_4__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__70
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__71
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__72
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__73
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__74
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__74_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5__10
       (.I0(i__carry_i_1__67_n_4),
        .O(i__carry__0_i_5__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_5__14
       (.I0(lock[14]),
        .I1(lock[15]),
        .O(i__carry__0_i_5__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5__8
       (.I0(adder_subtractor_b_btint_a14[3]),
        .O(i__carry__0_i_5__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5__9
       (.I0(i__carry_i_1__66_n_4),
        .O(i__carry__0_i_5__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_6__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__14
       (.I0(lock[12]),
        .I1(lock[13]),
        .O(i__carry__0_i_6__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_6__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_6__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_7__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__14
       (.I0(lock[10]),
        .I1(lock[11]),
        .O(i__carry__0_i_7__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_7__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_7__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_8__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__14
       (.I0(lock[8]),
        .I1(lock[9]),
        .O(i__carry__0_i_8__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_8__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_8__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_9__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_9__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_9__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_9__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_9__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_9__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_10__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_10__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_10__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_10__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_10__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_10__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_11__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_11__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_11__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_11__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_11__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_11__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_12__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_12__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_12__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_12__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_12__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_12__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_13__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_13__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_13__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_13__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_13__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_13__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_1__56
       (.CI(i__carry__0_i_1__56_n_0),
        .CO({i__carry__1_i_1__56_n_0,i__carry__1_i_1__56_n_1,i__carry__1_i_1__56_n_2,i__carry__1_i_1__56_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_6__8_n_0,i__carry__1_i_7__8_n_0,i__carry__1_i_8__8_n_0,i__carry__1_i_9__8_n_0}),
        .O(adder_subtractor_b_btint_a14[11:8]),
        .S({i__carry__1_i_10__8_n_0,i__carry__1_i_11__8_n_0,i__carry__1_i_12__8_n_0,i__carry__1_i_13__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_1__57
       (.CI(i__carry__0_i_1__57_n_0),
        .CO({i__carry__1_i_1__57_n_0,i__carry__1_i_1__57_n_1,i__carry__1_i_1__57_n_2,i__carry__1_i_1__57_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_6__9_n_0,i__carry__1_i_7__9_n_0,i__carry__1_i_8__9_n_0,i__carry__1_i_9__9_n_0}),
        .O({i__carry__1_i_1__57_n_4,i__carry__1_i_1__57_n_5,i__carry__1_i_1__57_n_6,i__carry__1_i_1__57_n_7}),
        .S({i__carry__1_i_10__9_n_0,i__carry__1_i_11__9_n_0,i__carry__1_i_12__9_n_0,i__carry__1_i_13__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_1__58
       (.CI(i__carry__0_i_1__58_n_0),
        .CO({i__carry__1_i_1__58_n_0,i__carry__1_i_1__58_n_1,i__carry__1_i_1__58_n_2,i__carry__1_i_1__58_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_6__10_n_0,i__carry__1_i_7__10_n_0,i__carry__1_i_8__10_n_0,i__carry__1_i_9__10_n_0}),
        .O({i__carry__1_i_1__58_n_4,i__carry__1_i_1__58_n_5,i__carry__1_i_1__58_n_6,i__carry__1_i_1__58_n_7}),
        .S({i__carry__1_i_10__10_n_0,i__carry__1_i_11__10_n_0,i__carry__1_i_12__10_n_0,i__carry__1_i_13__10_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_1__59
       (.I0(lock[22]),
        .I1(lock[23]),
        .O(i__carry__1_i_1__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__60
       (.I0(adder_subtractor_b_btint_a12[10]),
        .O(i__carry__1_i_1__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__61
       (.I0(adder_subtractor_b_btint_a10[10]),
        .O(i__carry__1_i_1__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__62
       (.I0(adder_subtractor_b_btint_a8[10]),
        .O(i__carry__1_i_1__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__63
       (.I0(adder_subtractor_b_btint_a6[10]),
        .O(i__carry__1_i_1__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__64
       (.I0(adder_subtractor_b_btint_a4[10]),
        .O(i__carry__1_i_1__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__65
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__66
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__67
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__68
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__69
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__70
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__71
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__72
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__73
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__74
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__74_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_2__56
       (.I0(lock[20]),
        .I1(lock[21]),
        .O(i__carry__1_i_2__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__57
       (.I0(adder_subtractor_b_btint_a14[10]),
        .O(i__carry__1_i_2__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__58
       (.I0(adder_subtractor_b_btint_a12[9]),
        .O(i__carry__1_i_2__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__59
       (.I0(adder_subtractor_b_btint_a10[9]),
        .O(i__carry__1_i_2__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__60
       (.I0(adder_subtractor_b_btint_a8[9]),
        .O(i__carry__1_i_2__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__61
       (.I0(adder_subtractor_b_btint_a6[9]),
        .O(i__carry__1_i_2__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__62
       (.I0(adder_subtractor_b_btint_a4[9]),
        .O(i__carry__1_i_2__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__63
       (.I0(i__carry__1_i_1__57_n_5),
        .O(i__carry__1_i_2__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__64
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__65
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__66
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__67
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__68
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__69
       (.I0(i__carry__1_i_1__58_n_5),
        .O(i__carry__1_i_2__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__70
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__71
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__72
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__73
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__74
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__74_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_3__56
       (.I0(lock[18]),
        .I1(lock[19]),
        .O(i__carry__1_i_3__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__57
       (.I0(adder_subtractor_b_btint_a14[9]),
        .O(i__carry__1_i_3__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__58
       (.I0(adder_subtractor_b_btint_a12[8]),
        .O(i__carry__1_i_3__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__59
       (.I0(adder_subtractor_b_btint_a10[8]),
        .O(i__carry__1_i_3__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__60
       (.I0(adder_subtractor_b_btint_a8[8]),
        .O(i__carry__1_i_3__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__61
       (.I0(adder_subtractor_b_btint_a6[8]),
        .O(i__carry__1_i_3__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__62
       (.I0(adder_subtractor_b_btint_a4[8]),
        .O(i__carry__1_i_3__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__63
       (.I0(i__carry__1_i_1__57_n_6),
        .O(i__carry__1_i_3__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__64
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__65
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__66
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__67
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__68
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__69
       (.I0(i__carry__1_i_1__58_n_6),
        .O(i__carry__1_i_3__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__70
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__71
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__72
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__73
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__74
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__74_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_4__56
       (.I0(lock[16]),
        .I1(lock[17]),
        .O(i__carry__1_i_4__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__57
       (.I0(adder_subtractor_b_btint_a14[8]),
        .O(i__carry__1_i_4__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__58
       (.I0(adder_subtractor_b_btint_a12[7]),
        .O(i__carry__1_i_4__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__59
       (.I0(adder_subtractor_b_btint_a10[7]),
        .O(i__carry__1_i_4__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__60
       (.I0(adder_subtractor_b_btint_a8[7]),
        .O(i__carry__1_i_4__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__61
       (.I0(adder_subtractor_b_btint_a6[7]),
        .O(i__carry__1_i_4__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__62
       (.I0(adder_subtractor_b_btint_a4[7]),
        .O(i__carry__1_i_4__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__63
       (.I0(i__carry__1_i_1__57_n_7),
        .O(i__carry__1_i_4__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__64
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__65
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__66
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__67
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__68
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__69
       (.I0(i__carry__1_i_1__58_n_7),
        .O(i__carry__1_i_4__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__70
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__71
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__72
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__73
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__74
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__74_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5__10
       (.I0(i__carry__0_i_1__58_n_4),
        .O(i__carry__1_i_5__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_5__14
       (.I0(lock[22]),
        .I1(lock[23]),
        .O(i__carry__1_i_5__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5__8
       (.I0(adder_subtractor_b_btint_a14[7]),
        .O(i__carry__1_i_5__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5__9
       (.I0(i__carry__0_i_1__57_n_4),
        .O(i__carry__1_i_5__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_6__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__14
       (.I0(lock[20]),
        .I1(lock[21]),
        .O(i__carry__1_i_6__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_6__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_6__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_7__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__14
       (.I0(lock[18]),
        .I1(lock[19]),
        .O(i__carry__1_i_7__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_7__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_7__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_8__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__14
       (.I0(lock[16]),
        .I1(lock[17]),
        .O(i__carry__1_i_8__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_8__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_8__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_9__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_9__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_9__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_9__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_9__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_9__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_10__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_10__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_10__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_10__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_10__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_10__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_11__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_11__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_11__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_11__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_11__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_11__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_12__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_12__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_12__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_12__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_12__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_12__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_13__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_13__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_13__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_13__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_13__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_13__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_1__53
       (.CI(i__carry__1_i_1__56_n_0),
        .CO({i__carry__2_i_1__53_n_0,i__carry__2_i_1__53_n_1,i__carry__2_i_1__53_n_2,i__carry__2_i_1__53_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_6__8_n_0,i__carry__2_i_7__8_n_0,i__carry__2_i_8__8_n_0,i__carry__2_i_9__8_n_0}),
        .O(adder_subtractor_b_btint_a14[15:12]),
        .S({i__carry__2_i_10__8_n_0,i__carry__2_i_11__8_n_0,i__carry__2_i_12__8_n_0,i__carry__2_i_13__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_1__54
       (.CI(i__carry__1_i_1__57_n_0),
        .CO({i__carry__2_i_1__54_n_0,i__carry__2_i_1__54_n_1,i__carry__2_i_1__54_n_2,i__carry__2_i_1__54_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_6__9_n_0,i__carry__2_i_7__9_n_0,i__carry__2_i_8__9_n_0,i__carry__2_i_9__9_n_0}),
        .O({i__carry__2_i_1__54_n_4,i__carry__2_i_1__54_n_5,i__carry__2_i_1__54_n_6,i__carry__2_i_1__54_n_7}),
        .S({i__carry__2_i_10__9_n_0,i__carry__2_i_11__9_n_0,i__carry__2_i_12__9_n_0,i__carry__2_i_13__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_1__55
       (.CI(i__carry__1_i_1__58_n_0),
        .CO({i__carry__2_i_1__55_n_0,i__carry__2_i_1__55_n_1,i__carry__2_i_1__55_n_2,i__carry__2_i_1__55_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_6__10_n_0,i__carry__2_i_7__10_n_0,i__carry__2_i_8__10_n_0,i__carry__2_i_9__10_n_0}),
        .O({i__carry__2_i_1__55_n_4,i__carry__2_i_1__55_n_5,i__carry__2_i_1__55_n_6,i__carry__2_i_1__55_n_7}),
        .S({i__carry__2_i_10__10_n_0,i__carry__2_i_11__10_n_0,i__carry__2_i_12__10_n_0,i__carry__2_i_13__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__56
       (.I0(adder_subtractor_b_btint_a12[14]),
        .O(i__carry__2_i_1__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__57
       (.I0(adder_subtractor_b_btint_a10[14]),
        .O(i__carry__2_i_1__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__58
       (.I0(adder_subtractor_b_btint_a8[14]),
        .O(i__carry__2_i_1__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__59
       (.I0(adder_subtractor_b_btint_a6[14]),
        .O(i__carry__2_i_1__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__60
       (.I0(adder_subtractor_b_btint_a4[14]),
        .O(i__carry__2_i_1__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__61
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__62
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__63
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__64
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__65
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__66
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__67
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__68
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__69
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__70
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__70_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__2_i_1__74
       (.I0(lock[30]),
        .I1(lock[31]),
        .O(i__carry__2_i_1__74_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_2__56
       (.I0(lock[28]),
        .I1(lock[29]),
        .O(i__carry__2_i_2__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__57
       (.I0(adder_subtractor_b_btint_a14[14]),
        .O(i__carry__2_i_2__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__58
       (.I0(adder_subtractor_b_btint_a12[13]),
        .O(i__carry__2_i_2__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__59
       (.I0(adder_subtractor_b_btint_a10[13]),
        .O(i__carry__2_i_2__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__60
       (.I0(adder_subtractor_b_btint_a8[13]),
        .O(i__carry__2_i_2__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__61
       (.I0(adder_subtractor_b_btint_a6[13]),
        .O(i__carry__2_i_2__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__62
       (.I0(adder_subtractor_b_btint_a4[13]),
        .O(i__carry__2_i_2__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__63
       (.I0(i__carry__2_i_1__54_n_5),
        .O(i__carry__2_i_2__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__64
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__65
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__66
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__67
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__68
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__69
       (.I0(i__carry__2_i_1__55_n_5),
        .O(i__carry__2_i_2__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__70
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__71
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__72
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__73
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__74
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__74_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_3__56
       (.I0(lock[26]),
        .I1(lock[27]),
        .O(i__carry__2_i_3__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__57
       (.I0(adder_subtractor_b_btint_a14[13]),
        .O(i__carry__2_i_3__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__58
       (.I0(adder_subtractor_b_btint_a12[12]),
        .O(i__carry__2_i_3__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__59
       (.I0(adder_subtractor_b_btint_a10[12]),
        .O(i__carry__2_i_3__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__60
       (.I0(adder_subtractor_b_btint_a8[12]),
        .O(i__carry__2_i_3__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__61
       (.I0(adder_subtractor_b_btint_a6[12]),
        .O(i__carry__2_i_3__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__62
       (.I0(adder_subtractor_b_btint_a4[12]),
        .O(i__carry__2_i_3__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__63
       (.I0(i__carry__2_i_1__54_n_6),
        .O(i__carry__2_i_3__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__64
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__65
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__66
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__67
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__68
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__69
       (.I0(i__carry__2_i_1__55_n_6),
        .O(i__carry__2_i_3__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__70
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__71
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__72
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__73
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__74
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__74_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_4__56
       (.I0(lock[24]),
        .I1(lock[25]),
        .O(i__carry__2_i_4__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__57
       (.I0(adder_subtractor_b_btint_a14[12]),
        .O(i__carry__2_i_4__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__58
       (.I0(adder_subtractor_b_btint_a12[11]),
        .O(i__carry__2_i_4__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__59
       (.I0(adder_subtractor_b_btint_a10[11]),
        .O(i__carry__2_i_4__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__60
       (.I0(adder_subtractor_b_btint_a8[11]),
        .O(i__carry__2_i_4__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__61
       (.I0(adder_subtractor_b_btint_a6[11]),
        .O(i__carry__2_i_4__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__62
       (.I0(adder_subtractor_b_btint_a4[11]),
        .O(i__carry__2_i_4__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__63
       (.I0(i__carry__2_i_1__54_n_7),
        .O(i__carry__2_i_4__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__64
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__65
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__66
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__67
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__68
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__69
       (.I0(i__carry__2_i_1__55_n_7),
        .O(i__carry__2_i_4__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__70
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__71
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__72
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__73
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__74
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__74_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5__10
       (.I0(i__carry__1_i_1__58_n_4),
        .O(i__carry__2_i_5__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_5__14
       (.I0(lock[30]),
        .I1(lock[31]),
        .O(i__carry__2_i_5__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5__8
       (.I0(adder_subtractor_b_btint_a14[11]),
        .O(i__carry__2_i_5__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5__9
       (.I0(i__carry__1_i_1__57_n_4),
        .O(i__carry__2_i_5__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_6__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__14
       (.I0(lock[28]),
        .I1(lock[29]),
        .O(i__carry__2_i_6__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_6__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_6__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_7__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__14
       (.I0(lock[26]),
        .I1(lock[27]),
        .O(i__carry__2_i_7__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_7__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_7__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_8__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__14
       (.I0(lock[24]),
        .I1(lock[25]),
        .O(i__carry__2_i_8__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_8__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_8__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_9__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_9__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_9__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_9__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_9__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_9__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_10__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_10__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_10__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_10__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_10__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_10__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_11__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_11__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_11__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_11__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_11__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_11__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_12__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_12__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_12__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_12__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_12__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_12__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_13__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_13__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_13__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_13__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_13__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_13__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_1__53
       (.CI(i__carry__2_i_1__53_n_0),
        .CO({i__carry__3_i_1__53_n_0,i__carry__3_i_1__53_n_1,i__carry__3_i_1__53_n_2,i__carry__3_i_1__53_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_6__8_n_0,i__carry__3_i_7__8_n_0,i__carry__3_i_8__8_n_0,i__carry__3_i_9__8_n_0}),
        .O(adder_subtractor_b_btint_a14[19:16]),
        .S({i__carry__3_i_10__8_n_0,i__carry__3_i_11__8_n_0,i__carry__3_i_12__8_n_0,i__carry__3_i_13__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_1__54
       (.CI(i__carry__2_i_1__54_n_0),
        .CO({i__carry__3_i_1__54_n_0,i__carry__3_i_1__54_n_1,i__carry__3_i_1__54_n_2,i__carry__3_i_1__54_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_6__9_n_0,i__carry__3_i_7__9_n_0,i__carry__3_i_8__9_n_0,i__carry__3_i_9__9_n_0}),
        .O({i__carry__3_i_1__54_n_4,i__carry__3_i_1__54_n_5,i__carry__3_i_1__54_n_6,i__carry__3_i_1__54_n_7}),
        .S({i__carry__3_i_10__9_n_0,i__carry__3_i_11__9_n_0,i__carry__3_i_12__9_n_0,i__carry__3_i_13__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_1__55
       (.CI(i__carry__2_i_1__55_n_0),
        .CO({i__carry__3_i_1__55_n_0,i__carry__3_i_1__55_n_1,i__carry__3_i_1__55_n_2,i__carry__3_i_1__55_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_6__10_n_0,i__carry__3_i_7__10_n_0,i__carry__3_i_8__10_n_0,i__carry__3_i_9__10_n_0}),
        .O({i__carry__3_i_1__55_n_4,i__carry__3_i_1__55_n_5,i__carry__3_i_1__55_n_6,i__carry__3_i_1__55_n_7}),
        .S({i__carry__3_i_10__10_n_0,i__carry__3_i_11__10_n_0,i__carry__3_i_12__10_n_0,i__carry__3_i_13__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__56
       (.I0(adder_subtractor_b_btint_a12[18]),
        .O(i__carry__3_i_1__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__57
       (.I0(adder_subtractor_b_btint_a10[18]),
        .O(i__carry__3_i_1__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__58
       (.I0(adder_subtractor_b_btint_a8[18]),
        .O(i__carry__3_i_1__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__59
       (.I0(adder_subtractor_b_btint_a6[18]),
        .O(i__carry__3_i_1__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__60
       (.I0(adder_subtractor_b_btint_a4[18]),
        .O(i__carry__3_i_1__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__61
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__62
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__63
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__64
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__65
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__66
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__67
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__68
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__69
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__70
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__53
       (.I0(adder_subtractor_b_btint_a14[18]),
        .O(i__carry__3_i_2__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__54
       (.I0(adder_subtractor_b_btint_a12[17]),
        .O(i__carry__3_i_2__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__55
       (.I0(adder_subtractor_b_btint_a10[17]),
        .O(i__carry__3_i_2__55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__56
       (.I0(adder_subtractor_b_btint_a8[17]),
        .O(i__carry__3_i_2__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__57
       (.I0(adder_subtractor_b_btint_a6[17]),
        .O(i__carry__3_i_2__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__58
       (.I0(adder_subtractor_b_btint_a4[17]),
        .O(i__carry__3_i_2__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__59
       (.I0(i__carry__3_i_1__54_n_5),
        .O(i__carry__3_i_2__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__60
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__61
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__62
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__63
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__64
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__65
       (.I0(i__carry__3_i_1__55_n_5),
        .O(i__carry__3_i_2__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__66
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__67
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__68
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__69
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__70
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__53
       (.I0(adder_subtractor_b_btint_a14[17]),
        .O(i__carry__3_i_3__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__54
       (.I0(adder_subtractor_b_btint_a12[16]),
        .O(i__carry__3_i_3__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__55
       (.I0(adder_subtractor_b_btint_a10[16]),
        .O(i__carry__3_i_3__55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__56
       (.I0(adder_subtractor_b_btint_a8[16]),
        .O(i__carry__3_i_3__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__57
       (.I0(adder_subtractor_b_btint_a6[16]),
        .O(i__carry__3_i_3__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__58
       (.I0(adder_subtractor_b_btint_a4[16]),
        .O(i__carry__3_i_3__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__59
       (.I0(i__carry__3_i_1__54_n_6),
        .O(i__carry__3_i_3__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__60
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__61
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__62
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__63
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__64
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__65
       (.I0(i__carry__3_i_1__55_n_6),
        .O(i__carry__3_i_3__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__66
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__67
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__68
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__69
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__70
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__53
       (.I0(adder_subtractor_b_btint_a14[16]),
        .O(i__carry__3_i_4__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__54
       (.I0(adder_subtractor_b_btint_a12[15]),
        .O(i__carry__3_i_4__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__55
       (.I0(adder_subtractor_b_btint_a10[15]),
        .O(i__carry__3_i_4__55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__56
       (.I0(adder_subtractor_b_btint_a8[15]),
        .O(i__carry__3_i_4__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__57
       (.I0(adder_subtractor_b_btint_a6[15]),
        .O(i__carry__3_i_4__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__58
       (.I0(adder_subtractor_b_btint_a4[15]),
        .O(i__carry__3_i_4__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__59
       (.I0(i__carry__3_i_1__54_n_7),
        .O(i__carry__3_i_4__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__60
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__61
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__62
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__63
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__64
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__65
       (.I0(i__carry__3_i_1__55_n_7),
        .O(i__carry__3_i_4__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__66
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__67
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__68
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__69
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__70
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_5__10
       (.I0(i__carry__2_i_1__55_n_4),
        .O(i__carry__3_i_5__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_5__8
       (.I0(adder_subtractor_b_btint_a14[15]),
        .O(i__carry__3_i_5__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_5__9
       (.I0(i__carry__2_i_1__54_n_4),
        .O(i__carry__3_i_5__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_6__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_6__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_6__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_6__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_6__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_6__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_7__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_7__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_7__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_7__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_7__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_7__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_8__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_8__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_8__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_8__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_8__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_8__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_9__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_9__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_9__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_9__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_9__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_9__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_10__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_10__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_10__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_10__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_10__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_10__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_11__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_11__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_11__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_11__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_11__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_11__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_12__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_12__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_12__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_12__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_12__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_12__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_13__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_13__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_13__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_13__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_13__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_13__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_1__53
       (.CI(i__carry__3_i_1__53_n_0),
        .CO({i__carry__4_i_1__53_n_0,i__carry__4_i_1__53_n_1,i__carry__4_i_1__53_n_2,i__carry__4_i_1__53_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_6__8_n_0,i__carry__4_i_7__8_n_0,i__carry__4_i_8__8_n_0,i__carry__4_i_9__8_n_0}),
        .O(adder_subtractor_b_btint_a14[23:20]),
        .S({i__carry__4_i_10__8_n_0,i__carry__4_i_11__8_n_0,i__carry__4_i_12__8_n_0,i__carry__4_i_13__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_1__54
       (.CI(i__carry__3_i_1__54_n_0),
        .CO({i__carry__4_i_1__54_n_0,i__carry__4_i_1__54_n_1,i__carry__4_i_1__54_n_2,i__carry__4_i_1__54_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_6__9_n_0,i__carry__4_i_7__9_n_0,i__carry__4_i_8__9_n_0,i__carry__4_i_9__9_n_0}),
        .O({i__carry__4_i_1__54_n_4,i__carry__4_i_1__54_n_5,i__carry__4_i_1__54_n_6,i__carry__4_i_1__54_n_7}),
        .S({i__carry__4_i_10__9_n_0,i__carry__4_i_11__9_n_0,i__carry__4_i_12__9_n_0,i__carry__4_i_13__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_1__55
       (.CI(i__carry__3_i_1__55_n_0),
        .CO({i__carry__4_i_1__55_n_0,i__carry__4_i_1__55_n_1,i__carry__4_i_1__55_n_2,i__carry__4_i_1__55_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_6__10_n_0,i__carry__4_i_7__10_n_0,i__carry__4_i_8__10_n_0,i__carry__4_i_9__10_n_0}),
        .O({i__carry__4_i_1__55_n_4,i__carry__4_i_1__55_n_5,i__carry__4_i_1__55_n_6,i__carry__4_i_1__55_n_7}),
        .S({i__carry__4_i_10__10_n_0,i__carry__4_i_11__10_n_0,i__carry__4_i_12__10_n_0,i__carry__4_i_13__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__56
       (.I0(adder_subtractor_b_btint_a12[22]),
        .O(i__carry__4_i_1__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__57
       (.I0(adder_subtractor_b_btint_a10[22]),
        .O(i__carry__4_i_1__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__58
       (.I0(adder_subtractor_b_btint_a8[22]),
        .O(i__carry__4_i_1__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__59
       (.I0(adder_subtractor_b_btint_a6[22]),
        .O(i__carry__4_i_1__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__60
       (.I0(adder_subtractor_b_btint_a4[22]),
        .O(i__carry__4_i_1__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__61
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__62
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__63
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__64
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__65
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__66
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__67
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__68
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__69
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__70
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__53
       (.I0(adder_subtractor_b_btint_a14[22]),
        .O(i__carry__4_i_2__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__54
       (.I0(adder_subtractor_b_btint_a12[21]),
        .O(i__carry__4_i_2__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__55
       (.I0(adder_subtractor_b_btint_a10[21]),
        .O(i__carry__4_i_2__55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__56
       (.I0(adder_subtractor_b_btint_a8[21]),
        .O(i__carry__4_i_2__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__57
       (.I0(adder_subtractor_b_btint_a6[21]),
        .O(i__carry__4_i_2__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__58
       (.I0(adder_subtractor_b_btint_a4[21]),
        .O(i__carry__4_i_2__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__59
       (.I0(i__carry__4_i_1__54_n_5),
        .O(i__carry__4_i_2__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__60
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__61
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__62
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__63
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__64
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__65
       (.I0(i__carry__4_i_1__55_n_5),
        .O(i__carry__4_i_2__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__66
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__67
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__68
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__69
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__70
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__53
       (.I0(adder_subtractor_b_btint_a14[21]),
        .O(i__carry__4_i_3__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__54
       (.I0(adder_subtractor_b_btint_a12[20]),
        .O(i__carry__4_i_3__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__55
       (.I0(adder_subtractor_b_btint_a10[20]),
        .O(i__carry__4_i_3__55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__56
       (.I0(adder_subtractor_b_btint_a8[20]),
        .O(i__carry__4_i_3__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__57
       (.I0(adder_subtractor_b_btint_a6[20]),
        .O(i__carry__4_i_3__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__58
       (.I0(adder_subtractor_b_btint_a4[20]),
        .O(i__carry__4_i_3__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__59
       (.I0(i__carry__4_i_1__54_n_6),
        .O(i__carry__4_i_3__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__60
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__61
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__62
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__63
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__64
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__65
       (.I0(i__carry__4_i_1__55_n_6),
        .O(i__carry__4_i_3__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__66
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__67
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__68
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__69
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__70
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__53
       (.I0(adder_subtractor_b_btint_a14[20]),
        .O(i__carry__4_i_4__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__54
       (.I0(adder_subtractor_b_btint_a12[19]),
        .O(i__carry__4_i_4__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__55
       (.I0(adder_subtractor_b_btint_a10[19]),
        .O(i__carry__4_i_4__55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__56
       (.I0(adder_subtractor_b_btint_a8[19]),
        .O(i__carry__4_i_4__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__57
       (.I0(adder_subtractor_b_btint_a6[19]),
        .O(i__carry__4_i_4__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__58
       (.I0(adder_subtractor_b_btint_a4[19]),
        .O(i__carry__4_i_4__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__59
       (.I0(i__carry__4_i_1__54_n_7),
        .O(i__carry__4_i_4__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__60
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__61
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__62
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__63
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__64
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__65
       (.I0(i__carry__4_i_1__55_n_7),
        .O(i__carry__4_i_4__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__66
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__67
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__68
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__69
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__70
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5__10
       (.I0(i__carry__3_i_1__55_n_4),
        .O(i__carry__4_i_5__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5__8
       (.I0(adder_subtractor_b_btint_a14[19]),
        .O(i__carry__4_i_5__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5__9
       (.I0(i__carry__3_i_1__54_n_4),
        .O(i__carry__4_i_5__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_6__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_6__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_6__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_6__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_6__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_6__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_7__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_7__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_7__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_7__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_7__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_7__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_8__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_8__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_8__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_8__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_8__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_8__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_9__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_9__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_9__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_9__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_9__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_9__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_1__53
       (.CI(i__carry__4_i_1__53_n_0),
        .CO({NLW_i__carry__5_i_1__53_CO_UNCONNECTED[3:1],i__carry__5_i_1__53_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a16[1]}),
        .O({NLW_i__carry__5_i_1__53_O_UNCONNECTED[3:2],adder_subtractor_b_btint_a14[25:24]}),
        .S({1'b0,1'b0,i__carry__5_i_6__8_n_0,i__carry__5_i_7__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_1__54
       (.CI(i__carry__4_i_1__54_n_0),
        .CO({NLW_i__carry__5_i_1__54_CO_UNCONNECTED[3:1],i__carry__5_i_1__54_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__5_i_5__9_n_0}),
        .O({NLW_i__carry__5_i_1__54_O_UNCONNECTED[3:2],i__carry__5_i_1__54_n_6,i__carry__5_i_1__54_n_7}),
        .S({1'b0,1'b0,i__carry__5_i_6__9_n_0,i__carry__5_i_7__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_1__55
       (.CI(i__carry__4_i_1__55_n_0),
        .CO({NLW_i__carry__5_i_1__55_CO_UNCONNECTED[3:1],i__carry__5_i_1__55_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__5_i_5__10_n_0}),
        .O({NLW_i__carry__5_i_1__55_O_UNCONNECTED[3:2],i__carry__5_i_1__55_n_6,i__carry__5_i_1__55_n_7}),
        .S({1'b0,1'b0,i__carry__5_i_6__10_n_0,i__carry__5_i_7__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__56
       (.I0(adder_subtractor_b_btint_a12[26]),
        .O(i__carry__5_i_1__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__57
       (.I0(adder_subtractor_b_btint_a10[26]),
        .O(i__carry__5_i_1__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__58
       (.I0(adder_subtractor_b_btint_a8[26]),
        .O(i__carry__5_i_1__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__59
       (.I0(adder_subtractor_b_btint_a6[26]),
        .O(i__carry__5_i_1__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__60
       (.I0(adder_subtractor_b_btint_a4[26]),
        .O(i__carry__5_i_1__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__61
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__62
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__63
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__64
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__65
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__66
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__67
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__68
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__69
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__70
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__53
       (.I0(adder_subtractor_b_btint_a14[25]),
        .O(i__carry__5_i_2__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__54
       (.I0(adder_subtractor_b_btint_a12[25]),
        .O(i__carry__5_i_2__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__55
       (.I0(adder_subtractor_b_btint_a10[25]),
        .O(i__carry__5_i_2__55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__56
       (.I0(adder_subtractor_b_btint_a8[25]),
        .O(i__carry__5_i_2__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__57
       (.I0(adder_subtractor_b_btint_a6[25]),
        .O(i__carry__5_i_2__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__58
       (.I0(adder_subtractor_b_btint_a4[25]),
        .O(i__carry__5_i_2__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__59
       (.I0(i__carry__5_i_1__54_n_6),
        .O(i__carry__5_i_2__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__60
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__61
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__62
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__63
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__64
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__65
       (.I0(i__carry__5_i_1__55_n_6),
        .O(i__carry__5_i_2__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__66
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__67
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__68
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__69
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__70
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__53
       (.I0(adder_subtractor_b_btint_a14[24]),
        .O(i__carry__5_i_3__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__54
       (.I0(adder_subtractor_b_btint_a12[24]),
        .O(i__carry__5_i_3__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__55
       (.I0(adder_subtractor_b_btint_a10[24]),
        .O(i__carry__5_i_3__55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__56
       (.I0(adder_subtractor_b_btint_a8[24]),
        .O(i__carry__5_i_3__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__57
       (.I0(adder_subtractor_b_btint_a6[24]),
        .O(i__carry__5_i_3__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__58
       (.I0(adder_subtractor_b_btint_a4[24]),
        .O(i__carry__5_i_3__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__59
       (.I0(i__carry__5_i_1__54_n_7),
        .O(i__carry__5_i_3__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__60
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__61
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__62
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__63
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__64
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__65
       (.I0(i__carry__5_i_1__55_n_7),
        .O(i__carry__5_i_3__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__66
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__67
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__68
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__69
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__70
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__53
       (.I0(adder_subtractor_b_btint_a14[23]),
        .O(i__carry__5_i_4__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__54
       (.I0(adder_subtractor_b_btint_a12[23]),
        .O(i__carry__5_i_4__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__55
       (.I0(adder_subtractor_b_btint_a10[23]),
        .O(i__carry__5_i_4__55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__56
       (.I0(adder_subtractor_b_btint_a8[23]),
        .O(i__carry__5_i_4__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__57
       (.I0(adder_subtractor_b_btint_a6[23]),
        .O(i__carry__5_i_4__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__58
       (.I0(adder_subtractor_b_btint_a4[23]),
        .O(i__carry__5_i_4__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__59
       (.I0(i__carry__4_i_1__54_n_4),
        .O(i__carry__5_i_4__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__60
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__61
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__62
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__63
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__64
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__65
       (.I0(i__carry__4_i_1__55_n_4),
        .O(i__carry__5_i_4__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__66
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__67
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__68
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__69
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__70
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__70_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__5_i_5__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__5_i_5__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__5_i_5__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(adder_subtractor_b_btint_a16[1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__5_i_5__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__5_i_5__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_6__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_6__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_6__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_6__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_6__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__5_i_6__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_7__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_7__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_7__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_7__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_7__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__5_i_7__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__35
       (.I0(adder_subtractor_b_btint_a10[27]),
        .O(i__carry__6_i_1__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__36
       (.I0(adder_subtractor_b_btint_a8[28]),
        .O(i__carry__6_i_1__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__37
       (.I0(adder_subtractor_b_btint_a6[29]),
        .O(i__carry__6_i_1__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__38
       (.I0(adder_subtractor_b_btint_a4[30]),
        .O(i__carry__6_i_1__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__39
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_1__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__40
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__6_n_7 ),
        .O(i__carry__6_i_1__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__41
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_6 ),
        .O(i__carry__6_i_1__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__42
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_5 ),
        .O(i__carry__6_i_1__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__43
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_1__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__44
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__6_n_7 ),
        .O(i__carry__6_i_1__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__45
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_6 ),
        .O(i__carry__6_i_1__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__46
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_5 ),
        .O(i__carry__6_i_1__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__26
       (.I0(adder_subtractor_b_btint_a8[27]),
        .O(i__carry__6_i_2__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__27
       (.I0(adder_subtractor_b_btint_a6[28]),
        .O(i__carry__6_i_2__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__28
       (.I0(adder_subtractor_b_btint_a4[29]),
        .O(i__carry__6_i_2__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__29
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_2__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__30
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 ),
        .O(i__carry__6_i_2__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__31
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ),
        .O(i__carry__6_i_2__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_2__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 ),
        .O(i__carry__6_i_2__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ),
        .O(i__carry__6_i_2__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__17
       (.I0(adder_subtractor_b_btint_a6[27]),
        .O(i__carry__6_i_3__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__18
       (.I0(adder_subtractor_b_btint_a4[28]),
        .O(i__carry__6_i_3__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__19
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_3__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__20
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 ),
        .O(i__carry__6_i_3__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__21
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_3__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__22
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 ),
        .O(i__carry__6_i_3__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__10
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_4__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__8
       (.I0(adder_subtractor_b_btint_a4[27]),
        .O(i__carry__6_i_4__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__9
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_4__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_10__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_10__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_10__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_10__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_10__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry_i_10__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_11__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_11__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_11__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_11__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_11__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry_i_11__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_12__10
       (.I0(Q[6]),
        .I1(\a_old_btint_b_reg[7]_0 [6]),
        .O(i__carry_i_12__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_12__8
       (.I0(\b_old_btint_a_reg[7]_0 [6]),
        .I1(\b_old_btint_b_reg[7]_0 [6]),
        .O(i__carry_i_12__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_12__9
       (.I0(\a_old_btint_a_reg_n_0_[6] ),
        .I1(\a_old_btint_b_reg_n_0_[6] ),
        .O(i__carry_i_12__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1__65
       (.CI(1'b0),
        .CO({i__carry_i_1__65_n_0,i__carry_i_1__65_n_1,i__carry_i_1__65_n_2,i__carry_i_1__65_n_3}),
        .CYINIT(1'b1),
        .DI({i__carry_i_6__8_n_0,i__carry_i_7__8_n_0,adder_subtractor_b_btint_a16[0],\b_old_btint_a_reg[7]_0 [6]}),
        .O(adder_subtractor_b_btint_a14[3:0]),
        .S({i__carry_i_9__8_n_0,i__carry_i_10__8_n_0,i__carry_i_11__8_n_0,i__carry_i_12__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1__66
       (.CI(1'b0),
        .CO({i__carry_i_1__66_n_0,i__carry_i_1__66_n_1,i__carry_i_1__66_n_2,i__carry_i_1__66_n_3}),
        .CYINIT(1'b1),
        .DI({i__carry_i_6__9_n_0,i__carry_i_7__9_n_0,i__carry_i_8__9_n_0,\a_old_btint_a_reg_n_0_[6] }),
        .O({i__carry_i_1__66_n_4,i__carry_i_1__66_n_5,i__carry_i_1__66_n_6,i__carry_i_1__66_n_7}),
        .S({i__carry_i_9__9_n_0,i__carry_i_10__9_n_0,i__carry_i_11__9_n_0,i__carry_i_12__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1__67
       (.CI(1'b0),
        .CO({i__carry_i_1__67_n_0,i__carry_i_1__67_n_1,i__carry_i_1__67_n_2,i__carry_i_1__67_n_3}),
        .CYINIT(1'b1),
        .DI({i__carry_i_6__10_n_0,i__carry_i_7__10_n_0,i__carry_i_8__10_n_0,Q[6]}),
        .O({i__carry_i_1__67_n_4,i__carry_i_1__67_n_5,i__carry_i_1__67_n_6,i__carry_i_1__67_n_7}),
        .S({i__carry_i_9__10_n_0,i__carry_i_10__10_n_0,i__carry_i_11__10_n_0,i__carry_i_12__10_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1__68
       (.I0(lock[6]),
        .I1(lock[7]),
        .O(i__carry_i_1__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__69
       (.I0(adder_subtractor_b_btint_a12[2]),
        .O(i__carry_i_1__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__70
       (.I0(adder_subtractor_b_btint_a10[2]),
        .O(i__carry_i_1__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__71
       (.I0(adder_subtractor_b_btint_a8[2]),
        .O(i__carry_i_1__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__72
       (.I0(adder_subtractor_b_btint_a6[2]),
        .O(i__carry_i_1__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__73
       (.I0(adder_subtractor_b_btint_a4[2]),
        .O(i__carry_i_1__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__74
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__74_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__75
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__75_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__76
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__76_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__77
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__77_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__78
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__78_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__79
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__79_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__80
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__80_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__81
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__81_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__82
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__82_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__83
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__83_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__84
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_6 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_6 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_4 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_4 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_5 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_5 ),
        .O(i__carry_i_1__84_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__85
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_6 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_6 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_4 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_4 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_5 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_5 ),
        .O(i__carry_i_1__85_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_1__86
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_5 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_5 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_4 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_4 ),
        .O(i__carry_i_1__86_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__65
       (.I0(lock[4]),
        .I1(lock[5]),
        .O(i__carry_i_2__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__66
       (.I0(adder_subtractor_b_btint_a14[2]),
        .O(i__carry_i_2__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__67
       (.I0(adder_subtractor_b_btint_a12[1]),
        .O(i__carry_i_2__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__68
       (.I0(adder_subtractor_b_btint_a10[1]),
        .O(i__carry_i_2__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__69
       (.I0(adder_subtractor_b_btint_a8[1]),
        .O(i__carry_i_2__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__70
       (.I0(adder_subtractor_b_btint_a6[1]),
        .O(i__carry_i_2__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__71
       (.I0(adder_subtractor_b_btint_a4[1]),
        .O(i__carry_i_2__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__72
       (.I0(i__carry_i_1__66_n_5),
        .O(i__carry_i_2__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__73
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__74
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__74_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__75
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__75_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__76
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__76_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__77
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__77_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__78
       (.I0(i__carry_i_1__67_n_5),
        .O(i__carry_i_2__78_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__79
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__79_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__80
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__80_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__81
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__81_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__82
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__82_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__83
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__83_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__84
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_5 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_5 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_7 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_7 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_4 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_4 ),
        .O(i__carry_i_2__84_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__85
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_5 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_5 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_7 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_7 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_4 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_4 ),
        .O(i__carry_i_2__85_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__86
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_4 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_4 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_6 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_6 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_7 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_7 ),
        .O(i__carry_i_2__86_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__65
       (.I0(lock[2]),
        .I1(lock[3]),
        .O(i__carry_i_3__65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__66
       (.I0(adder_subtractor_b_btint_a14[1]),
        .O(i__carry_i_3__66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__67
       (.I0(adder_subtractor_b_btint_a12[0]),
        .O(i__carry_i_3__67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__68
       (.I0(adder_subtractor_b_btint_a10[0]),
        .O(i__carry_i_3__68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__69
       (.I0(adder_subtractor_b_btint_a8[0]),
        .O(i__carry_i_3__69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__70
       (.I0(adder_subtractor_b_btint_a6[0]),
        .O(i__carry_i_3__70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__71
       (.I0(adder_subtractor_b_btint_a4[0]),
        .O(i__carry_i_3__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__72
       (.I0(i__carry_i_1__66_n_6),
        .O(i__carry_i_3__72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__73
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__74
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__74_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__75
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__75_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__76
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__76_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__77
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__77_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__78
       (.I0(i__carry_i_1__67_n_6),
        .O(i__carry_i_3__78_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__79
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__79_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__80
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__80_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__81
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__81_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__82
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__82_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__83
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__83_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__84
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_4 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_4 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_6 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_6 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_7 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_7 ),
        .O(i__carry_i_3__84_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__85
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_4 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_4 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_6 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_6 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_7 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_7 ),
        .O(i__carry_i_3__85_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__86
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_7 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_7 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_5 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_5 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_6 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_6 ),
        .O(i__carry_i_3__86_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__62
       (.I0(\b_old_btint_a_reg[7]_0 [4]),
        .I1(\b_old_btint_b_reg[7]_0 [4]),
        .O(i__carry_i_4__62_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__63
       (.I0(\b_old_btint_a_reg[7]_0 [3]),
        .I1(\b_old_btint_b_reg[7]_0 [3]),
        .O(i__carry_i_4__63_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__64
       (.I0(\b_old_btint_a_reg[7]_0 [2]),
        .I1(\b_old_btint_b_reg[7]_0 [2]),
        .O(i__carry_i_4__64_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__65
       (.I0(\b_old_btint_a_reg[7]_0 [1]),
        .I1(\b_old_btint_b_reg[7]_0 [1]),
        .O(i__carry_i_4__65_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__66
       (.I0(\b_old_btint_a_reg[7]_0 [0]),
        .I1(\b_old_btint_b_reg[7]_0 [0]),
        .O(i__carry_i_4__66_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__67
       (.I0(\a_old_btint_a_reg_n_0_[4] ),
        .I1(\a_old_btint_b_reg_n_0_[4] ),
        .O(i__carry_i_4__67_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__68
       (.I0(\a_old_btint_a_reg_n_0_[3] ),
        .I1(\a_old_btint_b_reg_n_0_[3] ),
        .O(i__carry_i_4__68_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__69
       (.I0(\a_old_btint_a_reg_n_0_[2] ),
        .I1(\a_old_btint_b_reg_n_0_[2] ),
        .O(i__carry_i_4__69_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__70
       (.I0(\a_old_btint_a_reg_n_0_[1] ),
        .I1(\a_old_btint_b_reg_n_0_[1] ),
        .O(i__carry_i_4__70_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__71
       (.I0(\a_old_btint_a_reg_n_0_[0] ),
        .I1(\a_old_btint_b_reg_n_0_[0] ),
        .O(i__carry_i_4__71_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__72
       (.I0(Q[4]),
        .I1(\a_old_btint_b_reg[7]_0 [4]),
        .O(i__carry_i_4__72_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__73
       (.I0(Q[3]),
        .I1(\a_old_btint_b_reg[7]_0 [3]),
        .O(i__carry_i_4__73_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__74
       (.I0(Q[2]),
        .I1(\a_old_btint_b_reg[7]_0 [2]),
        .O(i__carry_i_4__74_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__75
       (.I0(Q[1]),
        .I1(\a_old_btint_b_reg[7]_0 [1]),
        .O(i__carry_i_4__75_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__76
       (.I0(Q[0]),
        .I1(\a_old_btint_b_reg[7]_0 [0]),
        .O(i__carry_i_4__76_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_4__77
       (.I0(lock[0]),
        .I1(lock[1]),
        .O(i__carry_i_4__77_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__78
       (.I0(adder_subtractor_b_btint_a14[0]),
        .O(i__carry_i_4__78_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__79
       (.I0(i__carry_i_1__66_n_7),
        .O(i__carry_i_4__79_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__80
       (.I0(i__carry_i_1__67_n_7),
        .O(i__carry_i_4__80_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__81
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_7 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_7 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_5 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_5 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_6 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_4__81_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__82
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_7 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_7 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_5 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_5 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_6 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_6 ),
        .O(i__carry_i_4__82_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__10
       (.I0(Q[5]),
        .I1(\a_old_btint_b_reg[7]_0 [5]),
        .O(i__carry_i_5__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5__14
       (.I0(lock[6]),
        .I1(lock[7]),
        .O(i__carry_i_5__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__8
       (.I0(\b_old_btint_a_reg[7]_0 [5]),
        .I1(\b_old_btint_b_reg[7]_0 [5]),
        .O(i__carry_i_5__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__9
       (.I0(\a_old_btint_a_reg_n_0_[5] ),
        .I1(\a_old_btint_b_reg_n_0_[5] ),
        .O(i__carry_i_5__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry_i_6__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__14
       (.I0(lock[4]),
        .I1(lock[5]),
        .O(i__carry_i_6__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry_i_6__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry_i_6__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry_i_7__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__14
       (.I0(lock[2]),
        .I1(lock[3]),
        .O(i__carry_i_7__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry_i_7__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry_i_7__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__10
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry_i_8__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_8__14
       (.I0(lock[0]),
        .I1(lock[1]),
        .O(i__carry_i_8__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(adder_subtractor_b_btint_a16[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__9
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry_i_8__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_9__10
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_9__10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_9__8
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_9__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_9__9
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry_i_9__9_n_0));
  LUT4 #(
    .INIT(16'h01FE)) 
    \lock[0]_i_1 
       (.I0(lock[0]),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I3(lock_next1),
        .O(lock_next__0[0]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[10]_i_1 
       (.I0(lock_next0[10]),
        .I1(lock[10]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[10]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[11]_i_1 
       (.I0(lock_next0[11]),
        .I1(lock[11]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[11]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[12]_i_1 
       (.I0(lock_next0[12]),
        .I1(lock[12]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[12]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_3__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[12]),
        .O(\lock[12]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_4__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[11]),
        .O(\lock[12]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_5__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[10]),
        .O(\lock[12]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_6__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[9]),
        .O(\lock[12]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[13]_i_1 
       (.I0(lock_next0[13]),
        .I1(lock[13]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[13]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[14]_i_1 
       (.I0(lock_next0[14]),
        .I1(lock[14]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[14]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[15]_i_1 
       (.I0(lock_next0[15]),
        .I1(lock[15]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[15]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[16]_i_1 
       (.I0(lock_next0[16]),
        .I1(lock[16]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[16]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_3__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[16]),
        .O(\lock[16]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_4__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[15]),
        .O(\lock[16]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_5__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[14]),
        .O(\lock[16]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_6__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[13]),
        .O(\lock[16]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[17]_i_1 
       (.I0(lock_next0[17]),
        .I1(lock[17]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[17]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[18]_i_1 
       (.I0(lock_next0[18]),
        .I1(lock[18]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[18]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[19]_i_1 
       (.I0(lock_next0[19]),
        .I1(lock[19]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[19]));
  LUT5 #(
    .INIT(32'hAAAAFFFC)) 
    \lock[1]_i_1 
       (.I0(lock_next0[1]),
        .I1(lock[1]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[1]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[20]_i_1 
       (.I0(lock_next0[20]),
        .I1(lock[20]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[20]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_3__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[20]),
        .O(\lock[20]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_4__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[19]),
        .O(\lock[20]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_5__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[18]),
        .O(\lock[20]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_6__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[17]),
        .O(\lock[20]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[21]_i_1 
       (.I0(lock_next0[21]),
        .I1(lock[21]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[21]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[22]_i_1 
       (.I0(lock_next0[22]),
        .I1(lock[22]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[22]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[23]_i_1 
       (.I0(lock_next0[23]),
        .I1(lock[23]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[23]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[24]_i_1 
       (.I0(lock_next0[24]),
        .I1(lock[24]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[24]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_3__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[24]),
        .O(\lock[24]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_4__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[23]),
        .O(\lock[24]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_5__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[22]),
        .O(\lock[24]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_6__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[21]),
        .O(\lock[24]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[25]_i_1 
       (.I0(lock_next0[25]),
        .I1(lock[25]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[25]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[26]_i_1 
       (.I0(lock_next0[26]),
        .I1(lock[26]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[26]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[27]_i_1 
       (.I0(lock_next0[27]),
        .I1(lock[27]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[27]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[28]_i_1 
       (.I0(lock_next0[28]),
        .I1(lock[28]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[28]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_3__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[28]),
        .O(\lock[28]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_4__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[27]),
        .O(\lock[28]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_5__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[26]),
        .O(\lock[28]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_6__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[25]),
        .O(\lock[28]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[29]_i_1 
       (.I0(lock_next0[29]),
        .I1(lock[29]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[29]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[2]_i_1 
       (.I0(lock_next0[2]),
        .I1(lock[2]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[2]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[30]_i_1 
       (.I0(lock_next0[30]),
        .I1(lock[30]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[30]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[31]_i_1 
       (.I0(lock_next0[31]),
        .I1(lock[31]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[31]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[31]_i_3__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[31]),
        .O(\lock[31]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[31]_i_4__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[30]),
        .O(\lock[31]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[31]_i_5__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[29]),
        .O(\lock[31]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFFC)) 
    \lock[3]_i_1 
       (.I0(lock_next0[3]),
        .I1(lock[3]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[3]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[4]_i_1 
       (.I0(lock_next0[4]),
        .I1(lock[4]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[4]_i_3__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[4]),
        .O(\lock[4]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lock[4]_i_4__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[3]),
        .O(\lock[4]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[4]_i_5__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[2]),
        .O(\lock[4]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lock[4]_i_6__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[1]),
        .O(\lock[4]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[5]_i_1 
       (.I0(lock_next0[5]),
        .I1(lock[5]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[5]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[6]_i_1 
       (.I0(lock_next0[6]),
        .I1(lock[6]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[6]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[7]_i_1 
       (.I0(lock_next0[7]),
        .I1(lock[7]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[7]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[8]_i_1 
       (.I0(lock_next0[8]),
        .I1(lock[8]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[8]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_3__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[8]),
        .O(\lock[8]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_4__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[7]),
        .O(\lock[8]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_5__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[6]),
        .O(\lock[8]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_6__2 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[5]),
        .O(\lock[8]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[9]_i_1 
       (.I0(lock_next0[9]),
        .I1(lock[9]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[9]));
  LUT3 #(
    .INIT(8'hFE)) 
    lock_next
       (.I0(lock[0]),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .O(lock_next_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry
       (.CI(1'b0),
        .CO({lock_next1_carry_n_0,lock_next1_carry_n_1,lock_next1_carry_n_2,lock_next1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry_i_1__2_n_0,lock_next1_carry_i_2__2_n_0,lock_next1_carry_i_3__2_n_0,lock_next1_carry_i_4__2_n_0}),
        .O(NLW_lock_next1_carry_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry_i_5__2_n_0,lock_next1_carry_i_6__2_n_0,lock_next1_carry_i_7__2_n_0,lock_next1_carry_i_8__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry__0
       (.CI(lock_next1_carry_n_0),
        .CO({lock_next1_carry__0_n_0,lock_next1_carry__0_n_1,lock_next1_carry__0_n_2,lock_next1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry__0_i_1__2_n_0,lock_next1_carry__0_i_2__2_n_0,lock_next1_carry__0_i_3__2_n_0,lock_next1_carry__0_i_4__2_n_0}),
        .O(NLW_lock_next1_carry__0_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry__0_i_5__2_n_0,lock_next1_carry__0_i_6__2_n_0,lock_next1_carry__0_i_7__2_n_0,lock_next1_carry__0_i_8__2_n_0}));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_1__2
       (.I0(lock[14]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[15]),
        .O(lock_next1_carry__0_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_2__2
       (.I0(lock[12]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[13]),
        .O(lock_next1_carry__0_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_3__2
       (.I0(lock[10]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[11]),
        .O(lock_next1_carry__0_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_4__2
       (.I0(lock[8]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[9]),
        .O(lock_next1_carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_5__2
       (.I0(lock[14]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[15]),
        .O(lock_next1_carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_6__2
       (.I0(lock[12]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[13]),
        .O(lock_next1_carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_7__2
       (.I0(lock[10]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[11]),
        .O(lock_next1_carry__0_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_8__2
       (.I0(lock[8]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[9]),
        .O(lock_next1_carry__0_i_8__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry__1
       (.CI(lock_next1_carry__0_n_0),
        .CO({lock_next1_carry__1_n_0,lock_next1_carry__1_n_1,lock_next1_carry__1_n_2,lock_next1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry__1_i_1__2_n_0,lock_next1_carry__1_i_2__2_n_0,lock_next1_carry__1_i_3__2_n_0,lock_next1_carry__1_i_4__2_n_0}),
        .O(NLW_lock_next1_carry__1_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry__1_i_5__2_n_0,lock_next1_carry__1_i_6__2_n_0,lock_next1_carry__1_i_7__2_n_0,lock_next1_carry__1_i_8__2_n_0}));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_1__2
       (.I0(lock[22]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[23]),
        .O(lock_next1_carry__1_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_2__2
       (.I0(lock[20]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[21]),
        .O(lock_next1_carry__1_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_3__2
       (.I0(lock[18]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[19]),
        .O(lock_next1_carry__1_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_4__2
       (.I0(lock[16]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[17]),
        .O(lock_next1_carry__1_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_5__2
       (.I0(lock[22]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[23]),
        .O(lock_next1_carry__1_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_6__2
       (.I0(lock[20]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[21]),
        .O(lock_next1_carry__1_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_7__2
       (.I0(lock[18]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[19]),
        .O(lock_next1_carry__1_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_8__2
       (.I0(lock[16]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[17]),
        .O(lock_next1_carry__1_i_8__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry__2
       (.CI(lock_next1_carry__1_n_0),
        .CO({lock_next1,lock_next1_carry__2_n_1,lock_next1_carry__2_n_2,lock_next1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry__2_i_1__2_n_0,lock_next1_carry__2_i_2__2_n_0,lock_next1_carry__2_i_3__2_n_0,lock_next1_carry__2_i_4__2_n_0}),
        .O(NLW_lock_next1_carry__2_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry__2_i_5__2_n_0,lock_next1_carry__2_i_6__2_n_0,lock_next1_carry__2_i_7__2_n_0,lock_next1_carry__2_i_8__2_n_0}));
  LUT4 #(
    .INIT(16'h0002)) 
    lock_next1_carry__2_i_1__2
       (.I0(lock[30]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[31]),
        .O(lock_next1_carry__2_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__2_i_2__2
       (.I0(lock[28]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[29]),
        .O(lock_next1_carry__2_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__2_i_3__2
       (.I0(lock[26]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[27]),
        .O(lock_next1_carry__2_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__2_i_4__2
       (.I0(lock[24]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[25]),
        .O(lock_next1_carry__2_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_5__2
       (.I0(lock[30]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[31]),
        .O(lock_next1_carry__2_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_6__2
       (.I0(lock[28]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[29]),
        .O(lock_next1_carry__2_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_7__2
       (.I0(lock[26]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[27]),
        .O(lock_next1_carry__2_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_8__2
       (.I0(lock[24]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[25]),
        .O(lock_next1_carry__2_i_8__2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry_i_1__2
       (.I0(lock[6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[7]),
        .O(lock_next1_carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry_i_2__2
       (.I0(lock[4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[5]),
        .O(lock_next1_carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    lock_next1_carry_i_3__2
       (.I0(lock[2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[3]),
        .O(lock_next1_carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    lock_next1_carry_i_4__2
       (.I0(lock[0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[1]),
        .O(lock_next1_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry_i_5__2
       (.I0(lock[6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[7]),
        .O(lock_next1_carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry_i_6__2
       (.I0(lock[4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[5]),
        .O(lock_next1_carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    lock_next1_carry_i_7__2
       (.I0(lock[2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[3]),
        .O(lock_next1_carry_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    lock_next1_carry_i_8__2
       (.I0(lock[0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[1]),
        .O(lock_next1_carry_i_8__2_n_0));
  FDRE \lock_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[0]),
        .Q(lock[0]),
        .R(1'b0));
  FDRE \lock_reg[10] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[10]),
        .Q(lock[10]),
        .R(1'b0));
  FDRE \lock_reg[11] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[11]),
        .Q(lock[11]),
        .R(1'b0));
  FDRE \lock_reg[12] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[12]),
        .Q(lock[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[12]_i_2__2 
       (.CI(\lock_reg[8]_i_2__2_n_0 ),
        .CO({\lock_reg[12]_i_2__2_n_0 ,\lock_reg[12]_i_2__2_n_1 ,\lock_reg[12]_i_2__2_n_2 ,\lock_reg[12]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[12:9]),
        .S({\lock[12]_i_3__2_n_0 ,\lock[12]_i_4__2_n_0 ,\lock[12]_i_5__2_n_0 ,\lock[12]_i_6__2_n_0 }));
  FDRE \lock_reg[13] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[13]),
        .Q(lock[13]),
        .R(1'b0));
  FDRE \lock_reg[14] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[14]),
        .Q(lock[14]),
        .R(1'b0));
  FDRE \lock_reg[15] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[15]),
        .Q(lock[15]),
        .R(1'b0));
  FDRE \lock_reg[16] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[16]),
        .Q(lock[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[16]_i_2__2 
       (.CI(\lock_reg[12]_i_2__2_n_0 ),
        .CO({\lock_reg[16]_i_2__2_n_0 ,\lock_reg[16]_i_2__2_n_1 ,\lock_reg[16]_i_2__2_n_2 ,\lock_reg[16]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[16:13]),
        .S({\lock[16]_i_3__2_n_0 ,\lock[16]_i_4__2_n_0 ,\lock[16]_i_5__2_n_0 ,\lock[16]_i_6__2_n_0 }));
  FDRE \lock_reg[17] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[17]),
        .Q(lock[17]),
        .R(1'b0));
  FDRE \lock_reg[18] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[18]),
        .Q(lock[18]),
        .R(1'b0));
  FDRE \lock_reg[19] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[19]),
        .Q(lock[19]),
        .R(1'b0));
  FDRE \lock_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[1]),
        .Q(lock[1]),
        .R(1'b0));
  FDRE \lock_reg[20] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[20]),
        .Q(lock[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[20]_i_2__2 
       (.CI(\lock_reg[16]_i_2__2_n_0 ),
        .CO({\lock_reg[20]_i_2__2_n_0 ,\lock_reg[20]_i_2__2_n_1 ,\lock_reg[20]_i_2__2_n_2 ,\lock_reg[20]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[20:17]),
        .S({\lock[20]_i_3__2_n_0 ,\lock[20]_i_4__2_n_0 ,\lock[20]_i_5__2_n_0 ,\lock[20]_i_6__2_n_0 }));
  FDRE \lock_reg[21] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[21]),
        .Q(lock[21]),
        .R(1'b0));
  FDRE \lock_reg[22] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[22]),
        .Q(lock[22]),
        .R(1'b0));
  FDRE \lock_reg[23] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[23]),
        .Q(lock[23]),
        .R(1'b0));
  FDRE \lock_reg[24] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[24]),
        .Q(lock[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[24]_i_2__2 
       (.CI(\lock_reg[20]_i_2__2_n_0 ),
        .CO({\lock_reg[24]_i_2__2_n_0 ,\lock_reg[24]_i_2__2_n_1 ,\lock_reg[24]_i_2__2_n_2 ,\lock_reg[24]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[24:21]),
        .S({\lock[24]_i_3__2_n_0 ,\lock[24]_i_4__2_n_0 ,\lock[24]_i_5__2_n_0 ,\lock[24]_i_6__2_n_0 }));
  FDRE \lock_reg[25] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[25]),
        .Q(lock[25]),
        .R(1'b0));
  FDRE \lock_reg[26] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[26]),
        .Q(lock[26]),
        .R(1'b0));
  FDRE \lock_reg[27] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[27]),
        .Q(lock[27]),
        .R(1'b0));
  FDRE \lock_reg[28] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[28]),
        .Q(lock[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[28]_i_2__2 
       (.CI(\lock_reg[24]_i_2__2_n_0 ),
        .CO({\lock_reg[28]_i_2__2_n_0 ,\lock_reg[28]_i_2__2_n_1 ,\lock_reg[28]_i_2__2_n_2 ,\lock_reg[28]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[28:25]),
        .S({\lock[28]_i_3__2_n_0 ,\lock[28]_i_4__2_n_0 ,\lock[28]_i_5__2_n_0 ,\lock[28]_i_6__2_n_0 }));
  FDRE \lock_reg[29] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[29]),
        .Q(lock[29]),
        .R(1'b0));
  FDRE \lock_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[2]),
        .Q(lock[2]),
        .R(1'b0));
  FDRE \lock_reg[30] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[30]),
        .Q(lock[30]),
        .R(1'b0));
  FDRE \lock_reg[31] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[31]),
        .Q(lock[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[31]_i_2__2 
       (.CI(\lock_reg[28]_i_2__2_n_0 ),
        .CO({\NLW_lock_reg[31]_i_2__2_CO_UNCONNECTED [3:2],\lock_reg[31]_i_2__2_n_2 ,\lock_reg[31]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({\NLW_lock_reg[31]_i_2__2_O_UNCONNECTED [3],lock_next0[31:29]}),
        .S({1'b0,\lock[31]_i_3__2_n_0 ,\lock[31]_i_4__2_n_0 ,\lock[31]_i_5__2_n_0 }));
  FDRE \lock_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[3]),
        .Q(lock[3]),
        .R(1'b0));
  FDRE \lock_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[4]),
        .Q(lock[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\lock_reg[4]_i_2__2_n_0 ,\lock_reg[4]_i_2__2_n_1 ,\lock_reg[4]_i_2__2_n_2 ,\lock_reg[4]_i_2__2_n_3 }),
        .CYINIT(lock_next_n_0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[4:1]),
        .S({\lock[4]_i_3__2_n_0 ,\lock[4]_i_4__2_n_0 ,\lock[4]_i_5__2_n_0 ,\lock[4]_i_6__2_n_0 }));
  FDRE \lock_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[5]),
        .Q(lock[5]),
        .R(1'b0));
  FDRE \lock_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[6]),
        .Q(lock[6]),
        .R(1'b0));
  FDRE \lock_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[7]),
        .Q(lock[7]),
        .R(1'b0));
  FDRE \lock_reg[8] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[8]),
        .Q(lock[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[8]_i_2__2 
       (.CI(\lock_reg[4]_i_2__2_n_0 ),
        .CO({\lock_reg[8]_i_2__2_n_0 ,\lock_reg[8]_i_2__2_n_1 ,\lock_reg[8]_i_2__2_n_2 ,\lock_reg[8]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[8:5]),
        .S({\lock[8]_i_3__2_n_0 ,\lock[8]_i_4__2_n_0 ,\lock[8]_i_5__2_n_0 ,\lock[8]_i_6__2_n_0 }));
  FDRE \lock_reg[9] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[9]),
        .Q(lock[9]),
        .R(1'b0));
  FDSE \multiplier_product_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[0]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [0]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \multiplier_product_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[1]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [1]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \multiplier_product_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[2]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [2]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \multiplier_product_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[3]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [3]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \multiplier_product_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[4]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [4]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \multiplier_product_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[5]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [5]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \multiplier_product_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[6]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [6]),
        .S(shift_register_reset_i_1__2_n_0));
  FDSE \multiplier_product_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[7]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [7]),
        .S(shift_register_reset_i_1__2_n_0));
  bachelor_MATRIX_VECTOR_0_0_SHIFT_REGISTER shift_register
       (.Q(shift_register_state_btint_b),
        .SS(shift_register_reset),
        .matrix_vector_clock(matrix_vector_clock),
        .\shift_register_output_btint_a_reg[0]_0 (adder_subtractor_subtract_reg_n_0),
        .\shift_register_output_btint_a_reg[7]_0 (adder_subtractor_b_btint_b),
        .\shift_register_output_btint_a_reg[7]_1 (adder_subtractor_b_btint_a));
  LUT2 #(
    .INIT(4'hE)) 
    shift_register_reset_i_1__2
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .O(shift_register_reset_i_1__2_n_0));
  FDSE shift_register_reset_reg
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(1'b0),
        .Q(shift_register_reset),
        .S(shift_register_reset_i_1__2_n_0));
endmodule

(* ORIG_REF_NAME = "MULTIPLIER" *) 
module bachelor_MATRIX_VECTOR_0_0_MULTIPLIER_16
   (\multiplier_product_btint_b_reg[7]_0 ,
    matrix_vector_clock,
    Q,
    \b_old_btint_b_reg[7]_0 ,
    \b_old_btint_a_reg[7]_0 ,
    \a_old_btint_b_reg[7]_0 );
  output [7:0]\multiplier_product_btint_b_reg[7]_0 ;
  input matrix_vector_clock;
  input [7:0]Q;
  input [7:0]\b_old_btint_b_reg[7]_0 ;
  input [7:0]\b_old_btint_a_reg[7]_0 ;
  input [7:0]\a_old_btint_b_reg[7]_0 ;

  wire [7:0]Q;
  wire \a_old_btint_a_reg_n_0_[0] ;
  wire \a_old_btint_a_reg_n_0_[1] ;
  wire \a_old_btint_a_reg_n_0_[2] ;
  wire \a_old_btint_a_reg_n_0_[3] ;
  wire \a_old_btint_a_reg_n_0_[4] ;
  wire \a_old_btint_a_reg_n_0_[5] ;
  wire \a_old_btint_a_reg_n_0_[6] ;
  wire \a_old_btint_a_reg_n_0_[7] ;
  wire [7:0]\a_old_btint_b_reg[7]_0 ;
  wire \a_old_btint_b_reg_n_0_[0] ;
  wire \a_old_btint_b_reg_n_0_[1] ;
  wire \a_old_btint_b_reg_n_0_[2] ;
  wire \a_old_btint_b_reg_n_0_[3] ;
  wire \a_old_btint_b_reg_n_0_[4] ;
  wire \a_old_btint_b_reg_n_0_[5] ;
  wire \a_old_btint_b_reg_n_0_[6] ;
  wire \a_old_btint_b_reg_n_0_[7] ;
  wire [7:0]adder_subtractor_b_btint_a;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_3 ;
  wire [27:0]adder_subtractor_b_btint_a10;
  wire adder_subtractor_b_btint_a10_carry__0_i_1__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_i_2__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_i_3__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_i_4__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_n_1;
  wire adder_subtractor_b_btint_a10_carry__0_n_2;
  wire adder_subtractor_b_btint_a10_carry__0_n_3;
  wire adder_subtractor_b_btint_a10_carry__0_n_4;
  wire adder_subtractor_b_btint_a10_carry__0_n_5;
  wire adder_subtractor_b_btint_a10_carry__0_n_6;
  wire adder_subtractor_b_btint_a10_carry__0_n_7;
  wire adder_subtractor_b_btint_a10_carry__1_i_1__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_i_2__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_i_3__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_i_4__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_n_1;
  wire adder_subtractor_b_btint_a10_carry__1_n_2;
  wire adder_subtractor_b_btint_a10_carry__1_n_3;
  wire adder_subtractor_b_btint_a10_carry__1_n_4;
  wire adder_subtractor_b_btint_a10_carry__1_n_5;
  wire adder_subtractor_b_btint_a10_carry__1_n_6;
  wire adder_subtractor_b_btint_a10_carry__1_n_7;
  wire adder_subtractor_b_btint_a10_carry__2_i_1__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_i_2__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_i_3__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_i_4__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_n_1;
  wire adder_subtractor_b_btint_a10_carry__2_n_2;
  wire adder_subtractor_b_btint_a10_carry__2_n_3;
  wire adder_subtractor_b_btint_a10_carry__2_n_4;
  wire adder_subtractor_b_btint_a10_carry__2_n_5;
  wire adder_subtractor_b_btint_a10_carry__2_n_6;
  wire adder_subtractor_b_btint_a10_carry__2_n_7;
  wire adder_subtractor_b_btint_a10_carry__3_i_1__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_i_2__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_i_3__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_i_4__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_n_1;
  wire adder_subtractor_b_btint_a10_carry__3_n_2;
  wire adder_subtractor_b_btint_a10_carry__3_n_3;
  wire adder_subtractor_b_btint_a10_carry__3_n_4;
  wire adder_subtractor_b_btint_a10_carry__3_n_5;
  wire adder_subtractor_b_btint_a10_carry__3_n_6;
  wire adder_subtractor_b_btint_a10_carry__3_n_7;
  wire adder_subtractor_b_btint_a10_carry__4_i_1__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_i_2__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_i_3__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_i_4__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_n_1;
  wire adder_subtractor_b_btint_a10_carry__4_n_2;
  wire adder_subtractor_b_btint_a10_carry__4_n_3;
  wire adder_subtractor_b_btint_a10_carry__4_n_4;
  wire adder_subtractor_b_btint_a10_carry__4_n_5;
  wire adder_subtractor_b_btint_a10_carry__4_n_6;
  wire adder_subtractor_b_btint_a10_carry__4_n_7;
  wire adder_subtractor_b_btint_a10_carry__5_i_1__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_i_2__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_i_3__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_i_4__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_n_1;
  wire adder_subtractor_b_btint_a10_carry__5_n_2;
  wire adder_subtractor_b_btint_a10_carry__5_n_3;
  wire adder_subtractor_b_btint_a10_carry__5_n_4;
  wire adder_subtractor_b_btint_a10_carry__5_n_5;
  wire adder_subtractor_b_btint_a10_carry__5_n_6;
  wire adder_subtractor_b_btint_a10_carry__5_n_7;
  wire adder_subtractor_b_btint_a10_carry_i_1__0_n_0;
  wire adder_subtractor_b_btint_a10_carry_i_2__0_n_0;
  wire adder_subtractor_b_btint_a10_carry_i_3__0_n_0;
  wire adder_subtractor_b_btint_a10_carry_i_4__0_n_0;
  wire adder_subtractor_b_btint_a10_carry_n_0;
  wire adder_subtractor_b_btint_a10_carry_n_1;
  wire adder_subtractor_b_btint_a10_carry_n_2;
  wire adder_subtractor_b_btint_a10_carry_n_3;
  wire adder_subtractor_b_btint_a10_carry_n_4;
  wire adder_subtractor_b_btint_a10_carry_n_5;
  wire adder_subtractor_b_btint_a10_carry_n_6;
  wire adder_subtractor_b_btint_a10_carry_n_7;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 ;
  wire [26:0]adder_subtractor_b_btint_a12;
  wire adder_subtractor_b_btint_a12_carry__0_i_10__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_11__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_12__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_13__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__0_n_1;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__0_n_2;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__0_n_3;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__0_n_4;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__0_n_5;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__0_n_6;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__0_n_7;
  wire adder_subtractor_b_btint_a12_carry__0_i_2__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_3__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_4__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_5__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_6__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_7__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_8__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_9__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_n_1;
  wire adder_subtractor_b_btint_a12_carry__0_n_2;
  wire adder_subtractor_b_btint_a12_carry__0_n_3;
  wire adder_subtractor_b_btint_a12_carry__0_n_4;
  wire adder_subtractor_b_btint_a12_carry__0_n_5;
  wire adder_subtractor_b_btint_a12_carry__0_n_6;
  wire adder_subtractor_b_btint_a12_carry__0_n_7;
  wire adder_subtractor_b_btint_a12_carry__1_i_10__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_11__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_12__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_13__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__0_n_1;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__0_n_2;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__0_n_3;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__0_n_4;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__0_n_5;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__0_n_6;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__0_n_7;
  wire adder_subtractor_b_btint_a12_carry__1_i_2__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_3__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_4__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_5__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_6__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_7__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_8__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_9__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_n_1;
  wire adder_subtractor_b_btint_a12_carry__1_n_2;
  wire adder_subtractor_b_btint_a12_carry__1_n_3;
  wire adder_subtractor_b_btint_a12_carry__1_n_4;
  wire adder_subtractor_b_btint_a12_carry__1_n_5;
  wire adder_subtractor_b_btint_a12_carry__1_n_6;
  wire adder_subtractor_b_btint_a12_carry__1_n_7;
  wire adder_subtractor_b_btint_a12_carry__2_i_10__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_11__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_12__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_13__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__0_n_1;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__0_n_2;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__0_n_3;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__0_n_4;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__0_n_5;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__0_n_6;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__0_n_7;
  wire adder_subtractor_b_btint_a12_carry__2_i_2__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_3__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_4__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_5__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_6__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_7__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_8__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_9__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_n_1;
  wire adder_subtractor_b_btint_a12_carry__2_n_2;
  wire adder_subtractor_b_btint_a12_carry__2_n_3;
  wire adder_subtractor_b_btint_a12_carry__2_n_4;
  wire adder_subtractor_b_btint_a12_carry__2_n_5;
  wire adder_subtractor_b_btint_a12_carry__2_n_6;
  wire adder_subtractor_b_btint_a12_carry__2_n_7;
  wire adder_subtractor_b_btint_a12_carry__3_i_10__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_11__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_12__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_13__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__0_n_1;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__0_n_2;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__0_n_3;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__0_n_4;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__0_n_5;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__0_n_6;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__0_n_7;
  wire adder_subtractor_b_btint_a12_carry__3_i_2__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_3__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_4__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_5__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_6__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_7__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_8__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_9__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_n_1;
  wire adder_subtractor_b_btint_a12_carry__3_n_2;
  wire adder_subtractor_b_btint_a12_carry__3_n_3;
  wire adder_subtractor_b_btint_a12_carry__3_n_4;
  wire adder_subtractor_b_btint_a12_carry__3_n_5;
  wire adder_subtractor_b_btint_a12_carry__3_n_6;
  wire adder_subtractor_b_btint_a12_carry__3_n_7;
  wire adder_subtractor_b_btint_a12_carry__4_i_10__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_11__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_12__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_13__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__0_n_1;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__0_n_2;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__0_n_3;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__0_n_4;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__0_n_5;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__0_n_6;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__0_n_7;
  wire adder_subtractor_b_btint_a12_carry__4_i_2__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_3__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_4__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_5__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_6__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_7__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_8__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_9__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_n_1;
  wire adder_subtractor_b_btint_a12_carry__4_n_2;
  wire adder_subtractor_b_btint_a12_carry__4_n_3;
  wire adder_subtractor_b_btint_a12_carry__4_n_4;
  wire adder_subtractor_b_btint_a12_carry__4_n_5;
  wire adder_subtractor_b_btint_a12_carry__4_n_6;
  wire adder_subtractor_b_btint_a12_carry__4_n_7;
  wire adder_subtractor_b_btint_a12_carry__5_i_1__0_n_3;
  wire adder_subtractor_b_btint_a12_carry__5_i_1__0_n_6;
  wire adder_subtractor_b_btint_a12_carry__5_i_1__0_n_7;
  wire adder_subtractor_b_btint_a12_carry__5_i_2__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_3__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_4__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_5__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_6__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_7__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_n_2;
  wire adder_subtractor_b_btint_a12_carry__5_n_3;
  wire adder_subtractor_b_btint_a12_carry__5_n_5;
  wire adder_subtractor_b_btint_a12_carry__5_n_6;
  wire adder_subtractor_b_btint_a12_carry__5_n_7;
  wire adder_subtractor_b_btint_a12_carry_i_10__0_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_11__0_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_12__0_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_1__0_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_1__0_n_1;
  wire adder_subtractor_b_btint_a12_carry_i_1__0_n_2;
  wire adder_subtractor_b_btint_a12_carry_i_1__0_n_3;
  wire adder_subtractor_b_btint_a12_carry_i_1__0_n_4;
  wire adder_subtractor_b_btint_a12_carry_i_1__0_n_5;
  wire adder_subtractor_b_btint_a12_carry_i_1__0_n_6;
  wire adder_subtractor_b_btint_a12_carry_i_1__0_n_7;
  wire adder_subtractor_b_btint_a12_carry_i_2__0_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_3__0_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_4__0_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_5__0_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_6__0_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_7__0_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_8__0_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_9__0_n_0;
  wire adder_subtractor_b_btint_a12_carry_n_0;
  wire adder_subtractor_b_btint_a12_carry_n_1;
  wire adder_subtractor_b_btint_a12_carry_n_2;
  wire adder_subtractor_b_btint_a12_carry_n_3;
  wire adder_subtractor_b_btint_a12_carry_n_4;
  wire adder_subtractor_b_btint_a12_carry_n_5;
  wire adder_subtractor_b_btint_a12_carry_n_6;
  wire adder_subtractor_b_btint_a12_carry_n_7;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 ;
  wire [25:0]adder_subtractor_b_btint_a14;
  wire [1:0]adder_subtractor_b_btint_a16;
  wire adder_subtractor_b_btint_a1_carry__0_i_1__0_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_i_2__0_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_i_3__0_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_i_4__0_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_n_1;
  wire adder_subtractor_b_btint_a1_carry__0_n_2;
  wire adder_subtractor_b_btint_a1_carry__0_n_3;
  wire adder_subtractor_b_btint_a1_carry__1_i_1__0_n_0;
  wire adder_subtractor_b_btint_a1_carry__1_i_2__0_n_0;
  wire adder_subtractor_b_btint_a1_carry__1_i_3__0_n_0;
  wire adder_subtractor_b_btint_a1_carry__1_n_1;
  wire adder_subtractor_b_btint_a1_carry__1_n_2;
  wire adder_subtractor_b_btint_a1_carry__1_n_3;
  wire adder_subtractor_b_btint_a1_carry_i_1__0_n_0;
  wire adder_subtractor_b_btint_a1_carry_i_2__0_n_0;
  wire adder_subtractor_b_btint_a1_carry_i_3__0_n_0;
  wire adder_subtractor_b_btint_a1_carry_i_4__0_n_0;
  wire adder_subtractor_b_btint_a1_carry_n_0;
  wire adder_subtractor_b_btint_a1_carry_n_1;
  wire adder_subtractor_b_btint_a1_carry_n_2;
  wire adder_subtractor_b_btint_a1_carry_n_3;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_3 ;
  wire [31:0]adder_subtractor_b_btint_a2;
  wire [31:0]adder_subtractor_b_btint_a20_in;
  wire adder_subtractor_b_btint_a2_carry__0_i_1__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_i_2__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_i_3__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_i_4__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_n_1;
  wire adder_subtractor_b_btint_a2_carry__0_n_2;
  wire adder_subtractor_b_btint_a2_carry__0_n_3;
  wire adder_subtractor_b_btint_a2_carry__1_i_1__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_i_2__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_i_3__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_i_4__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_n_1;
  wire adder_subtractor_b_btint_a2_carry__1_n_2;
  wire adder_subtractor_b_btint_a2_carry__1_n_3;
  wire adder_subtractor_b_btint_a2_carry__2_i_1__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_i_2__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_i_3__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_i_4__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_n_1;
  wire adder_subtractor_b_btint_a2_carry__2_n_2;
  wire adder_subtractor_b_btint_a2_carry__2_n_3;
  wire adder_subtractor_b_btint_a2_carry__3_i_1__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_i_2__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_i_3__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_i_4__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_n_1;
  wire adder_subtractor_b_btint_a2_carry__3_n_2;
  wire adder_subtractor_b_btint_a2_carry__3_n_3;
  wire adder_subtractor_b_btint_a2_carry__4_i_1__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_i_2__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_i_3__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_i_4__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_n_1;
  wire adder_subtractor_b_btint_a2_carry__4_n_2;
  wire adder_subtractor_b_btint_a2_carry__4_n_3;
  wire adder_subtractor_b_btint_a2_carry__5_i_1__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_i_2__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_i_3__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_i_4__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_n_1;
  wire adder_subtractor_b_btint_a2_carry__5_n_2;
  wire adder_subtractor_b_btint_a2_carry__5_n_3;
  wire adder_subtractor_b_btint_a2_carry__6_i_1__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_i_2__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_i_3__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_i_4__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_n_1;
  wire adder_subtractor_b_btint_a2_carry__6_n_2;
  wire adder_subtractor_b_btint_a2_carry__6_n_3;
  wire adder_subtractor_b_btint_a2_carry_i_1__0_n_0;
  wire adder_subtractor_b_btint_a2_carry_i_2__0_n_0;
  wire adder_subtractor_b_btint_a2_carry_i_3__0_n_0;
  wire adder_subtractor_b_btint_a2_carry_i_4__0_n_0;
  wire adder_subtractor_b_btint_a2_carry_n_0;
  wire adder_subtractor_b_btint_a2_carry_n_1;
  wire adder_subtractor_b_btint_a2_carry_n_2;
  wire adder_subtractor_b_btint_a2_carry_n_3;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_7 ;
  wire [30:0]adder_subtractor_b_btint_a4;
  wire adder_subtractor_b_btint_a4_carry__0_i_1__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_i_2__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_i_3__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_i_4__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_n_1;
  wire adder_subtractor_b_btint_a4_carry__0_n_2;
  wire adder_subtractor_b_btint_a4_carry__0_n_3;
  wire adder_subtractor_b_btint_a4_carry__0_n_4;
  wire adder_subtractor_b_btint_a4_carry__0_n_5;
  wire adder_subtractor_b_btint_a4_carry__0_n_6;
  wire adder_subtractor_b_btint_a4_carry__0_n_7;
  wire adder_subtractor_b_btint_a4_carry__1_i_1__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_i_2__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_i_3__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_i_4__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_n_1;
  wire adder_subtractor_b_btint_a4_carry__1_n_2;
  wire adder_subtractor_b_btint_a4_carry__1_n_3;
  wire adder_subtractor_b_btint_a4_carry__1_n_4;
  wire adder_subtractor_b_btint_a4_carry__1_n_5;
  wire adder_subtractor_b_btint_a4_carry__1_n_6;
  wire adder_subtractor_b_btint_a4_carry__1_n_7;
  wire adder_subtractor_b_btint_a4_carry__2_i_1__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_i_2__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_i_3__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_i_4__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_n_1;
  wire adder_subtractor_b_btint_a4_carry__2_n_2;
  wire adder_subtractor_b_btint_a4_carry__2_n_3;
  wire adder_subtractor_b_btint_a4_carry__2_n_4;
  wire adder_subtractor_b_btint_a4_carry__2_n_5;
  wire adder_subtractor_b_btint_a4_carry__2_n_6;
  wire adder_subtractor_b_btint_a4_carry__2_n_7;
  wire adder_subtractor_b_btint_a4_carry__3_i_1__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_i_2__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_i_3__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_i_4__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_n_1;
  wire adder_subtractor_b_btint_a4_carry__3_n_2;
  wire adder_subtractor_b_btint_a4_carry__3_n_3;
  wire adder_subtractor_b_btint_a4_carry__3_n_4;
  wire adder_subtractor_b_btint_a4_carry__3_n_5;
  wire adder_subtractor_b_btint_a4_carry__3_n_6;
  wire adder_subtractor_b_btint_a4_carry__3_n_7;
  wire adder_subtractor_b_btint_a4_carry__4_i_1__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_i_2__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_i_3__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_i_4__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_n_1;
  wire adder_subtractor_b_btint_a4_carry__4_n_2;
  wire adder_subtractor_b_btint_a4_carry__4_n_3;
  wire adder_subtractor_b_btint_a4_carry__4_n_4;
  wire adder_subtractor_b_btint_a4_carry__4_n_5;
  wire adder_subtractor_b_btint_a4_carry__4_n_6;
  wire adder_subtractor_b_btint_a4_carry__4_n_7;
  wire adder_subtractor_b_btint_a4_carry__5_i_1__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_i_2__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_i_3__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_i_4__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_n_1;
  wire adder_subtractor_b_btint_a4_carry__5_n_2;
  wire adder_subtractor_b_btint_a4_carry__5_n_3;
  wire adder_subtractor_b_btint_a4_carry__5_n_4;
  wire adder_subtractor_b_btint_a4_carry__5_n_5;
  wire adder_subtractor_b_btint_a4_carry__5_n_6;
  wire adder_subtractor_b_btint_a4_carry__5_n_7;
  wire adder_subtractor_b_btint_a4_carry__6_i_1__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__6_i_2__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__6_i_3__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__6_n_2;
  wire adder_subtractor_b_btint_a4_carry__6_n_3;
  wire adder_subtractor_b_btint_a4_carry__6_n_5;
  wire adder_subtractor_b_btint_a4_carry__6_n_6;
  wire adder_subtractor_b_btint_a4_carry__6_n_7;
  wire adder_subtractor_b_btint_a4_carry_i_1__0_n_0;
  wire adder_subtractor_b_btint_a4_carry_i_2__0_n_0;
  wire adder_subtractor_b_btint_a4_carry_i_3__0_n_0;
  wire adder_subtractor_b_btint_a4_carry_i_4__0_n_0;
  wire adder_subtractor_b_btint_a4_carry_n_0;
  wire adder_subtractor_b_btint_a4_carry_n_1;
  wire adder_subtractor_b_btint_a4_carry_n_2;
  wire adder_subtractor_b_btint_a4_carry_n_3;
  wire adder_subtractor_b_btint_a4_carry_n_4;
  wire adder_subtractor_b_btint_a4_carry_n_5;
  wire adder_subtractor_b_btint_a4_carry_n_6;
  wire adder_subtractor_b_btint_a4_carry_n_7;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 ;
  wire [29:0]adder_subtractor_b_btint_a6;
  wire adder_subtractor_b_btint_a6_carry__0_i_1__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_i_2__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_i_3__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_i_4__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_n_1;
  wire adder_subtractor_b_btint_a6_carry__0_n_2;
  wire adder_subtractor_b_btint_a6_carry__0_n_3;
  wire adder_subtractor_b_btint_a6_carry__0_n_4;
  wire adder_subtractor_b_btint_a6_carry__0_n_5;
  wire adder_subtractor_b_btint_a6_carry__0_n_6;
  wire adder_subtractor_b_btint_a6_carry__0_n_7;
  wire adder_subtractor_b_btint_a6_carry__1_i_1__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_i_2__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_i_3__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_i_4__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_n_1;
  wire adder_subtractor_b_btint_a6_carry__1_n_2;
  wire adder_subtractor_b_btint_a6_carry__1_n_3;
  wire adder_subtractor_b_btint_a6_carry__1_n_4;
  wire adder_subtractor_b_btint_a6_carry__1_n_5;
  wire adder_subtractor_b_btint_a6_carry__1_n_6;
  wire adder_subtractor_b_btint_a6_carry__1_n_7;
  wire adder_subtractor_b_btint_a6_carry__2_i_1__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_i_2__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_i_3__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_i_4__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_n_1;
  wire adder_subtractor_b_btint_a6_carry__2_n_2;
  wire adder_subtractor_b_btint_a6_carry__2_n_3;
  wire adder_subtractor_b_btint_a6_carry__2_n_4;
  wire adder_subtractor_b_btint_a6_carry__2_n_5;
  wire adder_subtractor_b_btint_a6_carry__2_n_6;
  wire adder_subtractor_b_btint_a6_carry__2_n_7;
  wire adder_subtractor_b_btint_a6_carry__3_i_1__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_i_2__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_i_3__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_i_4__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_n_1;
  wire adder_subtractor_b_btint_a6_carry__3_n_2;
  wire adder_subtractor_b_btint_a6_carry__3_n_3;
  wire adder_subtractor_b_btint_a6_carry__3_n_4;
  wire adder_subtractor_b_btint_a6_carry__3_n_5;
  wire adder_subtractor_b_btint_a6_carry__3_n_6;
  wire adder_subtractor_b_btint_a6_carry__3_n_7;
  wire adder_subtractor_b_btint_a6_carry__4_i_1__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_i_2__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_i_3__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_i_4__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_n_1;
  wire adder_subtractor_b_btint_a6_carry__4_n_2;
  wire adder_subtractor_b_btint_a6_carry__4_n_3;
  wire adder_subtractor_b_btint_a6_carry__4_n_4;
  wire adder_subtractor_b_btint_a6_carry__4_n_5;
  wire adder_subtractor_b_btint_a6_carry__4_n_6;
  wire adder_subtractor_b_btint_a6_carry__4_n_7;
  wire adder_subtractor_b_btint_a6_carry__5_i_1__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_i_2__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_i_3__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_i_4__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_n_1;
  wire adder_subtractor_b_btint_a6_carry__5_n_2;
  wire adder_subtractor_b_btint_a6_carry__5_n_3;
  wire adder_subtractor_b_btint_a6_carry__5_n_4;
  wire adder_subtractor_b_btint_a6_carry__5_n_5;
  wire adder_subtractor_b_btint_a6_carry__5_n_6;
  wire adder_subtractor_b_btint_a6_carry__5_n_7;
  wire adder_subtractor_b_btint_a6_carry__6_i_1__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__6_i_2__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__6_n_3;
  wire adder_subtractor_b_btint_a6_carry__6_n_6;
  wire adder_subtractor_b_btint_a6_carry__6_n_7;
  wire adder_subtractor_b_btint_a6_carry_i_1__0_n_0;
  wire adder_subtractor_b_btint_a6_carry_i_2__0_n_0;
  wire adder_subtractor_b_btint_a6_carry_i_3__0_n_0;
  wire adder_subtractor_b_btint_a6_carry_i_4__0_n_0;
  wire adder_subtractor_b_btint_a6_carry_n_0;
  wire adder_subtractor_b_btint_a6_carry_n_1;
  wire adder_subtractor_b_btint_a6_carry_n_2;
  wire adder_subtractor_b_btint_a6_carry_n_3;
  wire adder_subtractor_b_btint_a6_carry_n_4;
  wire adder_subtractor_b_btint_a6_carry_n_5;
  wire adder_subtractor_b_btint_a6_carry_n_6;
  wire adder_subtractor_b_btint_a6_carry_n_7;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 ;
  wire [28:0]adder_subtractor_b_btint_a8;
  wire adder_subtractor_b_btint_a8_carry__0_i_1__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_i_2__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_i_3__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_i_4__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_n_1;
  wire adder_subtractor_b_btint_a8_carry__0_n_2;
  wire adder_subtractor_b_btint_a8_carry__0_n_3;
  wire adder_subtractor_b_btint_a8_carry__0_n_4;
  wire adder_subtractor_b_btint_a8_carry__0_n_5;
  wire adder_subtractor_b_btint_a8_carry__0_n_6;
  wire adder_subtractor_b_btint_a8_carry__0_n_7;
  wire adder_subtractor_b_btint_a8_carry__1_i_1__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_i_2__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_i_3__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_i_4__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_n_1;
  wire adder_subtractor_b_btint_a8_carry__1_n_2;
  wire adder_subtractor_b_btint_a8_carry__1_n_3;
  wire adder_subtractor_b_btint_a8_carry__1_n_4;
  wire adder_subtractor_b_btint_a8_carry__1_n_5;
  wire adder_subtractor_b_btint_a8_carry__1_n_6;
  wire adder_subtractor_b_btint_a8_carry__1_n_7;
  wire adder_subtractor_b_btint_a8_carry__2_i_1__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_i_2__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_i_3__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_i_4__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_n_1;
  wire adder_subtractor_b_btint_a8_carry__2_n_2;
  wire adder_subtractor_b_btint_a8_carry__2_n_3;
  wire adder_subtractor_b_btint_a8_carry__2_n_4;
  wire adder_subtractor_b_btint_a8_carry__2_n_5;
  wire adder_subtractor_b_btint_a8_carry__2_n_6;
  wire adder_subtractor_b_btint_a8_carry__2_n_7;
  wire adder_subtractor_b_btint_a8_carry__3_i_1__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_i_2__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_i_3__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_i_4__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_n_1;
  wire adder_subtractor_b_btint_a8_carry__3_n_2;
  wire adder_subtractor_b_btint_a8_carry__3_n_3;
  wire adder_subtractor_b_btint_a8_carry__3_n_4;
  wire adder_subtractor_b_btint_a8_carry__3_n_5;
  wire adder_subtractor_b_btint_a8_carry__3_n_6;
  wire adder_subtractor_b_btint_a8_carry__3_n_7;
  wire adder_subtractor_b_btint_a8_carry__4_i_1__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_i_2__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_i_3__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_i_4__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_n_1;
  wire adder_subtractor_b_btint_a8_carry__4_n_2;
  wire adder_subtractor_b_btint_a8_carry__4_n_3;
  wire adder_subtractor_b_btint_a8_carry__4_n_4;
  wire adder_subtractor_b_btint_a8_carry__4_n_5;
  wire adder_subtractor_b_btint_a8_carry__4_n_6;
  wire adder_subtractor_b_btint_a8_carry__4_n_7;
  wire adder_subtractor_b_btint_a8_carry__5_i_1__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_i_2__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_i_3__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_i_4__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_n_1;
  wire adder_subtractor_b_btint_a8_carry__5_n_2;
  wire adder_subtractor_b_btint_a8_carry__5_n_3;
  wire adder_subtractor_b_btint_a8_carry__5_n_4;
  wire adder_subtractor_b_btint_a8_carry__5_n_5;
  wire adder_subtractor_b_btint_a8_carry__5_n_6;
  wire adder_subtractor_b_btint_a8_carry__5_n_7;
  wire adder_subtractor_b_btint_a8_carry__6_i_1__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__6_n_7;
  wire adder_subtractor_b_btint_a8_carry_i_1__0_n_0;
  wire adder_subtractor_b_btint_a8_carry_i_2__0_n_0;
  wire adder_subtractor_b_btint_a8_carry_i_3__0_n_0;
  wire adder_subtractor_b_btint_a8_carry_i_4__0_n_0;
  wire adder_subtractor_b_btint_a8_carry_n_0;
  wire adder_subtractor_b_btint_a8_carry_n_1;
  wire adder_subtractor_b_btint_a8_carry_n_2;
  wire adder_subtractor_b_btint_a8_carry_n_3;
  wire adder_subtractor_b_btint_a8_carry_n_4;
  wire adder_subtractor_b_btint_a8_carry_n_5;
  wire adder_subtractor_b_btint_a8_carry_n_6;
  wire adder_subtractor_b_btint_a8_carry_n_7;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a[0]_i_1__0_n_0 ;
  wire \adder_subtractor_b_btint_a[1]_i_1__0_n_0 ;
  wire \adder_subtractor_b_btint_a[2]_i_1__0_n_0 ;
  wire \adder_subtractor_b_btint_a[3]_i_1__0_n_0 ;
  wire \adder_subtractor_b_btint_a[4]_i_1__0_n_0 ;
  wire \adder_subtractor_b_btint_a[5]_i_1__0_n_0 ;
  wire \adder_subtractor_b_btint_a[6]_i_1__0_n_0 ;
  wire \adder_subtractor_b_btint_a[7]_i_1__0_n_0 ;
  wire [7:0]adder_subtractor_b_btint_b;
  wire \adder_subtractor_b_btint_b[0]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[1]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[2]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[3]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[4]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[5]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[6]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[7]_i_1_n_0 ;
  wire adder_subtractor_subtract_i_1__0_n_0;
  wire adder_subtractor_subtract_reg_n_0;
  wire \b_btint_a[7]_i_1__0_n_0 ;
  wire [6:0]b_btint_a_next;
  wire \b_btint_a_reg_n_0_[0] ;
  wire \b_btint_a_reg_n_0_[1] ;
  wire \b_btint_a_reg_n_0_[2] ;
  wire \b_btint_a_reg_n_0_[3] ;
  wire \b_btint_a_reg_n_0_[4] ;
  wire \b_btint_a_reg_n_0_[5] ;
  wire \b_btint_a_reg_n_0_[6] ;
  wire \b_btint_a_reg_n_0_[7] ;
  wire \b_btint_b[7]_i_1__0_n_0 ;
  wire b_btint_b_next;
  wire [6:0]b_btint_b_next0_in;
  wire \b_btint_b_reg_n_0_[0] ;
  wire \b_btint_b_reg_n_0_[1] ;
  wire \b_btint_b_reg_n_0_[2] ;
  wire \b_btint_b_reg_n_0_[3] ;
  wire \b_btint_b_reg_n_0_[4] ;
  wire \b_btint_b_reg_n_0_[5] ;
  wire \b_btint_b_reg_n_0_[6] ;
  wire \b_btint_b_reg_n_0_[7] ;
  wire [7:0]\b_old_btint_a_reg[7]_0 ;
  wire \b_old_btint_a_reg_n_0_[0] ;
  wire \b_old_btint_a_reg_n_0_[1] ;
  wire \b_old_btint_a_reg_n_0_[2] ;
  wire \b_old_btint_a_reg_n_0_[3] ;
  wire \b_old_btint_a_reg_n_0_[4] ;
  wire \b_old_btint_a_reg_n_0_[5] ;
  wire \b_old_btint_a_reg_n_0_[6] ;
  wire \b_old_btint_a_reg_n_0_[7] ;
  wire [7:0]\b_old_btint_b_reg[7]_0 ;
  wire \b_old_btint_b_reg_n_0_[0] ;
  wire \b_old_btint_b_reg_n_0_[1] ;
  wire \b_old_btint_b_reg_n_0_[2] ;
  wire \b_old_btint_b_reg_n_0_[3] ;
  wire \b_old_btint_b_reg_n_0_[4] ;
  wire \b_old_btint_b_reg_n_0_[5] ;
  wire \b_old_btint_b_reg_n_0_[6] ;
  wire i__carry__0_i_10__2_n_0;
  wire i__carry__0_i_10__3_n_0;
  wire i__carry__0_i_10__4_n_0;
  wire i__carry__0_i_11__2_n_0;
  wire i__carry__0_i_11__3_n_0;
  wire i__carry__0_i_11__4_n_0;
  wire i__carry__0_i_12__2_n_0;
  wire i__carry__0_i_12__3_n_0;
  wire i__carry__0_i_12__4_n_0;
  wire i__carry__0_i_13__2_n_0;
  wire i__carry__0_i_13__3_n_0;
  wire i__carry__0_i_13__4_n_0;
  wire i__carry__0_i_1__18_n_0;
  wire i__carry__0_i_1__18_n_1;
  wire i__carry__0_i_1__18_n_2;
  wire i__carry__0_i_1__18_n_3;
  wire i__carry__0_i_1__19_n_0;
  wire i__carry__0_i_1__19_n_1;
  wire i__carry__0_i_1__19_n_2;
  wire i__carry__0_i_1__19_n_3;
  wire i__carry__0_i_1__19_n_4;
  wire i__carry__0_i_1__19_n_5;
  wire i__carry__0_i_1__19_n_6;
  wire i__carry__0_i_1__19_n_7;
  wire i__carry__0_i_1__20_n_0;
  wire i__carry__0_i_1__20_n_1;
  wire i__carry__0_i_1__20_n_2;
  wire i__carry__0_i_1__20_n_3;
  wire i__carry__0_i_1__20_n_4;
  wire i__carry__0_i_1__20_n_5;
  wire i__carry__0_i_1__20_n_6;
  wire i__carry__0_i_1__20_n_7;
  wire i__carry__0_i_1__21_n_0;
  wire i__carry__0_i_1__22_n_0;
  wire i__carry__0_i_1__23_n_0;
  wire i__carry__0_i_1__24_n_0;
  wire i__carry__0_i_1__25_n_0;
  wire i__carry__0_i_1__26_n_0;
  wire i__carry__0_i_1__27_n_0;
  wire i__carry__0_i_1__28_n_0;
  wire i__carry__0_i_1__29_n_0;
  wire i__carry__0_i_1__30_n_0;
  wire i__carry__0_i_1__31_n_0;
  wire i__carry__0_i_1__32_n_0;
  wire i__carry__0_i_1__33_n_0;
  wire i__carry__0_i_1__34_n_0;
  wire i__carry__0_i_1__35_n_0;
  wire i__carry__0_i_1__36_n_0;
  wire i__carry__0_i_2__18_n_0;
  wire i__carry__0_i_2__19_n_0;
  wire i__carry__0_i_2__20_n_0;
  wire i__carry__0_i_2__21_n_0;
  wire i__carry__0_i_2__22_n_0;
  wire i__carry__0_i_2__23_n_0;
  wire i__carry__0_i_2__24_n_0;
  wire i__carry__0_i_2__25_n_0;
  wire i__carry__0_i_2__26_n_0;
  wire i__carry__0_i_2__27_n_0;
  wire i__carry__0_i_2__28_n_0;
  wire i__carry__0_i_2__29_n_0;
  wire i__carry__0_i_2__30_n_0;
  wire i__carry__0_i_2__31_n_0;
  wire i__carry__0_i_2__32_n_0;
  wire i__carry__0_i_2__33_n_0;
  wire i__carry__0_i_2__34_n_0;
  wire i__carry__0_i_2__35_n_0;
  wire i__carry__0_i_2__36_n_0;
  wire i__carry__0_i_3__18_n_0;
  wire i__carry__0_i_3__19_n_0;
  wire i__carry__0_i_3__20_n_0;
  wire i__carry__0_i_3__21_n_0;
  wire i__carry__0_i_3__22_n_0;
  wire i__carry__0_i_3__23_n_0;
  wire i__carry__0_i_3__24_n_0;
  wire i__carry__0_i_3__25_n_0;
  wire i__carry__0_i_3__26_n_0;
  wire i__carry__0_i_3__27_n_0;
  wire i__carry__0_i_3__28_n_0;
  wire i__carry__0_i_3__29_n_0;
  wire i__carry__0_i_3__30_n_0;
  wire i__carry__0_i_3__31_n_0;
  wire i__carry__0_i_3__32_n_0;
  wire i__carry__0_i_3__33_n_0;
  wire i__carry__0_i_3__34_n_0;
  wire i__carry__0_i_3__35_n_0;
  wire i__carry__0_i_3__36_n_0;
  wire i__carry__0_i_4__18_n_0;
  wire i__carry__0_i_4__19_n_0;
  wire i__carry__0_i_4__20_n_0;
  wire i__carry__0_i_4__21_n_0;
  wire i__carry__0_i_4__22_n_0;
  wire i__carry__0_i_4__23_n_0;
  wire i__carry__0_i_4__24_n_0;
  wire i__carry__0_i_4__25_n_0;
  wire i__carry__0_i_4__26_n_0;
  wire i__carry__0_i_4__27_n_0;
  wire i__carry__0_i_4__28_n_0;
  wire i__carry__0_i_4__29_n_0;
  wire i__carry__0_i_4__30_n_0;
  wire i__carry__0_i_4__31_n_0;
  wire i__carry__0_i_4__32_n_0;
  wire i__carry__0_i_4__33_n_0;
  wire i__carry__0_i_4__34_n_0;
  wire i__carry__0_i_4__35_n_0;
  wire i__carry__0_i_4__36_n_0;
  wire i__carry__0_i_5__12_n_0;
  wire i__carry__0_i_5__2_n_0;
  wire i__carry__0_i_5__3_n_0;
  wire i__carry__0_i_5__4_n_0;
  wire i__carry__0_i_6__12_n_0;
  wire i__carry__0_i_6__2_n_0;
  wire i__carry__0_i_6__3_n_0;
  wire i__carry__0_i_6__4_n_0;
  wire i__carry__0_i_7__12_n_0;
  wire i__carry__0_i_7__2_n_0;
  wire i__carry__0_i_7__3_n_0;
  wire i__carry__0_i_7__4_n_0;
  wire i__carry__0_i_8__12_n_0;
  wire i__carry__0_i_8__2_n_0;
  wire i__carry__0_i_8__3_n_0;
  wire i__carry__0_i_8__4_n_0;
  wire i__carry__0_i_9__2_n_0;
  wire i__carry__0_i_9__3_n_0;
  wire i__carry__0_i_9__4_n_0;
  wire i__carry__1_i_10__2_n_0;
  wire i__carry__1_i_10__3_n_0;
  wire i__carry__1_i_10__4_n_0;
  wire i__carry__1_i_11__2_n_0;
  wire i__carry__1_i_11__3_n_0;
  wire i__carry__1_i_11__4_n_0;
  wire i__carry__1_i_12__2_n_0;
  wire i__carry__1_i_12__3_n_0;
  wire i__carry__1_i_12__4_n_0;
  wire i__carry__1_i_13__2_n_0;
  wire i__carry__1_i_13__3_n_0;
  wire i__carry__1_i_13__4_n_0;
  wire i__carry__1_i_1__18_n_0;
  wire i__carry__1_i_1__18_n_1;
  wire i__carry__1_i_1__18_n_2;
  wire i__carry__1_i_1__18_n_3;
  wire i__carry__1_i_1__19_n_0;
  wire i__carry__1_i_1__19_n_1;
  wire i__carry__1_i_1__19_n_2;
  wire i__carry__1_i_1__19_n_3;
  wire i__carry__1_i_1__19_n_4;
  wire i__carry__1_i_1__19_n_5;
  wire i__carry__1_i_1__19_n_6;
  wire i__carry__1_i_1__19_n_7;
  wire i__carry__1_i_1__20_n_0;
  wire i__carry__1_i_1__20_n_1;
  wire i__carry__1_i_1__20_n_2;
  wire i__carry__1_i_1__20_n_3;
  wire i__carry__1_i_1__20_n_4;
  wire i__carry__1_i_1__20_n_5;
  wire i__carry__1_i_1__20_n_6;
  wire i__carry__1_i_1__20_n_7;
  wire i__carry__1_i_1__21_n_0;
  wire i__carry__1_i_1__22_n_0;
  wire i__carry__1_i_1__23_n_0;
  wire i__carry__1_i_1__24_n_0;
  wire i__carry__1_i_1__25_n_0;
  wire i__carry__1_i_1__26_n_0;
  wire i__carry__1_i_1__27_n_0;
  wire i__carry__1_i_1__28_n_0;
  wire i__carry__1_i_1__29_n_0;
  wire i__carry__1_i_1__30_n_0;
  wire i__carry__1_i_1__31_n_0;
  wire i__carry__1_i_1__32_n_0;
  wire i__carry__1_i_1__33_n_0;
  wire i__carry__1_i_1__34_n_0;
  wire i__carry__1_i_1__35_n_0;
  wire i__carry__1_i_1__36_n_0;
  wire i__carry__1_i_2__18_n_0;
  wire i__carry__1_i_2__19_n_0;
  wire i__carry__1_i_2__20_n_0;
  wire i__carry__1_i_2__21_n_0;
  wire i__carry__1_i_2__22_n_0;
  wire i__carry__1_i_2__23_n_0;
  wire i__carry__1_i_2__24_n_0;
  wire i__carry__1_i_2__25_n_0;
  wire i__carry__1_i_2__26_n_0;
  wire i__carry__1_i_2__27_n_0;
  wire i__carry__1_i_2__28_n_0;
  wire i__carry__1_i_2__29_n_0;
  wire i__carry__1_i_2__30_n_0;
  wire i__carry__1_i_2__31_n_0;
  wire i__carry__1_i_2__32_n_0;
  wire i__carry__1_i_2__33_n_0;
  wire i__carry__1_i_2__34_n_0;
  wire i__carry__1_i_2__35_n_0;
  wire i__carry__1_i_2__36_n_0;
  wire i__carry__1_i_3__18_n_0;
  wire i__carry__1_i_3__19_n_0;
  wire i__carry__1_i_3__20_n_0;
  wire i__carry__1_i_3__21_n_0;
  wire i__carry__1_i_3__22_n_0;
  wire i__carry__1_i_3__23_n_0;
  wire i__carry__1_i_3__24_n_0;
  wire i__carry__1_i_3__25_n_0;
  wire i__carry__1_i_3__26_n_0;
  wire i__carry__1_i_3__27_n_0;
  wire i__carry__1_i_3__28_n_0;
  wire i__carry__1_i_3__29_n_0;
  wire i__carry__1_i_3__30_n_0;
  wire i__carry__1_i_3__31_n_0;
  wire i__carry__1_i_3__32_n_0;
  wire i__carry__1_i_3__33_n_0;
  wire i__carry__1_i_3__34_n_0;
  wire i__carry__1_i_3__35_n_0;
  wire i__carry__1_i_3__36_n_0;
  wire i__carry__1_i_4__18_n_0;
  wire i__carry__1_i_4__19_n_0;
  wire i__carry__1_i_4__20_n_0;
  wire i__carry__1_i_4__21_n_0;
  wire i__carry__1_i_4__22_n_0;
  wire i__carry__1_i_4__23_n_0;
  wire i__carry__1_i_4__24_n_0;
  wire i__carry__1_i_4__25_n_0;
  wire i__carry__1_i_4__26_n_0;
  wire i__carry__1_i_4__27_n_0;
  wire i__carry__1_i_4__28_n_0;
  wire i__carry__1_i_4__29_n_0;
  wire i__carry__1_i_4__30_n_0;
  wire i__carry__1_i_4__31_n_0;
  wire i__carry__1_i_4__32_n_0;
  wire i__carry__1_i_4__33_n_0;
  wire i__carry__1_i_4__34_n_0;
  wire i__carry__1_i_4__35_n_0;
  wire i__carry__1_i_4__36_n_0;
  wire i__carry__1_i_5__12_n_0;
  wire i__carry__1_i_5__2_n_0;
  wire i__carry__1_i_5__3_n_0;
  wire i__carry__1_i_5__4_n_0;
  wire i__carry__1_i_6__12_n_0;
  wire i__carry__1_i_6__2_n_0;
  wire i__carry__1_i_6__3_n_0;
  wire i__carry__1_i_6__4_n_0;
  wire i__carry__1_i_7__12_n_0;
  wire i__carry__1_i_7__2_n_0;
  wire i__carry__1_i_7__3_n_0;
  wire i__carry__1_i_7__4_n_0;
  wire i__carry__1_i_8__12_n_0;
  wire i__carry__1_i_8__2_n_0;
  wire i__carry__1_i_8__3_n_0;
  wire i__carry__1_i_8__4_n_0;
  wire i__carry__1_i_9__2_n_0;
  wire i__carry__1_i_9__3_n_0;
  wire i__carry__1_i_9__4_n_0;
  wire i__carry__2_i_10__2_n_0;
  wire i__carry__2_i_10__3_n_0;
  wire i__carry__2_i_10__4_n_0;
  wire i__carry__2_i_11__2_n_0;
  wire i__carry__2_i_11__3_n_0;
  wire i__carry__2_i_11__4_n_0;
  wire i__carry__2_i_12__2_n_0;
  wire i__carry__2_i_12__3_n_0;
  wire i__carry__2_i_12__4_n_0;
  wire i__carry__2_i_13__2_n_0;
  wire i__carry__2_i_13__3_n_0;
  wire i__carry__2_i_13__4_n_0;
  wire i__carry__2_i_1__17_n_0;
  wire i__carry__2_i_1__17_n_1;
  wire i__carry__2_i_1__17_n_2;
  wire i__carry__2_i_1__17_n_3;
  wire i__carry__2_i_1__18_n_0;
  wire i__carry__2_i_1__18_n_1;
  wire i__carry__2_i_1__18_n_2;
  wire i__carry__2_i_1__18_n_3;
  wire i__carry__2_i_1__18_n_4;
  wire i__carry__2_i_1__18_n_5;
  wire i__carry__2_i_1__18_n_6;
  wire i__carry__2_i_1__18_n_7;
  wire i__carry__2_i_1__19_n_0;
  wire i__carry__2_i_1__19_n_1;
  wire i__carry__2_i_1__19_n_2;
  wire i__carry__2_i_1__19_n_3;
  wire i__carry__2_i_1__19_n_4;
  wire i__carry__2_i_1__19_n_5;
  wire i__carry__2_i_1__19_n_6;
  wire i__carry__2_i_1__19_n_7;
  wire i__carry__2_i_1__20_n_0;
  wire i__carry__2_i_1__21_n_0;
  wire i__carry__2_i_1__22_n_0;
  wire i__carry__2_i_1__23_n_0;
  wire i__carry__2_i_1__24_n_0;
  wire i__carry__2_i_1__25_n_0;
  wire i__carry__2_i_1__26_n_0;
  wire i__carry__2_i_1__27_n_0;
  wire i__carry__2_i_1__28_n_0;
  wire i__carry__2_i_1__29_n_0;
  wire i__carry__2_i_1__30_n_0;
  wire i__carry__2_i_1__31_n_0;
  wire i__carry__2_i_1__32_n_0;
  wire i__carry__2_i_1__33_n_0;
  wire i__carry__2_i_1__34_n_0;
  wire i__carry__2_i_1__72_n_0;
  wire i__carry__2_i_2__18_n_0;
  wire i__carry__2_i_2__19_n_0;
  wire i__carry__2_i_2__20_n_0;
  wire i__carry__2_i_2__21_n_0;
  wire i__carry__2_i_2__22_n_0;
  wire i__carry__2_i_2__23_n_0;
  wire i__carry__2_i_2__24_n_0;
  wire i__carry__2_i_2__25_n_0;
  wire i__carry__2_i_2__26_n_0;
  wire i__carry__2_i_2__27_n_0;
  wire i__carry__2_i_2__28_n_0;
  wire i__carry__2_i_2__29_n_0;
  wire i__carry__2_i_2__30_n_0;
  wire i__carry__2_i_2__31_n_0;
  wire i__carry__2_i_2__32_n_0;
  wire i__carry__2_i_2__33_n_0;
  wire i__carry__2_i_2__34_n_0;
  wire i__carry__2_i_2__35_n_0;
  wire i__carry__2_i_2__36_n_0;
  wire i__carry__2_i_3__18_n_0;
  wire i__carry__2_i_3__19_n_0;
  wire i__carry__2_i_3__20_n_0;
  wire i__carry__2_i_3__21_n_0;
  wire i__carry__2_i_3__22_n_0;
  wire i__carry__2_i_3__23_n_0;
  wire i__carry__2_i_3__24_n_0;
  wire i__carry__2_i_3__25_n_0;
  wire i__carry__2_i_3__26_n_0;
  wire i__carry__2_i_3__27_n_0;
  wire i__carry__2_i_3__28_n_0;
  wire i__carry__2_i_3__29_n_0;
  wire i__carry__2_i_3__30_n_0;
  wire i__carry__2_i_3__31_n_0;
  wire i__carry__2_i_3__32_n_0;
  wire i__carry__2_i_3__33_n_0;
  wire i__carry__2_i_3__34_n_0;
  wire i__carry__2_i_3__35_n_0;
  wire i__carry__2_i_3__36_n_0;
  wire i__carry__2_i_4__18_n_0;
  wire i__carry__2_i_4__19_n_0;
  wire i__carry__2_i_4__20_n_0;
  wire i__carry__2_i_4__21_n_0;
  wire i__carry__2_i_4__22_n_0;
  wire i__carry__2_i_4__23_n_0;
  wire i__carry__2_i_4__24_n_0;
  wire i__carry__2_i_4__25_n_0;
  wire i__carry__2_i_4__26_n_0;
  wire i__carry__2_i_4__27_n_0;
  wire i__carry__2_i_4__28_n_0;
  wire i__carry__2_i_4__29_n_0;
  wire i__carry__2_i_4__30_n_0;
  wire i__carry__2_i_4__31_n_0;
  wire i__carry__2_i_4__32_n_0;
  wire i__carry__2_i_4__33_n_0;
  wire i__carry__2_i_4__34_n_0;
  wire i__carry__2_i_4__35_n_0;
  wire i__carry__2_i_4__36_n_0;
  wire i__carry__2_i_5__12_n_0;
  wire i__carry__2_i_5__2_n_0;
  wire i__carry__2_i_5__3_n_0;
  wire i__carry__2_i_5__4_n_0;
  wire i__carry__2_i_6__12_n_0;
  wire i__carry__2_i_6__2_n_0;
  wire i__carry__2_i_6__3_n_0;
  wire i__carry__2_i_6__4_n_0;
  wire i__carry__2_i_7__12_n_0;
  wire i__carry__2_i_7__2_n_0;
  wire i__carry__2_i_7__3_n_0;
  wire i__carry__2_i_7__4_n_0;
  wire i__carry__2_i_8__12_n_0;
  wire i__carry__2_i_8__2_n_0;
  wire i__carry__2_i_8__3_n_0;
  wire i__carry__2_i_8__4_n_0;
  wire i__carry__2_i_9__2_n_0;
  wire i__carry__2_i_9__3_n_0;
  wire i__carry__2_i_9__4_n_0;
  wire i__carry__3_i_10__2_n_0;
  wire i__carry__3_i_10__3_n_0;
  wire i__carry__3_i_10__4_n_0;
  wire i__carry__3_i_11__2_n_0;
  wire i__carry__3_i_11__3_n_0;
  wire i__carry__3_i_11__4_n_0;
  wire i__carry__3_i_12__2_n_0;
  wire i__carry__3_i_12__3_n_0;
  wire i__carry__3_i_12__4_n_0;
  wire i__carry__3_i_13__2_n_0;
  wire i__carry__3_i_13__3_n_0;
  wire i__carry__3_i_13__4_n_0;
  wire i__carry__3_i_1__17_n_0;
  wire i__carry__3_i_1__17_n_1;
  wire i__carry__3_i_1__17_n_2;
  wire i__carry__3_i_1__17_n_3;
  wire i__carry__3_i_1__18_n_0;
  wire i__carry__3_i_1__18_n_1;
  wire i__carry__3_i_1__18_n_2;
  wire i__carry__3_i_1__18_n_3;
  wire i__carry__3_i_1__18_n_4;
  wire i__carry__3_i_1__18_n_5;
  wire i__carry__3_i_1__18_n_6;
  wire i__carry__3_i_1__18_n_7;
  wire i__carry__3_i_1__19_n_0;
  wire i__carry__3_i_1__19_n_1;
  wire i__carry__3_i_1__19_n_2;
  wire i__carry__3_i_1__19_n_3;
  wire i__carry__3_i_1__19_n_4;
  wire i__carry__3_i_1__19_n_5;
  wire i__carry__3_i_1__19_n_6;
  wire i__carry__3_i_1__19_n_7;
  wire i__carry__3_i_1__20_n_0;
  wire i__carry__3_i_1__21_n_0;
  wire i__carry__3_i_1__22_n_0;
  wire i__carry__3_i_1__23_n_0;
  wire i__carry__3_i_1__24_n_0;
  wire i__carry__3_i_1__25_n_0;
  wire i__carry__3_i_1__26_n_0;
  wire i__carry__3_i_1__27_n_0;
  wire i__carry__3_i_1__28_n_0;
  wire i__carry__3_i_1__29_n_0;
  wire i__carry__3_i_1__30_n_0;
  wire i__carry__3_i_1__31_n_0;
  wire i__carry__3_i_1__32_n_0;
  wire i__carry__3_i_1__33_n_0;
  wire i__carry__3_i_1__34_n_0;
  wire i__carry__3_i_2__17_n_0;
  wire i__carry__3_i_2__18_n_0;
  wire i__carry__3_i_2__19_n_0;
  wire i__carry__3_i_2__20_n_0;
  wire i__carry__3_i_2__21_n_0;
  wire i__carry__3_i_2__22_n_0;
  wire i__carry__3_i_2__23_n_0;
  wire i__carry__3_i_2__24_n_0;
  wire i__carry__3_i_2__25_n_0;
  wire i__carry__3_i_2__26_n_0;
  wire i__carry__3_i_2__27_n_0;
  wire i__carry__3_i_2__28_n_0;
  wire i__carry__3_i_2__29_n_0;
  wire i__carry__3_i_2__30_n_0;
  wire i__carry__3_i_2__31_n_0;
  wire i__carry__3_i_2__32_n_0;
  wire i__carry__3_i_2__33_n_0;
  wire i__carry__3_i_2__34_n_0;
  wire i__carry__3_i_3__17_n_0;
  wire i__carry__3_i_3__18_n_0;
  wire i__carry__3_i_3__19_n_0;
  wire i__carry__3_i_3__20_n_0;
  wire i__carry__3_i_3__21_n_0;
  wire i__carry__3_i_3__22_n_0;
  wire i__carry__3_i_3__23_n_0;
  wire i__carry__3_i_3__24_n_0;
  wire i__carry__3_i_3__25_n_0;
  wire i__carry__3_i_3__26_n_0;
  wire i__carry__3_i_3__27_n_0;
  wire i__carry__3_i_3__28_n_0;
  wire i__carry__3_i_3__29_n_0;
  wire i__carry__3_i_3__30_n_0;
  wire i__carry__3_i_3__31_n_0;
  wire i__carry__3_i_3__32_n_0;
  wire i__carry__3_i_3__33_n_0;
  wire i__carry__3_i_3__34_n_0;
  wire i__carry__3_i_4__17_n_0;
  wire i__carry__3_i_4__18_n_0;
  wire i__carry__3_i_4__19_n_0;
  wire i__carry__3_i_4__20_n_0;
  wire i__carry__3_i_4__21_n_0;
  wire i__carry__3_i_4__22_n_0;
  wire i__carry__3_i_4__23_n_0;
  wire i__carry__3_i_4__24_n_0;
  wire i__carry__3_i_4__25_n_0;
  wire i__carry__3_i_4__26_n_0;
  wire i__carry__3_i_4__27_n_0;
  wire i__carry__3_i_4__28_n_0;
  wire i__carry__3_i_4__29_n_0;
  wire i__carry__3_i_4__30_n_0;
  wire i__carry__3_i_4__31_n_0;
  wire i__carry__3_i_4__32_n_0;
  wire i__carry__3_i_4__33_n_0;
  wire i__carry__3_i_4__34_n_0;
  wire i__carry__3_i_5__2_n_0;
  wire i__carry__3_i_5__3_n_0;
  wire i__carry__3_i_5__4_n_0;
  wire i__carry__3_i_6__2_n_0;
  wire i__carry__3_i_6__3_n_0;
  wire i__carry__3_i_6__4_n_0;
  wire i__carry__3_i_7__2_n_0;
  wire i__carry__3_i_7__3_n_0;
  wire i__carry__3_i_7__4_n_0;
  wire i__carry__3_i_8__2_n_0;
  wire i__carry__3_i_8__3_n_0;
  wire i__carry__3_i_8__4_n_0;
  wire i__carry__3_i_9__2_n_0;
  wire i__carry__3_i_9__3_n_0;
  wire i__carry__3_i_9__4_n_0;
  wire i__carry__4_i_10__2_n_0;
  wire i__carry__4_i_10__3_n_0;
  wire i__carry__4_i_10__4_n_0;
  wire i__carry__4_i_11__2_n_0;
  wire i__carry__4_i_11__3_n_0;
  wire i__carry__4_i_11__4_n_0;
  wire i__carry__4_i_12__2_n_0;
  wire i__carry__4_i_12__3_n_0;
  wire i__carry__4_i_12__4_n_0;
  wire i__carry__4_i_13__2_n_0;
  wire i__carry__4_i_13__3_n_0;
  wire i__carry__4_i_13__4_n_0;
  wire i__carry__4_i_1__17_n_0;
  wire i__carry__4_i_1__17_n_1;
  wire i__carry__4_i_1__17_n_2;
  wire i__carry__4_i_1__17_n_3;
  wire i__carry__4_i_1__18_n_0;
  wire i__carry__4_i_1__18_n_1;
  wire i__carry__4_i_1__18_n_2;
  wire i__carry__4_i_1__18_n_3;
  wire i__carry__4_i_1__18_n_4;
  wire i__carry__4_i_1__18_n_5;
  wire i__carry__4_i_1__18_n_6;
  wire i__carry__4_i_1__18_n_7;
  wire i__carry__4_i_1__19_n_0;
  wire i__carry__4_i_1__19_n_1;
  wire i__carry__4_i_1__19_n_2;
  wire i__carry__4_i_1__19_n_3;
  wire i__carry__4_i_1__19_n_4;
  wire i__carry__4_i_1__19_n_5;
  wire i__carry__4_i_1__19_n_6;
  wire i__carry__4_i_1__19_n_7;
  wire i__carry__4_i_1__20_n_0;
  wire i__carry__4_i_1__21_n_0;
  wire i__carry__4_i_1__22_n_0;
  wire i__carry__4_i_1__23_n_0;
  wire i__carry__4_i_1__24_n_0;
  wire i__carry__4_i_1__25_n_0;
  wire i__carry__4_i_1__26_n_0;
  wire i__carry__4_i_1__27_n_0;
  wire i__carry__4_i_1__28_n_0;
  wire i__carry__4_i_1__29_n_0;
  wire i__carry__4_i_1__30_n_0;
  wire i__carry__4_i_1__31_n_0;
  wire i__carry__4_i_1__32_n_0;
  wire i__carry__4_i_1__33_n_0;
  wire i__carry__4_i_1__34_n_0;
  wire i__carry__4_i_2__17_n_0;
  wire i__carry__4_i_2__18_n_0;
  wire i__carry__4_i_2__19_n_0;
  wire i__carry__4_i_2__20_n_0;
  wire i__carry__4_i_2__21_n_0;
  wire i__carry__4_i_2__22_n_0;
  wire i__carry__4_i_2__23_n_0;
  wire i__carry__4_i_2__24_n_0;
  wire i__carry__4_i_2__25_n_0;
  wire i__carry__4_i_2__26_n_0;
  wire i__carry__4_i_2__27_n_0;
  wire i__carry__4_i_2__28_n_0;
  wire i__carry__4_i_2__29_n_0;
  wire i__carry__4_i_2__30_n_0;
  wire i__carry__4_i_2__31_n_0;
  wire i__carry__4_i_2__32_n_0;
  wire i__carry__4_i_2__33_n_0;
  wire i__carry__4_i_2__34_n_0;
  wire i__carry__4_i_3__17_n_0;
  wire i__carry__4_i_3__18_n_0;
  wire i__carry__4_i_3__19_n_0;
  wire i__carry__4_i_3__20_n_0;
  wire i__carry__4_i_3__21_n_0;
  wire i__carry__4_i_3__22_n_0;
  wire i__carry__4_i_3__23_n_0;
  wire i__carry__4_i_3__24_n_0;
  wire i__carry__4_i_3__25_n_0;
  wire i__carry__4_i_3__26_n_0;
  wire i__carry__4_i_3__27_n_0;
  wire i__carry__4_i_3__28_n_0;
  wire i__carry__4_i_3__29_n_0;
  wire i__carry__4_i_3__30_n_0;
  wire i__carry__4_i_3__31_n_0;
  wire i__carry__4_i_3__32_n_0;
  wire i__carry__4_i_3__33_n_0;
  wire i__carry__4_i_3__34_n_0;
  wire i__carry__4_i_4__17_n_0;
  wire i__carry__4_i_4__18_n_0;
  wire i__carry__4_i_4__19_n_0;
  wire i__carry__4_i_4__20_n_0;
  wire i__carry__4_i_4__21_n_0;
  wire i__carry__4_i_4__22_n_0;
  wire i__carry__4_i_4__23_n_0;
  wire i__carry__4_i_4__24_n_0;
  wire i__carry__4_i_4__25_n_0;
  wire i__carry__4_i_4__26_n_0;
  wire i__carry__4_i_4__27_n_0;
  wire i__carry__4_i_4__28_n_0;
  wire i__carry__4_i_4__29_n_0;
  wire i__carry__4_i_4__30_n_0;
  wire i__carry__4_i_4__31_n_0;
  wire i__carry__4_i_4__32_n_0;
  wire i__carry__4_i_4__33_n_0;
  wire i__carry__4_i_4__34_n_0;
  wire i__carry__4_i_5__2_n_0;
  wire i__carry__4_i_5__3_n_0;
  wire i__carry__4_i_5__4_n_0;
  wire i__carry__4_i_6__2_n_0;
  wire i__carry__4_i_6__3_n_0;
  wire i__carry__4_i_6__4_n_0;
  wire i__carry__4_i_7__2_n_0;
  wire i__carry__4_i_7__3_n_0;
  wire i__carry__4_i_7__4_n_0;
  wire i__carry__4_i_8__2_n_0;
  wire i__carry__4_i_8__3_n_0;
  wire i__carry__4_i_8__4_n_0;
  wire i__carry__4_i_9__2_n_0;
  wire i__carry__4_i_9__3_n_0;
  wire i__carry__4_i_9__4_n_0;
  wire i__carry__5_i_1__17_n_3;
  wire i__carry__5_i_1__18_n_3;
  wire i__carry__5_i_1__18_n_6;
  wire i__carry__5_i_1__18_n_7;
  wire i__carry__5_i_1__19_n_3;
  wire i__carry__5_i_1__19_n_6;
  wire i__carry__5_i_1__19_n_7;
  wire i__carry__5_i_1__20_n_0;
  wire i__carry__5_i_1__21_n_0;
  wire i__carry__5_i_1__22_n_0;
  wire i__carry__5_i_1__23_n_0;
  wire i__carry__5_i_1__24_n_0;
  wire i__carry__5_i_1__25_n_0;
  wire i__carry__5_i_1__26_n_0;
  wire i__carry__5_i_1__27_n_0;
  wire i__carry__5_i_1__28_n_0;
  wire i__carry__5_i_1__29_n_0;
  wire i__carry__5_i_1__30_n_0;
  wire i__carry__5_i_1__31_n_0;
  wire i__carry__5_i_1__32_n_0;
  wire i__carry__5_i_1__33_n_0;
  wire i__carry__5_i_1__34_n_0;
  wire i__carry__5_i_2__17_n_0;
  wire i__carry__5_i_2__18_n_0;
  wire i__carry__5_i_2__19_n_0;
  wire i__carry__5_i_2__20_n_0;
  wire i__carry__5_i_2__21_n_0;
  wire i__carry__5_i_2__22_n_0;
  wire i__carry__5_i_2__23_n_0;
  wire i__carry__5_i_2__24_n_0;
  wire i__carry__5_i_2__25_n_0;
  wire i__carry__5_i_2__26_n_0;
  wire i__carry__5_i_2__27_n_0;
  wire i__carry__5_i_2__28_n_0;
  wire i__carry__5_i_2__29_n_0;
  wire i__carry__5_i_2__30_n_0;
  wire i__carry__5_i_2__31_n_0;
  wire i__carry__5_i_2__32_n_0;
  wire i__carry__5_i_2__33_n_0;
  wire i__carry__5_i_2__34_n_0;
  wire i__carry__5_i_3__17_n_0;
  wire i__carry__5_i_3__18_n_0;
  wire i__carry__5_i_3__19_n_0;
  wire i__carry__5_i_3__20_n_0;
  wire i__carry__5_i_3__21_n_0;
  wire i__carry__5_i_3__22_n_0;
  wire i__carry__5_i_3__23_n_0;
  wire i__carry__5_i_3__24_n_0;
  wire i__carry__5_i_3__25_n_0;
  wire i__carry__5_i_3__26_n_0;
  wire i__carry__5_i_3__27_n_0;
  wire i__carry__5_i_3__28_n_0;
  wire i__carry__5_i_3__29_n_0;
  wire i__carry__5_i_3__30_n_0;
  wire i__carry__5_i_3__31_n_0;
  wire i__carry__5_i_3__32_n_0;
  wire i__carry__5_i_3__33_n_0;
  wire i__carry__5_i_3__34_n_0;
  wire i__carry__5_i_4__17_n_0;
  wire i__carry__5_i_4__18_n_0;
  wire i__carry__5_i_4__19_n_0;
  wire i__carry__5_i_4__20_n_0;
  wire i__carry__5_i_4__21_n_0;
  wire i__carry__5_i_4__22_n_0;
  wire i__carry__5_i_4__23_n_0;
  wire i__carry__5_i_4__24_n_0;
  wire i__carry__5_i_4__25_n_0;
  wire i__carry__5_i_4__26_n_0;
  wire i__carry__5_i_4__27_n_0;
  wire i__carry__5_i_4__28_n_0;
  wire i__carry__5_i_4__29_n_0;
  wire i__carry__5_i_4__30_n_0;
  wire i__carry__5_i_4__31_n_0;
  wire i__carry__5_i_4__32_n_0;
  wire i__carry__5_i_4__33_n_0;
  wire i__carry__5_i_4__34_n_0;
  wire i__carry__5_i_5__3_n_0;
  wire i__carry__5_i_5__4_n_0;
  wire i__carry__5_i_6__2_n_0;
  wire i__carry__5_i_6__3_n_0;
  wire i__carry__5_i_6__4_n_0;
  wire i__carry__5_i_7__2_n_0;
  wire i__carry__5_i_7__3_n_0;
  wire i__carry__5_i_7__4_n_0;
  wire i__carry__6_i_1__11_n_0;
  wire i__carry__6_i_1__12_n_0;
  wire i__carry__6_i_1__13_n_0;
  wire i__carry__6_i_1__14_n_0;
  wire i__carry__6_i_1__15_n_0;
  wire i__carry__6_i_1__16_n_0;
  wire i__carry__6_i_1__17_n_0;
  wire i__carry__6_i_1__18_n_0;
  wire i__carry__6_i_1__19_n_0;
  wire i__carry__6_i_1__20_n_0;
  wire i__carry__6_i_1__21_n_0;
  wire i__carry__6_i_1__22_n_0;
  wire i__carry__6_i_2__10_n_0;
  wire i__carry__6_i_2__11_n_0;
  wire i__carry__6_i_2__12_n_0;
  wire i__carry__6_i_2__13_n_0;
  wire i__carry__6_i_2__14_n_0;
  wire i__carry__6_i_2__15_n_0;
  wire i__carry__6_i_2__16_n_0;
  wire i__carry__6_i_2__8_n_0;
  wire i__carry__6_i_2__9_n_0;
  wire i__carry__6_i_3__10_n_0;
  wire i__carry__6_i_3__5_n_0;
  wire i__carry__6_i_3__6_n_0;
  wire i__carry__6_i_3__7_n_0;
  wire i__carry__6_i_3__8_n_0;
  wire i__carry__6_i_3__9_n_0;
  wire i__carry__6_i_4__2_n_0;
  wire i__carry__6_i_4__3_n_0;
  wire i__carry__6_i_4__4_n_0;
  wire i__carry_i_10__2_n_0;
  wire i__carry_i_10__3_n_0;
  wire i__carry_i_10__4_n_0;
  wire i__carry_i_11__2_n_0;
  wire i__carry_i_11__3_n_0;
  wire i__carry_i_11__4_n_0;
  wire i__carry_i_12__2_n_0;
  wire i__carry_i_12__3_n_0;
  wire i__carry_i_12__4_n_0;
  wire i__carry_i_1__21_n_0;
  wire i__carry_i_1__21_n_1;
  wire i__carry_i_1__21_n_2;
  wire i__carry_i_1__21_n_3;
  wire i__carry_i_1__22_n_0;
  wire i__carry_i_1__22_n_1;
  wire i__carry_i_1__22_n_2;
  wire i__carry_i_1__22_n_3;
  wire i__carry_i_1__22_n_4;
  wire i__carry_i_1__22_n_5;
  wire i__carry_i_1__22_n_6;
  wire i__carry_i_1__22_n_7;
  wire i__carry_i_1__23_n_0;
  wire i__carry_i_1__23_n_1;
  wire i__carry_i_1__23_n_2;
  wire i__carry_i_1__23_n_3;
  wire i__carry_i_1__23_n_4;
  wire i__carry_i_1__23_n_5;
  wire i__carry_i_1__23_n_6;
  wire i__carry_i_1__23_n_7;
  wire i__carry_i_1__24_n_0;
  wire i__carry_i_1__25_n_0;
  wire i__carry_i_1__26_n_0;
  wire i__carry_i_1__27_n_0;
  wire i__carry_i_1__28_n_0;
  wire i__carry_i_1__29_n_0;
  wire i__carry_i_1__30_n_0;
  wire i__carry_i_1__31_n_0;
  wire i__carry_i_1__32_n_0;
  wire i__carry_i_1__33_n_0;
  wire i__carry_i_1__34_n_0;
  wire i__carry_i_1__35_n_0;
  wire i__carry_i_1__36_n_0;
  wire i__carry_i_1__37_n_0;
  wire i__carry_i_1__38_n_0;
  wire i__carry_i_1__39_n_0;
  wire i__carry_i_1__40_n_0;
  wire i__carry_i_1__41_n_0;
  wire i__carry_i_1__42_n_0;
  wire i__carry_i_2__21_n_0;
  wire i__carry_i_2__22_n_0;
  wire i__carry_i_2__23_n_0;
  wire i__carry_i_2__24_n_0;
  wire i__carry_i_2__25_n_0;
  wire i__carry_i_2__26_n_0;
  wire i__carry_i_2__27_n_0;
  wire i__carry_i_2__28_n_0;
  wire i__carry_i_2__29_n_0;
  wire i__carry_i_2__30_n_0;
  wire i__carry_i_2__31_n_0;
  wire i__carry_i_2__32_n_0;
  wire i__carry_i_2__33_n_0;
  wire i__carry_i_2__34_n_0;
  wire i__carry_i_2__35_n_0;
  wire i__carry_i_2__36_n_0;
  wire i__carry_i_2__37_n_0;
  wire i__carry_i_2__38_n_0;
  wire i__carry_i_2__39_n_0;
  wire i__carry_i_2__40_n_0;
  wire i__carry_i_2__41_n_0;
  wire i__carry_i_2__42_n_0;
  wire i__carry_i_3__21_n_0;
  wire i__carry_i_3__22_n_0;
  wire i__carry_i_3__23_n_0;
  wire i__carry_i_3__24_n_0;
  wire i__carry_i_3__25_n_0;
  wire i__carry_i_3__26_n_0;
  wire i__carry_i_3__27_n_0;
  wire i__carry_i_3__28_n_0;
  wire i__carry_i_3__29_n_0;
  wire i__carry_i_3__30_n_0;
  wire i__carry_i_3__31_n_0;
  wire i__carry_i_3__32_n_0;
  wire i__carry_i_3__33_n_0;
  wire i__carry_i_3__34_n_0;
  wire i__carry_i_3__35_n_0;
  wire i__carry_i_3__36_n_0;
  wire i__carry_i_3__37_n_0;
  wire i__carry_i_3__38_n_0;
  wire i__carry_i_3__39_n_0;
  wire i__carry_i_3__40_n_0;
  wire i__carry_i_3__41_n_0;
  wire i__carry_i_3__42_n_0;
  wire i__carry_i_4__20_n_0;
  wire i__carry_i_4__21_n_0;
  wire i__carry_i_4__22_n_0;
  wire i__carry_i_4__23_n_0;
  wire i__carry_i_4__24_n_0;
  wire i__carry_i_4__25_n_0;
  wire i__carry_i_4__26_n_0;
  wire i__carry_i_4__27_n_0;
  wire i__carry_i_4__28_n_0;
  wire i__carry_i_4__29_n_0;
  wire i__carry_i_4__30_n_0;
  wire i__carry_i_4__31_n_0;
  wire i__carry_i_4__32_n_0;
  wire i__carry_i_4__33_n_0;
  wire i__carry_i_4__34_n_0;
  wire i__carry_i_4__35_n_0;
  wire i__carry_i_4__36_n_0;
  wire i__carry_i_4__37_n_0;
  wire i__carry_i_4__38_n_0;
  wire i__carry_i_4__39_n_0;
  wire i__carry_i_4__40_n_0;
  wire i__carry_i_5__12_n_0;
  wire i__carry_i_5__2_n_0;
  wire i__carry_i_5__3_n_0;
  wire i__carry_i_5__4_n_0;
  wire i__carry_i_6__12_n_0;
  wire i__carry_i_6__2_n_0;
  wire i__carry_i_6__3_n_0;
  wire i__carry_i_6__4_n_0;
  wire i__carry_i_7__12_n_0;
  wire i__carry_i_7__2_n_0;
  wire i__carry_i_7__3_n_0;
  wire i__carry_i_7__4_n_0;
  wire i__carry_i_8__12_n_0;
  wire i__carry_i_8__3_n_0;
  wire i__carry_i_8__4_n_0;
  wire i__carry_i_9__2_n_0;
  wire i__carry_i_9__3_n_0;
  wire i__carry_i_9__4_n_0;
  wire [31:0]lock;
  wire \lock[12]_i_3__0_n_0 ;
  wire \lock[12]_i_4__0_n_0 ;
  wire \lock[12]_i_5__0_n_0 ;
  wire \lock[12]_i_6__0_n_0 ;
  wire \lock[16]_i_3__0_n_0 ;
  wire \lock[16]_i_4__0_n_0 ;
  wire \lock[16]_i_5__0_n_0 ;
  wire \lock[16]_i_6__0_n_0 ;
  wire \lock[20]_i_3__0_n_0 ;
  wire \lock[20]_i_4__0_n_0 ;
  wire \lock[20]_i_5__0_n_0 ;
  wire \lock[20]_i_6__0_n_0 ;
  wire \lock[24]_i_3__0_n_0 ;
  wire \lock[24]_i_4__0_n_0 ;
  wire \lock[24]_i_5__0_n_0 ;
  wire \lock[24]_i_6__0_n_0 ;
  wire \lock[28]_i_3__0_n_0 ;
  wire \lock[28]_i_4__0_n_0 ;
  wire \lock[28]_i_5__0_n_0 ;
  wire \lock[28]_i_6__0_n_0 ;
  wire \lock[31]_i_3__0_n_0 ;
  wire \lock[31]_i_4__0_n_0 ;
  wire \lock[31]_i_5__0_n_0 ;
  wire \lock[4]_i_3__0_n_0 ;
  wire \lock[4]_i_4__0_n_0 ;
  wire \lock[4]_i_5__0_n_0 ;
  wire \lock[4]_i_6__0_n_0 ;
  wire \lock[8]_i_3__0_n_0 ;
  wire \lock[8]_i_4__0_n_0 ;
  wire \lock[8]_i_5__0_n_0 ;
  wire \lock[8]_i_6__0_n_0 ;
  wire [31:1]lock_next0;
  wire lock_next1;
  wire lock_next1_carry__0_i_1__0_n_0;
  wire lock_next1_carry__0_i_2__0_n_0;
  wire lock_next1_carry__0_i_3__0_n_0;
  wire lock_next1_carry__0_i_4__0_n_0;
  wire lock_next1_carry__0_i_5__0_n_0;
  wire lock_next1_carry__0_i_6__0_n_0;
  wire lock_next1_carry__0_i_7__0_n_0;
  wire lock_next1_carry__0_i_8__0_n_0;
  wire lock_next1_carry__0_n_0;
  wire lock_next1_carry__0_n_1;
  wire lock_next1_carry__0_n_2;
  wire lock_next1_carry__0_n_3;
  wire lock_next1_carry__1_i_1__0_n_0;
  wire lock_next1_carry__1_i_2__0_n_0;
  wire lock_next1_carry__1_i_3__0_n_0;
  wire lock_next1_carry__1_i_4__0_n_0;
  wire lock_next1_carry__1_i_5__0_n_0;
  wire lock_next1_carry__1_i_6__0_n_0;
  wire lock_next1_carry__1_i_7__0_n_0;
  wire lock_next1_carry__1_i_8__0_n_0;
  wire lock_next1_carry__1_n_0;
  wire lock_next1_carry__1_n_1;
  wire lock_next1_carry__1_n_2;
  wire lock_next1_carry__1_n_3;
  wire lock_next1_carry__2_i_1__0_n_0;
  wire lock_next1_carry__2_i_2__0_n_0;
  wire lock_next1_carry__2_i_3__0_n_0;
  wire lock_next1_carry__2_i_4__0_n_0;
  wire lock_next1_carry__2_i_5__0_n_0;
  wire lock_next1_carry__2_i_6__0_n_0;
  wire lock_next1_carry__2_i_7__0_n_0;
  wire lock_next1_carry__2_i_8__0_n_0;
  wire lock_next1_carry__2_n_1;
  wire lock_next1_carry__2_n_2;
  wire lock_next1_carry__2_n_3;
  wire lock_next1_carry_i_1__0_n_0;
  wire lock_next1_carry_i_2__0_n_0;
  wire lock_next1_carry_i_3__0_n_0;
  wire lock_next1_carry_i_4__0_n_0;
  wire lock_next1_carry_i_5__0_n_0;
  wire lock_next1_carry_i_6__0_n_0;
  wire lock_next1_carry_i_7__0_n_0;
  wire lock_next1_carry_i_8__0_n_0;
  wire lock_next1_carry_n_0;
  wire lock_next1_carry_n_1;
  wire lock_next1_carry_n_2;
  wire lock_next1_carry_n_3;
  wire [31:0]lock_next__0;
  wire lock_next_n_0;
  wire \lock_reg[12]_i_2__0_n_0 ;
  wire \lock_reg[12]_i_2__0_n_1 ;
  wire \lock_reg[12]_i_2__0_n_2 ;
  wire \lock_reg[12]_i_2__0_n_3 ;
  wire \lock_reg[16]_i_2__0_n_0 ;
  wire \lock_reg[16]_i_2__0_n_1 ;
  wire \lock_reg[16]_i_2__0_n_2 ;
  wire \lock_reg[16]_i_2__0_n_3 ;
  wire \lock_reg[20]_i_2__0_n_0 ;
  wire \lock_reg[20]_i_2__0_n_1 ;
  wire \lock_reg[20]_i_2__0_n_2 ;
  wire \lock_reg[20]_i_2__0_n_3 ;
  wire \lock_reg[24]_i_2__0_n_0 ;
  wire \lock_reg[24]_i_2__0_n_1 ;
  wire \lock_reg[24]_i_2__0_n_2 ;
  wire \lock_reg[24]_i_2__0_n_3 ;
  wire \lock_reg[28]_i_2__0_n_0 ;
  wire \lock_reg[28]_i_2__0_n_1 ;
  wire \lock_reg[28]_i_2__0_n_2 ;
  wire \lock_reg[28]_i_2__0_n_3 ;
  wire \lock_reg[31]_i_2__0_n_2 ;
  wire \lock_reg[31]_i_2__0_n_3 ;
  wire \lock_reg[4]_i_2__0_n_0 ;
  wire \lock_reg[4]_i_2__0_n_1 ;
  wire \lock_reg[4]_i_2__0_n_2 ;
  wire \lock_reg[4]_i_2__0_n_3 ;
  wire \lock_reg[8]_i_2__0_n_0 ;
  wire \lock_reg[8]_i_2__0_n_1 ;
  wire \lock_reg[8]_i_2__0_n_2 ;
  wire \lock_reg[8]_i_2__0_n_3 ;
  wire matrix_vector_clock;
  wire [7:0]\multiplier_product_btint_b_reg[7]_0 ;
  wire p_0_in;
  wire shift_register_reset;
  wire shift_register_reset_i_1__0_n_0;
  wire [7:0]shift_register_state_btint_b;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:3]NLW_adder_subtractor_b_btint_a10_carry__5_CO_UNCONNECTED;
  wire [3:3]\NLW_adder_subtractor_b_btint_a10_inferred__0/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a10_inferred__1/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a10_inferred__2/i__carry__5_CO_UNCONNECTED ;
  wire [3:2]NLW_adder_subtractor_b_btint_a12_carry__5_CO_UNCONNECTED;
  wire [3:3]NLW_adder_subtractor_b_btint_a12_carry__5_O_UNCONNECTED;
  wire [3:1]NLW_adder_subtractor_b_btint_a12_carry__5_i_1__0_CO_UNCONNECTED;
  wire [3:2]NLW_adder_subtractor_b_btint_a12_carry__5_i_1__0_O_UNCONNECTED;
  wire [3:2]\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_O_UNCONNECTED ;
  wire [3:0]NLW_adder_subtractor_b_btint_a1_carry_O_UNCONNECTED;
  wire [3:0]NLW_adder_subtractor_b_btint_a1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_adder_subtractor_b_btint_a1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_adder_subtractor_b_btint_a1_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:3]NLW_adder_subtractor_b_btint_a2_carry__6_CO_UNCONNECTED;
  wire [3:3]\NLW_adder_subtractor_b_btint_a2_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a2_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a2_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]NLW_adder_subtractor_b_btint_a4_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_adder_subtractor_b_btint_a4_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_O_UNCONNECTED ;
  wire [3:1]NLW_adder_subtractor_b_btint_a6_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_adder_subtractor_b_btint_a6_carry__6_O_UNCONNECTED;
  wire [3:1]\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_O_UNCONNECTED ;
  wire [3:0]NLW_adder_subtractor_b_btint_a8_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_adder_subtractor_b_btint_a8_carry__6_O_UNCONNECTED;
  wire [3:0]\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_O_UNCONNECTED ;
  wire [3:1]NLW_i__carry__5_i_1__17_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__5_i_1__17_O_UNCONNECTED;
  wire [3:1]NLW_i__carry__5_i_1__18_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__5_i_1__18_O_UNCONNECTED;
  wire [3:1]NLW_i__carry__5_i_1__19_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__5_i_1__19_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_lock_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_lock_reg[31]_i_2__0_O_UNCONNECTED ;

  FDRE \a_old_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(Q[0]),
        .Q(\a_old_btint_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(Q[1]),
        .Q(\a_old_btint_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(Q[2]),
        .Q(\a_old_btint_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(Q[3]),
        .Q(\a_old_btint_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(Q[4]),
        .Q(\a_old_btint_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(Q[5]),
        .Q(\a_old_btint_a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(Q[6]),
        .Q(\a_old_btint_a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(Q[7]),
        .Q(\a_old_btint_a_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\a_old_btint_b_reg[7]_0 [0]),
        .Q(\a_old_btint_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\a_old_btint_b_reg[7]_0 [1]),
        .Q(\a_old_btint_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\a_old_btint_b_reg[7]_0 [2]),
        .Q(\a_old_btint_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\a_old_btint_b_reg[7]_0 [3]),
        .Q(\a_old_btint_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\a_old_btint_b_reg[7]_0 [4]),
        .Q(\a_old_btint_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\a_old_btint_b_reg[7]_0 [5]),
        .Q(\a_old_btint_b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\a_old_btint_b_reg[7]_0 [6]),
        .Q(\a_old_btint_b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\a_old_btint_b_reg[7]_0 [7]),
        .Q(\a_old_btint_b_reg_n_0_[7] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__24_n_0,i__carry_i_2__21_n_0,i__carry_i_3__21_n_0,i__carry_i_4__35_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__12_n_0,i__carry_i_6__12_n_0,i__carry_i_7__12_n_0,i__carry_i_8__12_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__21_n_0,i__carry__0_i_2__18_n_0,i__carry__0_i_3__18_n_0,i__carry__0_i_4__18_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_5__12_n_0,i__carry__0_i_6__12_n_0,i__carry__0_i_7__12_n_0,i__carry__0_i_8__12_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__21_n_0,i__carry__1_i_2__18_n_0,i__carry__1_i_3__18_n_0,i__carry__1_i_4__18_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_5__12_n_0,i__carry__1_i_6__12_n_0,i__carry__1_i_7__12_n_0,i__carry__1_i_8__12_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__72_n_0,i__carry__2_i_2__18_n_0,i__carry__2_i_3__18_n_0,i__carry__2_i_4__18_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_5__12_n_0,i__carry__2_i_6__12_n_0,i__carry__2_i_7__12_n_0,i__carry__2_i_8__12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a10_carry_n_0,adder_subtractor_b_btint_a10_carry_n_1,adder_subtractor_b_btint_a10_carry_n_2,adder_subtractor_b_btint_a10_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12_carry_n_5,adder_subtractor_b_btint_a12_carry_n_6,adder_subtractor_b_btint_a12_carry_n_7,\b_old_btint_a_reg_n_0_[4] }),
        .O({adder_subtractor_b_btint_a10_carry_n_4,adder_subtractor_b_btint_a10_carry_n_5,adder_subtractor_b_btint_a10_carry_n_6,adder_subtractor_b_btint_a10_carry_n_7}),
        .S({adder_subtractor_b_btint_a10_carry_i_1__0_n_0,adder_subtractor_b_btint_a10_carry_i_2__0_n_0,adder_subtractor_b_btint_a10_carry_i_3__0_n_0,adder_subtractor_b_btint_a10_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__0
       (.CI(adder_subtractor_b_btint_a10_carry_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__0_n_0,adder_subtractor_b_btint_a10_carry__0_n_1,adder_subtractor_b_btint_a10_carry__0_n_2,adder_subtractor_b_btint_a10_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__0_n_5,adder_subtractor_b_btint_a12_carry__0_n_6,adder_subtractor_b_btint_a12_carry__0_n_7,adder_subtractor_b_btint_a12_carry_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__0_n_4,adder_subtractor_b_btint_a10_carry__0_n_5,adder_subtractor_b_btint_a10_carry__0_n_6,adder_subtractor_b_btint_a10_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__0_i_1__0_n_0,adder_subtractor_b_btint_a10_carry__0_i_2__0_n_0,adder_subtractor_b_btint_a10_carry__0_i_3__0_n_0,adder_subtractor_b_btint_a10_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_1__0
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_5),
        .O(adder_subtractor_b_btint_a10_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_6),
        .O(adder_subtractor_b_btint_a10_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_7),
        .O(adder_subtractor_b_btint_a10_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_4__0
       (.I0(adder_subtractor_b_btint_a12_carry_n_4),
        .O(adder_subtractor_b_btint_a10_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__1
       (.CI(adder_subtractor_b_btint_a10_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__1_n_0,adder_subtractor_b_btint_a10_carry__1_n_1,adder_subtractor_b_btint_a10_carry__1_n_2,adder_subtractor_b_btint_a10_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__1_n_5,adder_subtractor_b_btint_a12_carry__1_n_6,adder_subtractor_b_btint_a12_carry__1_n_7,adder_subtractor_b_btint_a12_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__1_n_4,adder_subtractor_b_btint_a10_carry__1_n_5,adder_subtractor_b_btint_a10_carry__1_n_6,adder_subtractor_b_btint_a10_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__1_i_1__0_n_0,adder_subtractor_b_btint_a10_carry__1_i_2__0_n_0,adder_subtractor_b_btint_a10_carry__1_i_3__0_n_0,adder_subtractor_b_btint_a10_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_1__0
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_5),
        .O(adder_subtractor_b_btint_a10_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_6),
        .O(adder_subtractor_b_btint_a10_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_7),
        .O(adder_subtractor_b_btint_a10_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_4__0
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_4),
        .O(adder_subtractor_b_btint_a10_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__2
       (.CI(adder_subtractor_b_btint_a10_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__2_n_0,adder_subtractor_b_btint_a10_carry__2_n_1,adder_subtractor_b_btint_a10_carry__2_n_2,adder_subtractor_b_btint_a10_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__2_n_5,adder_subtractor_b_btint_a12_carry__2_n_6,adder_subtractor_b_btint_a12_carry__2_n_7,adder_subtractor_b_btint_a12_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__2_n_4,adder_subtractor_b_btint_a10_carry__2_n_5,adder_subtractor_b_btint_a10_carry__2_n_6,adder_subtractor_b_btint_a10_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__2_i_1__0_n_0,adder_subtractor_b_btint_a10_carry__2_i_2__0_n_0,adder_subtractor_b_btint_a10_carry__2_i_3__0_n_0,adder_subtractor_b_btint_a10_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_1__0
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_5),
        .O(adder_subtractor_b_btint_a10_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_6),
        .O(adder_subtractor_b_btint_a10_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_7),
        .O(adder_subtractor_b_btint_a10_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_4__0
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_4),
        .O(adder_subtractor_b_btint_a10_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__3
       (.CI(adder_subtractor_b_btint_a10_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__3_n_0,adder_subtractor_b_btint_a10_carry__3_n_1,adder_subtractor_b_btint_a10_carry__3_n_2,adder_subtractor_b_btint_a10_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__3_n_5,adder_subtractor_b_btint_a12_carry__3_n_6,adder_subtractor_b_btint_a12_carry__3_n_7,adder_subtractor_b_btint_a12_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__3_n_4,adder_subtractor_b_btint_a10_carry__3_n_5,adder_subtractor_b_btint_a10_carry__3_n_6,adder_subtractor_b_btint_a10_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__3_i_1__0_n_0,adder_subtractor_b_btint_a10_carry__3_i_2__0_n_0,adder_subtractor_b_btint_a10_carry__3_i_3__0_n_0,adder_subtractor_b_btint_a10_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_1__0
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_5),
        .O(adder_subtractor_b_btint_a10_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_6),
        .O(adder_subtractor_b_btint_a10_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_7),
        .O(adder_subtractor_b_btint_a10_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_4__0
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_4),
        .O(adder_subtractor_b_btint_a10_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__4
       (.CI(adder_subtractor_b_btint_a10_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__4_n_0,adder_subtractor_b_btint_a10_carry__4_n_1,adder_subtractor_b_btint_a10_carry__4_n_2,adder_subtractor_b_btint_a10_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__4_n_5,adder_subtractor_b_btint_a12_carry__4_n_6,adder_subtractor_b_btint_a12_carry__4_n_7,adder_subtractor_b_btint_a12_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__4_n_4,adder_subtractor_b_btint_a10_carry__4_n_5,adder_subtractor_b_btint_a10_carry__4_n_6,adder_subtractor_b_btint_a10_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__4_i_1__0_n_0,adder_subtractor_b_btint_a10_carry__4_i_2__0_n_0,adder_subtractor_b_btint_a10_carry__4_i_3__0_n_0,adder_subtractor_b_btint_a10_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_1__0
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_5),
        .O(adder_subtractor_b_btint_a10_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_6),
        .O(adder_subtractor_b_btint_a10_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_7),
        .O(adder_subtractor_b_btint_a10_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_4__0
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_4),
        .O(adder_subtractor_b_btint_a10_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__5
       (.CI(adder_subtractor_b_btint_a10_carry__4_n_0),
        .CO({NLW_adder_subtractor_b_btint_a10_carry__5_CO_UNCONNECTED[3],adder_subtractor_b_btint_a10_carry__5_n_1,adder_subtractor_b_btint_a10_carry__5_n_2,adder_subtractor_b_btint_a10_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a12_carry__5_n_6,adder_subtractor_b_btint_a12_carry__5_n_7,adder_subtractor_b_btint_a12_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__5_n_4,adder_subtractor_b_btint_a10_carry__5_n_5,adder_subtractor_b_btint_a10_carry__5_n_6,adder_subtractor_b_btint_a10_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__5_i_1__0_n_0,adder_subtractor_b_btint_a10_carry__5_i_2__0_n_0,adder_subtractor_b_btint_a10_carry__5_i_3__0_n_0,adder_subtractor_b_btint_a10_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_1__0
       (.I0(adder_subtractor_b_btint_a12_carry__5_n_5),
        .O(adder_subtractor_b_btint_a10_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry__5_n_6),
        .O(adder_subtractor_b_btint_a10_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry__5_n_7),
        .O(adder_subtractor_b_btint_a10_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_4__0
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_4),
        .O(adder_subtractor_b_btint_a10_carry__5_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry_i_1__0
       (.I0(adder_subtractor_b_btint_a12_carry_n_5),
        .O(adder_subtractor_b_btint_a10_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry_n_6),
        .O(adder_subtractor_b_btint_a10_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry_n_7),
        .O(adder_subtractor_b_btint_a10_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a10_carry_i_4__0
       (.I0(\b_old_btint_a_reg_n_0_[4] ),
        .I1(\b_old_btint_b_reg_n_0_[4] ),
        .O(adder_subtractor_b_btint_a10_carry_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12[2:0],\b_old_btint_a_reg[7]_0 [4]}),
        .O(adder_subtractor_b_btint_a10[3:0]),
        .S({i__carry_i_1__25_n_0,i__carry_i_2__23_n_0,i__carry_i_3__23_n_0,i__carry_i_4__20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[6:3]),
        .O(adder_subtractor_b_btint_a10[7:4]),
        .S({i__carry__0_i_1__22_n_0,i__carry__0_i_2__20_n_0,i__carry__0_i_3__20_n_0,i__carry__0_i_4__20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[10:7]),
        .O(adder_subtractor_b_btint_a10[11:8]),
        .S({i__carry__1_i_1__22_n_0,i__carry__1_i_2__20_n_0,i__carry__1_i_3__20_n_0,i__carry__1_i_4__20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[14:11]),
        .O(adder_subtractor_b_btint_a10[15:12]),
        .S({i__carry__2_i_1__20_n_0,i__carry__2_i_2__20_n_0,i__carry__2_i_3__20_n_0,i__carry__2_i_4__20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[18:15]),
        .O(adder_subtractor_b_btint_a10[19:16]),
        .S({i__carry__3_i_1__20_n_0,i__carry__3_i_2__18_n_0,i__carry__3_i_3__18_n_0,i__carry__3_i_4__18_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[22:19]),
        .O(adder_subtractor_b_btint_a10[23:20]),
        .S({i__carry__4_i_1__20_n_0,i__carry__4_i_2__18_n_0,i__carry__4_i_3__18_n_0,i__carry__4_i_4__18_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a10_inferred__0/i__carry__5_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a12[25:23]}),
        .O(adder_subtractor_b_btint_a10[27:24]),
        .S({i__carry__5_i_1__20_n_0,i__carry__5_i_2__18_n_0,i__carry__5_i_3__18_n_0,i__carry__5_i_4__18_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[4] }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__30_n_0,i__carry_i_2__29_n_0,i__carry_i_3__29_n_0,i__carry_i_4__25_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__27_n_0,i__carry__0_i_2__26_n_0,i__carry__0_i_3__26_n_0,i__carry__0_i_4__26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__27_n_0,i__carry__1_i_2__26_n_0,i__carry__1_i_3__26_n_0,i__carry__1_i_4__26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__25_n_0,i__carry__2_i_2__26_n_0,i__carry__2_i_3__26_n_0,i__carry__2_i_4__26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__25_n_0,i__carry__3_i_2__24_n_0,i__carry__3_i_3__24_n_0,i__carry__3_i_4__24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__25_n_0,i__carry__4_i_2__24_n_0,i__carry__4_i_3__24_n_0,i__carry__4_i_4__24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a10_inferred__1/i__carry__5_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__25_n_0,i__carry__5_i_2__24_n_0,i__carry__5_i_3__24_n_0,i__carry__5_i_4__24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 ,Q[4]}),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__35_n_0,i__carry_i_2__35_n_0,i__carry_i_3__35_n_0,i__carry_i_4__30_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__32_n_0,i__carry__0_i_2__32_n_0,i__carry__0_i_3__32_n_0,i__carry__0_i_4__32_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__32_n_0,i__carry__1_i_2__32_n_0,i__carry__1_i_3__32_n_0,i__carry__1_i_4__32_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__30_n_0,i__carry__2_i_2__32_n_0,i__carry__2_i_3__32_n_0,i__carry__2_i_4__32_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__30_n_0,i__carry__3_i_2__30_n_0,i__carry__3_i_3__30_n_0,i__carry__3_i_4__30_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__30_n_0,i__carry__4_i_2__30_n_0,i__carry__4_i_3__30_n_0,i__carry__4_i_4__30_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a10_inferred__2/i__carry__5_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__30_n_0,i__carry__5_i_2__30_n_0,i__carry__5_i_3__30_n_0,i__carry__5_i_4__30_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a12_carry_n_0,adder_subtractor_b_btint_a12_carry_n_1,adder_subtractor_b_btint_a12_carry_n_2,adder_subtractor_b_btint_a12_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12_carry_i_1__0_n_5,adder_subtractor_b_btint_a12_carry_i_1__0_n_6,adder_subtractor_b_btint_a12_carry_i_1__0_n_7,\b_old_btint_a_reg_n_0_[5] }),
        .O({adder_subtractor_b_btint_a12_carry_n_4,adder_subtractor_b_btint_a12_carry_n_5,adder_subtractor_b_btint_a12_carry_n_6,adder_subtractor_b_btint_a12_carry_n_7}),
        .S({adder_subtractor_b_btint_a12_carry_i_2__0_n_0,adder_subtractor_b_btint_a12_carry_i_3__0_n_0,adder_subtractor_b_btint_a12_carry_i_4__0_n_0,adder_subtractor_b_btint_a12_carry_i_5__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__0
       (.CI(adder_subtractor_b_btint_a12_carry_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__0_n_0,adder_subtractor_b_btint_a12_carry__0_n_1,adder_subtractor_b_btint_a12_carry__0_n_2,adder_subtractor_b_btint_a12_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__0_i_1__0_n_5,adder_subtractor_b_btint_a12_carry__0_i_1__0_n_6,adder_subtractor_b_btint_a12_carry__0_i_1__0_n_7,adder_subtractor_b_btint_a12_carry_i_1__0_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__0_n_4,adder_subtractor_b_btint_a12_carry__0_n_5,adder_subtractor_b_btint_a12_carry__0_n_6,adder_subtractor_b_btint_a12_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__0_i_2__0_n_0,adder_subtractor_b_btint_a12_carry__0_i_3__0_n_0,adder_subtractor_b_btint_a12_carry__0_i_4__0_n_0,adder_subtractor_b_btint_a12_carry__0_i_5__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_10__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_10__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_11__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_11__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_12__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_12__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_13__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_13__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__0_i_1__0
       (.CI(adder_subtractor_b_btint_a12_carry_i_1__0_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__0_i_1__0_n_0,adder_subtractor_b_btint_a12_carry__0_i_1__0_n_1,adder_subtractor_b_btint_a12_carry__0_i_1__0_n_2,adder_subtractor_b_btint_a12_carry__0_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__0_i_6__0_n_0,adder_subtractor_b_btint_a12_carry__0_i_7__0_n_0,adder_subtractor_b_btint_a12_carry__0_i_8__0_n_0,adder_subtractor_b_btint_a12_carry__0_i_9__0_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__0_i_1__0_n_4,adder_subtractor_b_btint_a12_carry__0_i_1__0_n_5,adder_subtractor_b_btint_a12_carry__0_i_1__0_n_6,adder_subtractor_b_btint_a12_carry__0_i_1__0_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__0_i_10__0_n_0,adder_subtractor_b_btint_a12_carry__0_i_11__0_n_0,adder_subtractor_b_btint_a12_carry__0_i_12__0_n_0,adder_subtractor_b_btint_a12_carry__0_i_13__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1__0_n_5),
        .O(adder_subtractor_b_btint_a12_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1__0_n_6),
        .O(adder_subtractor_b_btint_a12_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_4__0
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1__0_n_7),
        .O(adder_subtractor_b_btint_a12_carry__0_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_5__0
       (.I0(adder_subtractor_b_btint_a12_carry_i_1__0_n_4),
        .O(adder_subtractor_b_btint_a12_carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_6__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_7__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_8__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_9__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_9__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__1
       (.CI(adder_subtractor_b_btint_a12_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__1_n_0,adder_subtractor_b_btint_a12_carry__1_n_1,adder_subtractor_b_btint_a12_carry__1_n_2,adder_subtractor_b_btint_a12_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__1_i_1__0_n_5,adder_subtractor_b_btint_a12_carry__1_i_1__0_n_6,adder_subtractor_b_btint_a12_carry__1_i_1__0_n_7,adder_subtractor_b_btint_a12_carry__0_i_1__0_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__1_n_4,adder_subtractor_b_btint_a12_carry__1_n_5,adder_subtractor_b_btint_a12_carry__1_n_6,adder_subtractor_b_btint_a12_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__1_i_2__0_n_0,adder_subtractor_b_btint_a12_carry__1_i_3__0_n_0,adder_subtractor_b_btint_a12_carry__1_i_4__0_n_0,adder_subtractor_b_btint_a12_carry__1_i_5__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_10__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_10__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_11__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_11__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_12__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_12__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_13__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_13__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__1_i_1__0
       (.CI(adder_subtractor_b_btint_a12_carry__0_i_1__0_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__1_i_1__0_n_0,adder_subtractor_b_btint_a12_carry__1_i_1__0_n_1,adder_subtractor_b_btint_a12_carry__1_i_1__0_n_2,adder_subtractor_b_btint_a12_carry__1_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__1_i_6__0_n_0,adder_subtractor_b_btint_a12_carry__1_i_7__0_n_0,adder_subtractor_b_btint_a12_carry__1_i_8__0_n_0,adder_subtractor_b_btint_a12_carry__1_i_9__0_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__1_i_1__0_n_4,adder_subtractor_b_btint_a12_carry__1_i_1__0_n_5,adder_subtractor_b_btint_a12_carry__1_i_1__0_n_6,adder_subtractor_b_btint_a12_carry__1_i_1__0_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__1_i_10__0_n_0,adder_subtractor_b_btint_a12_carry__1_i_11__0_n_0,adder_subtractor_b_btint_a12_carry__1_i_12__0_n_0,adder_subtractor_b_btint_a12_carry__1_i_13__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1__0_n_5),
        .O(adder_subtractor_b_btint_a12_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1__0_n_6),
        .O(adder_subtractor_b_btint_a12_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_4__0
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1__0_n_7),
        .O(adder_subtractor_b_btint_a12_carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_5__0
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1__0_n_4),
        .O(adder_subtractor_b_btint_a12_carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_6__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_7__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_8__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_9__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_9__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__2
       (.CI(adder_subtractor_b_btint_a12_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__2_n_0,adder_subtractor_b_btint_a12_carry__2_n_1,adder_subtractor_b_btint_a12_carry__2_n_2,adder_subtractor_b_btint_a12_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__2_i_1__0_n_5,adder_subtractor_b_btint_a12_carry__2_i_1__0_n_6,adder_subtractor_b_btint_a12_carry__2_i_1__0_n_7,adder_subtractor_b_btint_a12_carry__1_i_1__0_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__2_n_4,adder_subtractor_b_btint_a12_carry__2_n_5,adder_subtractor_b_btint_a12_carry__2_n_6,adder_subtractor_b_btint_a12_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__2_i_2__0_n_0,adder_subtractor_b_btint_a12_carry__2_i_3__0_n_0,adder_subtractor_b_btint_a12_carry__2_i_4__0_n_0,adder_subtractor_b_btint_a12_carry__2_i_5__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_10__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_10__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_11__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_11__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_12__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_12__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_13__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_13__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__2_i_1__0
       (.CI(adder_subtractor_b_btint_a12_carry__1_i_1__0_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__2_i_1__0_n_0,adder_subtractor_b_btint_a12_carry__2_i_1__0_n_1,adder_subtractor_b_btint_a12_carry__2_i_1__0_n_2,adder_subtractor_b_btint_a12_carry__2_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__2_i_6__0_n_0,adder_subtractor_b_btint_a12_carry__2_i_7__0_n_0,adder_subtractor_b_btint_a12_carry__2_i_8__0_n_0,adder_subtractor_b_btint_a12_carry__2_i_9__0_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__2_i_1__0_n_4,adder_subtractor_b_btint_a12_carry__2_i_1__0_n_5,adder_subtractor_b_btint_a12_carry__2_i_1__0_n_6,adder_subtractor_b_btint_a12_carry__2_i_1__0_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__2_i_10__0_n_0,adder_subtractor_b_btint_a12_carry__2_i_11__0_n_0,adder_subtractor_b_btint_a12_carry__2_i_12__0_n_0,adder_subtractor_b_btint_a12_carry__2_i_13__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1__0_n_5),
        .O(adder_subtractor_b_btint_a12_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1__0_n_6),
        .O(adder_subtractor_b_btint_a12_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_4__0
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1__0_n_7),
        .O(adder_subtractor_b_btint_a12_carry__2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_5__0
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1__0_n_4),
        .O(adder_subtractor_b_btint_a12_carry__2_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_6__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_7__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_8__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_9__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_9__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__3
       (.CI(adder_subtractor_b_btint_a12_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__3_n_0,adder_subtractor_b_btint_a12_carry__3_n_1,adder_subtractor_b_btint_a12_carry__3_n_2,adder_subtractor_b_btint_a12_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__3_i_1__0_n_5,adder_subtractor_b_btint_a12_carry__3_i_1__0_n_6,adder_subtractor_b_btint_a12_carry__3_i_1__0_n_7,adder_subtractor_b_btint_a12_carry__2_i_1__0_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__3_n_4,adder_subtractor_b_btint_a12_carry__3_n_5,adder_subtractor_b_btint_a12_carry__3_n_6,adder_subtractor_b_btint_a12_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__3_i_2__0_n_0,adder_subtractor_b_btint_a12_carry__3_i_3__0_n_0,adder_subtractor_b_btint_a12_carry__3_i_4__0_n_0,adder_subtractor_b_btint_a12_carry__3_i_5__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_10__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_10__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_11__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_11__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_12__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_12__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_13__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_13__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__3_i_1__0
       (.CI(adder_subtractor_b_btint_a12_carry__2_i_1__0_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__3_i_1__0_n_0,adder_subtractor_b_btint_a12_carry__3_i_1__0_n_1,adder_subtractor_b_btint_a12_carry__3_i_1__0_n_2,adder_subtractor_b_btint_a12_carry__3_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__3_i_6__0_n_0,adder_subtractor_b_btint_a12_carry__3_i_7__0_n_0,adder_subtractor_b_btint_a12_carry__3_i_8__0_n_0,adder_subtractor_b_btint_a12_carry__3_i_9__0_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__3_i_1__0_n_4,adder_subtractor_b_btint_a12_carry__3_i_1__0_n_5,adder_subtractor_b_btint_a12_carry__3_i_1__0_n_6,adder_subtractor_b_btint_a12_carry__3_i_1__0_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__3_i_10__0_n_0,adder_subtractor_b_btint_a12_carry__3_i_11__0_n_0,adder_subtractor_b_btint_a12_carry__3_i_12__0_n_0,adder_subtractor_b_btint_a12_carry__3_i_13__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1__0_n_5),
        .O(adder_subtractor_b_btint_a12_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1__0_n_6),
        .O(adder_subtractor_b_btint_a12_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_4__0
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1__0_n_7),
        .O(adder_subtractor_b_btint_a12_carry__3_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_5__0
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1__0_n_4),
        .O(adder_subtractor_b_btint_a12_carry__3_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_6__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_7__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_8__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_9__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_9__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__4
       (.CI(adder_subtractor_b_btint_a12_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__4_n_0,adder_subtractor_b_btint_a12_carry__4_n_1,adder_subtractor_b_btint_a12_carry__4_n_2,adder_subtractor_b_btint_a12_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__4_i_1__0_n_5,adder_subtractor_b_btint_a12_carry__4_i_1__0_n_6,adder_subtractor_b_btint_a12_carry__4_i_1__0_n_7,adder_subtractor_b_btint_a12_carry__3_i_1__0_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__4_n_4,adder_subtractor_b_btint_a12_carry__4_n_5,adder_subtractor_b_btint_a12_carry__4_n_6,adder_subtractor_b_btint_a12_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__4_i_2__0_n_0,adder_subtractor_b_btint_a12_carry__4_i_3__0_n_0,adder_subtractor_b_btint_a12_carry__4_i_4__0_n_0,adder_subtractor_b_btint_a12_carry__4_i_5__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_10__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_10__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_11__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_11__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_12__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_12__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_13__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_13__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__4_i_1__0
       (.CI(adder_subtractor_b_btint_a12_carry__3_i_1__0_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__4_i_1__0_n_0,adder_subtractor_b_btint_a12_carry__4_i_1__0_n_1,adder_subtractor_b_btint_a12_carry__4_i_1__0_n_2,adder_subtractor_b_btint_a12_carry__4_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__4_i_6__0_n_0,adder_subtractor_b_btint_a12_carry__4_i_7__0_n_0,adder_subtractor_b_btint_a12_carry__4_i_8__0_n_0,adder_subtractor_b_btint_a12_carry__4_i_9__0_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__4_i_1__0_n_4,adder_subtractor_b_btint_a12_carry__4_i_1__0_n_5,adder_subtractor_b_btint_a12_carry__4_i_1__0_n_6,adder_subtractor_b_btint_a12_carry__4_i_1__0_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__4_i_10__0_n_0,adder_subtractor_b_btint_a12_carry__4_i_11__0_n_0,adder_subtractor_b_btint_a12_carry__4_i_12__0_n_0,adder_subtractor_b_btint_a12_carry__4_i_13__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1__0_n_5),
        .O(adder_subtractor_b_btint_a12_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1__0_n_6),
        .O(adder_subtractor_b_btint_a12_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_4__0
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1__0_n_7),
        .O(adder_subtractor_b_btint_a12_carry__4_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_5__0
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1__0_n_4),
        .O(adder_subtractor_b_btint_a12_carry__4_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_6__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_7__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_8__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_9__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_9__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__5
       (.CI(adder_subtractor_b_btint_a12_carry__4_n_0),
        .CO({NLW_adder_subtractor_b_btint_a12_carry__5_CO_UNCONNECTED[3:2],adder_subtractor_b_btint_a12_carry__5_n_2,adder_subtractor_b_btint_a12_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a12_carry__5_i_1__0_n_7,adder_subtractor_b_btint_a12_carry__4_i_1__0_n_4}),
        .O({NLW_adder_subtractor_b_btint_a12_carry__5_O_UNCONNECTED[3],adder_subtractor_b_btint_a12_carry__5_n_5,adder_subtractor_b_btint_a12_carry__5_n_6,adder_subtractor_b_btint_a12_carry__5_n_7}),
        .S({1'b0,adder_subtractor_b_btint_a12_carry__5_i_2__0_n_0,adder_subtractor_b_btint_a12_carry__5_i_3__0_n_0,adder_subtractor_b_btint_a12_carry__5_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__5_i_1__0
       (.CI(adder_subtractor_b_btint_a12_carry__4_i_1__0_n_0),
        .CO({NLW_adder_subtractor_b_btint_a12_carry__5_i_1__0_CO_UNCONNECTED[3:1],adder_subtractor_b_btint_a12_carry__5_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a12_carry__5_i_5__0_n_0}),
        .O({NLW_adder_subtractor_b_btint_a12_carry__5_i_1__0_O_UNCONNECTED[3:2],adder_subtractor_b_btint_a12_carry__5_i_1__0_n_6,adder_subtractor_b_btint_a12_carry__5_i_1__0_n_7}),
        .S({1'b0,1'b0,adder_subtractor_b_btint_a12_carry__5_i_6__0_n_0,adder_subtractor_b_btint_a12_carry__5_i_7__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry__5_i_1__0_n_6),
        .O(adder_subtractor_b_btint_a12_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry__5_i_1__0_n_7),
        .O(adder_subtractor_b_btint_a12_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_4__0
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1__0_n_4),
        .O(adder_subtractor_b_btint_a12_carry__5_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_5__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__5_i_5__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__5_i_6__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__5_i_6__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__5_i_7__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__5_i_7__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry_i_10__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a12_carry_i_11__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a12_carry_i_12__0
       (.I0(\b_old_btint_a_reg_n_0_[6] ),
        .I1(\b_old_btint_b_reg_n_0_[6] ),
        .O(adder_subtractor_b_btint_a12_carry_i_12__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry_i_1__0
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a12_carry_i_1__0_n_0,adder_subtractor_b_btint_a12_carry_i_1__0_n_1,adder_subtractor_b_btint_a12_carry_i_1__0_n_2,adder_subtractor_b_btint_a12_carry_i_1__0_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12_carry_i_6__0_n_0,adder_subtractor_b_btint_a12_carry_i_7__0_n_0,adder_subtractor_b_btint_a12_carry_i_8__0_n_0,\b_old_btint_a_reg_n_0_[6] }),
        .O({adder_subtractor_b_btint_a12_carry_i_1__0_n_4,adder_subtractor_b_btint_a12_carry_i_1__0_n_5,adder_subtractor_b_btint_a12_carry_i_1__0_n_6,adder_subtractor_b_btint_a12_carry_i_1__0_n_7}),
        .S({adder_subtractor_b_btint_a12_carry_i_9__0_n_0,adder_subtractor_b_btint_a12_carry_i_10__0_n_0,adder_subtractor_b_btint_a12_carry_i_11__0_n_0,adder_subtractor_b_btint_a12_carry_i_12__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry_i_2__0
       (.I0(adder_subtractor_b_btint_a12_carry_i_1__0_n_5),
        .O(adder_subtractor_b_btint_a12_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry_i_3__0
       (.I0(adder_subtractor_b_btint_a12_carry_i_1__0_n_6),
        .O(adder_subtractor_b_btint_a12_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry_i_4__0
       (.I0(adder_subtractor_b_btint_a12_carry_i_1__0_n_7),
        .O(adder_subtractor_b_btint_a12_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a12_carry_i_5__0
       (.I0(\b_old_btint_a_reg_n_0_[5] ),
        .I1(\b_old_btint_b_reg_n_0_[5] ),
        .O(adder_subtractor_b_btint_a12_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry_i_6__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry_i_7__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_subtractor_b_btint_a12_carry_i_8__0
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry_i_9__0
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry_i_9__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a14[2:0],\b_old_btint_a_reg[7]_0 [5]}),
        .O(adder_subtractor_b_btint_a12[3:0]),
        .S({i__carry_i_2__22_n_0,i__carry_i_3__22_n_0,i__carry_i_4__36_n_0,i__carry_i_5__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[6:3]),
        .O(adder_subtractor_b_btint_a12[7:4]),
        .S({i__carry__0_i_2__19_n_0,i__carry__0_i_3__19_n_0,i__carry__0_i_4__19_n_0,i__carry__0_i_5__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[10:7]),
        .O(adder_subtractor_b_btint_a12[11:8]),
        .S({i__carry__1_i_2__19_n_0,i__carry__1_i_3__19_n_0,i__carry__1_i_4__19_n_0,i__carry__1_i_5__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[14:11]),
        .O(adder_subtractor_b_btint_a12[15:12]),
        .S({i__carry__2_i_2__19_n_0,i__carry__2_i_3__19_n_0,i__carry__2_i_4__19_n_0,i__carry__2_i_5__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[18:15]),
        .O(adder_subtractor_b_btint_a12[19:16]),
        .S({i__carry__3_i_2__17_n_0,i__carry__3_i_3__17_n_0,i__carry__3_i_4__17_n_0,i__carry__3_i_5__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[22:19]),
        .O(adder_subtractor_b_btint_a12[23:20]),
        .S({i__carry__4_i_2__17_n_0,i__carry__4_i_3__17_n_0,i__carry__4_i_4__17_n_0,i__carry__4_i_5__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a14[24:23]}),
        .O({\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_O_UNCONNECTED [3],adder_subtractor_b_btint_a12[26:24]}),
        .S({1'b0,i__carry__5_i_2__17_n_0,i__carry__5_i_3__17_n_0,i__carry__5_i_4__17_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__22_n_5,i__carry_i_1__22_n_6,i__carry_i_1__22_n_7,\a_old_btint_a_reg_n_0_[5] }),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_2__28_n_0,i__carry_i_3__28_n_0,i__carry_i_4__37_n_0,i__carry_i_5__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__19_n_5,i__carry__0_i_1__19_n_6,i__carry__0_i_1__19_n_7,i__carry_i_1__22_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_2__25_n_0,i__carry__0_i_3__25_n_0,i__carry__0_i_4__25_n_0,i__carry__0_i_5__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__19_n_5,i__carry__1_i_1__19_n_6,i__carry__1_i_1__19_n_7,i__carry__0_i_1__19_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_2__25_n_0,i__carry__1_i_3__25_n_0,i__carry__1_i_4__25_n_0,i__carry__1_i_5__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__18_n_5,i__carry__2_i_1__18_n_6,i__carry__2_i_1__18_n_7,i__carry__1_i_1__19_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_2__25_n_0,i__carry__2_i_3__25_n_0,i__carry__2_i_4__25_n_0,i__carry__2_i_5__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_1__18_n_5,i__carry__3_i_1__18_n_6,i__carry__3_i_1__18_n_7,i__carry__2_i_1__18_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_2__23_n_0,i__carry__3_i_3__23_n_0,i__carry__3_i_4__23_n_0,i__carry__3_i_5__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_1__18_n_5,i__carry__4_i_1__18_n_6,i__carry__4_i_1__18_n_7,i__carry__3_i_1__18_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_2__23_n_0,i__carry__4_i_3__23_n_0,i__carry__4_i_4__23_n_0,i__carry__4_i_5__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__5_i_1__18_n_7,i__carry__4_i_1__18_n_4}),
        .O({\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_O_UNCONNECTED [3],\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 }),
        .S({1'b0,i__carry__5_i_2__23_n_0,i__carry__5_i_3__23_n_0,i__carry__5_i_4__23_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__23_n_5,i__carry_i_1__23_n_6,i__carry_i_1__23_n_7,Q[5]}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_2__34_n_0,i__carry_i_3__34_n_0,i__carry_i_4__38_n_0,i__carry_i_5__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__20_n_5,i__carry__0_i_1__20_n_6,i__carry__0_i_1__20_n_7,i__carry_i_1__23_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_2__31_n_0,i__carry__0_i_3__31_n_0,i__carry__0_i_4__31_n_0,i__carry__0_i_5__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__20_n_5,i__carry__1_i_1__20_n_6,i__carry__1_i_1__20_n_7,i__carry__0_i_1__20_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_2__31_n_0,i__carry__1_i_3__31_n_0,i__carry__1_i_4__31_n_0,i__carry__1_i_5__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__19_n_5,i__carry__2_i_1__19_n_6,i__carry__2_i_1__19_n_7,i__carry__1_i_1__20_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_2__31_n_0,i__carry__2_i_3__31_n_0,i__carry__2_i_4__31_n_0,i__carry__2_i_5__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_1__19_n_5,i__carry__3_i_1__19_n_6,i__carry__3_i_1__19_n_7,i__carry__2_i_1__19_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_2__29_n_0,i__carry__3_i_3__29_n_0,i__carry__3_i_4__29_n_0,i__carry__3_i_5__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_1__19_n_5,i__carry__4_i_1__19_n_6,i__carry__4_i_1__19_n_7,i__carry__3_i_1__19_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_2__29_n_0,i__carry__4_i_3__29_n_0,i__carry__4_i_4__29_n_0,i__carry__4_i_5__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__5_i_1__19_n_7,i__carry__4_i_1__19_n_4}),
        .O({\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_O_UNCONNECTED [3],\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 }),
        .S({1'b0,i__carry__5_i_2__29_n_0,i__carry__5_i_3__29_n_0,i__carry__5_i_4__29_n_0}));
  CARRY4 adder_subtractor_b_btint_a1_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a1_carry_n_0,adder_subtractor_b_btint_a1_carry_n_1,adder_subtractor_b_btint_a1_carry_n_2,adder_subtractor_b_btint_a1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_adder_subtractor_b_btint_a1_carry_O_UNCONNECTED[3:0]),
        .S({adder_subtractor_b_btint_a1_carry_i_1__0_n_0,adder_subtractor_b_btint_a1_carry_i_2__0_n_0,adder_subtractor_b_btint_a1_carry_i_3__0_n_0,adder_subtractor_b_btint_a1_carry_i_4__0_n_0}));
  CARRY4 adder_subtractor_b_btint_a1_carry__0
       (.CI(adder_subtractor_b_btint_a1_carry_n_0),
        .CO({adder_subtractor_b_btint_a1_carry__0_n_0,adder_subtractor_b_btint_a1_carry__0_n_1,adder_subtractor_b_btint_a1_carry__0_n_2,adder_subtractor_b_btint_a1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_adder_subtractor_b_btint_a1_carry__0_O_UNCONNECTED[3:0]),
        .S({adder_subtractor_b_btint_a1_carry__0_i_1__0_n_0,adder_subtractor_b_btint_a1_carry__0_i_2__0_n_0,adder_subtractor_b_btint_a1_carry__0_i_3__0_n_0,adder_subtractor_b_btint_a1_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_1__0
       (.I0(adder_subtractor_b_btint_a20_in[21]),
        .I1(adder_subtractor_b_btint_a2[21]),
        .I2(adder_subtractor_b_btint_a2[23]),
        .I3(adder_subtractor_b_btint_a20_in[23]),
        .I4(adder_subtractor_b_btint_a2[22]),
        .I5(adder_subtractor_b_btint_a20_in[22]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_2__0
       (.I0(adder_subtractor_b_btint_a20_in[18]),
        .I1(adder_subtractor_b_btint_a2[18]),
        .I2(adder_subtractor_b_btint_a2[20]),
        .I3(adder_subtractor_b_btint_a20_in[20]),
        .I4(adder_subtractor_b_btint_a2[19]),
        .I5(adder_subtractor_b_btint_a20_in[19]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_3__0
       (.I0(adder_subtractor_b_btint_a20_in[15]),
        .I1(adder_subtractor_b_btint_a2[15]),
        .I2(adder_subtractor_b_btint_a2[17]),
        .I3(adder_subtractor_b_btint_a20_in[17]),
        .I4(adder_subtractor_b_btint_a2[16]),
        .I5(adder_subtractor_b_btint_a20_in[16]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_4__0
       (.I0(adder_subtractor_b_btint_a20_in[12]),
        .I1(adder_subtractor_b_btint_a2[12]),
        .I2(adder_subtractor_b_btint_a2[14]),
        .I3(adder_subtractor_b_btint_a20_in[14]),
        .I4(adder_subtractor_b_btint_a2[13]),
        .I5(adder_subtractor_b_btint_a20_in[13]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_4__0_n_0));
  CARRY4 adder_subtractor_b_btint_a1_carry__1
       (.CI(adder_subtractor_b_btint_a1_carry__0_n_0),
        .CO({NLW_adder_subtractor_b_btint_a1_carry__1_CO_UNCONNECTED[3],adder_subtractor_b_btint_a1_carry__1_n_1,adder_subtractor_b_btint_a1_carry__1_n_2,adder_subtractor_b_btint_a1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(NLW_adder_subtractor_b_btint_a1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,adder_subtractor_b_btint_a1_carry__1_i_1__0_n_0,adder_subtractor_b_btint_a1_carry__1_i_2__0_n_0,adder_subtractor_b_btint_a1_carry__1_i_3__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    adder_subtractor_b_btint_a1_carry__1_i_1__0
       (.I0(adder_subtractor_b_btint_a20_in[30]),
        .I1(adder_subtractor_b_btint_a2[30]),
        .I2(adder_subtractor_b_btint_a20_in[31]),
        .I3(adder_subtractor_b_btint_a2[31]),
        .O(adder_subtractor_b_btint_a1_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__1_i_2__0
       (.I0(adder_subtractor_b_btint_a20_in[27]),
        .I1(adder_subtractor_b_btint_a2[27]),
        .I2(adder_subtractor_b_btint_a2[29]),
        .I3(adder_subtractor_b_btint_a20_in[29]),
        .I4(adder_subtractor_b_btint_a2[28]),
        .I5(adder_subtractor_b_btint_a20_in[28]),
        .O(adder_subtractor_b_btint_a1_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__1_i_3__0
       (.I0(adder_subtractor_b_btint_a20_in[24]),
        .I1(adder_subtractor_b_btint_a2[24]),
        .I2(adder_subtractor_b_btint_a2[26]),
        .I3(adder_subtractor_b_btint_a20_in[26]),
        .I4(adder_subtractor_b_btint_a2[25]),
        .I5(adder_subtractor_b_btint_a20_in[25]),
        .O(adder_subtractor_b_btint_a1_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_1__0
       (.I0(adder_subtractor_b_btint_a20_in[9]),
        .I1(adder_subtractor_b_btint_a2[9]),
        .I2(adder_subtractor_b_btint_a2[11]),
        .I3(adder_subtractor_b_btint_a20_in[11]),
        .I4(adder_subtractor_b_btint_a2[10]),
        .I5(adder_subtractor_b_btint_a20_in[10]),
        .O(adder_subtractor_b_btint_a1_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_2__0
       (.I0(adder_subtractor_b_btint_a20_in[6]),
        .I1(adder_subtractor_b_btint_a2[6]),
        .I2(adder_subtractor_b_btint_a2[8]),
        .I3(adder_subtractor_b_btint_a20_in[8]),
        .I4(adder_subtractor_b_btint_a2[7]),
        .I5(adder_subtractor_b_btint_a20_in[7]),
        .O(adder_subtractor_b_btint_a1_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_3__0
       (.I0(adder_subtractor_b_btint_a20_in[3]),
        .I1(adder_subtractor_b_btint_a2[3]),
        .I2(adder_subtractor_b_btint_a2[5]),
        .I3(adder_subtractor_b_btint_a20_in[5]),
        .I4(adder_subtractor_b_btint_a2[4]),
        .I5(adder_subtractor_b_btint_a20_in[4]),
        .O(adder_subtractor_b_btint_a1_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_4__0
       (.I0(adder_subtractor_b_btint_a20_in[0]),
        .I1(adder_subtractor_b_btint_a2[0]),
        .I2(adder_subtractor_b_btint_a2[2]),
        .I3(adder_subtractor_b_btint_a20_in[2]),
        .I4(adder_subtractor_b_btint_a2[1]),
        .I5(adder_subtractor_b_btint_a20_in[1]),
        .O(adder_subtractor_b_btint_a1_carry_i_4__0_n_0));
  CARRY4 \adder_subtractor_b_btint_a1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__40_n_0,i__carry_i_2__40_n_0,i__carry_i_3__40_n_0,i__carry_i_4__39_n_0}));
  CARRY4 \adder_subtractor_b_btint_a1_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__41_n_0,i__carry_i_2__41_n_0,i__carry_i_3__41_n_0,i__carry_i_4__40_n_0}));
  CARRY4 \adder_subtractor_b_btint_a1_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__42_n_0,i__carry_i_2__42_n_0,i__carry_i_3__42_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a2_carry_n_0,adder_subtractor_b_btint_a2_carry_n_1,adder_subtractor_b_btint_a2_carry_n_2,adder_subtractor_b_btint_a2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a4_carry_n_5,adder_subtractor_b_btint_a4_carry_n_6,adder_subtractor_b_btint_a4_carry_n_7,\b_old_btint_a_reg_n_0_[0] }),
        .O(adder_subtractor_b_btint_a2[3:0]),
        .S({adder_subtractor_b_btint_a2_carry_i_1__0_n_0,adder_subtractor_b_btint_a2_carry_i_2__0_n_0,adder_subtractor_b_btint_a2_carry_i_3__0_n_0,adder_subtractor_b_btint_a2_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__0
       (.CI(adder_subtractor_b_btint_a2_carry_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__0_n_0,adder_subtractor_b_btint_a2_carry__0_n_1,adder_subtractor_b_btint_a2_carry__0_n_2,adder_subtractor_b_btint_a2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__0_n_5,adder_subtractor_b_btint_a4_carry__0_n_6,adder_subtractor_b_btint_a4_carry__0_n_7,adder_subtractor_b_btint_a4_carry_n_4}),
        .O(adder_subtractor_b_btint_a2[7:4]),
        .S({adder_subtractor_b_btint_a2_carry__0_i_1__0_n_0,adder_subtractor_b_btint_a2_carry__0_i_2__0_n_0,adder_subtractor_b_btint_a2_carry__0_i_3__0_n_0,adder_subtractor_b_btint_a2_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_1__0
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_5),
        .O(adder_subtractor_b_btint_a2_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_2__0
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_6),
        .O(adder_subtractor_b_btint_a2_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_3__0
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_7),
        .O(adder_subtractor_b_btint_a2_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_4__0
       (.I0(adder_subtractor_b_btint_a4_carry_n_4),
        .O(adder_subtractor_b_btint_a2_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__1
       (.CI(adder_subtractor_b_btint_a2_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__1_n_0,adder_subtractor_b_btint_a2_carry__1_n_1,adder_subtractor_b_btint_a2_carry__1_n_2,adder_subtractor_b_btint_a2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__1_n_5,adder_subtractor_b_btint_a4_carry__1_n_6,adder_subtractor_b_btint_a4_carry__1_n_7,adder_subtractor_b_btint_a4_carry__0_n_4}),
        .O(adder_subtractor_b_btint_a2[11:8]),
        .S({adder_subtractor_b_btint_a2_carry__1_i_1__0_n_0,adder_subtractor_b_btint_a2_carry__1_i_2__0_n_0,adder_subtractor_b_btint_a2_carry__1_i_3__0_n_0,adder_subtractor_b_btint_a2_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_1__0
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_5),
        .O(adder_subtractor_b_btint_a2_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_2__0
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_6),
        .O(adder_subtractor_b_btint_a2_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_3__0
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_7),
        .O(adder_subtractor_b_btint_a2_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_4__0
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_4),
        .O(adder_subtractor_b_btint_a2_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__2
       (.CI(adder_subtractor_b_btint_a2_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__2_n_0,adder_subtractor_b_btint_a2_carry__2_n_1,adder_subtractor_b_btint_a2_carry__2_n_2,adder_subtractor_b_btint_a2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__2_n_5,adder_subtractor_b_btint_a4_carry__2_n_6,adder_subtractor_b_btint_a4_carry__2_n_7,adder_subtractor_b_btint_a4_carry__1_n_4}),
        .O(adder_subtractor_b_btint_a2[15:12]),
        .S({adder_subtractor_b_btint_a2_carry__2_i_1__0_n_0,adder_subtractor_b_btint_a2_carry__2_i_2__0_n_0,adder_subtractor_b_btint_a2_carry__2_i_3__0_n_0,adder_subtractor_b_btint_a2_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_1__0
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_5),
        .O(adder_subtractor_b_btint_a2_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_2__0
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_6),
        .O(adder_subtractor_b_btint_a2_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_3__0
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_7),
        .O(adder_subtractor_b_btint_a2_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_4__0
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_4),
        .O(adder_subtractor_b_btint_a2_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__3
       (.CI(adder_subtractor_b_btint_a2_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__3_n_0,adder_subtractor_b_btint_a2_carry__3_n_1,adder_subtractor_b_btint_a2_carry__3_n_2,adder_subtractor_b_btint_a2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__3_n_5,adder_subtractor_b_btint_a4_carry__3_n_6,adder_subtractor_b_btint_a4_carry__3_n_7,adder_subtractor_b_btint_a4_carry__2_n_4}),
        .O(adder_subtractor_b_btint_a2[19:16]),
        .S({adder_subtractor_b_btint_a2_carry__3_i_1__0_n_0,adder_subtractor_b_btint_a2_carry__3_i_2__0_n_0,adder_subtractor_b_btint_a2_carry__3_i_3__0_n_0,adder_subtractor_b_btint_a2_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_1__0
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_5),
        .O(adder_subtractor_b_btint_a2_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_2__0
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_6),
        .O(adder_subtractor_b_btint_a2_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_3__0
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_7),
        .O(adder_subtractor_b_btint_a2_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_4__0
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_4),
        .O(adder_subtractor_b_btint_a2_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__4
       (.CI(adder_subtractor_b_btint_a2_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__4_n_0,adder_subtractor_b_btint_a2_carry__4_n_1,adder_subtractor_b_btint_a2_carry__4_n_2,adder_subtractor_b_btint_a2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__4_n_5,adder_subtractor_b_btint_a4_carry__4_n_6,adder_subtractor_b_btint_a4_carry__4_n_7,adder_subtractor_b_btint_a4_carry__3_n_4}),
        .O(adder_subtractor_b_btint_a2[23:20]),
        .S({adder_subtractor_b_btint_a2_carry__4_i_1__0_n_0,adder_subtractor_b_btint_a2_carry__4_i_2__0_n_0,adder_subtractor_b_btint_a2_carry__4_i_3__0_n_0,adder_subtractor_b_btint_a2_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_1__0
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_5),
        .O(adder_subtractor_b_btint_a2_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_2__0
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_6),
        .O(adder_subtractor_b_btint_a2_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_3__0
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_7),
        .O(adder_subtractor_b_btint_a2_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_4__0
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_4),
        .O(adder_subtractor_b_btint_a2_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__5
       (.CI(adder_subtractor_b_btint_a2_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__5_n_0,adder_subtractor_b_btint_a2_carry__5_n_1,adder_subtractor_b_btint_a2_carry__5_n_2,adder_subtractor_b_btint_a2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__5_n_5,adder_subtractor_b_btint_a4_carry__5_n_6,adder_subtractor_b_btint_a4_carry__5_n_7,adder_subtractor_b_btint_a4_carry__4_n_4}),
        .O(adder_subtractor_b_btint_a2[27:24]),
        .S({adder_subtractor_b_btint_a2_carry__5_i_1__0_n_0,adder_subtractor_b_btint_a2_carry__5_i_2__0_n_0,adder_subtractor_b_btint_a2_carry__5_i_3__0_n_0,adder_subtractor_b_btint_a2_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_1__0
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_5),
        .O(adder_subtractor_b_btint_a2_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_2__0
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_6),
        .O(adder_subtractor_b_btint_a2_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_3__0
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_7),
        .O(adder_subtractor_b_btint_a2_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_4__0
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_4),
        .O(adder_subtractor_b_btint_a2_carry__5_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__6
       (.CI(adder_subtractor_b_btint_a2_carry__5_n_0),
        .CO({NLW_adder_subtractor_b_btint_a2_carry__6_CO_UNCONNECTED[3],adder_subtractor_b_btint_a2_carry__6_n_1,adder_subtractor_b_btint_a2_carry__6_n_2,adder_subtractor_b_btint_a2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a4_carry__6_n_6,adder_subtractor_b_btint_a4_carry__6_n_7,adder_subtractor_b_btint_a4_carry__5_n_4}),
        .O(adder_subtractor_b_btint_a2[31:28]),
        .S({adder_subtractor_b_btint_a2_carry__6_i_1__0_n_0,adder_subtractor_b_btint_a2_carry__6_i_2__0_n_0,adder_subtractor_b_btint_a2_carry__6_i_3__0_n_0,adder_subtractor_b_btint_a2_carry__6_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_1__0
       (.I0(adder_subtractor_b_btint_a4_carry__6_n_5),
        .O(adder_subtractor_b_btint_a2_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_2__0
       (.I0(adder_subtractor_b_btint_a4_carry__6_n_6),
        .O(adder_subtractor_b_btint_a2_carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_3__0
       (.I0(adder_subtractor_b_btint_a4_carry__6_n_7),
        .O(adder_subtractor_b_btint_a2_carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_4__0
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_4),
        .O(adder_subtractor_b_btint_a2_carry__6_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry_i_1__0
       (.I0(adder_subtractor_b_btint_a4_carry_n_5),
        .O(adder_subtractor_b_btint_a2_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry_i_2__0
       (.I0(adder_subtractor_b_btint_a4_carry_n_6),
        .O(adder_subtractor_b_btint_a2_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry_i_3__0
       (.I0(adder_subtractor_b_btint_a4_carry_n_7),
        .O(adder_subtractor_b_btint_a2_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a2_carry_i_4__0
       (.I0(\b_old_btint_a_reg_n_0_[0] ),
        .I1(\b_old_btint_b_reg_n_0_[0] ),
        .O(adder_subtractor_b_btint_a2_carry_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a4[2:0],\b_old_btint_a_reg[7]_0 [0]}),
        .O(adder_subtractor_b_btint_a20_in[3:0]),
        .S({i__carry_i_1__29_n_0,i__carry_i_2__27_n_0,i__carry_i_3__27_n_0,i__carry_i_4__24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[6:3]),
        .O(adder_subtractor_b_btint_a20_in[7:4]),
        .S({i__carry__0_i_1__26_n_0,i__carry__0_i_2__24_n_0,i__carry__0_i_3__24_n_0,i__carry__0_i_4__24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[10:7]),
        .O(adder_subtractor_b_btint_a20_in[11:8]),
        .S({i__carry__1_i_1__26_n_0,i__carry__1_i_2__24_n_0,i__carry__1_i_3__24_n_0,i__carry__1_i_4__24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[14:11]),
        .O(adder_subtractor_b_btint_a20_in[15:12]),
        .S({i__carry__2_i_1__24_n_0,i__carry__2_i_2__24_n_0,i__carry__2_i_3__24_n_0,i__carry__2_i_4__24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[18:15]),
        .O(adder_subtractor_b_btint_a20_in[19:16]),
        .S({i__carry__3_i_1__24_n_0,i__carry__3_i_2__22_n_0,i__carry__3_i_3__22_n_0,i__carry__3_i_4__22_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[22:19]),
        .O(adder_subtractor_b_btint_a20_in[23:20]),
        .S({i__carry__4_i_1__24_n_0,i__carry__4_i_2__22_n_0,i__carry__4_i_3__22_n_0,i__carry__4_i_4__22_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[26:23]),
        .O(adder_subtractor_b_btint_a20_in[27:24]),
        .S({i__carry__5_i_1__24_n_0,i__carry__5_i_2__22_n_0,i__carry__5_i_3__22_n_0,i__carry__5_i_4__22_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a2_inferred__0/i__carry__6_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a4[29:27]}),
        .O(adder_subtractor_b_btint_a20_in[31:28]),
        .S({i__carry__6_i_1__14_n_0,i__carry__6_i_2__10_n_0,i__carry__6_i_3__6_n_0,i__carry__6_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[0] }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__34_n_0,i__carry_i_2__33_n_0,i__carry_i_3__33_n_0,i__carry_i_4__29_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__31_n_0,i__carry__0_i_2__30_n_0,i__carry__0_i_3__30_n_0,i__carry__0_i_4__30_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__31_n_0,i__carry__1_i_2__30_n_0,i__carry__1_i_3__30_n_0,i__carry__1_i_4__30_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__29_n_0,i__carry__2_i_2__30_n_0,i__carry__2_i_3__30_n_0,i__carry__2_i_4__30_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__29_n_0,i__carry__3_i_2__28_n_0,i__carry__3_i_3__28_n_0,i__carry__3_i_4__28_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__29_n_0,i__carry__4_i_2__28_n_0,i__carry__4_i_3__28_n_0,i__carry__4_i_4__28_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__29_n_0,i__carry__5_i_2__28_n_0,i__carry__5_i_3__28_n_0,i__carry__5_i_4__28_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a2_inferred__1/i__carry__6_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_7 }),
        .S({i__carry__6_i_1__18_n_0,i__carry__6_i_2__13_n_0,i__carry__6_i_3__8_n_0,i__carry__6_i_4__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 ,Q[0]}),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__39_n_0,i__carry_i_2__39_n_0,i__carry_i_3__39_n_0,i__carry_i_4__34_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__36_n_0,i__carry__0_i_2__36_n_0,i__carry__0_i_3__36_n_0,i__carry__0_i_4__36_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__36_n_0,i__carry__1_i_2__36_n_0,i__carry__1_i_3__36_n_0,i__carry__1_i_4__36_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__34_n_0,i__carry__2_i_2__36_n_0,i__carry__2_i_3__36_n_0,i__carry__2_i_4__36_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__34_n_0,i__carry__3_i_2__34_n_0,i__carry__3_i_3__34_n_0,i__carry__3_i_4__34_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__34_n_0,i__carry__4_i_2__34_n_0,i__carry__4_i_3__34_n_0,i__carry__4_i_4__34_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__34_n_0,i__carry__5_i_2__34_n_0,i__carry__5_i_3__34_n_0,i__carry__5_i_4__34_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a2_inferred__2/i__carry__6_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_7 }),
        .S({i__carry__6_i_1__22_n_0,i__carry__6_i_2__16_n_0,i__carry__6_i_3__10_n_0,i__carry__6_i_4__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a4_carry_n_0,adder_subtractor_b_btint_a4_carry_n_1,adder_subtractor_b_btint_a4_carry_n_2,adder_subtractor_b_btint_a4_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a6_carry_n_5,adder_subtractor_b_btint_a6_carry_n_6,adder_subtractor_b_btint_a6_carry_n_7,\b_old_btint_a_reg_n_0_[1] }),
        .O({adder_subtractor_b_btint_a4_carry_n_4,adder_subtractor_b_btint_a4_carry_n_5,adder_subtractor_b_btint_a4_carry_n_6,adder_subtractor_b_btint_a4_carry_n_7}),
        .S({adder_subtractor_b_btint_a4_carry_i_1__0_n_0,adder_subtractor_b_btint_a4_carry_i_2__0_n_0,adder_subtractor_b_btint_a4_carry_i_3__0_n_0,adder_subtractor_b_btint_a4_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__0
       (.CI(adder_subtractor_b_btint_a4_carry_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__0_n_0,adder_subtractor_b_btint_a4_carry__0_n_1,adder_subtractor_b_btint_a4_carry__0_n_2,adder_subtractor_b_btint_a4_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__0_n_5,adder_subtractor_b_btint_a6_carry__0_n_6,adder_subtractor_b_btint_a6_carry__0_n_7,adder_subtractor_b_btint_a6_carry_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__0_n_4,adder_subtractor_b_btint_a4_carry__0_n_5,adder_subtractor_b_btint_a4_carry__0_n_6,adder_subtractor_b_btint_a4_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__0_i_1__0_n_0,adder_subtractor_b_btint_a4_carry__0_i_2__0_n_0,adder_subtractor_b_btint_a4_carry__0_i_3__0_n_0,adder_subtractor_b_btint_a4_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_1__0
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_5),
        .O(adder_subtractor_b_btint_a4_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_2__0
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_6),
        .O(adder_subtractor_b_btint_a4_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_3__0
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_7),
        .O(adder_subtractor_b_btint_a4_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_4__0
       (.I0(adder_subtractor_b_btint_a6_carry_n_4),
        .O(adder_subtractor_b_btint_a4_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__1
       (.CI(adder_subtractor_b_btint_a4_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__1_n_0,adder_subtractor_b_btint_a4_carry__1_n_1,adder_subtractor_b_btint_a4_carry__1_n_2,adder_subtractor_b_btint_a4_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__1_n_5,adder_subtractor_b_btint_a6_carry__1_n_6,adder_subtractor_b_btint_a6_carry__1_n_7,adder_subtractor_b_btint_a6_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__1_n_4,adder_subtractor_b_btint_a4_carry__1_n_5,adder_subtractor_b_btint_a4_carry__1_n_6,adder_subtractor_b_btint_a4_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__1_i_1__0_n_0,adder_subtractor_b_btint_a4_carry__1_i_2__0_n_0,adder_subtractor_b_btint_a4_carry__1_i_3__0_n_0,adder_subtractor_b_btint_a4_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_1__0
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_5),
        .O(adder_subtractor_b_btint_a4_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_2__0
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_6),
        .O(adder_subtractor_b_btint_a4_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_3__0
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_7),
        .O(adder_subtractor_b_btint_a4_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_4__0
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_4),
        .O(adder_subtractor_b_btint_a4_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__2
       (.CI(adder_subtractor_b_btint_a4_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__2_n_0,adder_subtractor_b_btint_a4_carry__2_n_1,adder_subtractor_b_btint_a4_carry__2_n_2,adder_subtractor_b_btint_a4_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__2_n_5,adder_subtractor_b_btint_a6_carry__2_n_6,adder_subtractor_b_btint_a6_carry__2_n_7,adder_subtractor_b_btint_a6_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__2_n_4,adder_subtractor_b_btint_a4_carry__2_n_5,adder_subtractor_b_btint_a4_carry__2_n_6,adder_subtractor_b_btint_a4_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__2_i_1__0_n_0,adder_subtractor_b_btint_a4_carry__2_i_2__0_n_0,adder_subtractor_b_btint_a4_carry__2_i_3__0_n_0,adder_subtractor_b_btint_a4_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_1__0
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_5),
        .O(adder_subtractor_b_btint_a4_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_2__0
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_6),
        .O(adder_subtractor_b_btint_a4_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_3__0
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_7),
        .O(adder_subtractor_b_btint_a4_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_4__0
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_4),
        .O(adder_subtractor_b_btint_a4_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__3
       (.CI(adder_subtractor_b_btint_a4_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__3_n_0,adder_subtractor_b_btint_a4_carry__3_n_1,adder_subtractor_b_btint_a4_carry__3_n_2,adder_subtractor_b_btint_a4_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__3_n_5,adder_subtractor_b_btint_a6_carry__3_n_6,adder_subtractor_b_btint_a6_carry__3_n_7,adder_subtractor_b_btint_a6_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__3_n_4,adder_subtractor_b_btint_a4_carry__3_n_5,adder_subtractor_b_btint_a4_carry__3_n_6,adder_subtractor_b_btint_a4_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__3_i_1__0_n_0,adder_subtractor_b_btint_a4_carry__3_i_2__0_n_0,adder_subtractor_b_btint_a4_carry__3_i_3__0_n_0,adder_subtractor_b_btint_a4_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_1__0
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_5),
        .O(adder_subtractor_b_btint_a4_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_2__0
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_6),
        .O(adder_subtractor_b_btint_a4_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_3__0
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_7),
        .O(adder_subtractor_b_btint_a4_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_4__0
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_4),
        .O(adder_subtractor_b_btint_a4_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__4
       (.CI(adder_subtractor_b_btint_a4_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__4_n_0,adder_subtractor_b_btint_a4_carry__4_n_1,adder_subtractor_b_btint_a4_carry__4_n_2,adder_subtractor_b_btint_a4_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__4_n_5,adder_subtractor_b_btint_a6_carry__4_n_6,adder_subtractor_b_btint_a6_carry__4_n_7,adder_subtractor_b_btint_a6_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__4_n_4,adder_subtractor_b_btint_a4_carry__4_n_5,adder_subtractor_b_btint_a4_carry__4_n_6,adder_subtractor_b_btint_a4_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__4_i_1__0_n_0,adder_subtractor_b_btint_a4_carry__4_i_2__0_n_0,adder_subtractor_b_btint_a4_carry__4_i_3__0_n_0,adder_subtractor_b_btint_a4_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_1__0
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_5),
        .O(adder_subtractor_b_btint_a4_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_2__0
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_6),
        .O(adder_subtractor_b_btint_a4_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_3__0
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_7),
        .O(adder_subtractor_b_btint_a4_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_4__0
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_4),
        .O(adder_subtractor_b_btint_a4_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__5
       (.CI(adder_subtractor_b_btint_a4_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__5_n_0,adder_subtractor_b_btint_a4_carry__5_n_1,adder_subtractor_b_btint_a4_carry__5_n_2,adder_subtractor_b_btint_a4_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__5_n_5,adder_subtractor_b_btint_a6_carry__5_n_6,adder_subtractor_b_btint_a6_carry__5_n_7,adder_subtractor_b_btint_a6_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__5_n_4,adder_subtractor_b_btint_a4_carry__5_n_5,adder_subtractor_b_btint_a4_carry__5_n_6,adder_subtractor_b_btint_a4_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__5_i_1__0_n_0,adder_subtractor_b_btint_a4_carry__5_i_2__0_n_0,adder_subtractor_b_btint_a4_carry__5_i_3__0_n_0,adder_subtractor_b_btint_a4_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_1__0
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_5),
        .O(adder_subtractor_b_btint_a4_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_2__0
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_6),
        .O(adder_subtractor_b_btint_a4_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_3__0
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_7),
        .O(adder_subtractor_b_btint_a4_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_4__0
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_4),
        .O(adder_subtractor_b_btint_a4_carry__5_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__6
       (.CI(adder_subtractor_b_btint_a4_carry__5_n_0),
        .CO({NLW_adder_subtractor_b_btint_a4_carry__6_CO_UNCONNECTED[3:2],adder_subtractor_b_btint_a4_carry__6_n_2,adder_subtractor_b_btint_a4_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a6_carry__6_n_7,adder_subtractor_b_btint_a6_carry__5_n_4}),
        .O({NLW_adder_subtractor_b_btint_a4_carry__6_O_UNCONNECTED[3],adder_subtractor_b_btint_a4_carry__6_n_5,adder_subtractor_b_btint_a4_carry__6_n_6,adder_subtractor_b_btint_a4_carry__6_n_7}),
        .S({1'b0,adder_subtractor_b_btint_a4_carry__6_i_1__0_n_0,adder_subtractor_b_btint_a4_carry__6_i_2__0_n_0,adder_subtractor_b_btint_a4_carry__6_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__6_i_1__0
       (.I0(adder_subtractor_b_btint_a6_carry__6_n_6),
        .O(adder_subtractor_b_btint_a4_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__6_i_2__0
       (.I0(adder_subtractor_b_btint_a6_carry__6_n_7),
        .O(adder_subtractor_b_btint_a4_carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__6_i_3__0
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_4),
        .O(adder_subtractor_b_btint_a4_carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry_i_1__0
       (.I0(adder_subtractor_b_btint_a6_carry_n_5),
        .O(adder_subtractor_b_btint_a4_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry_i_2__0
       (.I0(adder_subtractor_b_btint_a6_carry_n_6),
        .O(adder_subtractor_b_btint_a4_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry_i_3__0
       (.I0(adder_subtractor_b_btint_a6_carry_n_7),
        .O(adder_subtractor_b_btint_a4_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a4_carry_i_4__0
       (.I0(\b_old_btint_a_reg_n_0_[1] ),
        .I1(\b_old_btint_b_reg_n_0_[1] ),
        .O(adder_subtractor_b_btint_a4_carry_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a6[2:0],\b_old_btint_a_reg[7]_0 [1]}),
        .O(adder_subtractor_b_btint_a4[3:0]),
        .S({i__carry_i_1__28_n_0,i__carry_i_2__26_n_0,i__carry_i_3__26_n_0,i__carry_i_4__23_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[6:3]),
        .O(adder_subtractor_b_btint_a4[7:4]),
        .S({i__carry__0_i_1__25_n_0,i__carry__0_i_2__23_n_0,i__carry__0_i_3__23_n_0,i__carry__0_i_4__23_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[10:7]),
        .O(adder_subtractor_b_btint_a4[11:8]),
        .S({i__carry__1_i_1__25_n_0,i__carry__1_i_2__23_n_0,i__carry__1_i_3__23_n_0,i__carry__1_i_4__23_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[14:11]),
        .O(adder_subtractor_b_btint_a4[15:12]),
        .S({i__carry__2_i_1__23_n_0,i__carry__2_i_2__23_n_0,i__carry__2_i_3__23_n_0,i__carry__2_i_4__23_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[18:15]),
        .O(adder_subtractor_b_btint_a4[19:16]),
        .S({i__carry__3_i_1__23_n_0,i__carry__3_i_2__21_n_0,i__carry__3_i_3__21_n_0,i__carry__3_i_4__21_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[22:19]),
        .O(adder_subtractor_b_btint_a4[23:20]),
        .S({i__carry__4_i_1__23_n_0,i__carry__4_i_2__21_n_0,i__carry__4_i_3__21_n_0,i__carry__4_i_4__21_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[26:23]),
        .O(adder_subtractor_b_btint_a4[27:24]),
        .S({i__carry__5_i_1__23_n_0,i__carry__5_i_2__21_n_0,i__carry__5_i_3__21_n_0,i__carry__5_i_4__21_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a6[28:27]}),
        .O({\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_O_UNCONNECTED [3],adder_subtractor_b_btint_a4[30:28]}),
        .S({1'b0,i__carry__6_i_1__13_n_0,i__carry__6_i_2__9_n_0,i__carry__6_i_3__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[1] }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__33_n_0,i__carry_i_2__32_n_0,i__carry_i_3__32_n_0,i__carry_i_4__28_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__30_n_0,i__carry__0_i_2__29_n_0,i__carry__0_i_3__29_n_0,i__carry__0_i_4__29_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__30_n_0,i__carry__1_i_2__29_n_0,i__carry__1_i_3__29_n_0,i__carry__1_i_4__29_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__28_n_0,i__carry__2_i_2__29_n_0,i__carry__2_i_3__29_n_0,i__carry__2_i_4__29_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__28_n_0,i__carry__3_i_2__27_n_0,i__carry__3_i_3__27_n_0,i__carry__3_i_4__27_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__28_n_0,i__carry__4_i_2__27_n_0,i__carry__4_i_3__27_n_0,i__carry__4_i_4__27_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__28_n_0,i__carry__5_i_2__27_n_0,i__carry__5_i_3__27_n_0,i__carry__5_i_4__27_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_O_UNCONNECTED [3],\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 }),
        .S({1'b0,i__carry__6_i_1__17_n_0,i__carry__6_i_2__12_n_0,i__carry__6_i_3__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 ,Q[1]}),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__38_n_0,i__carry_i_2__38_n_0,i__carry_i_3__38_n_0,i__carry_i_4__33_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__35_n_0,i__carry__0_i_2__35_n_0,i__carry__0_i_3__35_n_0,i__carry__0_i_4__35_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__35_n_0,i__carry__1_i_2__35_n_0,i__carry__1_i_3__35_n_0,i__carry__1_i_4__35_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__33_n_0,i__carry__2_i_2__35_n_0,i__carry__2_i_3__35_n_0,i__carry__2_i_4__35_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__33_n_0,i__carry__3_i_2__33_n_0,i__carry__3_i_3__33_n_0,i__carry__3_i_4__33_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__33_n_0,i__carry__4_i_2__33_n_0,i__carry__4_i_3__33_n_0,i__carry__4_i_4__33_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__33_n_0,i__carry__5_i_2__33_n_0,i__carry__5_i_3__33_n_0,i__carry__5_i_4__33_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_O_UNCONNECTED [3],\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 }),
        .S({1'b0,i__carry__6_i_1__21_n_0,i__carry__6_i_2__15_n_0,i__carry__6_i_3__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a6_carry_n_0,adder_subtractor_b_btint_a6_carry_n_1,adder_subtractor_b_btint_a6_carry_n_2,adder_subtractor_b_btint_a6_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a8_carry_n_5,adder_subtractor_b_btint_a8_carry_n_6,adder_subtractor_b_btint_a8_carry_n_7,\b_old_btint_a_reg_n_0_[2] }),
        .O({adder_subtractor_b_btint_a6_carry_n_4,adder_subtractor_b_btint_a6_carry_n_5,adder_subtractor_b_btint_a6_carry_n_6,adder_subtractor_b_btint_a6_carry_n_7}),
        .S({adder_subtractor_b_btint_a6_carry_i_1__0_n_0,adder_subtractor_b_btint_a6_carry_i_2__0_n_0,adder_subtractor_b_btint_a6_carry_i_3__0_n_0,adder_subtractor_b_btint_a6_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__0
       (.CI(adder_subtractor_b_btint_a6_carry_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__0_n_0,adder_subtractor_b_btint_a6_carry__0_n_1,adder_subtractor_b_btint_a6_carry__0_n_2,adder_subtractor_b_btint_a6_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__0_n_5,adder_subtractor_b_btint_a8_carry__0_n_6,adder_subtractor_b_btint_a8_carry__0_n_7,adder_subtractor_b_btint_a8_carry_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__0_n_4,adder_subtractor_b_btint_a6_carry__0_n_5,adder_subtractor_b_btint_a6_carry__0_n_6,adder_subtractor_b_btint_a6_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__0_i_1__0_n_0,adder_subtractor_b_btint_a6_carry__0_i_2__0_n_0,adder_subtractor_b_btint_a6_carry__0_i_3__0_n_0,adder_subtractor_b_btint_a6_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_1__0
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_5),
        .O(adder_subtractor_b_btint_a6_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_2__0
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_6),
        .O(adder_subtractor_b_btint_a6_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_3__0
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_7),
        .O(adder_subtractor_b_btint_a6_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_4__0
       (.I0(adder_subtractor_b_btint_a8_carry_n_4),
        .O(adder_subtractor_b_btint_a6_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__1
       (.CI(adder_subtractor_b_btint_a6_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__1_n_0,adder_subtractor_b_btint_a6_carry__1_n_1,adder_subtractor_b_btint_a6_carry__1_n_2,adder_subtractor_b_btint_a6_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__1_n_5,adder_subtractor_b_btint_a8_carry__1_n_6,adder_subtractor_b_btint_a8_carry__1_n_7,adder_subtractor_b_btint_a8_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__1_n_4,adder_subtractor_b_btint_a6_carry__1_n_5,adder_subtractor_b_btint_a6_carry__1_n_6,adder_subtractor_b_btint_a6_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__1_i_1__0_n_0,adder_subtractor_b_btint_a6_carry__1_i_2__0_n_0,adder_subtractor_b_btint_a6_carry__1_i_3__0_n_0,adder_subtractor_b_btint_a6_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_1__0
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_5),
        .O(adder_subtractor_b_btint_a6_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_2__0
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_6),
        .O(adder_subtractor_b_btint_a6_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_3__0
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_7),
        .O(adder_subtractor_b_btint_a6_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_4__0
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_4),
        .O(adder_subtractor_b_btint_a6_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__2
       (.CI(adder_subtractor_b_btint_a6_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__2_n_0,adder_subtractor_b_btint_a6_carry__2_n_1,adder_subtractor_b_btint_a6_carry__2_n_2,adder_subtractor_b_btint_a6_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__2_n_5,adder_subtractor_b_btint_a8_carry__2_n_6,adder_subtractor_b_btint_a8_carry__2_n_7,adder_subtractor_b_btint_a8_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__2_n_4,adder_subtractor_b_btint_a6_carry__2_n_5,adder_subtractor_b_btint_a6_carry__2_n_6,adder_subtractor_b_btint_a6_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__2_i_1__0_n_0,adder_subtractor_b_btint_a6_carry__2_i_2__0_n_0,adder_subtractor_b_btint_a6_carry__2_i_3__0_n_0,adder_subtractor_b_btint_a6_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_1__0
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_5),
        .O(adder_subtractor_b_btint_a6_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_2__0
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_6),
        .O(adder_subtractor_b_btint_a6_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_3__0
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_7),
        .O(adder_subtractor_b_btint_a6_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_4__0
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_4),
        .O(adder_subtractor_b_btint_a6_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__3
       (.CI(adder_subtractor_b_btint_a6_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__3_n_0,adder_subtractor_b_btint_a6_carry__3_n_1,adder_subtractor_b_btint_a6_carry__3_n_2,adder_subtractor_b_btint_a6_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__3_n_5,adder_subtractor_b_btint_a8_carry__3_n_6,adder_subtractor_b_btint_a8_carry__3_n_7,adder_subtractor_b_btint_a8_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__3_n_4,adder_subtractor_b_btint_a6_carry__3_n_5,adder_subtractor_b_btint_a6_carry__3_n_6,adder_subtractor_b_btint_a6_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__3_i_1__0_n_0,adder_subtractor_b_btint_a6_carry__3_i_2__0_n_0,adder_subtractor_b_btint_a6_carry__3_i_3__0_n_0,adder_subtractor_b_btint_a6_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_1__0
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_5),
        .O(adder_subtractor_b_btint_a6_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_2__0
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_6),
        .O(adder_subtractor_b_btint_a6_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_3__0
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_7),
        .O(adder_subtractor_b_btint_a6_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_4__0
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_4),
        .O(adder_subtractor_b_btint_a6_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__4
       (.CI(adder_subtractor_b_btint_a6_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__4_n_0,adder_subtractor_b_btint_a6_carry__4_n_1,adder_subtractor_b_btint_a6_carry__4_n_2,adder_subtractor_b_btint_a6_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__4_n_5,adder_subtractor_b_btint_a8_carry__4_n_6,adder_subtractor_b_btint_a8_carry__4_n_7,adder_subtractor_b_btint_a8_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__4_n_4,adder_subtractor_b_btint_a6_carry__4_n_5,adder_subtractor_b_btint_a6_carry__4_n_6,adder_subtractor_b_btint_a6_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__4_i_1__0_n_0,adder_subtractor_b_btint_a6_carry__4_i_2__0_n_0,adder_subtractor_b_btint_a6_carry__4_i_3__0_n_0,adder_subtractor_b_btint_a6_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_1__0
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_5),
        .O(adder_subtractor_b_btint_a6_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_2__0
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_6),
        .O(adder_subtractor_b_btint_a6_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_3__0
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_7),
        .O(adder_subtractor_b_btint_a6_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_4__0
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_4),
        .O(adder_subtractor_b_btint_a6_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__5
       (.CI(adder_subtractor_b_btint_a6_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__5_n_0,adder_subtractor_b_btint_a6_carry__5_n_1,adder_subtractor_b_btint_a6_carry__5_n_2,adder_subtractor_b_btint_a6_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__5_n_5,adder_subtractor_b_btint_a8_carry__5_n_6,adder_subtractor_b_btint_a8_carry__5_n_7,adder_subtractor_b_btint_a8_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__5_n_4,adder_subtractor_b_btint_a6_carry__5_n_5,adder_subtractor_b_btint_a6_carry__5_n_6,adder_subtractor_b_btint_a6_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__5_i_1__0_n_0,adder_subtractor_b_btint_a6_carry__5_i_2__0_n_0,adder_subtractor_b_btint_a6_carry__5_i_3__0_n_0,adder_subtractor_b_btint_a6_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_1__0
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_5),
        .O(adder_subtractor_b_btint_a6_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_2__0
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_6),
        .O(adder_subtractor_b_btint_a6_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_3__0
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_7),
        .O(adder_subtractor_b_btint_a6_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_4__0
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_4),
        .O(adder_subtractor_b_btint_a6_carry__5_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__6
       (.CI(adder_subtractor_b_btint_a6_carry__5_n_0),
        .CO({NLW_adder_subtractor_b_btint_a6_carry__6_CO_UNCONNECTED[3:1],adder_subtractor_b_btint_a6_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a8_carry__5_n_4}),
        .O({NLW_adder_subtractor_b_btint_a6_carry__6_O_UNCONNECTED[3:2],adder_subtractor_b_btint_a6_carry__6_n_6,adder_subtractor_b_btint_a6_carry__6_n_7}),
        .S({1'b0,1'b0,adder_subtractor_b_btint_a6_carry__6_i_1__0_n_0,adder_subtractor_b_btint_a6_carry__6_i_2__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__6_i_1__0
       (.I0(adder_subtractor_b_btint_a8_carry__6_n_7),
        .O(adder_subtractor_b_btint_a6_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__6_i_2__0
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_4),
        .O(adder_subtractor_b_btint_a6_carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry_i_1__0
       (.I0(adder_subtractor_b_btint_a8_carry_n_5),
        .O(adder_subtractor_b_btint_a6_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry_i_2__0
       (.I0(adder_subtractor_b_btint_a8_carry_n_6),
        .O(adder_subtractor_b_btint_a6_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry_i_3__0
       (.I0(adder_subtractor_b_btint_a8_carry_n_7),
        .O(adder_subtractor_b_btint_a6_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a6_carry_i_4__0
       (.I0(\b_old_btint_a_reg_n_0_[2] ),
        .I1(\b_old_btint_b_reg_n_0_[2] ),
        .O(adder_subtractor_b_btint_a6_carry_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a8[2:0],\b_old_btint_a_reg[7]_0 [2]}),
        .O(adder_subtractor_b_btint_a6[3:0]),
        .S({i__carry_i_1__27_n_0,i__carry_i_2__25_n_0,i__carry_i_3__25_n_0,i__carry_i_4__22_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[6:3]),
        .O(adder_subtractor_b_btint_a6[7:4]),
        .S({i__carry__0_i_1__24_n_0,i__carry__0_i_2__22_n_0,i__carry__0_i_3__22_n_0,i__carry__0_i_4__22_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[10:7]),
        .O(adder_subtractor_b_btint_a6[11:8]),
        .S({i__carry__1_i_1__24_n_0,i__carry__1_i_2__22_n_0,i__carry__1_i_3__22_n_0,i__carry__1_i_4__22_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[14:11]),
        .O(adder_subtractor_b_btint_a6[15:12]),
        .S({i__carry__2_i_1__22_n_0,i__carry__2_i_2__22_n_0,i__carry__2_i_3__22_n_0,i__carry__2_i_4__22_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[18:15]),
        .O(adder_subtractor_b_btint_a6[19:16]),
        .S({i__carry__3_i_1__22_n_0,i__carry__3_i_2__20_n_0,i__carry__3_i_3__20_n_0,i__carry__3_i_4__20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[22:19]),
        .O(adder_subtractor_b_btint_a6[23:20]),
        .S({i__carry__4_i_1__22_n_0,i__carry__4_i_2__20_n_0,i__carry__4_i_3__20_n_0,i__carry__4_i_4__20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[26:23]),
        .O(adder_subtractor_b_btint_a6[27:24]),
        .S({i__carry__5_i_1__22_n_0,i__carry__5_i_2__20_n_0,i__carry__5_i_3__20_n_0,i__carry__5_i_4__20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_CO_UNCONNECTED [3:1],\adder_subtractor_b_btint_a6_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a8[27]}),
        .O({\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_O_UNCONNECTED [3:2],adder_subtractor_b_btint_a6[29:28]}),
        .S({1'b0,1'b0,i__carry__6_i_1__12_n_0,i__carry__6_i_2__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[2] }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__32_n_0,i__carry_i_2__31_n_0,i__carry_i_3__31_n_0,i__carry_i_4__27_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__29_n_0,i__carry__0_i_2__28_n_0,i__carry__0_i_3__28_n_0,i__carry__0_i_4__28_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__29_n_0,i__carry__1_i_2__28_n_0,i__carry__1_i_3__28_n_0,i__carry__1_i_4__28_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__27_n_0,i__carry__2_i_2__28_n_0,i__carry__2_i_3__28_n_0,i__carry__2_i_4__28_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__27_n_0,i__carry__3_i_2__26_n_0,i__carry__3_i_3__26_n_0,i__carry__3_i_4__26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__27_n_0,i__carry__4_i_2__26_n_0,i__carry__4_i_3__26_n_0,i__carry__4_i_4__26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__27_n_0,i__carry__5_i_2__26_n_0,i__carry__5_i_3__26_n_0,i__carry__5_i_4__26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_CO_UNCONNECTED [3:1],\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_O_UNCONNECTED [3:2],\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 }),
        .S({1'b0,1'b0,i__carry__6_i_1__16_n_0,i__carry__6_i_2__11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 ,Q[2]}),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__37_n_0,i__carry_i_2__37_n_0,i__carry_i_3__37_n_0,i__carry_i_4__32_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__34_n_0,i__carry__0_i_2__34_n_0,i__carry__0_i_3__34_n_0,i__carry__0_i_4__34_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__34_n_0,i__carry__1_i_2__34_n_0,i__carry__1_i_3__34_n_0,i__carry__1_i_4__34_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__32_n_0,i__carry__2_i_2__34_n_0,i__carry__2_i_3__34_n_0,i__carry__2_i_4__34_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__32_n_0,i__carry__3_i_2__32_n_0,i__carry__3_i_3__32_n_0,i__carry__3_i_4__32_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__32_n_0,i__carry__4_i_2__32_n_0,i__carry__4_i_3__32_n_0,i__carry__4_i_4__32_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__32_n_0,i__carry__5_i_2__32_n_0,i__carry__5_i_3__32_n_0,i__carry__5_i_4__32_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_CO_UNCONNECTED [3:1],\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_O_UNCONNECTED [3:2],\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 }),
        .S({1'b0,1'b0,i__carry__6_i_1__20_n_0,i__carry__6_i_2__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a8_carry_n_0,adder_subtractor_b_btint_a8_carry_n_1,adder_subtractor_b_btint_a8_carry_n_2,adder_subtractor_b_btint_a8_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a10_carry_n_5,adder_subtractor_b_btint_a10_carry_n_6,adder_subtractor_b_btint_a10_carry_n_7,\b_old_btint_a_reg_n_0_[3] }),
        .O({adder_subtractor_b_btint_a8_carry_n_4,adder_subtractor_b_btint_a8_carry_n_5,adder_subtractor_b_btint_a8_carry_n_6,adder_subtractor_b_btint_a8_carry_n_7}),
        .S({adder_subtractor_b_btint_a8_carry_i_1__0_n_0,adder_subtractor_b_btint_a8_carry_i_2__0_n_0,adder_subtractor_b_btint_a8_carry_i_3__0_n_0,adder_subtractor_b_btint_a8_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__0
       (.CI(adder_subtractor_b_btint_a8_carry_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__0_n_0,adder_subtractor_b_btint_a8_carry__0_n_1,adder_subtractor_b_btint_a8_carry__0_n_2,adder_subtractor_b_btint_a8_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__0_n_5,adder_subtractor_b_btint_a10_carry__0_n_6,adder_subtractor_b_btint_a10_carry__0_n_7,adder_subtractor_b_btint_a10_carry_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__0_n_4,adder_subtractor_b_btint_a8_carry__0_n_5,adder_subtractor_b_btint_a8_carry__0_n_6,adder_subtractor_b_btint_a8_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__0_i_1__0_n_0,adder_subtractor_b_btint_a8_carry__0_i_2__0_n_0,adder_subtractor_b_btint_a8_carry__0_i_3__0_n_0,adder_subtractor_b_btint_a8_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_1__0
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_5),
        .O(adder_subtractor_b_btint_a8_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_2__0
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_6),
        .O(adder_subtractor_b_btint_a8_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_3__0
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_7),
        .O(adder_subtractor_b_btint_a8_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_4__0
       (.I0(adder_subtractor_b_btint_a10_carry_n_4),
        .O(adder_subtractor_b_btint_a8_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__1
       (.CI(adder_subtractor_b_btint_a8_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__1_n_0,adder_subtractor_b_btint_a8_carry__1_n_1,adder_subtractor_b_btint_a8_carry__1_n_2,adder_subtractor_b_btint_a8_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__1_n_5,adder_subtractor_b_btint_a10_carry__1_n_6,adder_subtractor_b_btint_a10_carry__1_n_7,adder_subtractor_b_btint_a10_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__1_n_4,adder_subtractor_b_btint_a8_carry__1_n_5,adder_subtractor_b_btint_a8_carry__1_n_6,adder_subtractor_b_btint_a8_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__1_i_1__0_n_0,adder_subtractor_b_btint_a8_carry__1_i_2__0_n_0,adder_subtractor_b_btint_a8_carry__1_i_3__0_n_0,adder_subtractor_b_btint_a8_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_1__0
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_5),
        .O(adder_subtractor_b_btint_a8_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_2__0
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_6),
        .O(adder_subtractor_b_btint_a8_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_3__0
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_7),
        .O(adder_subtractor_b_btint_a8_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_4__0
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_4),
        .O(adder_subtractor_b_btint_a8_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__2
       (.CI(adder_subtractor_b_btint_a8_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__2_n_0,adder_subtractor_b_btint_a8_carry__2_n_1,adder_subtractor_b_btint_a8_carry__2_n_2,adder_subtractor_b_btint_a8_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__2_n_5,adder_subtractor_b_btint_a10_carry__2_n_6,adder_subtractor_b_btint_a10_carry__2_n_7,adder_subtractor_b_btint_a10_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__2_n_4,adder_subtractor_b_btint_a8_carry__2_n_5,adder_subtractor_b_btint_a8_carry__2_n_6,adder_subtractor_b_btint_a8_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__2_i_1__0_n_0,adder_subtractor_b_btint_a8_carry__2_i_2__0_n_0,adder_subtractor_b_btint_a8_carry__2_i_3__0_n_0,adder_subtractor_b_btint_a8_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_1__0
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_5),
        .O(adder_subtractor_b_btint_a8_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_2__0
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_6),
        .O(adder_subtractor_b_btint_a8_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_3__0
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_7),
        .O(adder_subtractor_b_btint_a8_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_4__0
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_4),
        .O(adder_subtractor_b_btint_a8_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__3
       (.CI(adder_subtractor_b_btint_a8_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__3_n_0,adder_subtractor_b_btint_a8_carry__3_n_1,adder_subtractor_b_btint_a8_carry__3_n_2,adder_subtractor_b_btint_a8_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__3_n_5,adder_subtractor_b_btint_a10_carry__3_n_6,adder_subtractor_b_btint_a10_carry__3_n_7,adder_subtractor_b_btint_a10_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__3_n_4,adder_subtractor_b_btint_a8_carry__3_n_5,adder_subtractor_b_btint_a8_carry__3_n_6,adder_subtractor_b_btint_a8_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__3_i_1__0_n_0,adder_subtractor_b_btint_a8_carry__3_i_2__0_n_0,adder_subtractor_b_btint_a8_carry__3_i_3__0_n_0,adder_subtractor_b_btint_a8_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_1__0
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_5),
        .O(adder_subtractor_b_btint_a8_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_2__0
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_6),
        .O(adder_subtractor_b_btint_a8_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_3__0
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_7),
        .O(adder_subtractor_b_btint_a8_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_4__0
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_4),
        .O(adder_subtractor_b_btint_a8_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__4
       (.CI(adder_subtractor_b_btint_a8_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__4_n_0,adder_subtractor_b_btint_a8_carry__4_n_1,adder_subtractor_b_btint_a8_carry__4_n_2,adder_subtractor_b_btint_a8_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__4_n_5,adder_subtractor_b_btint_a10_carry__4_n_6,adder_subtractor_b_btint_a10_carry__4_n_7,adder_subtractor_b_btint_a10_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__4_n_4,adder_subtractor_b_btint_a8_carry__4_n_5,adder_subtractor_b_btint_a8_carry__4_n_6,adder_subtractor_b_btint_a8_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__4_i_1__0_n_0,adder_subtractor_b_btint_a8_carry__4_i_2__0_n_0,adder_subtractor_b_btint_a8_carry__4_i_3__0_n_0,adder_subtractor_b_btint_a8_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_1__0
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_5),
        .O(adder_subtractor_b_btint_a8_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_2__0
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_6),
        .O(adder_subtractor_b_btint_a8_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_3__0
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_7),
        .O(adder_subtractor_b_btint_a8_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_4__0
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_4),
        .O(adder_subtractor_b_btint_a8_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__5
       (.CI(adder_subtractor_b_btint_a8_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__5_n_0,adder_subtractor_b_btint_a8_carry__5_n_1,adder_subtractor_b_btint_a8_carry__5_n_2,adder_subtractor_b_btint_a8_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__5_n_5,adder_subtractor_b_btint_a10_carry__5_n_6,adder_subtractor_b_btint_a10_carry__5_n_7,adder_subtractor_b_btint_a10_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__5_n_4,adder_subtractor_b_btint_a8_carry__5_n_5,adder_subtractor_b_btint_a8_carry__5_n_6,adder_subtractor_b_btint_a8_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__5_i_1__0_n_0,adder_subtractor_b_btint_a8_carry__5_i_2__0_n_0,adder_subtractor_b_btint_a8_carry__5_i_3__0_n_0,adder_subtractor_b_btint_a8_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_1__0
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_5),
        .O(adder_subtractor_b_btint_a8_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_2__0
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_6),
        .O(adder_subtractor_b_btint_a8_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_3__0
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_7),
        .O(adder_subtractor_b_btint_a8_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_4__0
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_4),
        .O(adder_subtractor_b_btint_a8_carry__5_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__6
       (.CI(adder_subtractor_b_btint_a8_carry__5_n_0),
        .CO(NLW_adder_subtractor_b_btint_a8_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_subtractor_b_btint_a8_carry__6_O_UNCONNECTED[3:1],adder_subtractor_b_btint_a8_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a8_carry__6_i_1__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__6_i_1__0
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_4),
        .O(adder_subtractor_b_btint_a8_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry_i_1__0
       (.I0(adder_subtractor_b_btint_a10_carry_n_5),
        .O(adder_subtractor_b_btint_a8_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry_i_2__0
       (.I0(adder_subtractor_b_btint_a10_carry_n_6),
        .O(adder_subtractor_b_btint_a8_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry_i_3__0
       (.I0(adder_subtractor_b_btint_a10_carry_n_7),
        .O(adder_subtractor_b_btint_a8_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a8_carry_i_4__0
       (.I0(\b_old_btint_a_reg_n_0_[3] ),
        .I1(\b_old_btint_b_reg_n_0_[3] ),
        .O(adder_subtractor_b_btint_a8_carry_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a10[2:0],\b_old_btint_a_reg[7]_0 [3]}),
        .O(adder_subtractor_b_btint_a8[3:0]),
        .S({i__carry_i_1__26_n_0,i__carry_i_2__24_n_0,i__carry_i_3__24_n_0,i__carry_i_4__21_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[6:3]),
        .O(adder_subtractor_b_btint_a8[7:4]),
        .S({i__carry__0_i_1__23_n_0,i__carry__0_i_2__21_n_0,i__carry__0_i_3__21_n_0,i__carry__0_i_4__21_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[10:7]),
        .O(adder_subtractor_b_btint_a8[11:8]),
        .S({i__carry__1_i_1__23_n_0,i__carry__1_i_2__21_n_0,i__carry__1_i_3__21_n_0,i__carry__1_i_4__21_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[14:11]),
        .O(adder_subtractor_b_btint_a8[15:12]),
        .S({i__carry__2_i_1__21_n_0,i__carry__2_i_2__21_n_0,i__carry__2_i_3__21_n_0,i__carry__2_i_4__21_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[18:15]),
        .O(adder_subtractor_b_btint_a8[19:16]),
        .S({i__carry__3_i_1__21_n_0,i__carry__3_i_2__19_n_0,i__carry__3_i_3__19_n_0,i__carry__3_i_4__19_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[22:19]),
        .O(adder_subtractor_b_btint_a8[23:20]),
        .S({i__carry__4_i_1__21_n_0,i__carry__4_i_2__19_n_0,i__carry__4_i_3__19_n_0,i__carry__4_i_4__19_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[26:23]),
        .O(adder_subtractor_b_btint_a8[27:24]),
        .S({i__carry__5_i_1__21_n_0,i__carry__5_i_2__19_n_0,i__carry__5_i_3__19_n_0,i__carry__5_i_4__19_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_0 ),
        .CO(\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_O_UNCONNECTED [3:1],adder_subtractor_b_btint_a8[28]}),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1__11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[3] }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__31_n_0,i__carry_i_2__30_n_0,i__carry_i_3__30_n_0,i__carry_i_4__26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__28_n_0,i__carry__0_i_2__27_n_0,i__carry__0_i_3__27_n_0,i__carry__0_i_4__27_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__28_n_0,i__carry__1_i_2__27_n_0,i__carry__1_i_3__27_n_0,i__carry__1_i_4__27_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__26_n_0,i__carry__2_i_2__27_n_0,i__carry__2_i_3__27_n_0,i__carry__2_i_4__27_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__26_n_0,i__carry__3_i_2__25_n_0,i__carry__3_i_3__25_n_0,i__carry__3_i_4__25_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__26_n_0,i__carry__4_i_2__25_n_0,i__carry__4_i_3__25_n_0,i__carry__4_i_4__25_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__26_n_0,i__carry__5_i_2__25_n_0,i__carry__5_i_3__25_n_0,i__carry__5_i_4__25_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_0 ),
        .CO(\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_O_UNCONNECTED [3:1],\adder_subtractor_b_btint_a8_inferred__1/i__carry__6_n_7 }),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1__15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 ,Q[3]}),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__36_n_0,i__carry_i_2__36_n_0,i__carry_i_3__36_n_0,i__carry_i_4__31_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__33_n_0,i__carry__0_i_2__33_n_0,i__carry__0_i_3__33_n_0,i__carry__0_i_4__33_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__33_n_0,i__carry__1_i_2__33_n_0,i__carry__1_i_3__33_n_0,i__carry__1_i_4__33_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__31_n_0,i__carry__2_i_2__33_n_0,i__carry__2_i_3__33_n_0,i__carry__2_i_4__33_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__31_n_0,i__carry__3_i_2__31_n_0,i__carry__3_i_3__31_n_0,i__carry__3_i_4__31_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__31_n_0,i__carry__4_i_2__31_n_0,i__carry__4_i_3__31_n_0,i__carry__4_i_4__31_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__31_n_0,i__carry__5_i_2__31_n_0,i__carry__5_i_3__31_n_0,i__carry__5_i_4__31_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_0 ),
        .CO(\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_O_UNCONNECTED [3:1],\adder_subtractor_b_btint_a8_inferred__2/i__carry__6_n_7 }),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1__19_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[0]_i_1__0 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(\adder_subtractor_b_btint_a[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[1]_i_1__0 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[1]),
        .O(\adder_subtractor_b_btint_a[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[2]_i_1__0 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[2]),
        .O(\adder_subtractor_b_btint_a[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[3]_i_1__0 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[3]),
        .O(\adder_subtractor_b_btint_a[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[4]_i_1__0 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[4]),
        .O(\adder_subtractor_b_btint_a[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[5]_i_1__0 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[5]),
        .O(\adder_subtractor_b_btint_a[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[6]_i_1__0 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[6]),
        .O(\adder_subtractor_b_btint_a[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[7]_i_1__0 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[7]),
        .O(\adder_subtractor_b_btint_a[7]_i_1__0_n_0 ));
  FDRE \adder_subtractor_b_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[0]_i_1__0_n_0 ),
        .Q(adder_subtractor_b_btint_a[0]),
        .R(shift_register_reset_i_1__0_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[1]_i_1__0_n_0 ),
        .Q(adder_subtractor_b_btint_a[1]),
        .R(shift_register_reset_i_1__0_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[2]_i_1__0_n_0 ),
        .Q(adder_subtractor_b_btint_a[2]),
        .R(shift_register_reset_i_1__0_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[3]_i_1__0_n_0 ),
        .Q(adder_subtractor_b_btint_a[3]),
        .R(shift_register_reset_i_1__0_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[4]_i_1__0_n_0 ),
        .Q(adder_subtractor_b_btint_a[4]),
        .R(shift_register_reset_i_1__0_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[5]_i_1__0_n_0 ),
        .Q(adder_subtractor_b_btint_a[5]),
        .R(shift_register_reset_i_1__0_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[6]_i_1__0_n_0 ),
        .Q(adder_subtractor_b_btint_a[6]),
        .R(shift_register_reset_i_1__0_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[7]_i_1__0_n_0 ),
        .Q(adder_subtractor_b_btint_a[7]),
        .R(shift_register_reset_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[0]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [0]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[1]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [1]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[2]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [2]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[3]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [3]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[4]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [4]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[5]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [5]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[6]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [6]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[7]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[7]_i_1_n_0 ));
  FDSE \adder_subtractor_b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[0]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[0]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[1]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[1]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[2]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[2]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[3]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[3]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[4]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[4]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[5]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[5]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[6]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[6]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[7]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[7]),
        .S(shift_register_reset_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF1F00000010)) 
    adder_subtractor_subtract_i_1__0
       (.I0(\b_btint_b_reg_n_0_[0] ),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .I3(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I4(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I5(adder_subtractor_subtract_reg_n_0),
        .O(adder_subtractor_subtract_i_1__0_n_0));
  FDRE adder_subtractor_subtract_reg
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_subtract_i_1__0_n_0),
        .Q(adder_subtractor_subtract_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[0]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[1] ),
        .O(b_btint_a_next[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[1]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [1]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[2] ),
        .O(b_btint_a_next[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[2]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[3] ),
        .O(b_btint_a_next[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[3]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [3]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[4] ),
        .O(b_btint_a_next[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[4]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[5] ),
        .O(b_btint_a_next[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[5]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [5]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[6] ),
        .O(b_btint_a_next[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[6]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[7] ),
        .O(b_btint_a_next[6]));
  LUT5 #(
    .INIT(32'hCCC0CCCA)) 
    \b_btint_a[7]_i_1__0 
       (.I0(\b_btint_a_reg_n_0_[7] ),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I3(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I4(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .O(\b_btint_a[7]_i_1__0_n_0 ));
  FDRE \b_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[0]),
        .Q(\b_btint_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[1]),
        .Q(\b_btint_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[2]),
        .Q(\b_btint_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[3]),
        .Q(\b_btint_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[4]),
        .Q(\b_btint_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[5]),
        .Q(\b_btint_a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[6]),
        .Q(\b_btint_a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(\b_btint_a[7]_i_1__0_n_0 ),
        .Q(\b_btint_a_reg_n_0_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[0]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[1] ),
        .O(b_btint_b_next0_in[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[1]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [1]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[2] ),
        .O(b_btint_b_next0_in[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[2]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[3] ),
        .O(b_btint_b_next0_in[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[3]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [3]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[4] ),
        .O(b_btint_b_next0_in[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[4]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[5] ),
        .O(b_btint_b_next0_in[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[5]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [5]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[6] ),
        .O(b_btint_b_next0_in[5]));
  LUT3 #(
    .INIT(8'hFE)) 
    \b_btint_b[6]_i_1__0 
       (.I0(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .O(b_btint_b_next));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[6]_i_2 
       (.I0(\b_old_btint_b_reg[7]_0 [6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[7] ),
        .O(b_btint_b_next0_in[6]));
  LUT5 #(
    .INIT(32'hCCCFCCCA)) 
    \b_btint_b[7]_i_1__0 
       (.I0(\b_btint_b_reg_n_0_[7] ),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I3(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I4(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .O(\b_btint_b[7]_i_1__0_n_0 ));
  FDRE \b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[0]),
        .Q(\b_btint_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[1]),
        .Q(\b_btint_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[2]),
        .Q(\b_btint_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[3]),
        .Q(\b_btint_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[4]),
        .Q(\b_btint_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[5]),
        .Q(\b_btint_b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[6]),
        .Q(\b_btint_b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(\b_btint_b[7]_i_1__0_n_0 ),
        .Q(\b_btint_b_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_a_reg[7]_0 [0]),
        .Q(\b_old_btint_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_a_reg[7]_0 [1]),
        .Q(\b_old_btint_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_a_reg[7]_0 [2]),
        .Q(\b_old_btint_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_a_reg[7]_0 [3]),
        .Q(\b_old_btint_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_a_reg[7]_0 [4]),
        .Q(\b_old_btint_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_a_reg[7]_0 [5]),
        .Q(\b_old_btint_a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_a_reg[7]_0 [6]),
        .Q(\b_old_btint_a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_a_reg[7]_0 [7]),
        .Q(\b_old_btint_a_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_b_reg[7]_0 [0]),
        .Q(\b_old_btint_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_b_reg[7]_0 [1]),
        .Q(\b_old_btint_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_b_reg[7]_0 [2]),
        .Q(\b_old_btint_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_b_reg[7]_0 [3]),
        .Q(\b_old_btint_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_b_reg[7]_0 [4]),
        .Q(\b_old_btint_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_b_reg[7]_0 [5]),
        .Q(\b_old_btint_b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_b_reg[7]_0 [6]),
        .Q(\b_old_btint_b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__0_n_0),
        .D(\b_old_btint_b_reg[7]_0 [7]),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_10__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_10__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_10__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_10__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_10__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_10__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_11__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_11__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_11__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_11__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_11__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_11__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_12__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_12__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_12__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_12__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_12__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_12__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_13__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_13__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_13__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_13__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_13__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_13__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1__18
       (.CI(i__carry_i_1__21_n_0),
        .CO({i__carry__0_i_1__18_n_0,i__carry__0_i_1__18_n_1,i__carry__0_i_1__18_n_2,i__carry__0_i_1__18_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_6__2_n_0,i__carry__0_i_7__2_n_0,i__carry__0_i_8__2_n_0,i__carry__0_i_9__2_n_0}),
        .O(adder_subtractor_b_btint_a14[7:4]),
        .S({i__carry__0_i_10__2_n_0,i__carry__0_i_11__2_n_0,i__carry__0_i_12__2_n_0,i__carry__0_i_13__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1__19
       (.CI(i__carry_i_1__22_n_0),
        .CO({i__carry__0_i_1__19_n_0,i__carry__0_i_1__19_n_1,i__carry__0_i_1__19_n_2,i__carry__0_i_1__19_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_6__3_n_0,i__carry__0_i_7__3_n_0,i__carry__0_i_8__3_n_0,i__carry__0_i_9__3_n_0}),
        .O({i__carry__0_i_1__19_n_4,i__carry__0_i_1__19_n_5,i__carry__0_i_1__19_n_6,i__carry__0_i_1__19_n_7}),
        .S({i__carry__0_i_10__3_n_0,i__carry__0_i_11__3_n_0,i__carry__0_i_12__3_n_0,i__carry__0_i_13__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1__20
       (.CI(i__carry_i_1__23_n_0),
        .CO({i__carry__0_i_1__20_n_0,i__carry__0_i_1__20_n_1,i__carry__0_i_1__20_n_2,i__carry__0_i_1__20_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_6__4_n_0,i__carry__0_i_7__4_n_0,i__carry__0_i_8__4_n_0,i__carry__0_i_9__4_n_0}),
        .O({i__carry__0_i_1__20_n_4,i__carry__0_i_1__20_n_5,i__carry__0_i_1__20_n_6,i__carry__0_i_1__20_n_7}),
        .S({i__carry__0_i_10__4_n_0,i__carry__0_i_11__4_n_0,i__carry__0_i_12__4_n_0,i__carry__0_i_13__4_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1__21
       (.I0(lock[14]),
        .I1(lock[15]),
        .O(i__carry__0_i_1__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__22
       (.I0(adder_subtractor_b_btint_a12[6]),
        .O(i__carry__0_i_1__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__23
       (.I0(adder_subtractor_b_btint_a10[6]),
        .O(i__carry__0_i_1__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__24
       (.I0(adder_subtractor_b_btint_a8[6]),
        .O(i__carry__0_i_1__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__25
       (.I0(adder_subtractor_b_btint_a6[6]),
        .O(i__carry__0_i_1__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__26
       (.I0(adder_subtractor_b_btint_a4[6]),
        .O(i__carry__0_i_1__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__27
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__28
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__29
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__30
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__31
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__32
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__33
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__34
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__35
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__36
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__36_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_2__18
       (.I0(lock[12]),
        .I1(lock[13]),
        .O(i__carry__0_i_2__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__19
       (.I0(adder_subtractor_b_btint_a14[6]),
        .O(i__carry__0_i_2__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__20
       (.I0(adder_subtractor_b_btint_a12[5]),
        .O(i__carry__0_i_2__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__21
       (.I0(adder_subtractor_b_btint_a10[5]),
        .O(i__carry__0_i_2__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__22
       (.I0(adder_subtractor_b_btint_a8[5]),
        .O(i__carry__0_i_2__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__23
       (.I0(adder_subtractor_b_btint_a6[5]),
        .O(i__carry__0_i_2__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__24
       (.I0(adder_subtractor_b_btint_a4[5]),
        .O(i__carry__0_i_2__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__25
       (.I0(i__carry__0_i_1__19_n_5),
        .O(i__carry__0_i_2__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__26
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__27
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__28
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__29
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__30
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__31
       (.I0(i__carry__0_i_1__20_n_5),
        .O(i__carry__0_i_2__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__32
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__33
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__34
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__35
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__36
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__36_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_3__18
       (.I0(lock[10]),
        .I1(lock[11]),
        .O(i__carry__0_i_3__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__19
       (.I0(adder_subtractor_b_btint_a14[5]),
        .O(i__carry__0_i_3__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__20
       (.I0(adder_subtractor_b_btint_a12[4]),
        .O(i__carry__0_i_3__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__21
       (.I0(adder_subtractor_b_btint_a10[4]),
        .O(i__carry__0_i_3__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__22
       (.I0(adder_subtractor_b_btint_a8[4]),
        .O(i__carry__0_i_3__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__23
       (.I0(adder_subtractor_b_btint_a6[4]),
        .O(i__carry__0_i_3__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__24
       (.I0(adder_subtractor_b_btint_a4[4]),
        .O(i__carry__0_i_3__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__25
       (.I0(i__carry__0_i_1__19_n_6),
        .O(i__carry__0_i_3__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__26
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__27
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__28
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__29
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__30
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__31
       (.I0(i__carry__0_i_1__20_n_6),
        .O(i__carry__0_i_3__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__32
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__33
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__34
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__35
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__36
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__36_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_4__18
       (.I0(lock[8]),
        .I1(lock[9]),
        .O(i__carry__0_i_4__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__19
       (.I0(adder_subtractor_b_btint_a14[4]),
        .O(i__carry__0_i_4__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__20
       (.I0(adder_subtractor_b_btint_a12[3]),
        .O(i__carry__0_i_4__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__21
       (.I0(adder_subtractor_b_btint_a10[3]),
        .O(i__carry__0_i_4__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__22
       (.I0(adder_subtractor_b_btint_a8[3]),
        .O(i__carry__0_i_4__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__23
       (.I0(adder_subtractor_b_btint_a6[3]),
        .O(i__carry__0_i_4__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__24
       (.I0(adder_subtractor_b_btint_a4[3]),
        .O(i__carry__0_i_4__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__25
       (.I0(i__carry__0_i_1__19_n_7),
        .O(i__carry__0_i_4__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__26
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__27
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__28
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__29
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__30
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__31
       (.I0(i__carry__0_i_1__20_n_7),
        .O(i__carry__0_i_4__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__32
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__33
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__34
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__35
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__36
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__36_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_5__12
       (.I0(lock[14]),
        .I1(lock[15]),
        .O(i__carry__0_i_5__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5__2
       (.I0(adder_subtractor_b_btint_a14[3]),
        .O(i__carry__0_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5__3
       (.I0(i__carry_i_1__22_n_4),
        .O(i__carry__0_i_5__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5__4
       (.I0(i__carry_i_1__23_n_4),
        .O(i__carry__0_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__12
       (.I0(lock[12]),
        .I1(lock[13]),
        .O(i__carry__0_i_6__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__12
       (.I0(lock[10]),
        .I1(lock[11]),
        .O(i__carry__0_i_7__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__12
       (.I0(lock[8]),
        .I1(lock[9]),
        .O(i__carry__0_i_8__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_8__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_9__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_9__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_9__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_9__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_9__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_9__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_10__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_10__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_10__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_10__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_10__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_10__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_11__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_11__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_11__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_11__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_11__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_11__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_12__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_12__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_12__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_12__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_12__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_12__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_13__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_13__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_13__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_13__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_13__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_13__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_1__18
       (.CI(i__carry__0_i_1__18_n_0),
        .CO({i__carry__1_i_1__18_n_0,i__carry__1_i_1__18_n_1,i__carry__1_i_1__18_n_2,i__carry__1_i_1__18_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_6__2_n_0,i__carry__1_i_7__2_n_0,i__carry__1_i_8__2_n_0,i__carry__1_i_9__2_n_0}),
        .O(adder_subtractor_b_btint_a14[11:8]),
        .S({i__carry__1_i_10__2_n_0,i__carry__1_i_11__2_n_0,i__carry__1_i_12__2_n_0,i__carry__1_i_13__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_1__19
       (.CI(i__carry__0_i_1__19_n_0),
        .CO({i__carry__1_i_1__19_n_0,i__carry__1_i_1__19_n_1,i__carry__1_i_1__19_n_2,i__carry__1_i_1__19_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_6__3_n_0,i__carry__1_i_7__3_n_0,i__carry__1_i_8__3_n_0,i__carry__1_i_9__3_n_0}),
        .O({i__carry__1_i_1__19_n_4,i__carry__1_i_1__19_n_5,i__carry__1_i_1__19_n_6,i__carry__1_i_1__19_n_7}),
        .S({i__carry__1_i_10__3_n_0,i__carry__1_i_11__3_n_0,i__carry__1_i_12__3_n_0,i__carry__1_i_13__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_1__20
       (.CI(i__carry__0_i_1__20_n_0),
        .CO({i__carry__1_i_1__20_n_0,i__carry__1_i_1__20_n_1,i__carry__1_i_1__20_n_2,i__carry__1_i_1__20_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_6__4_n_0,i__carry__1_i_7__4_n_0,i__carry__1_i_8__4_n_0,i__carry__1_i_9__4_n_0}),
        .O({i__carry__1_i_1__20_n_4,i__carry__1_i_1__20_n_5,i__carry__1_i_1__20_n_6,i__carry__1_i_1__20_n_7}),
        .S({i__carry__1_i_10__4_n_0,i__carry__1_i_11__4_n_0,i__carry__1_i_12__4_n_0,i__carry__1_i_13__4_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_1__21
       (.I0(lock[22]),
        .I1(lock[23]),
        .O(i__carry__1_i_1__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__22
       (.I0(adder_subtractor_b_btint_a12[10]),
        .O(i__carry__1_i_1__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__23
       (.I0(adder_subtractor_b_btint_a10[10]),
        .O(i__carry__1_i_1__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__24
       (.I0(adder_subtractor_b_btint_a8[10]),
        .O(i__carry__1_i_1__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__25
       (.I0(adder_subtractor_b_btint_a6[10]),
        .O(i__carry__1_i_1__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__26
       (.I0(adder_subtractor_b_btint_a4[10]),
        .O(i__carry__1_i_1__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__27
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__28
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__29
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__30
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__31
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__32
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__33
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__34
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__35
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__36
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__36_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_2__18
       (.I0(lock[20]),
        .I1(lock[21]),
        .O(i__carry__1_i_2__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__19
       (.I0(adder_subtractor_b_btint_a14[10]),
        .O(i__carry__1_i_2__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__20
       (.I0(adder_subtractor_b_btint_a12[9]),
        .O(i__carry__1_i_2__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__21
       (.I0(adder_subtractor_b_btint_a10[9]),
        .O(i__carry__1_i_2__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__22
       (.I0(adder_subtractor_b_btint_a8[9]),
        .O(i__carry__1_i_2__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__23
       (.I0(adder_subtractor_b_btint_a6[9]),
        .O(i__carry__1_i_2__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__24
       (.I0(adder_subtractor_b_btint_a4[9]),
        .O(i__carry__1_i_2__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__25
       (.I0(i__carry__1_i_1__19_n_5),
        .O(i__carry__1_i_2__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__26
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__27
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__28
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__29
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__30
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__31
       (.I0(i__carry__1_i_1__20_n_5),
        .O(i__carry__1_i_2__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__32
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__33
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__34
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__35
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__36
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__36_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_3__18
       (.I0(lock[18]),
        .I1(lock[19]),
        .O(i__carry__1_i_3__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__19
       (.I0(adder_subtractor_b_btint_a14[9]),
        .O(i__carry__1_i_3__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__20
       (.I0(adder_subtractor_b_btint_a12[8]),
        .O(i__carry__1_i_3__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__21
       (.I0(adder_subtractor_b_btint_a10[8]),
        .O(i__carry__1_i_3__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__22
       (.I0(adder_subtractor_b_btint_a8[8]),
        .O(i__carry__1_i_3__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__23
       (.I0(adder_subtractor_b_btint_a6[8]),
        .O(i__carry__1_i_3__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__24
       (.I0(adder_subtractor_b_btint_a4[8]),
        .O(i__carry__1_i_3__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__25
       (.I0(i__carry__1_i_1__19_n_6),
        .O(i__carry__1_i_3__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__26
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__27
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__28
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__29
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__30
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__31
       (.I0(i__carry__1_i_1__20_n_6),
        .O(i__carry__1_i_3__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__32
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__33
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__34
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__35
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__36
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__36_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_4__18
       (.I0(lock[16]),
        .I1(lock[17]),
        .O(i__carry__1_i_4__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__19
       (.I0(adder_subtractor_b_btint_a14[8]),
        .O(i__carry__1_i_4__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__20
       (.I0(adder_subtractor_b_btint_a12[7]),
        .O(i__carry__1_i_4__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__21
       (.I0(adder_subtractor_b_btint_a10[7]),
        .O(i__carry__1_i_4__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__22
       (.I0(adder_subtractor_b_btint_a8[7]),
        .O(i__carry__1_i_4__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__23
       (.I0(adder_subtractor_b_btint_a6[7]),
        .O(i__carry__1_i_4__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__24
       (.I0(adder_subtractor_b_btint_a4[7]),
        .O(i__carry__1_i_4__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__25
       (.I0(i__carry__1_i_1__19_n_7),
        .O(i__carry__1_i_4__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__26
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__27
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__28
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__29
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__30
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__31
       (.I0(i__carry__1_i_1__20_n_7),
        .O(i__carry__1_i_4__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__32
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__33
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__34
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__35
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__36
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__36_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_5__12
       (.I0(lock[22]),
        .I1(lock[23]),
        .O(i__carry__1_i_5__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5__2
       (.I0(adder_subtractor_b_btint_a14[7]),
        .O(i__carry__1_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5__3
       (.I0(i__carry__0_i_1__19_n_4),
        .O(i__carry__1_i_5__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5__4
       (.I0(i__carry__0_i_1__20_n_4),
        .O(i__carry__1_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__12
       (.I0(lock[20]),
        .I1(lock[21]),
        .O(i__carry__1_i_6__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__12
       (.I0(lock[18]),
        .I1(lock[19]),
        .O(i__carry__1_i_7__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__12
       (.I0(lock[16]),
        .I1(lock[17]),
        .O(i__carry__1_i_8__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_8__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_9__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_9__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_9__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_9__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_9__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_9__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_10__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_10__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_10__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_10__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_10__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_10__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_11__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_11__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_11__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_11__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_11__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_11__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_12__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_12__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_12__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_12__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_12__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_12__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_13__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_13__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_13__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_13__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_13__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_13__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_1__17
       (.CI(i__carry__1_i_1__18_n_0),
        .CO({i__carry__2_i_1__17_n_0,i__carry__2_i_1__17_n_1,i__carry__2_i_1__17_n_2,i__carry__2_i_1__17_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_6__2_n_0,i__carry__2_i_7__2_n_0,i__carry__2_i_8__2_n_0,i__carry__2_i_9__2_n_0}),
        .O(adder_subtractor_b_btint_a14[15:12]),
        .S({i__carry__2_i_10__2_n_0,i__carry__2_i_11__2_n_0,i__carry__2_i_12__2_n_0,i__carry__2_i_13__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_1__18
       (.CI(i__carry__1_i_1__19_n_0),
        .CO({i__carry__2_i_1__18_n_0,i__carry__2_i_1__18_n_1,i__carry__2_i_1__18_n_2,i__carry__2_i_1__18_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_6__3_n_0,i__carry__2_i_7__3_n_0,i__carry__2_i_8__3_n_0,i__carry__2_i_9__3_n_0}),
        .O({i__carry__2_i_1__18_n_4,i__carry__2_i_1__18_n_5,i__carry__2_i_1__18_n_6,i__carry__2_i_1__18_n_7}),
        .S({i__carry__2_i_10__3_n_0,i__carry__2_i_11__3_n_0,i__carry__2_i_12__3_n_0,i__carry__2_i_13__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_1__19
       (.CI(i__carry__1_i_1__20_n_0),
        .CO({i__carry__2_i_1__19_n_0,i__carry__2_i_1__19_n_1,i__carry__2_i_1__19_n_2,i__carry__2_i_1__19_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_6__4_n_0,i__carry__2_i_7__4_n_0,i__carry__2_i_8__4_n_0,i__carry__2_i_9__4_n_0}),
        .O({i__carry__2_i_1__19_n_4,i__carry__2_i_1__19_n_5,i__carry__2_i_1__19_n_6,i__carry__2_i_1__19_n_7}),
        .S({i__carry__2_i_10__4_n_0,i__carry__2_i_11__4_n_0,i__carry__2_i_12__4_n_0,i__carry__2_i_13__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__20
       (.I0(adder_subtractor_b_btint_a12[14]),
        .O(i__carry__2_i_1__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__21
       (.I0(adder_subtractor_b_btint_a10[14]),
        .O(i__carry__2_i_1__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__22
       (.I0(adder_subtractor_b_btint_a8[14]),
        .O(i__carry__2_i_1__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__23
       (.I0(adder_subtractor_b_btint_a6[14]),
        .O(i__carry__2_i_1__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__24
       (.I0(adder_subtractor_b_btint_a4[14]),
        .O(i__carry__2_i_1__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__25
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__26
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__27
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__28
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__29
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__34_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__2_i_1__72
       (.I0(lock[30]),
        .I1(lock[31]),
        .O(i__carry__2_i_1__72_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_2__18
       (.I0(lock[28]),
        .I1(lock[29]),
        .O(i__carry__2_i_2__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__19
       (.I0(adder_subtractor_b_btint_a14[14]),
        .O(i__carry__2_i_2__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__20
       (.I0(adder_subtractor_b_btint_a12[13]),
        .O(i__carry__2_i_2__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__21
       (.I0(adder_subtractor_b_btint_a10[13]),
        .O(i__carry__2_i_2__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__22
       (.I0(adder_subtractor_b_btint_a8[13]),
        .O(i__carry__2_i_2__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__23
       (.I0(adder_subtractor_b_btint_a6[13]),
        .O(i__carry__2_i_2__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__24
       (.I0(adder_subtractor_b_btint_a4[13]),
        .O(i__carry__2_i_2__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__25
       (.I0(i__carry__2_i_1__18_n_5),
        .O(i__carry__2_i_2__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__26
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__27
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__28
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__29
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__30
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__31
       (.I0(i__carry__2_i_1__19_n_5),
        .O(i__carry__2_i_2__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__32
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__33
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__34
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__35
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__36
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__36_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_3__18
       (.I0(lock[26]),
        .I1(lock[27]),
        .O(i__carry__2_i_3__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__19
       (.I0(adder_subtractor_b_btint_a14[13]),
        .O(i__carry__2_i_3__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__20
       (.I0(adder_subtractor_b_btint_a12[12]),
        .O(i__carry__2_i_3__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__21
       (.I0(adder_subtractor_b_btint_a10[12]),
        .O(i__carry__2_i_3__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__22
       (.I0(adder_subtractor_b_btint_a8[12]),
        .O(i__carry__2_i_3__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__23
       (.I0(adder_subtractor_b_btint_a6[12]),
        .O(i__carry__2_i_3__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__24
       (.I0(adder_subtractor_b_btint_a4[12]),
        .O(i__carry__2_i_3__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__25
       (.I0(i__carry__2_i_1__18_n_6),
        .O(i__carry__2_i_3__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__26
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__27
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__28
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__29
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__30
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__31
       (.I0(i__carry__2_i_1__19_n_6),
        .O(i__carry__2_i_3__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__32
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__33
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__34
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__35
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__36
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__36_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_4__18
       (.I0(lock[24]),
        .I1(lock[25]),
        .O(i__carry__2_i_4__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__19
       (.I0(adder_subtractor_b_btint_a14[12]),
        .O(i__carry__2_i_4__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__20
       (.I0(adder_subtractor_b_btint_a12[11]),
        .O(i__carry__2_i_4__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__21
       (.I0(adder_subtractor_b_btint_a10[11]),
        .O(i__carry__2_i_4__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__22
       (.I0(adder_subtractor_b_btint_a8[11]),
        .O(i__carry__2_i_4__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__23
       (.I0(adder_subtractor_b_btint_a6[11]),
        .O(i__carry__2_i_4__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__24
       (.I0(adder_subtractor_b_btint_a4[11]),
        .O(i__carry__2_i_4__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__25
       (.I0(i__carry__2_i_1__18_n_7),
        .O(i__carry__2_i_4__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__26
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__27
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__28
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__29
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__30
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__31
       (.I0(i__carry__2_i_1__19_n_7),
        .O(i__carry__2_i_4__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__32
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__33
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__34
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__35
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__36
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__36_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_5__12
       (.I0(lock[30]),
        .I1(lock[31]),
        .O(i__carry__2_i_5__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5__2
       (.I0(adder_subtractor_b_btint_a14[11]),
        .O(i__carry__2_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5__3
       (.I0(i__carry__1_i_1__19_n_4),
        .O(i__carry__2_i_5__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5__4
       (.I0(i__carry__1_i_1__20_n_4),
        .O(i__carry__2_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__12
       (.I0(lock[28]),
        .I1(lock[29]),
        .O(i__carry__2_i_6__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__12
       (.I0(lock[26]),
        .I1(lock[27]),
        .O(i__carry__2_i_7__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__12
       (.I0(lock[24]),
        .I1(lock[25]),
        .O(i__carry__2_i_8__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_8__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_9__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_9__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_9__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_9__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_9__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_9__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_10__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_10__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_10__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_10__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_10__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_10__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_11__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_11__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_11__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_11__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_11__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_11__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_12__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_12__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_12__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_12__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_12__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_12__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_13__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_13__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_13__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_13__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_13__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_13__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_1__17
       (.CI(i__carry__2_i_1__17_n_0),
        .CO({i__carry__3_i_1__17_n_0,i__carry__3_i_1__17_n_1,i__carry__3_i_1__17_n_2,i__carry__3_i_1__17_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_6__2_n_0,i__carry__3_i_7__2_n_0,i__carry__3_i_8__2_n_0,i__carry__3_i_9__2_n_0}),
        .O(adder_subtractor_b_btint_a14[19:16]),
        .S({i__carry__3_i_10__2_n_0,i__carry__3_i_11__2_n_0,i__carry__3_i_12__2_n_0,i__carry__3_i_13__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_1__18
       (.CI(i__carry__2_i_1__18_n_0),
        .CO({i__carry__3_i_1__18_n_0,i__carry__3_i_1__18_n_1,i__carry__3_i_1__18_n_2,i__carry__3_i_1__18_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_6__3_n_0,i__carry__3_i_7__3_n_0,i__carry__3_i_8__3_n_0,i__carry__3_i_9__3_n_0}),
        .O({i__carry__3_i_1__18_n_4,i__carry__3_i_1__18_n_5,i__carry__3_i_1__18_n_6,i__carry__3_i_1__18_n_7}),
        .S({i__carry__3_i_10__3_n_0,i__carry__3_i_11__3_n_0,i__carry__3_i_12__3_n_0,i__carry__3_i_13__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_1__19
       (.CI(i__carry__2_i_1__19_n_0),
        .CO({i__carry__3_i_1__19_n_0,i__carry__3_i_1__19_n_1,i__carry__3_i_1__19_n_2,i__carry__3_i_1__19_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_6__4_n_0,i__carry__3_i_7__4_n_0,i__carry__3_i_8__4_n_0,i__carry__3_i_9__4_n_0}),
        .O({i__carry__3_i_1__19_n_4,i__carry__3_i_1__19_n_5,i__carry__3_i_1__19_n_6,i__carry__3_i_1__19_n_7}),
        .S({i__carry__3_i_10__4_n_0,i__carry__3_i_11__4_n_0,i__carry__3_i_12__4_n_0,i__carry__3_i_13__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__20
       (.I0(adder_subtractor_b_btint_a12[18]),
        .O(i__carry__3_i_1__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__21
       (.I0(adder_subtractor_b_btint_a10[18]),
        .O(i__carry__3_i_1__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__22
       (.I0(adder_subtractor_b_btint_a8[18]),
        .O(i__carry__3_i_1__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__23
       (.I0(adder_subtractor_b_btint_a6[18]),
        .O(i__carry__3_i_1__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__24
       (.I0(adder_subtractor_b_btint_a4[18]),
        .O(i__carry__3_i_1__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__25
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__26
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__27
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__28
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__29
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__17
       (.I0(adder_subtractor_b_btint_a14[18]),
        .O(i__carry__3_i_2__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__18
       (.I0(adder_subtractor_b_btint_a12[17]),
        .O(i__carry__3_i_2__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__19
       (.I0(adder_subtractor_b_btint_a10[17]),
        .O(i__carry__3_i_2__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__20
       (.I0(adder_subtractor_b_btint_a8[17]),
        .O(i__carry__3_i_2__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__21
       (.I0(adder_subtractor_b_btint_a6[17]),
        .O(i__carry__3_i_2__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__22
       (.I0(adder_subtractor_b_btint_a4[17]),
        .O(i__carry__3_i_2__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__23
       (.I0(i__carry__3_i_1__18_n_5),
        .O(i__carry__3_i_2__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__24
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__25
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__26
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__27
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__28
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__29
       (.I0(i__carry__3_i_1__19_n_5),
        .O(i__carry__3_i_2__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__17
       (.I0(adder_subtractor_b_btint_a14[17]),
        .O(i__carry__3_i_3__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__18
       (.I0(adder_subtractor_b_btint_a12[16]),
        .O(i__carry__3_i_3__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__19
       (.I0(adder_subtractor_b_btint_a10[16]),
        .O(i__carry__3_i_3__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__20
       (.I0(adder_subtractor_b_btint_a8[16]),
        .O(i__carry__3_i_3__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__21
       (.I0(adder_subtractor_b_btint_a6[16]),
        .O(i__carry__3_i_3__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__22
       (.I0(adder_subtractor_b_btint_a4[16]),
        .O(i__carry__3_i_3__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__23
       (.I0(i__carry__3_i_1__18_n_6),
        .O(i__carry__3_i_3__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__24
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__25
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__26
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__27
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__28
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__29
       (.I0(i__carry__3_i_1__19_n_6),
        .O(i__carry__3_i_3__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__17
       (.I0(adder_subtractor_b_btint_a14[16]),
        .O(i__carry__3_i_4__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__18
       (.I0(adder_subtractor_b_btint_a12[15]),
        .O(i__carry__3_i_4__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__19
       (.I0(adder_subtractor_b_btint_a10[15]),
        .O(i__carry__3_i_4__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__20
       (.I0(adder_subtractor_b_btint_a8[15]),
        .O(i__carry__3_i_4__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__21
       (.I0(adder_subtractor_b_btint_a6[15]),
        .O(i__carry__3_i_4__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__22
       (.I0(adder_subtractor_b_btint_a4[15]),
        .O(i__carry__3_i_4__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__23
       (.I0(i__carry__3_i_1__18_n_7),
        .O(i__carry__3_i_4__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__24
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__25
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__26
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__27
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__28
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__29
       (.I0(i__carry__3_i_1__19_n_7),
        .O(i__carry__3_i_4__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_5__2
       (.I0(adder_subtractor_b_btint_a14[15]),
        .O(i__carry__3_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_5__3
       (.I0(i__carry__2_i_1__18_n_4),
        .O(i__carry__3_i_5__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_5__4
       (.I0(i__carry__2_i_1__19_n_4),
        .O(i__carry__3_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_6__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_6__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_6__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_7__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_7__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_7__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_8__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_8__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_8__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_8__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_9__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_9__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_9__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_9__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_9__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_9__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_10__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_10__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_10__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_10__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_10__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_10__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_11__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_11__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_11__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_11__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_11__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_11__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_12__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_12__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_12__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_12__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_12__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_12__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_13__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_13__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_13__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_13__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_13__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_13__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_1__17
       (.CI(i__carry__3_i_1__17_n_0),
        .CO({i__carry__4_i_1__17_n_0,i__carry__4_i_1__17_n_1,i__carry__4_i_1__17_n_2,i__carry__4_i_1__17_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_6__2_n_0,i__carry__4_i_7__2_n_0,i__carry__4_i_8__2_n_0,i__carry__4_i_9__2_n_0}),
        .O(adder_subtractor_b_btint_a14[23:20]),
        .S({i__carry__4_i_10__2_n_0,i__carry__4_i_11__2_n_0,i__carry__4_i_12__2_n_0,i__carry__4_i_13__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_1__18
       (.CI(i__carry__3_i_1__18_n_0),
        .CO({i__carry__4_i_1__18_n_0,i__carry__4_i_1__18_n_1,i__carry__4_i_1__18_n_2,i__carry__4_i_1__18_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_6__3_n_0,i__carry__4_i_7__3_n_0,i__carry__4_i_8__3_n_0,i__carry__4_i_9__3_n_0}),
        .O({i__carry__4_i_1__18_n_4,i__carry__4_i_1__18_n_5,i__carry__4_i_1__18_n_6,i__carry__4_i_1__18_n_7}),
        .S({i__carry__4_i_10__3_n_0,i__carry__4_i_11__3_n_0,i__carry__4_i_12__3_n_0,i__carry__4_i_13__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_1__19
       (.CI(i__carry__3_i_1__19_n_0),
        .CO({i__carry__4_i_1__19_n_0,i__carry__4_i_1__19_n_1,i__carry__4_i_1__19_n_2,i__carry__4_i_1__19_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_6__4_n_0,i__carry__4_i_7__4_n_0,i__carry__4_i_8__4_n_0,i__carry__4_i_9__4_n_0}),
        .O({i__carry__4_i_1__19_n_4,i__carry__4_i_1__19_n_5,i__carry__4_i_1__19_n_6,i__carry__4_i_1__19_n_7}),
        .S({i__carry__4_i_10__4_n_0,i__carry__4_i_11__4_n_0,i__carry__4_i_12__4_n_0,i__carry__4_i_13__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__20
       (.I0(adder_subtractor_b_btint_a12[22]),
        .O(i__carry__4_i_1__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__21
       (.I0(adder_subtractor_b_btint_a10[22]),
        .O(i__carry__4_i_1__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__22
       (.I0(adder_subtractor_b_btint_a8[22]),
        .O(i__carry__4_i_1__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__23
       (.I0(adder_subtractor_b_btint_a6[22]),
        .O(i__carry__4_i_1__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__24
       (.I0(adder_subtractor_b_btint_a4[22]),
        .O(i__carry__4_i_1__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__25
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__26
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__27
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__28
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__29
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__17
       (.I0(adder_subtractor_b_btint_a14[22]),
        .O(i__carry__4_i_2__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__18
       (.I0(adder_subtractor_b_btint_a12[21]),
        .O(i__carry__4_i_2__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__19
       (.I0(adder_subtractor_b_btint_a10[21]),
        .O(i__carry__4_i_2__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__20
       (.I0(adder_subtractor_b_btint_a8[21]),
        .O(i__carry__4_i_2__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__21
       (.I0(adder_subtractor_b_btint_a6[21]),
        .O(i__carry__4_i_2__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__22
       (.I0(adder_subtractor_b_btint_a4[21]),
        .O(i__carry__4_i_2__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__23
       (.I0(i__carry__4_i_1__18_n_5),
        .O(i__carry__4_i_2__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__24
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__25
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__26
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__27
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__28
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__29
       (.I0(i__carry__4_i_1__19_n_5),
        .O(i__carry__4_i_2__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__17
       (.I0(adder_subtractor_b_btint_a14[21]),
        .O(i__carry__4_i_3__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__18
       (.I0(adder_subtractor_b_btint_a12[20]),
        .O(i__carry__4_i_3__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__19
       (.I0(adder_subtractor_b_btint_a10[20]),
        .O(i__carry__4_i_3__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__20
       (.I0(adder_subtractor_b_btint_a8[20]),
        .O(i__carry__4_i_3__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__21
       (.I0(adder_subtractor_b_btint_a6[20]),
        .O(i__carry__4_i_3__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__22
       (.I0(adder_subtractor_b_btint_a4[20]),
        .O(i__carry__4_i_3__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__23
       (.I0(i__carry__4_i_1__18_n_6),
        .O(i__carry__4_i_3__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__24
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__25
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__26
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__27
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__28
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__29
       (.I0(i__carry__4_i_1__19_n_6),
        .O(i__carry__4_i_3__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__17
       (.I0(adder_subtractor_b_btint_a14[20]),
        .O(i__carry__4_i_4__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__18
       (.I0(adder_subtractor_b_btint_a12[19]),
        .O(i__carry__4_i_4__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__19
       (.I0(adder_subtractor_b_btint_a10[19]),
        .O(i__carry__4_i_4__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__20
       (.I0(adder_subtractor_b_btint_a8[19]),
        .O(i__carry__4_i_4__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__21
       (.I0(adder_subtractor_b_btint_a6[19]),
        .O(i__carry__4_i_4__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__22
       (.I0(adder_subtractor_b_btint_a4[19]),
        .O(i__carry__4_i_4__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__23
       (.I0(i__carry__4_i_1__18_n_7),
        .O(i__carry__4_i_4__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__24
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__25
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__26
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__27
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__28
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__29
       (.I0(i__carry__4_i_1__19_n_7),
        .O(i__carry__4_i_4__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5__2
       (.I0(adder_subtractor_b_btint_a14[19]),
        .O(i__carry__4_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5__3
       (.I0(i__carry__3_i_1__18_n_4),
        .O(i__carry__4_i_5__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5__4
       (.I0(i__carry__3_i_1__19_n_4),
        .O(i__carry__4_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_6__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_6__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_6__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_7__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_7__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_7__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_8__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_8__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_8__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_8__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_9__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_9__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_9__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_9__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_9__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_9__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_1__17
       (.CI(i__carry__4_i_1__17_n_0),
        .CO({NLW_i__carry__5_i_1__17_CO_UNCONNECTED[3:1],i__carry__5_i_1__17_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a16[1]}),
        .O({NLW_i__carry__5_i_1__17_O_UNCONNECTED[3:2],adder_subtractor_b_btint_a14[25:24]}),
        .S({1'b0,1'b0,i__carry__5_i_6__2_n_0,i__carry__5_i_7__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_1__18
       (.CI(i__carry__4_i_1__18_n_0),
        .CO({NLW_i__carry__5_i_1__18_CO_UNCONNECTED[3:1],i__carry__5_i_1__18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__5_i_5__3_n_0}),
        .O({NLW_i__carry__5_i_1__18_O_UNCONNECTED[3:2],i__carry__5_i_1__18_n_6,i__carry__5_i_1__18_n_7}),
        .S({1'b0,1'b0,i__carry__5_i_6__3_n_0,i__carry__5_i_7__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_1__19
       (.CI(i__carry__4_i_1__19_n_0),
        .CO({NLW_i__carry__5_i_1__19_CO_UNCONNECTED[3:1],i__carry__5_i_1__19_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__5_i_5__4_n_0}),
        .O({NLW_i__carry__5_i_1__19_O_UNCONNECTED[3:2],i__carry__5_i_1__19_n_6,i__carry__5_i_1__19_n_7}),
        .S({1'b0,1'b0,i__carry__5_i_6__4_n_0,i__carry__5_i_7__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__20
       (.I0(adder_subtractor_b_btint_a12[26]),
        .O(i__carry__5_i_1__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__21
       (.I0(adder_subtractor_b_btint_a10[26]),
        .O(i__carry__5_i_1__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__22
       (.I0(adder_subtractor_b_btint_a8[26]),
        .O(i__carry__5_i_1__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__23
       (.I0(adder_subtractor_b_btint_a6[26]),
        .O(i__carry__5_i_1__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__24
       (.I0(adder_subtractor_b_btint_a4[26]),
        .O(i__carry__5_i_1__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__25
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__26
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__27
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__28
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__29
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__17
       (.I0(adder_subtractor_b_btint_a14[25]),
        .O(i__carry__5_i_2__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__18
       (.I0(adder_subtractor_b_btint_a12[25]),
        .O(i__carry__5_i_2__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__19
       (.I0(adder_subtractor_b_btint_a10[25]),
        .O(i__carry__5_i_2__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__20
       (.I0(adder_subtractor_b_btint_a8[25]),
        .O(i__carry__5_i_2__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__21
       (.I0(adder_subtractor_b_btint_a6[25]),
        .O(i__carry__5_i_2__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__22
       (.I0(adder_subtractor_b_btint_a4[25]),
        .O(i__carry__5_i_2__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__23
       (.I0(i__carry__5_i_1__18_n_6),
        .O(i__carry__5_i_2__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__24
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__25
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__26
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__27
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__28
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__29
       (.I0(i__carry__5_i_1__19_n_6),
        .O(i__carry__5_i_2__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__17
       (.I0(adder_subtractor_b_btint_a14[24]),
        .O(i__carry__5_i_3__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__18
       (.I0(adder_subtractor_b_btint_a12[24]),
        .O(i__carry__5_i_3__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__19
       (.I0(adder_subtractor_b_btint_a10[24]),
        .O(i__carry__5_i_3__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__20
       (.I0(adder_subtractor_b_btint_a8[24]),
        .O(i__carry__5_i_3__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__21
       (.I0(adder_subtractor_b_btint_a6[24]),
        .O(i__carry__5_i_3__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__22
       (.I0(adder_subtractor_b_btint_a4[24]),
        .O(i__carry__5_i_3__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__23
       (.I0(i__carry__5_i_1__18_n_7),
        .O(i__carry__5_i_3__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__24
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__25
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__26
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__27
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__28
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__29
       (.I0(i__carry__5_i_1__19_n_7),
        .O(i__carry__5_i_3__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__17
       (.I0(adder_subtractor_b_btint_a14[23]),
        .O(i__carry__5_i_4__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__18
       (.I0(adder_subtractor_b_btint_a12[23]),
        .O(i__carry__5_i_4__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__19
       (.I0(adder_subtractor_b_btint_a10[23]),
        .O(i__carry__5_i_4__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__20
       (.I0(adder_subtractor_b_btint_a8[23]),
        .O(i__carry__5_i_4__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__21
       (.I0(adder_subtractor_b_btint_a6[23]),
        .O(i__carry__5_i_4__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__22
       (.I0(adder_subtractor_b_btint_a4[23]),
        .O(i__carry__5_i_4__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__23
       (.I0(i__carry__4_i_1__18_n_4),
        .O(i__carry__5_i_4__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__24
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__25
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__26
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__27
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__28
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__29
       (.I0(i__carry__4_i_1__19_n_4),
        .O(i__carry__5_i_4__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__5_i_5__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(adder_subtractor_b_btint_a16[1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__5_i_5__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__5_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__5_i_5__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__5_i_5__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_6__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_6__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_6__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__5_i_6__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_6__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_6__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_7__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_7__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_7__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__5_i_7__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_7__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_7__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__11
       (.I0(adder_subtractor_b_btint_a10[27]),
        .O(i__carry__6_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__12
       (.I0(adder_subtractor_b_btint_a8[28]),
        .O(i__carry__6_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__13
       (.I0(adder_subtractor_b_btint_a6[29]),
        .O(i__carry__6_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__14
       (.I0(adder_subtractor_b_btint_a4[30]),
        .O(i__carry__6_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__15
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__16
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__6_n_7 ),
        .O(i__carry__6_i_1__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__17
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_6 ),
        .O(i__carry__6_i_1__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__18
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_5 ),
        .O(i__carry__6_i_1__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__19
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_1__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__20
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__6_n_7 ),
        .O(i__carry__6_i_1__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__21
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_6 ),
        .O(i__carry__6_i_1__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__22
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_5 ),
        .O(i__carry__6_i_1__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__10
       (.I0(adder_subtractor_b_btint_a4[29]),
        .O(i__carry__6_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__11
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__12
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 ),
        .O(i__carry__6_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__13
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ),
        .O(i__carry__6_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 ),
        .O(i__carry__6_i_2__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ),
        .O(i__carry__6_i_2__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__8
       (.I0(adder_subtractor_b_btint_a8[27]),
        .O(i__carry__6_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__9
       (.I0(adder_subtractor_b_btint_a6[28]),
        .O(i__carry__6_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__10
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 ),
        .O(i__carry__6_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__5
       (.I0(adder_subtractor_b_btint_a6[27]),
        .O(i__carry__6_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__6
       (.I0(adder_subtractor_b_btint_a4[28]),
        .O(i__carry__6_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__7
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__8
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 ),
        .O(i__carry__6_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__9
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__2
       (.I0(adder_subtractor_b_btint_a4[27]),
        .O(i__carry__6_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__3
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__4
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_4__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_10__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_10__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_10__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry_i_10__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_10__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_10__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_11__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_11__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry_i_11__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_11__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_11__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_12__2
       (.I0(\b_old_btint_a_reg[7]_0 [6]),
        .I1(\b_old_btint_b_reg[7]_0 [6]),
        .O(i__carry_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_12__3
       (.I0(\a_old_btint_a_reg_n_0_[6] ),
        .I1(\a_old_btint_b_reg_n_0_[6] ),
        .O(i__carry_i_12__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_12__4
       (.I0(Q[6]),
        .I1(\a_old_btint_b_reg[7]_0 [6]),
        .O(i__carry_i_12__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1__21
       (.CI(1'b0),
        .CO({i__carry_i_1__21_n_0,i__carry_i_1__21_n_1,i__carry_i_1__21_n_2,i__carry_i_1__21_n_3}),
        .CYINIT(1'b1),
        .DI({i__carry_i_6__2_n_0,i__carry_i_7__2_n_0,adder_subtractor_b_btint_a16[0],\b_old_btint_a_reg[7]_0 [6]}),
        .O(adder_subtractor_b_btint_a14[3:0]),
        .S({i__carry_i_9__2_n_0,i__carry_i_10__2_n_0,i__carry_i_11__2_n_0,i__carry_i_12__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1__22
       (.CI(1'b0),
        .CO({i__carry_i_1__22_n_0,i__carry_i_1__22_n_1,i__carry_i_1__22_n_2,i__carry_i_1__22_n_3}),
        .CYINIT(1'b1),
        .DI({i__carry_i_6__3_n_0,i__carry_i_7__3_n_0,i__carry_i_8__3_n_0,\a_old_btint_a_reg_n_0_[6] }),
        .O({i__carry_i_1__22_n_4,i__carry_i_1__22_n_5,i__carry_i_1__22_n_6,i__carry_i_1__22_n_7}),
        .S({i__carry_i_9__3_n_0,i__carry_i_10__3_n_0,i__carry_i_11__3_n_0,i__carry_i_12__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1__23
       (.CI(1'b0),
        .CO({i__carry_i_1__23_n_0,i__carry_i_1__23_n_1,i__carry_i_1__23_n_2,i__carry_i_1__23_n_3}),
        .CYINIT(1'b1),
        .DI({i__carry_i_6__4_n_0,i__carry_i_7__4_n_0,i__carry_i_8__4_n_0,Q[6]}),
        .O({i__carry_i_1__23_n_4,i__carry_i_1__23_n_5,i__carry_i_1__23_n_6,i__carry_i_1__23_n_7}),
        .S({i__carry_i_9__4_n_0,i__carry_i_10__4_n_0,i__carry_i_11__4_n_0,i__carry_i_12__4_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1__24
       (.I0(lock[6]),
        .I1(lock[7]),
        .O(i__carry_i_1__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__25
       (.I0(adder_subtractor_b_btint_a12[2]),
        .O(i__carry_i_1__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__26
       (.I0(adder_subtractor_b_btint_a10[2]),
        .O(i__carry_i_1__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__27
       (.I0(adder_subtractor_b_btint_a8[2]),
        .O(i__carry_i_1__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__28
       (.I0(adder_subtractor_b_btint_a6[2]),
        .O(i__carry_i_1__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__29
       (.I0(adder_subtractor_b_btint_a4[2]),
        .O(i__carry_i_1__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__30
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__35
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__36
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__37
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__38
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__39
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__39_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__40
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_6 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_6 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_4 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_4 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_5 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_5 ),
        .O(i__carry_i_1__40_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__41
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_6 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_6 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_4 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_4 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_5 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_5 ),
        .O(i__carry_i_1__41_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_1__42
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_5 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_5 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_4 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_4 ),
        .O(i__carry_i_1__42_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__21
       (.I0(lock[4]),
        .I1(lock[5]),
        .O(i__carry_i_2__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__22
       (.I0(adder_subtractor_b_btint_a14[2]),
        .O(i__carry_i_2__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__23
       (.I0(adder_subtractor_b_btint_a12[1]),
        .O(i__carry_i_2__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__24
       (.I0(adder_subtractor_b_btint_a10[1]),
        .O(i__carry_i_2__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__25
       (.I0(adder_subtractor_b_btint_a8[1]),
        .O(i__carry_i_2__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__26
       (.I0(adder_subtractor_b_btint_a6[1]),
        .O(i__carry_i_2__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__27
       (.I0(adder_subtractor_b_btint_a4[1]),
        .O(i__carry_i_2__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__28
       (.I0(i__carry_i_1__22_n_5),
        .O(i__carry_i_2__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__29
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__30
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__31
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__32
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__33
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__34
       (.I0(i__carry_i_1__23_n_5),
        .O(i__carry_i_2__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__35
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__36
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__37
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__38
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__39
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__39_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__40
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_5 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_5 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_7 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_7 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_4 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_4 ),
        .O(i__carry_i_2__40_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__41
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_5 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_5 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_7 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_7 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_4 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_4 ),
        .O(i__carry_i_2__41_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__42
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_4 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_4 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_6 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_6 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_7 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_7 ),
        .O(i__carry_i_2__42_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__21
       (.I0(lock[2]),
        .I1(lock[3]),
        .O(i__carry_i_3__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__22
       (.I0(adder_subtractor_b_btint_a14[1]),
        .O(i__carry_i_3__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__23
       (.I0(adder_subtractor_b_btint_a12[0]),
        .O(i__carry_i_3__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__24
       (.I0(adder_subtractor_b_btint_a10[0]),
        .O(i__carry_i_3__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__25
       (.I0(adder_subtractor_b_btint_a8[0]),
        .O(i__carry_i_3__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__26
       (.I0(adder_subtractor_b_btint_a6[0]),
        .O(i__carry_i_3__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__27
       (.I0(adder_subtractor_b_btint_a4[0]),
        .O(i__carry_i_3__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__28
       (.I0(i__carry_i_1__22_n_6),
        .O(i__carry_i_3__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__29
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__30
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__31
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__32
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__33
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__34
       (.I0(i__carry_i_1__23_n_6),
        .O(i__carry_i_3__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__35
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__36
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__37
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__38
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__39
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__39_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__40
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_4 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_4 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_6 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_6 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_7 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_7 ),
        .O(i__carry_i_3__40_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__41
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_4 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_4 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_6 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_6 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_7 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_7 ),
        .O(i__carry_i_3__41_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__42
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_7 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_7 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_5 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_5 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_6 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_6 ),
        .O(i__carry_i_3__42_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__20
       (.I0(\b_old_btint_a_reg[7]_0 [4]),
        .I1(\b_old_btint_b_reg[7]_0 [4]),
        .O(i__carry_i_4__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__21
       (.I0(\b_old_btint_a_reg[7]_0 [3]),
        .I1(\b_old_btint_b_reg[7]_0 [3]),
        .O(i__carry_i_4__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__22
       (.I0(\b_old_btint_a_reg[7]_0 [2]),
        .I1(\b_old_btint_b_reg[7]_0 [2]),
        .O(i__carry_i_4__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__23
       (.I0(\b_old_btint_a_reg[7]_0 [1]),
        .I1(\b_old_btint_b_reg[7]_0 [1]),
        .O(i__carry_i_4__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__24
       (.I0(\b_old_btint_a_reg[7]_0 [0]),
        .I1(\b_old_btint_b_reg[7]_0 [0]),
        .O(i__carry_i_4__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__25
       (.I0(\a_old_btint_a_reg_n_0_[4] ),
        .I1(\a_old_btint_b_reg_n_0_[4] ),
        .O(i__carry_i_4__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__26
       (.I0(\a_old_btint_a_reg_n_0_[3] ),
        .I1(\a_old_btint_b_reg_n_0_[3] ),
        .O(i__carry_i_4__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__27
       (.I0(\a_old_btint_a_reg_n_0_[2] ),
        .I1(\a_old_btint_b_reg_n_0_[2] ),
        .O(i__carry_i_4__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__28
       (.I0(\a_old_btint_a_reg_n_0_[1] ),
        .I1(\a_old_btint_b_reg_n_0_[1] ),
        .O(i__carry_i_4__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__29
       (.I0(\a_old_btint_a_reg_n_0_[0] ),
        .I1(\a_old_btint_b_reg_n_0_[0] ),
        .O(i__carry_i_4__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__30
       (.I0(Q[4]),
        .I1(\a_old_btint_b_reg[7]_0 [4]),
        .O(i__carry_i_4__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__31
       (.I0(Q[3]),
        .I1(\a_old_btint_b_reg[7]_0 [3]),
        .O(i__carry_i_4__31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__32
       (.I0(Q[2]),
        .I1(\a_old_btint_b_reg[7]_0 [2]),
        .O(i__carry_i_4__32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__33
       (.I0(Q[1]),
        .I1(\a_old_btint_b_reg[7]_0 [1]),
        .O(i__carry_i_4__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__34
       (.I0(Q[0]),
        .I1(\a_old_btint_b_reg[7]_0 [0]),
        .O(i__carry_i_4__34_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_4__35
       (.I0(lock[0]),
        .I1(lock[1]),
        .O(i__carry_i_4__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__36
       (.I0(adder_subtractor_b_btint_a14[0]),
        .O(i__carry_i_4__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__37
       (.I0(i__carry_i_1__22_n_7),
        .O(i__carry_i_4__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__38
       (.I0(i__carry_i_1__23_n_7),
        .O(i__carry_i_4__38_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__39
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_7 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_7 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_5 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_5 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_6 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_4__39_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__40
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_7 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_7 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_5 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_5 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_6 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_6 ),
        .O(i__carry_i_4__40_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5__12
       (.I0(lock[6]),
        .I1(lock[7]),
        .O(i__carry_i_5__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__2
       (.I0(\b_old_btint_a_reg[7]_0 [5]),
        .I1(\b_old_btint_b_reg[7]_0 [5]),
        .O(i__carry_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__3
       (.I0(\a_old_btint_a_reg_n_0_[5] ),
        .I1(\a_old_btint_b_reg_n_0_[5] ),
        .O(i__carry_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__4
       (.I0(Q[5]),
        .I1(\a_old_btint_b_reg[7]_0 [5]),
        .O(i__carry_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__12
       (.I0(lock[4]),
        .I1(lock[5]),
        .O(i__carry_i_6__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__12
       (.I0(lock[2]),
        .I1(lock[3]),
        .O(i__carry_i_7__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_8__12
       (.I0(lock[0]),
        .I1(lock[1]),
        .O(i__carry_i_8__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__2
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(adder_subtractor_b_btint_a16[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__3
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__4
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry_i_8__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_9__2
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_9__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_9__3
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry_i_9__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_9__4
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_9__4_n_0));
  LUT4 #(
    .INIT(16'h01FE)) 
    \lock[0]_i_1 
       (.I0(lock[0]),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I3(lock_next1),
        .O(lock_next__0[0]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[10]_i_1 
       (.I0(lock_next0[10]),
        .I1(lock[10]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[10]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[11]_i_1 
       (.I0(lock_next0[11]),
        .I1(lock[11]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[11]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[12]_i_1 
       (.I0(lock_next0[12]),
        .I1(lock[12]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[12]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_3__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[12]),
        .O(\lock[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_4__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[11]),
        .O(\lock[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_5__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[10]),
        .O(\lock[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_6__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[9]),
        .O(\lock[12]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[13]_i_1 
       (.I0(lock_next0[13]),
        .I1(lock[13]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[13]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[14]_i_1 
       (.I0(lock_next0[14]),
        .I1(lock[14]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[14]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[15]_i_1 
       (.I0(lock_next0[15]),
        .I1(lock[15]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[15]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[16]_i_1 
       (.I0(lock_next0[16]),
        .I1(lock[16]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[16]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_3__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[16]),
        .O(\lock[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_4__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[15]),
        .O(\lock[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_5__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[14]),
        .O(\lock[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_6__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[13]),
        .O(\lock[16]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[17]_i_1 
       (.I0(lock_next0[17]),
        .I1(lock[17]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[17]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[18]_i_1 
       (.I0(lock_next0[18]),
        .I1(lock[18]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[18]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[19]_i_1 
       (.I0(lock_next0[19]),
        .I1(lock[19]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[19]));
  LUT5 #(
    .INIT(32'hAAAAFFFC)) 
    \lock[1]_i_1 
       (.I0(lock_next0[1]),
        .I1(lock[1]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[1]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[20]_i_1 
       (.I0(lock_next0[20]),
        .I1(lock[20]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[20]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_3__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[20]),
        .O(\lock[20]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_4__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[19]),
        .O(\lock[20]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_5__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[18]),
        .O(\lock[20]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_6__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[17]),
        .O(\lock[20]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[21]_i_1 
       (.I0(lock_next0[21]),
        .I1(lock[21]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[21]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[22]_i_1 
       (.I0(lock_next0[22]),
        .I1(lock[22]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[22]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[23]_i_1 
       (.I0(lock_next0[23]),
        .I1(lock[23]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[23]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[24]_i_1 
       (.I0(lock_next0[24]),
        .I1(lock[24]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[24]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_3__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[24]),
        .O(\lock[24]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_4__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[23]),
        .O(\lock[24]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_5__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[22]),
        .O(\lock[24]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_6__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[21]),
        .O(\lock[24]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[25]_i_1 
       (.I0(lock_next0[25]),
        .I1(lock[25]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[25]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[26]_i_1 
       (.I0(lock_next0[26]),
        .I1(lock[26]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[26]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[27]_i_1 
       (.I0(lock_next0[27]),
        .I1(lock[27]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[27]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[28]_i_1 
       (.I0(lock_next0[28]),
        .I1(lock[28]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[28]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_3__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[28]),
        .O(\lock[28]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_4__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[27]),
        .O(\lock[28]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_5__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[26]),
        .O(\lock[28]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_6__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[25]),
        .O(\lock[28]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[29]_i_1 
       (.I0(lock_next0[29]),
        .I1(lock[29]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[29]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[2]_i_1 
       (.I0(lock_next0[2]),
        .I1(lock[2]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[2]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[30]_i_1 
       (.I0(lock_next0[30]),
        .I1(lock[30]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[30]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[31]_i_1 
       (.I0(lock_next0[31]),
        .I1(lock[31]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[31]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[31]_i_3__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[31]),
        .O(\lock[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[31]_i_4__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[30]),
        .O(\lock[31]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[31]_i_5__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[29]),
        .O(\lock[31]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFFC)) 
    \lock[3]_i_1 
       (.I0(lock_next0[3]),
        .I1(lock[3]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[3]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[4]_i_1 
       (.I0(lock_next0[4]),
        .I1(lock[4]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[4]_i_3__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[4]),
        .O(\lock[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lock[4]_i_4__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[3]),
        .O(\lock[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[4]_i_5__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[2]),
        .O(\lock[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lock[4]_i_6__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[1]),
        .O(\lock[4]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[5]_i_1 
       (.I0(lock_next0[5]),
        .I1(lock[5]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[5]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[6]_i_1 
       (.I0(lock_next0[6]),
        .I1(lock[6]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[6]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[7]_i_1 
       (.I0(lock_next0[7]),
        .I1(lock[7]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[7]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[8]_i_1 
       (.I0(lock_next0[8]),
        .I1(lock[8]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[8]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_3__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[8]),
        .O(\lock[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_4__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[7]),
        .O(\lock[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_5__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[6]),
        .O(\lock[8]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_6__0 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[5]),
        .O(\lock[8]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[9]_i_1 
       (.I0(lock_next0[9]),
        .I1(lock[9]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[9]));
  LUT3 #(
    .INIT(8'hFE)) 
    lock_next
       (.I0(lock[0]),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .O(lock_next_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry
       (.CI(1'b0),
        .CO({lock_next1_carry_n_0,lock_next1_carry_n_1,lock_next1_carry_n_2,lock_next1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry_i_1__0_n_0,lock_next1_carry_i_2__0_n_0,lock_next1_carry_i_3__0_n_0,lock_next1_carry_i_4__0_n_0}),
        .O(NLW_lock_next1_carry_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry_i_5__0_n_0,lock_next1_carry_i_6__0_n_0,lock_next1_carry_i_7__0_n_0,lock_next1_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry__0
       (.CI(lock_next1_carry_n_0),
        .CO({lock_next1_carry__0_n_0,lock_next1_carry__0_n_1,lock_next1_carry__0_n_2,lock_next1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry__0_i_1__0_n_0,lock_next1_carry__0_i_2__0_n_0,lock_next1_carry__0_i_3__0_n_0,lock_next1_carry__0_i_4__0_n_0}),
        .O(NLW_lock_next1_carry__0_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry__0_i_5__0_n_0,lock_next1_carry__0_i_6__0_n_0,lock_next1_carry__0_i_7__0_n_0,lock_next1_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_1__0
       (.I0(lock[14]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[15]),
        .O(lock_next1_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_2__0
       (.I0(lock[12]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[13]),
        .O(lock_next1_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_3__0
       (.I0(lock[10]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[11]),
        .O(lock_next1_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_4__0
       (.I0(lock[8]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[9]),
        .O(lock_next1_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_5__0
       (.I0(lock[14]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[15]),
        .O(lock_next1_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_6__0
       (.I0(lock[12]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[13]),
        .O(lock_next1_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_7__0
       (.I0(lock[10]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[11]),
        .O(lock_next1_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_8__0
       (.I0(lock[8]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[9]),
        .O(lock_next1_carry__0_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry__1
       (.CI(lock_next1_carry__0_n_0),
        .CO({lock_next1_carry__1_n_0,lock_next1_carry__1_n_1,lock_next1_carry__1_n_2,lock_next1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry__1_i_1__0_n_0,lock_next1_carry__1_i_2__0_n_0,lock_next1_carry__1_i_3__0_n_0,lock_next1_carry__1_i_4__0_n_0}),
        .O(NLW_lock_next1_carry__1_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry__1_i_5__0_n_0,lock_next1_carry__1_i_6__0_n_0,lock_next1_carry__1_i_7__0_n_0,lock_next1_carry__1_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_1__0
       (.I0(lock[22]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[23]),
        .O(lock_next1_carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_2__0
       (.I0(lock[20]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[21]),
        .O(lock_next1_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_3__0
       (.I0(lock[18]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[19]),
        .O(lock_next1_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_4__0
       (.I0(lock[16]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[17]),
        .O(lock_next1_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_5__0
       (.I0(lock[22]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[23]),
        .O(lock_next1_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_6__0
       (.I0(lock[20]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[21]),
        .O(lock_next1_carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_7__0
       (.I0(lock[18]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[19]),
        .O(lock_next1_carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_8__0
       (.I0(lock[16]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[17]),
        .O(lock_next1_carry__1_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry__2
       (.CI(lock_next1_carry__1_n_0),
        .CO({lock_next1,lock_next1_carry__2_n_1,lock_next1_carry__2_n_2,lock_next1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry__2_i_1__0_n_0,lock_next1_carry__2_i_2__0_n_0,lock_next1_carry__2_i_3__0_n_0,lock_next1_carry__2_i_4__0_n_0}),
        .O(NLW_lock_next1_carry__2_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry__2_i_5__0_n_0,lock_next1_carry__2_i_6__0_n_0,lock_next1_carry__2_i_7__0_n_0,lock_next1_carry__2_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h0002)) 
    lock_next1_carry__2_i_1__0
       (.I0(lock[30]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[31]),
        .O(lock_next1_carry__2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__2_i_2__0
       (.I0(lock[28]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[29]),
        .O(lock_next1_carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__2_i_3__0
       (.I0(lock[26]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[27]),
        .O(lock_next1_carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__2_i_4__0
       (.I0(lock[24]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[25]),
        .O(lock_next1_carry__2_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_5__0
       (.I0(lock[30]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[31]),
        .O(lock_next1_carry__2_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_6__0
       (.I0(lock[28]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[29]),
        .O(lock_next1_carry__2_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_7__0
       (.I0(lock[26]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[27]),
        .O(lock_next1_carry__2_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_8__0
       (.I0(lock[24]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[25]),
        .O(lock_next1_carry__2_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry_i_1__0
       (.I0(lock[6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[7]),
        .O(lock_next1_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry_i_2__0
       (.I0(lock[4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[5]),
        .O(lock_next1_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    lock_next1_carry_i_3__0
       (.I0(lock[2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[3]),
        .O(lock_next1_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    lock_next1_carry_i_4__0
       (.I0(lock[0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[1]),
        .O(lock_next1_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry_i_5__0
       (.I0(lock[6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[7]),
        .O(lock_next1_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry_i_6__0
       (.I0(lock[4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[5]),
        .O(lock_next1_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    lock_next1_carry_i_7__0
       (.I0(lock[2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[3]),
        .O(lock_next1_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    lock_next1_carry_i_8__0
       (.I0(lock[0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[1]),
        .O(lock_next1_carry_i_8__0_n_0));
  FDRE \lock_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[0]),
        .Q(lock[0]),
        .R(1'b0));
  FDRE \lock_reg[10] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[10]),
        .Q(lock[10]),
        .R(1'b0));
  FDRE \lock_reg[11] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[11]),
        .Q(lock[11]),
        .R(1'b0));
  FDRE \lock_reg[12] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[12]),
        .Q(lock[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[12]_i_2__0 
       (.CI(\lock_reg[8]_i_2__0_n_0 ),
        .CO({\lock_reg[12]_i_2__0_n_0 ,\lock_reg[12]_i_2__0_n_1 ,\lock_reg[12]_i_2__0_n_2 ,\lock_reg[12]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[12:9]),
        .S({\lock[12]_i_3__0_n_0 ,\lock[12]_i_4__0_n_0 ,\lock[12]_i_5__0_n_0 ,\lock[12]_i_6__0_n_0 }));
  FDRE \lock_reg[13] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[13]),
        .Q(lock[13]),
        .R(1'b0));
  FDRE \lock_reg[14] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[14]),
        .Q(lock[14]),
        .R(1'b0));
  FDRE \lock_reg[15] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[15]),
        .Q(lock[15]),
        .R(1'b0));
  FDRE \lock_reg[16] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[16]),
        .Q(lock[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[16]_i_2__0 
       (.CI(\lock_reg[12]_i_2__0_n_0 ),
        .CO({\lock_reg[16]_i_2__0_n_0 ,\lock_reg[16]_i_2__0_n_1 ,\lock_reg[16]_i_2__0_n_2 ,\lock_reg[16]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[16:13]),
        .S({\lock[16]_i_3__0_n_0 ,\lock[16]_i_4__0_n_0 ,\lock[16]_i_5__0_n_0 ,\lock[16]_i_6__0_n_0 }));
  FDRE \lock_reg[17] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[17]),
        .Q(lock[17]),
        .R(1'b0));
  FDRE \lock_reg[18] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[18]),
        .Q(lock[18]),
        .R(1'b0));
  FDRE \lock_reg[19] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[19]),
        .Q(lock[19]),
        .R(1'b0));
  FDRE \lock_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[1]),
        .Q(lock[1]),
        .R(1'b0));
  FDRE \lock_reg[20] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[20]),
        .Q(lock[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[20]_i_2__0 
       (.CI(\lock_reg[16]_i_2__0_n_0 ),
        .CO({\lock_reg[20]_i_2__0_n_0 ,\lock_reg[20]_i_2__0_n_1 ,\lock_reg[20]_i_2__0_n_2 ,\lock_reg[20]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[20:17]),
        .S({\lock[20]_i_3__0_n_0 ,\lock[20]_i_4__0_n_0 ,\lock[20]_i_5__0_n_0 ,\lock[20]_i_6__0_n_0 }));
  FDRE \lock_reg[21] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[21]),
        .Q(lock[21]),
        .R(1'b0));
  FDRE \lock_reg[22] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[22]),
        .Q(lock[22]),
        .R(1'b0));
  FDRE \lock_reg[23] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[23]),
        .Q(lock[23]),
        .R(1'b0));
  FDRE \lock_reg[24] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[24]),
        .Q(lock[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[24]_i_2__0 
       (.CI(\lock_reg[20]_i_2__0_n_0 ),
        .CO({\lock_reg[24]_i_2__0_n_0 ,\lock_reg[24]_i_2__0_n_1 ,\lock_reg[24]_i_2__0_n_2 ,\lock_reg[24]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[24:21]),
        .S({\lock[24]_i_3__0_n_0 ,\lock[24]_i_4__0_n_0 ,\lock[24]_i_5__0_n_0 ,\lock[24]_i_6__0_n_0 }));
  FDRE \lock_reg[25] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[25]),
        .Q(lock[25]),
        .R(1'b0));
  FDRE \lock_reg[26] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[26]),
        .Q(lock[26]),
        .R(1'b0));
  FDRE \lock_reg[27] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[27]),
        .Q(lock[27]),
        .R(1'b0));
  FDRE \lock_reg[28] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[28]),
        .Q(lock[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[28]_i_2__0 
       (.CI(\lock_reg[24]_i_2__0_n_0 ),
        .CO({\lock_reg[28]_i_2__0_n_0 ,\lock_reg[28]_i_2__0_n_1 ,\lock_reg[28]_i_2__0_n_2 ,\lock_reg[28]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[28:25]),
        .S({\lock[28]_i_3__0_n_0 ,\lock[28]_i_4__0_n_0 ,\lock[28]_i_5__0_n_0 ,\lock[28]_i_6__0_n_0 }));
  FDRE \lock_reg[29] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[29]),
        .Q(lock[29]),
        .R(1'b0));
  FDRE \lock_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[2]),
        .Q(lock[2]),
        .R(1'b0));
  FDRE \lock_reg[30] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[30]),
        .Q(lock[30]),
        .R(1'b0));
  FDRE \lock_reg[31] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[31]),
        .Q(lock[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[31]_i_2__0 
       (.CI(\lock_reg[28]_i_2__0_n_0 ),
        .CO({\NLW_lock_reg[31]_i_2__0_CO_UNCONNECTED [3:2],\lock_reg[31]_i_2__0_n_2 ,\lock_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({\NLW_lock_reg[31]_i_2__0_O_UNCONNECTED [3],lock_next0[31:29]}),
        .S({1'b0,\lock[31]_i_3__0_n_0 ,\lock[31]_i_4__0_n_0 ,\lock[31]_i_5__0_n_0 }));
  FDRE \lock_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[3]),
        .Q(lock[3]),
        .R(1'b0));
  FDRE \lock_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[4]),
        .Q(lock[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\lock_reg[4]_i_2__0_n_0 ,\lock_reg[4]_i_2__0_n_1 ,\lock_reg[4]_i_2__0_n_2 ,\lock_reg[4]_i_2__0_n_3 }),
        .CYINIT(lock_next_n_0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[4:1]),
        .S({\lock[4]_i_3__0_n_0 ,\lock[4]_i_4__0_n_0 ,\lock[4]_i_5__0_n_0 ,\lock[4]_i_6__0_n_0 }));
  FDRE \lock_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[5]),
        .Q(lock[5]),
        .R(1'b0));
  FDRE \lock_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[6]),
        .Q(lock[6]),
        .R(1'b0));
  FDRE \lock_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[7]),
        .Q(lock[7]),
        .R(1'b0));
  FDRE \lock_reg[8] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[8]),
        .Q(lock[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[8]_i_2__0 
       (.CI(\lock_reg[4]_i_2__0_n_0 ),
        .CO({\lock_reg[8]_i_2__0_n_0 ,\lock_reg[8]_i_2__0_n_1 ,\lock_reg[8]_i_2__0_n_2 ,\lock_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[8:5]),
        .S({\lock[8]_i_3__0_n_0 ,\lock[8]_i_4__0_n_0 ,\lock[8]_i_5__0_n_0 ,\lock[8]_i_6__0_n_0 }));
  FDRE \lock_reg[9] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[9]),
        .Q(lock[9]),
        .R(1'b0));
  FDSE \multiplier_product_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[0]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [0]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \multiplier_product_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[1]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [1]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \multiplier_product_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[2]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [2]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \multiplier_product_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[3]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [3]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \multiplier_product_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[4]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [4]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \multiplier_product_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[5]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [5]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \multiplier_product_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[6]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [6]),
        .S(shift_register_reset_i_1__0_n_0));
  FDSE \multiplier_product_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[7]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [7]),
        .S(shift_register_reset_i_1__0_n_0));
  bachelor_MATRIX_VECTOR_0_0_SHIFT_REGISTER_17 shift_register
       (.Q(shift_register_state_btint_b),
        .SS(shift_register_reset),
        .matrix_vector_clock(matrix_vector_clock),
        .\shift_register_output_btint_a_reg[0]_0 (adder_subtractor_subtract_reg_n_0),
        .\shift_register_output_btint_a_reg[7]_0 (adder_subtractor_b_btint_b),
        .\shift_register_output_btint_a_reg[7]_1 (adder_subtractor_b_btint_a));
  LUT2 #(
    .INIT(4'hE)) 
    shift_register_reset_i_1__0
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .O(shift_register_reset_i_1__0_n_0));
  FDSE shift_register_reset_reg
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(1'b0),
        .Q(shift_register_reset),
        .S(shift_register_reset_i_1__0_n_0));
endmodule

(* ORIG_REF_NAME = "MULTIPLIER" *) 
module bachelor_MATRIX_VECTOR_0_0_MULTIPLIER_23
   (\multiplier_product_btint_b_reg[7]_0 ,
    matrix_vector_clock,
    Q,
    \b_old_btint_b_reg[7]_0 ,
    \b_old_btint_a_reg[7]_0 ,
    \a_old_btint_b_reg[7]_0 );
  output [7:0]\multiplier_product_btint_b_reg[7]_0 ;
  input matrix_vector_clock;
  input [7:0]Q;
  input [7:0]\b_old_btint_b_reg[7]_0 ;
  input [7:0]\b_old_btint_a_reg[7]_0 ;
  input [7:0]\a_old_btint_b_reg[7]_0 ;

  wire [7:0]Q;
  wire \a_old_btint_a_reg_n_0_[0] ;
  wire \a_old_btint_a_reg_n_0_[1] ;
  wire \a_old_btint_a_reg_n_0_[2] ;
  wire \a_old_btint_a_reg_n_0_[3] ;
  wire \a_old_btint_a_reg_n_0_[4] ;
  wire \a_old_btint_a_reg_n_0_[5] ;
  wire \a_old_btint_a_reg_n_0_[6] ;
  wire \a_old_btint_a_reg_n_0_[7] ;
  wire [7:0]\a_old_btint_b_reg[7]_0 ;
  wire \a_old_btint_b_reg_n_0_[0] ;
  wire \a_old_btint_b_reg_n_0_[1] ;
  wire \a_old_btint_b_reg_n_0_[2] ;
  wire \a_old_btint_b_reg_n_0_[3] ;
  wire \a_old_btint_b_reg_n_0_[4] ;
  wire \a_old_btint_b_reg_n_0_[5] ;
  wire \a_old_btint_b_reg_n_0_[6] ;
  wire \a_old_btint_b_reg_n_0_[7] ;
  wire [7:0]adder_subtractor_b_btint_a;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_3 ;
  wire [27:0]adder_subtractor_b_btint_a10;
  wire adder_subtractor_b_btint_a10_carry__0_i_1_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_i_2_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_i_3_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_i_4_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_n_1;
  wire adder_subtractor_b_btint_a10_carry__0_n_2;
  wire adder_subtractor_b_btint_a10_carry__0_n_3;
  wire adder_subtractor_b_btint_a10_carry__0_n_4;
  wire adder_subtractor_b_btint_a10_carry__0_n_5;
  wire adder_subtractor_b_btint_a10_carry__0_n_6;
  wire adder_subtractor_b_btint_a10_carry__0_n_7;
  wire adder_subtractor_b_btint_a10_carry__1_i_1_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_i_2_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_i_3_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_i_4_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_n_1;
  wire adder_subtractor_b_btint_a10_carry__1_n_2;
  wire adder_subtractor_b_btint_a10_carry__1_n_3;
  wire adder_subtractor_b_btint_a10_carry__1_n_4;
  wire adder_subtractor_b_btint_a10_carry__1_n_5;
  wire adder_subtractor_b_btint_a10_carry__1_n_6;
  wire adder_subtractor_b_btint_a10_carry__1_n_7;
  wire adder_subtractor_b_btint_a10_carry__2_i_1_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_i_2_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_i_3_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_i_4_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_n_1;
  wire adder_subtractor_b_btint_a10_carry__2_n_2;
  wire adder_subtractor_b_btint_a10_carry__2_n_3;
  wire adder_subtractor_b_btint_a10_carry__2_n_4;
  wire adder_subtractor_b_btint_a10_carry__2_n_5;
  wire adder_subtractor_b_btint_a10_carry__2_n_6;
  wire adder_subtractor_b_btint_a10_carry__2_n_7;
  wire adder_subtractor_b_btint_a10_carry__3_i_1_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_i_2_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_i_3_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_i_4_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_n_1;
  wire adder_subtractor_b_btint_a10_carry__3_n_2;
  wire adder_subtractor_b_btint_a10_carry__3_n_3;
  wire adder_subtractor_b_btint_a10_carry__3_n_4;
  wire adder_subtractor_b_btint_a10_carry__3_n_5;
  wire adder_subtractor_b_btint_a10_carry__3_n_6;
  wire adder_subtractor_b_btint_a10_carry__3_n_7;
  wire adder_subtractor_b_btint_a10_carry__4_i_1_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_i_2_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_i_3_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_i_4_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_n_1;
  wire adder_subtractor_b_btint_a10_carry__4_n_2;
  wire adder_subtractor_b_btint_a10_carry__4_n_3;
  wire adder_subtractor_b_btint_a10_carry__4_n_4;
  wire adder_subtractor_b_btint_a10_carry__4_n_5;
  wire adder_subtractor_b_btint_a10_carry__4_n_6;
  wire adder_subtractor_b_btint_a10_carry__4_n_7;
  wire adder_subtractor_b_btint_a10_carry__5_i_1_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_i_2_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_i_3_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_i_4_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_n_1;
  wire adder_subtractor_b_btint_a10_carry__5_n_2;
  wire adder_subtractor_b_btint_a10_carry__5_n_3;
  wire adder_subtractor_b_btint_a10_carry__5_n_4;
  wire adder_subtractor_b_btint_a10_carry__5_n_5;
  wire adder_subtractor_b_btint_a10_carry__5_n_6;
  wire adder_subtractor_b_btint_a10_carry__5_n_7;
  wire adder_subtractor_b_btint_a10_carry_i_1_n_0;
  wire adder_subtractor_b_btint_a10_carry_i_2_n_0;
  wire adder_subtractor_b_btint_a10_carry_i_3_n_0;
  wire adder_subtractor_b_btint_a10_carry_i_4_n_0;
  wire adder_subtractor_b_btint_a10_carry_n_0;
  wire adder_subtractor_b_btint_a10_carry_n_1;
  wire adder_subtractor_b_btint_a10_carry_n_2;
  wire adder_subtractor_b_btint_a10_carry_n_3;
  wire adder_subtractor_b_btint_a10_carry_n_4;
  wire adder_subtractor_b_btint_a10_carry_n_5;
  wire adder_subtractor_b_btint_a10_carry_n_6;
  wire adder_subtractor_b_btint_a10_carry_n_7;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 ;
  wire [26:0]adder_subtractor_b_btint_a12;
  wire adder_subtractor_b_btint_a12_carry__0_i_10_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_11_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_12_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_13_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_1_n_1;
  wire adder_subtractor_b_btint_a12_carry__0_i_1_n_2;
  wire adder_subtractor_b_btint_a12_carry__0_i_1_n_3;
  wire adder_subtractor_b_btint_a12_carry__0_i_1_n_4;
  wire adder_subtractor_b_btint_a12_carry__0_i_1_n_5;
  wire adder_subtractor_b_btint_a12_carry__0_i_1_n_6;
  wire adder_subtractor_b_btint_a12_carry__0_i_1_n_7;
  wire adder_subtractor_b_btint_a12_carry__0_i_2_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_3_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_4_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_5_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_6_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_7_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_8_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_9_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_n_1;
  wire adder_subtractor_b_btint_a12_carry__0_n_2;
  wire adder_subtractor_b_btint_a12_carry__0_n_3;
  wire adder_subtractor_b_btint_a12_carry__0_n_4;
  wire adder_subtractor_b_btint_a12_carry__0_n_5;
  wire adder_subtractor_b_btint_a12_carry__0_n_6;
  wire adder_subtractor_b_btint_a12_carry__0_n_7;
  wire adder_subtractor_b_btint_a12_carry__1_i_10_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_11_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_12_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_13_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_1_n_1;
  wire adder_subtractor_b_btint_a12_carry__1_i_1_n_2;
  wire adder_subtractor_b_btint_a12_carry__1_i_1_n_3;
  wire adder_subtractor_b_btint_a12_carry__1_i_1_n_4;
  wire adder_subtractor_b_btint_a12_carry__1_i_1_n_5;
  wire adder_subtractor_b_btint_a12_carry__1_i_1_n_6;
  wire adder_subtractor_b_btint_a12_carry__1_i_1_n_7;
  wire adder_subtractor_b_btint_a12_carry__1_i_2_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_3_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_4_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_5_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_6_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_7_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_8_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_9_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_n_1;
  wire adder_subtractor_b_btint_a12_carry__1_n_2;
  wire adder_subtractor_b_btint_a12_carry__1_n_3;
  wire adder_subtractor_b_btint_a12_carry__1_n_4;
  wire adder_subtractor_b_btint_a12_carry__1_n_5;
  wire adder_subtractor_b_btint_a12_carry__1_n_6;
  wire adder_subtractor_b_btint_a12_carry__1_n_7;
  wire adder_subtractor_b_btint_a12_carry__2_i_10_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_11_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_12_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_13_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_1_n_1;
  wire adder_subtractor_b_btint_a12_carry__2_i_1_n_2;
  wire adder_subtractor_b_btint_a12_carry__2_i_1_n_3;
  wire adder_subtractor_b_btint_a12_carry__2_i_1_n_4;
  wire adder_subtractor_b_btint_a12_carry__2_i_1_n_5;
  wire adder_subtractor_b_btint_a12_carry__2_i_1_n_6;
  wire adder_subtractor_b_btint_a12_carry__2_i_1_n_7;
  wire adder_subtractor_b_btint_a12_carry__2_i_2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_3_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_4_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_5_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_6_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_7_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_8_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_9_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_n_1;
  wire adder_subtractor_b_btint_a12_carry__2_n_2;
  wire adder_subtractor_b_btint_a12_carry__2_n_3;
  wire adder_subtractor_b_btint_a12_carry__2_n_4;
  wire adder_subtractor_b_btint_a12_carry__2_n_5;
  wire adder_subtractor_b_btint_a12_carry__2_n_6;
  wire adder_subtractor_b_btint_a12_carry__2_n_7;
  wire adder_subtractor_b_btint_a12_carry__3_i_10_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_11_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_12_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_13_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_1_n_1;
  wire adder_subtractor_b_btint_a12_carry__3_i_1_n_2;
  wire adder_subtractor_b_btint_a12_carry__3_i_1_n_3;
  wire adder_subtractor_b_btint_a12_carry__3_i_1_n_4;
  wire adder_subtractor_b_btint_a12_carry__3_i_1_n_5;
  wire adder_subtractor_b_btint_a12_carry__3_i_1_n_6;
  wire adder_subtractor_b_btint_a12_carry__3_i_1_n_7;
  wire adder_subtractor_b_btint_a12_carry__3_i_2_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_3_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_4_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_5_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_6_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_7_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_8_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_9_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_n_1;
  wire adder_subtractor_b_btint_a12_carry__3_n_2;
  wire adder_subtractor_b_btint_a12_carry__3_n_3;
  wire adder_subtractor_b_btint_a12_carry__3_n_4;
  wire adder_subtractor_b_btint_a12_carry__3_n_5;
  wire adder_subtractor_b_btint_a12_carry__3_n_6;
  wire adder_subtractor_b_btint_a12_carry__3_n_7;
  wire adder_subtractor_b_btint_a12_carry__4_i_10_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_11_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_12_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_13_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_1_n_1;
  wire adder_subtractor_b_btint_a12_carry__4_i_1_n_2;
  wire adder_subtractor_b_btint_a12_carry__4_i_1_n_3;
  wire adder_subtractor_b_btint_a12_carry__4_i_1_n_4;
  wire adder_subtractor_b_btint_a12_carry__4_i_1_n_5;
  wire adder_subtractor_b_btint_a12_carry__4_i_1_n_6;
  wire adder_subtractor_b_btint_a12_carry__4_i_1_n_7;
  wire adder_subtractor_b_btint_a12_carry__4_i_2_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_3_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_4_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_5_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_6_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_7_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_8_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_9_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_n_1;
  wire adder_subtractor_b_btint_a12_carry__4_n_2;
  wire adder_subtractor_b_btint_a12_carry__4_n_3;
  wire adder_subtractor_b_btint_a12_carry__4_n_4;
  wire adder_subtractor_b_btint_a12_carry__4_n_5;
  wire adder_subtractor_b_btint_a12_carry__4_n_6;
  wire adder_subtractor_b_btint_a12_carry__4_n_7;
  wire adder_subtractor_b_btint_a12_carry__5_i_1_n_3;
  wire adder_subtractor_b_btint_a12_carry__5_i_1_n_6;
  wire adder_subtractor_b_btint_a12_carry__5_i_1_n_7;
  wire adder_subtractor_b_btint_a12_carry__5_i_2_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_3_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_4_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_5_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_6_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_7_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_n_2;
  wire adder_subtractor_b_btint_a12_carry__5_n_3;
  wire adder_subtractor_b_btint_a12_carry__5_n_5;
  wire adder_subtractor_b_btint_a12_carry__5_n_6;
  wire adder_subtractor_b_btint_a12_carry__5_n_7;
  wire adder_subtractor_b_btint_a12_carry_i_10_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_11_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_12_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_1_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_1_n_1;
  wire adder_subtractor_b_btint_a12_carry_i_1_n_2;
  wire adder_subtractor_b_btint_a12_carry_i_1_n_3;
  wire adder_subtractor_b_btint_a12_carry_i_1_n_4;
  wire adder_subtractor_b_btint_a12_carry_i_1_n_5;
  wire adder_subtractor_b_btint_a12_carry_i_1_n_6;
  wire adder_subtractor_b_btint_a12_carry_i_1_n_7;
  wire adder_subtractor_b_btint_a12_carry_i_2_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_3_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_4_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_5_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_6_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_7_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_8_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_9_n_0;
  wire adder_subtractor_b_btint_a12_carry_n_0;
  wire adder_subtractor_b_btint_a12_carry_n_1;
  wire adder_subtractor_b_btint_a12_carry_n_2;
  wire adder_subtractor_b_btint_a12_carry_n_3;
  wire adder_subtractor_b_btint_a12_carry_n_4;
  wire adder_subtractor_b_btint_a12_carry_n_5;
  wire adder_subtractor_b_btint_a12_carry_n_6;
  wire adder_subtractor_b_btint_a12_carry_n_7;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 ;
  wire [25:0]adder_subtractor_b_btint_a14;
  wire [1:0]adder_subtractor_b_btint_a16;
  wire adder_subtractor_b_btint_a1_carry__0_i_1_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_i_2_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_i_3_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_i_4_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_n_1;
  wire adder_subtractor_b_btint_a1_carry__0_n_2;
  wire adder_subtractor_b_btint_a1_carry__0_n_3;
  wire adder_subtractor_b_btint_a1_carry__1_i_1_n_0;
  wire adder_subtractor_b_btint_a1_carry__1_i_2_n_0;
  wire adder_subtractor_b_btint_a1_carry__1_i_3_n_0;
  wire adder_subtractor_b_btint_a1_carry__1_n_1;
  wire adder_subtractor_b_btint_a1_carry__1_n_2;
  wire adder_subtractor_b_btint_a1_carry__1_n_3;
  wire adder_subtractor_b_btint_a1_carry_i_1_n_0;
  wire adder_subtractor_b_btint_a1_carry_i_2_n_0;
  wire adder_subtractor_b_btint_a1_carry_i_3_n_0;
  wire adder_subtractor_b_btint_a1_carry_i_4_n_0;
  wire adder_subtractor_b_btint_a1_carry_n_0;
  wire adder_subtractor_b_btint_a1_carry_n_1;
  wire adder_subtractor_b_btint_a1_carry_n_2;
  wire adder_subtractor_b_btint_a1_carry_n_3;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_3 ;
  wire [31:0]adder_subtractor_b_btint_a2;
  wire [31:0]adder_subtractor_b_btint_a20_in;
  wire adder_subtractor_b_btint_a2_carry__0_i_1_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_i_2_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_i_3_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_i_4_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_n_1;
  wire adder_subtractor_b_btint_a2_carry__0_n_2;
  wire adder_subtractor_b_btint_a2_carry__0_n_3;
  wire adder_subtractor_b_btint_a2_carry__1_i_1_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_i_2_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_i_3_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_i_4_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_n_1;
  wire adder_subtractor_b_btint_a2_carry__1_n_2;
  wire adder_subtractor_b_btint_a2_carry__1_n_3;
  wire adder_subtractor_b_btint_a2_carry__2_i_1_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_i_2_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_i_3_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_i_4_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_n_1;
  wire adder_subtractor_b_btint_a2_carry__2_n_2;
  wire adder_subtractor_b_btint_a2_carry__2_n_3;
  wire adder_subtractor_b_btint_a2_carry__3_i_1_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_i_2_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_i_3_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_i_4_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_n_1;
  wire adder_subtractor_b_btint_a2_carry__3_n_2;
  wire adder_subtractor_b_btint_a2_carry__3_n_3;
  wire adder_subtractor_b_btint_a2_carry__4_i_1_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_i_2_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_i_3_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_i_4_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_n_1;
  wire adder_subtractor_b_btint_a2_carry__4_n_2;
  wire adder_subtractor_b_btint_a2_carry__4_n_3;
  wire adder_subtractor_b_btint_a2_carry__5_i_1_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_i_2_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_i_3_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_i_4_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_n_1;
  wire adder_subtractor_b_btint_a2_carry__5_n_2;
  wire adder_subtractor_b_btint_a2_carry__5_n_3;
  wire adder_subtractor_b_btint_a2_carry__6_i_1_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_i_2_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_i_3_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_i_4_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_n_1;
  wire adder_subtractor_b_btint_a2_carry__6_n_2;
  wire adder_subtractor_b_btint_a2_carry__6_n_3;
  wire adder_subtractor_b_btint_a2_carry_i_1_n_0;
  wire adder_subtractor_b_btint_a2_carry_i_2_n_0;
  wire adder_subtractor_b_btint_a2_carry_i_3_n_0;
  wire adder_subtractor_b_btint_a2_carry_i_4_n_0;
  wire adder_subtractor_b_btint_a2_carry_n_0;
  wire adder_subtractor_b_btint_a2_carry_n_1;
  wire adder_subtractor_b_btint_a2_carry_n_2;
  wire adder_subtractor_b_btint_a2_carry_n_3;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_7 ;
  wire [30:0]adder_subtractor_b_btint_a4;
  wire adder_subtractor_b_btint_a4_carry__0_i_1_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_i_2_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_i_3_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_i_4_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_n_1;
  wire adder_subtractor_b_btint_a4_carry__0_n_2;
  wire adder_subtractor_b_btint_a4_carry__0_n_3;
  wire adder_subtractor_b_btint_a4_carry__0_n_4;
  wire adder_subtractor_b_btint_a4_carry__0_n_5;
  wire adder_subtractor_b_btint_a4_carry__0_n_6;
  wire adder_subtractor_b_btint_a4_carry__0_n_7;
  wire adder_subtractor_b_btint_a4_carry__1_i_1_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_i_2_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_i_3_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_i_4_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_n_1;
  wire adder_subtractor_b_btint_a4_carry__1_n_2;
  wire adder_subtractor_b_btint_a4_carry__1_n_3;
  wire adder_subtractor_b_btint_a4_carry__1_n_4;
  wire adder_subtractor_b_btint_a4_carry__1_n_5;
  wire adder_subtractor_b_btint_a4_carry__1_n_6;
  wire adder_subtractor_b_btint_a4_carry__1_n_7;
  wire adder_subtractor_b_btint_a4_carry__2_i_1_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_i_2_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_i_3_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_i_4_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_n_1;
  wire adder_subtractor_b_btint_a4_carry__2_n_2;
  wire adder_subtractor_b_btint_a4_carry__2_n_3;
  wire adder_subtractor_b_btint_a4_carry__2_n_4;
  wire adder_subtractor_b_btint_a4_carry__2_n_5;
  wire adder_subtractor_b_btint_a4_carry__2_n_6;
  wire adder_subtractor_b_btint_a4_carry__2_n_7;
  wire adder_subtractor_b_btint_a4_carry__3_i_1_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_i_2_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_i_3_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_i_4_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_n_1;
  wire adder_subtractor_b_btint_a4_carry__3_n_2;
  wire adder_subtractor_b_btint_a4_carry__3_n_3;
  wire adder_subtractor_b_btint_a4_carry__3_n_4;
  wire adder_subtractor_b_btint_a4_carry__3_n_5;
  wire adder_subtractor_b_btint_a4_carry__3_n_6;
  wire adder_subtractor_b_btint_a4_carry__3_n_7;
  wire adder_subtractor_b_btint_a4_carry__4_i_1_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_i_2_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_i_3_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_i_4_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_n_1;
  wire adder_subtractor_b_btint_a4_carry__4_n_2;
  wire adder_subtractor_b_btint_a4_carry__4_n_3;
  wire adder_subtractor_b_btint_a4_carry__4_n_4;
  wire adder_subtractor_b_btint_a4_carry__4_n_5;
  wire adder_subtractor_b_btint_a4_carry__4_n_6;
  wire adder_subtractor_b_btint_a4_carry__4_n_7;
  wire adder_subtractor_b_btint_a4_carry__5_i_1_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_i_2_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_i_3_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_i_4_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_n_1;
  wire adder_subtractor_b_btint_a4_carry__5_n_2;
  wire adder_subtractor_b_btint_a4_carry__5_n_3;
  wire adder_subtractor_b_btint_a4_carry__5_n_4;
  wire adder_subtractor_b_btint_a4_carry__5_n_5;
  wire adder_subtractor_b_btint_a4_carry__5_n_6;
  wire adder_subtractor_b_btint_a4_carry__5_n_7;
  wire adder_subtractor_b_btint_a4_carry__6_i_1_n_0;
  wire adder_subtractor_b_btint_a4_carry__6_i_2_n_0;
  wire adder_subtractor_b_btint_a4_carry__6_i_3_n_0;
  wire adder_subtractor_b_btint_a4_carry__6_n_2;
  wire adder_subtractor_b_btint_a4_carry__6_n_3;
  wire adder_subtractor_b_btint_a4_carry__6_n_5;
  wire adder_subtractor_b_btint_a4_carry__6_n_6;
  wire adder_subtractor_b_btint_a4_carry__6_n_7;
  wire adder_subtractor_b_btint_a4_carry_i_1_n_0;
  wire adder_subtractor_b_btint_a4_carry_i_2_n_0;
  wire adder_subtractor_b_btint_a4_carry_i_3_n_0;
  wire adder_subtractor_b_btint_a4_carry_i_4_n_0;
  wire adder_subtractor_b_btint_a4_carry_n_0;
  wire adder_subtractor_b_btint_a4_carry_n_1;
  wire adder_subtractor_b_btint_a4_carry_n_2;
  wire adder_subtractor_b_btint_a4_carry_n_3;
  wire adder_subtractor_b_btint_a4_carry_n_4;
  wire adder_subtractor_b_btint_a4_carry_n_5;
  wire adder_subtractor_b_btint_a4_carry_n_6;
  wire adder_subtractor_b_btint_a4_carry_n_7;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 ;
  wire [29:0]adder_subtractor_b_btint_a6;
  wire adder_subtractor_b_btint_a6_carry__0_i_1_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_i_2_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_i_3_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_i_4_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_n_1;
  wire adder_subtractor_b_btint_a6_carry__0_n_2;
  wire adder_subtractor_b_btint_a6_carry__0_n_3;
  wire adder_subtractor_b_btint_a6_carry__0_n_4;
  wire adder_subtractor_b_btint_a6_carry__0_n_5;
  wire adder_subtractor_b_btint_a6_carry__0_n_6;
  wire adder_subtractor_b_btint_a6_carry__0_n_7;
  wire adder_subtractor_b_btint_a6_carry__1_i_1_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_i_2_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_i_3_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_i_4_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_n_1;
  wire adder_subtractor_b_btint_a6_carry__1_n_2;
  wire adder_subtractor_b_btint_a6_carry__1_n_3;
  wire adder_subtractor_b_btint_a6_carry__1_n_4;
  wire adder_subtractor_b_btint_a6_carry__1_n_5;
  wire adder_subtractor_b_btint_a6_carry__1_n_6;
  wire adder_subtractor_b_btint_a6_carry__1_n_7;
  wire adder_subtractor_b_btint_a6_carry__2_i_1_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_i_2_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_i_3_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_i_4_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_n_1;
  wire adder_subtractor_b_btint_a6_carry__2_n_2;
  wire adder_subtractor_b_btint_a6_carry__2_n_3;
  wire adder_subtractor_b_btint_a6_carry__2_n_4;
  wire adder_subtractor_b_btint_a6_carry__2_n_5;
  wire adder_subtractor_b_btint_a6_carry__2_n_6;
  wire adder_subtractor_b_btint_a6_carry__2_n_7;
  wire adder_subtractor_b_btint_a6_carry__3_i_1_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_i_2_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_i_3_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_i_4_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_n_1;
  wire adder_subtractor_b_btint_a6_carry__3_n_2;
  wire adder_subtractor_b_btint_a6_carry__3_n_3;
  wire adder_subtractor_b_btint_a6_carry__3_n_4;
  wire adder_subtractor_b_btint_a6_carry__3_n_5;
  wire adder_subtractor_b_btint_a6_carry__3_n_6;
  wire adder_subtractor_b_btint_a6_carry__3_n_7;
  wire adder_subtractor_b_btint_a6_carry__4_i_1_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_i_2_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_i_3_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_i_4_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_n_1;
  wire adder_subtractor_b_btint_a6_carry__4_n_2;
  wire adder_subtractor_b_btint_a6_carry__4_n_3;
  wire adder_subtractor_b_btint_a6_carry__4_n_4;
  wire adder_subtractor_b_btint_a6_carry__4_n_5;
  wire adder_subtractor_b_btint_a6_carry__4_n_6;
  wire adder_subtractor_b_btint_a6_carry__4_n_7;
  wire adder_subtractor_b_btint_a6_carry__5_i_1_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_i_2_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_i_3_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_i_4_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_n_1;
  wire adder_subtractor_b_btint_a6_carry__5_n_2;
  wire adder_subtractor_b_btint_a6_carry__5_n_3;
  wire adder_subtractor_b_btint_a6_carry__5_n_4;
  wire adder_subtractor_b_btint_a6_carry__5_n_5;
  wire adder_subtractor_b_btint_a6_carry__5_n_6;
  wire adder_subtractor_b_btint_a6_carry__5_n_7;
  wire adder_subtractor_b_btint_a6_carry__6_i_1_n_0;
  wire adder_subtractor_b_btint_a6_carry__6_i_2_n_0;
  wire adder_subtractor_b_btint_a6_carry__6_n_3;
  wire adder_subtractor_b_btint_a6_carry__6_n_6;
  wire adder_subtractor_b_btint_a6_carry__6_n_7;
  wire adder_subtractor_b_btint_a6_carry_i_1_n_0;
  wire adder_subtractor_b_btint_a6_carry_i_2_n_0;
  wire adder_subtractor_b_btint_a6_carry_i_3_n_0;
  wire adder_subtractor_b_btint_a6_carry_i_4_n_0;
  wire adder_subtractor_b_btint_a6_carry_n_0;
  wire adder_subtractor_b_btint_a6_carry_n_1;
  wire adder_subtractor_b_btint_a6_carry_n_2;
  wire adder_subtractor_b_btint_a6_carry_n_3;
  wire adder_subtractor_b_btint_a6_carry_n_4;
  wire adder_subtractor_b_btint_a6_carry_n_5;
  wire adder_subtractor_b_btint_a6_carry_n_6;
  wire adder_subtractor_b_btint_a6_carry_n_7;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 ;
  wire [28:0]adder_subtractor_b_btint_a8;
  wire adder_subtractor_b_btint_a8_carry__0_i_1_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_i_2_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_i_3_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_i_4_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_n_1;
  wire adder_subtractor_b_btint_a8_carry__0_n_2;
  wire adder_subtractor_b_btint_a8_carry__0_n_3;
  wire adder_subtractor_b_btint_a8_carry__0_n_4;
  wire adder_subtractor_b_btint_a8_carry__0_n_5;
  wire adder_subtractor_b_btint_a8_carry__0_n_6;
  wire adder_subtractor_b_btint_a8_carry__0_n_7;
  wire adder_subtractor_b_btint_a8_carry__1_i_1_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_i_2_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_i_3_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_i_4_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_n_1;
  wire adder_subtractor_b_btint_a8_carry__1_n_2;
  wire adder_subtractor_b_btint_a8_carry__1_n_3;
  wire adder_subtractor_b_btint_a8_carry__1_n_4;
  wire adder_subtractor_b_btint_a8_carry__1_n_5;
  wire adder_subtractor_b_btint_a8_carry__1_n_6;
  wire adder_subtractor_b_btint_a8_carry__1_n_7;
  wire adder_subtractor_b_btint_a8_carry__2_i_1_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_i_2_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_i_3_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_i_4_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_n_1;
  wire adder_subtractor_b_btint_a8_carry__2_n_2;
  wire adder_subtractor_b_btint_a8_carry__2_n_3;
  wire adder_subtractor_b_btint_a8_carry__2_n_4;
  wire adder_subtractor_b_btint_a8_carry__2_n_5;
  wire adder_subtractor_b_btint_a8_carry__2_n_6;
  wire adder_subtractor_b_btint_a8_carry__2_n_7;
  wire adder_subtractor_b_btint_a8_carry__3_i_1_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_i_2_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_i_3_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_i_4_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_n_1;
  wire adder_subtractor_b_btint_a8_carry__3_n_2;
  wire adder_subtractor_b_btint_a8_carry__3_n_3;
  wire adder_subtractor_b_btint_a8_carry__3_n_4;
  wire adder_subtractor_b_btint_a8_carry__3_n_5;
  wire adder_subtractor_b_btint_a8_carry__3_n_6;
  wire adder_subtractor_b_btint_a8_carry__3_n_7;
  wire adder_subtractor_b_btint_a8_carry__4_i_1_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_i_2_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_i_3_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_i_4_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_n_1;
  wire adder_subtractor_b_btint_a8_carry__4_n_2;
  wire adder_subtractor_b_btint_a8_carry__4_n_3;
  wire adder_subtractor_b_btint_a8_carry__4_n_4;
  wire adder_subtractor_b_btint_a8_carry__4_n_5;
  wire adder_subtractor_b_btint_a8_carry__4_n_6;
  wire adder_subtractor_b_btint_a8_carry__4_n_7;
  wire adder_subtractor_b_btint_a8_carry__5_i_1_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_i_2_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_i_3_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_i_4_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_n_1;
  wire adder_subtractor_b_btint_a8_carry__5_n_2;
  wire adder_subtractor_b_btint_a8_carry__5_n_3;
  wire adder_subtractor_b_btint_a8_carry__5_n_4;
  wire adder_subtractor_b_btint_a8_carry__5_n_5;
  wire adder_subtractor_b_btint_a8_carry__5_n_6;
  wire adder_subtractor_b_btint_a8_carry__5_n_7;
  wire adder_subtractor_b_btint_a8_carry__6_i_1_n_0;
  wire adder_subtractor_b_btint_a8_carry__6_n_7;
  wire adder_subtractor_b_btint_a8_carry_i_1_n_0;
  wire adder_subtractor_b_btint_a8_carry_i_2_n_0;
  wire adder_subtractor_b_btint_a8_carry_i_3_n_0;
  wire adder_subtractor_b_btint_a8_carry_i_4_n_0;
  wire adder_subtractor_b_btint_a8_carry_n_0;
  wire adder_subtractor_b_btint_a8_carry_n_1;
  wire adder_subtractor_b_btint_a8_carry_n_2;
  wire adder_subtractor_b_btint_a8_carry_n_3;
  wire adder_subtractor_b_btint_a8_carry_n_4;
  wire adder_subtractor_b_btint_a8_carry_n_5;
  wire adder_subtractor_b_btint_a8_carry_n_6;
  wire adder_subtractor_b_btint_a8_carry_n_7;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a[0]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_a[1]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_a[2]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_a[3]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_a[4]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_a[5]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_a[6]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_a[7]_i_1_n_0 ;
  wire [7:0]adder_subtractor_b_btint_b;
  wire \adder_subtractor_b_btint_b[0]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[1]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[2]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[3]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[4]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[5]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[6]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[7]_i_1_n_0 ;
  wire adder_subtractor_subtract_i_1_n_0;
  wire adder_subtractor_subtract_reg_n_0;
  wire \b_btint_a[7]_i_1_n_0 ;
  wire [6:0]b_btint_a_next;
  wire \b_btint_a_reg_n_0_[0] ;
  wire \b_btint_a_reg_n_0_[1] ;
  wire \b_btint_a_reg_n_0_[2] ;
  wire \b_btint_a_reg_n_0_[3] ;
  wire \b_btint_a_reg_n_0_[4] ;
  wire \b_btint_a_reg_n_0_[5] ;
  wire \b_btint_a_reg_n_0_[6] ;
  wire \b_btint_a_reg_n_0_[7] ;
  wire \b_btint_b[7]_i_1_n_0 ;
  wire b_btint_b_next;
  wire [6:0]b_btint_b_next0_in;
  wire \b_btint_b_reg_n_0_[0] ;
  wire \b_btint_b_reg_n_0_[1] ;
  wire \b_btint_b_reg_n_0_[2] ;
  wire \b_btint_b_reg_n_0_[3] ;
  wire \b_btint_b_reg_n_0_[4] ;
  wire \b_btint_b_reg_n_0_[5] ;
  wire \b_btint_b_reg_n_0_[6] ;
  wire \b_btint_b_reg_n_0_[7] ;
  wire [7:0]\b_old_btint_a_reg[7]_0 ;
  wire \b_old_btint_a_reg_n_0_[0] ;
  wire \b_old_btint_a_reg_n_0_[1] ;
  wire \b_old_btint_a_reg_n_0_[2] ;
  wire \b_old_btint_a_reg_n_0_[3] ;
  wire \b_old_btint_a_reg_n_0_[4] ;
  wire \b_old_btint_a_reg_n_0_[5] ;
  wire \b_old_btint_a_reg_n_0_[6] ;
  wire \b_old_btint_a_reg_n_0_[7] ;
  wire [7:0]\b_old_btint_b_reg[7]_0 ;
  wire \b_old_btint_b_reg_n_0_[0] ;
  wire \b_old_btint_b_reg_n_0_[1] ;
  wire \b_old_btint_b_reg_n_0_[2] ;
  wire \b_old_btint_b_reg_n_0_[3] ;
  wire \b_old_btint_b_reg_n_0_[4] ;
  wire \b_old_btint_b_reg_n_0_[5] ;
  wire \b_old_btint_b_reg_n_0_[6] ;
  wire i__carry__0_i_10__0_n_0;
  wire i__carry__0_i_10__1_n_0;
  wire i__carry__0_i_10_n_0;
  wire i__carry__0_i_11__0_n_0;
  wire i__carry__0_i_11__1_n_0;
  wire i__carry__0_i_11_n_0;
  wire i__carry__0_i_12__0_n_0;
  wire i__carry__0_i_12__1_n_0;
  wire i__carry__0_i_12_n_0;
  wire i__carry__0_i_13__0_n_0;
  wire i__carry__0_i_13__1_n_0;
  wire i__carry__0_i_13_n_0;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__0_n_1;
  wire i__carry__0_i_1__0_n_2;
  wire i__carry__0_i_1__0_n_3;
  wire i__carry__0_i_1__0_n_4;
  wire i__carry__0_i_1__0_n_5;
  wire i__carry__0_i_1__0_n_6;
  wire i__carry__0_i_1__0_n_7;
  wire i__carry__0_i_1__10_n_0;
  wire i__carry__0_i_1__11_n_0;
  wire i__carry__0_i_1__12_n_0;
  wire i__carry__0_i_1__13_n_0;
  wire i__carry__0_i_1__14_n_0;
  wire i__carry__0_i_1__15_n_0;
  wire i__carry__0_i_1__16_n_0;
  wire i__carry__0_i_1__17_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__1_n_1;
  wire i__carry__0_i_1__1_n_2;
  wire i__carry__0_i_1__1_n_3;
  wire i__carry__0_i_1__1_n_4;
  wire i__carry__0_i_1__1_n_5;
  wire i__carry__0_i_1__1_n_6;
  wire i__carry__0_i_1__1_n_7;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_1__4_n_0;
  wire i__carry__0_i_1__5_n_0;
  wire i__carry__0_i_1__6_n_0;
  wire i__carry__0_i_1__7_n_0;
  wire i__carry__0_i_1__8_n_0;
  wire i__carry__0_i_1__9_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_1_n_1;
  wire i__carry__0_i_1_n_2;
  wire i__carry__0_i_1_n_3;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__10_n_0;
  wire i__carry__0_i_2__11_n_0;
  wire i__carry__0_i_2__12_n_0;
  wire i__carry__0_i_2__13_n_0;
  wire i__carry__0_i_2__14_n_0;
  wire i__carry__0_i_2__15_n_0;
  wire i__carry__0_i_2__16_n_0;
  wire i__carry__0_i_2__17_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry__0_i_2__4_n_0;
  wire i__carry__0_i_2__5_n_0;
  wire i__carry__0_i_2__6_n_0;
  wire i__carry__0_i_2__7_n_0;
  wire i__carry__0_i_2__8_n_0;
  wire i__carry__0_i_2__9_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3__10_n_0;
  wire i__carry__0_i_3__11_n_0;
  wire i__carry__0_i_3__12_n_0;
  wire i__carry__0_i_3__13_n_0;
  wire i__carry__0_i_3__14_n_0;
  wire i__carry__0_i_3__15_n_0;
  wire i__carry__0_i_3__16_n_0;
  wire i__carry__0_i_3__17_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_3__3_n_0;
  wire i__carry__0_i_3__4_n_0;
  wire i__carry__0_i_3__5_n_0;
  wire i__carry__0_i_3__6_n_0;
  wire i__carry__0_i_3__7_n_0;
  wire i__carry__0_i_3__8_n_0;
  wire i__carry__0_i_3__9_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4__10_n_0;
  wire i__carry__0_i_4__11_n_0;
  wire i__carry__0_i_4__12_n_0;
  wire i__carry__0_i_4__13_n_0;
  wire i__carry__0_i_4__14_n_0;
  wire i__carry__0_i_4__15_n_0;
  wire i__carry__0_i_4__16_n_0;
  wire i__carry__0_i_4__17_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__0_i_4__4_n_0;
  wire i__carry__0_i_4__5_n_0;
  wire i__carry__0_i_4__6_n_0;
  wire i__carry__0_i_4__7_n_0;
  wire i__carry__0_i_4__8_n_0;
  wire i__carry__0_i_4__9_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry__0_i_5__11_n_0;
  wire i__carry__0_i_5__1_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6__0_n_0;
  wire i__carry__0_i_6__11_n_0;
  wire i__carry__0_i_6__1_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7__0_n_0;
  wire i__carry__0_i_7__11_n_0;
  wire i__carry__0_i_7__1_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8__0_n_0;
  wire i__carry__0_i_8__11_n_0;
  wire i__carry__0_i_8__1_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__0_i_9__0_n_0;
  wire i__carry__0_i_9__1_n_0;
  wire i__carry__0_i_9_n_0;
  wire i__carry__1_i_10__0_n_0;
  wire i__carry__1_i_10__1_n_0;
  wire i__carry__1_i_10_n_0;
  wire i__carry__1_i_11__0_n_0;
  wire i__carry__1_i_11__1_n_0;
  wire i__carry__1_i_11_n_0;
  wire i__carry__1_i_12__0_n_0;
  wire i__carry__1_i_12__1_n_0;
  wire i__carry__1_i_12_n_0;
  wire i__carry__1_i_13__0_n_0;
  wire i__carry__1_i_13__1_n_0;
  wire i__carry__1_i_13_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1__0_n_1;
  wire i__carry__1_i_1__0_n_2;
  wire i__carry__1_i_1__0_n_3;
  wire i__carry__1_i_1__0_n_4;
  wire i__carry__1_i_1__0_n_5;
  wire i__carry__1_i_1__0_n_6;
  wire i__carry__1_i_1__0_n_7;
  wire i__carry__1_i_1__10_n_0;
  wire i__carry__1_i_1__11_n_0;
  wire i__carry__1_i_1__12_n_0;
  wire i__carry__1_i_1__13_n_0;
  wire i__carry__1_i_1__14_n_0;
  wire i__carry__1_i_1__15_n_0;
  wire i__carry__1_i_1__16_n_0;
  wire i__carry__1_i_1__17_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_1__1_n_1;
  wire i__carry__1_i_1__1_n_2;
  wire i__carry__1_i_1__1_n_3;
  wire i__carry__1_i_1__1_n_4;
  wire i__carry__1_i_1__1_n_5;
  wire i__carry__1_i_1__1_n_6;
  wire i__carry__1_i_1__1_n_7;
  wire i__carry__1_i_1__2_n_0;
  wire i__carry__1_i_1__3_n_0;
  wire i__carry__1_i_1__4_n_0;
  wire i__carry__1_i_1__5_n_0;
  wire i__carry__1_i_1__6_n_0;
  wire i__carry__1_i_1__7_n_0;
  wire i__carry__1_i_1__8_n_0;
  wire i__carry__1_i_1__9_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_1_n_1;
  wire i__carry__1_i_1_n_2;
  wire i__carry__1_i_1_n_3;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2__10_n_0;
  wire i__carry__1_i_2__11_n_0;
  wire i__carry__1_i_2__12_n_0;
  wire i__carry__1_i_2__13_n_0;
  wire i__carry__1_i_2__14_n_0;
  wire i__carry__1_i_2__15_n_0;
  wire i__carry__1_i_2__16_n_0;
  wire i__carry__1_i_2__17_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_2__2_n_0;
  wire i__carry__1_i_2__3_n_0;
  wire i__carry__1_i_2__4_n_0;
  wire i__carry__1_i_2__5_n_0;
  wire i__carry__1_i_2__6_n_0;
  wire i__carry__1_i_2__7_n_0;
  wire i__carry__1_i_2__8_n_0;
  wire i__carry__1_i_2__9_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3__10_n_0;
  wire i__carry__1_i_3__11_n_0;
  wire i__carry__1_i_3__12_n_0;
  wire i__carry__1_i_3__13_n_0;
  wire i__carry__1_i_3__14_n_0;
  wire i__carry__1_i_3__15_n_0;
  wire i__carry__1_i_3__16_n_0;
  wire i__carry__1_i_3__17_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_3__2_n_0;
  wire i__carry__1_i_3__3_n_0;
  wire i__carry__1_i_3__4_n_0;
  wire i__carry__1_i_3__5_n_0;
  wire i__carry__1_i_3__6_n_0;
  wire i__carry__1_i_3__7_n_0;
  wire i__carry__1_i_3__8_n_0;
  wire i__carry__1_i_3__9_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_4__10_n_0;
  wire i__carry__1_i_4__11_n_0;
  wire i__carry__1_i_4__12_n_0;
  wire i__carry__1_i_4__13_n_0;
  wire i__carry__1_i_4__14_n_0;
  wire i__carry__1_i_4__15_n_0;
  wire i__carry__1_i_4__16_n_0;
  wire i__carry__1_i_4__17_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__1_i_4__2_n_0;
  wire i__carry__1_i_4__3_n_0;
  wire i__carry__1_i_4__4_n_0;
  wire i__carry__1_i_4__5_n_0;
  wire i__carry__1_i_4__6_n_0;
  wire i__carry__1_i_4__7_n_0;
  wire i__carry__1_i_4__8_n_0;
  wire i__carry__1_i_4__9_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5__0_n_0;
  wire i__carry__1_i_5__11_n_0;
  wire i__carry__1_i_5__1_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6__0_n_0;
  wire i__carry__1_i_6__11_n_0;
  wire i__carry__1_i_6__1_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7__0_n_0;
  wire i__carry__1_i_7__11_n_0;
  wire i__carry__1_i_7__1_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__1_i_8__0_n_0;
  wire i__carry__1_i_8__11_n_0;
  wire i__carry__1_i_8__1_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__1_i_9__0_n_0;
  wire i__carry__1_i_9__1_n_0;
  wire i__carry__1_i_9_n_0;
  wire i__carry__2_i_10__0_n_0;
  wire i__carry__2_i_10__1_n_0;
  wire i__carry__2_i_10_n_0;
  wire i__carry__2_i_11__0_n_0;
  wire i__carry__2_i_11__1_n_0;
  wire i__carry__2_i_11_n_0;
  wire i__carry__2_i_12__0_n_0;
  wire i__carry__2_i_12__1_n_0;
  wire i__carry__2_i_12_n_0;
  wire i__carry__2_i_13__0_n_0;
  wire i__carry__2_i_13__1_n_0;
  wire i__carry__2_i_13_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_1__0_n_1;
  wire i__carry__2_i_1__0_n_2;
  wire i__carry__2_i_1__0_n_3;
  wire i__carry__2_i_1__0_n_4;
  wire i__carry__2_i_1__0_n_5;
  wire i__carry__2_i_1__0_n_6;
  wire i__carry__2_i_1__0_n_7;
  wire i__carry__2_i_1__10_n_0;
  wire i__carry__2_i_1__11_n_0;
  wire i__carry__2_i_1__12_n_0;
  wire i__carry__2_i_1__13_n_0;
  wire i__carry__2_i_1__14_n_0;
  wire i__carry__2_i_1__15_n_0;
  wire i__carry__2_i_1__16_n_0;
  wire i__carry__2_i_1__1_n_0;
  wire i__carry__2_i_1__1_n_1;
  wire i__carry__2_i_1__1_n_2;
  wire i__carry__2_i_1__1_n_3;
  wire i__carry__2_i_1__1_n_4;
  wire i__carry__2_i_1__1_n_5;
  wire i__carry__2_i_1__1_n_6;
  wire i__carry__2_i_1__1_n_7;
  wire i__carry__2_i_1__2_n_0;
  wire i__carry__2_i_1__3_n_0;
  wire i__carry__2_i_1__4_n_0;
  wire i__carry__2_i_1__5_n_0;
  wire i__carry__2_i_1__6_n_0;
  wire i__carry__2_i_1__71_n_0;
  wire i__carry__2_i_1__7_n_0;
  wire i__carry__2_i_1__8_n_0;
  wire i__carry__2_i_1__9_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_1_n_1;
  wire i__carry__2_i_1_n_2;
  wire i__carry__2_i_1_n_3;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_2__10_n_0;
  wire i__carry__2_i_2__11_n_0;
  wire i__carry__2_i_2__12_n_0;
  wire i__carry__2_i_2__13_n_0;
  wire i__carry__2_i_2__14_n_0;
  wire i__carry__2_i_2__15_n_0;
  wire i__carry__2_i_2__16_n_0;
  wire i__carry__2_i_2__17_n_0;
  wire i__carry__2_i_2__1_n_0;
  wire i__carry__2_i_2__2_n_0;
  wire i__carry__2_i_2__3_n_0;
  wire i__carry__2_i_2__4_n_0;
  wire i__carry__2_i_2__5_n_0;
  wire i__carry__2_i_2__6_n_0;
  wire i__carry__2_i_2__7_n_0;
  wire i__carry__2_i_2__8_n_0;
  wire i__carry__2_i_2__9_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_3__10_n_0;
  wire i__carry__2_i_3__11_n_0;
  wire i__carry__2_i_3__12_n_0;
  wire i__carry__2_i_3__13_n_0;
  wire i__carry__2_i_3__14_n_0;
  wire i__carry__2_i_3__15_n_0;
  wire i__carry__2_i_3__16_n_0;
  wire i__carry__2_i_3__17_n_0;
  wire i__carry__2_i_3__1_n_0;
  wire i__carry__2_i_3__2_n_0;
  wire i__carry__2_i_3__3_n_0;
  wire i__carry__2_i_3__4_n_0;
  wire i__carry__2_i_3__5_n_0;
  wire i__carry__2_i_3__6_n_0;
  wire i__carry__2_i_3__7_n_0;
  wire i__carry__2_i_3__8_n_0;
  wire i__carry__2_i_3__9_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry__2_i_4__10_n_0;
  wire i__carry__2_i_4__11_n_0;
  wire i__carry__2_i_4__12_n_0;
  wire i__carry__2_i_4__13_n_0;
  wire i__carry__2_i_4__14_n_0;
  wire i__carry__2_i_4__15_n_0;
  wire i__carry__2_i_4__16_n_0;
  wire i__carry__2_i_4__17_n_0;
  wire i__carry__2_i_4__1_n_0;
  wire i__carry__2_i_4__2_n_0;
  wire i__carry__2_i_4__3_n_0;
  wire i__carry__2_i_4__4_n_0;
  wire i__carry__2_i_4__5_n_0;
  wire i__carry__2_i_4__6_n_0;
  wire i__carry__2_i_4__7_n_0;
  wire i__carry__2_i_4__8_n_0;
  wire i__carry__2_i_4__9_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5__0_n_0;
  wire i__carry__2_i_5__11_n_0;
  wire i__carry__2_i_5__1_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6__0_n_0;
  wire i__carry__2_i_6__11_n_0;
  wire i__carry__2_i_6__1_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7__0_n_0;
  wire i__carry__2_i_7__11_n_0;
  wire i__carry__2_i_7__1_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__2_i_8__0_n_0;
  wire i__carry__2_i_8__11_n_0;
  wire i__carry__2_i_8__1_n_0;
  wire i__carry__2_i_8_n_0;
  wire i__carry__2_i_9__0_n_0;
  wire i__carry__2_i_9__1_n_0;
  wire i__carry__2_i_9_n_0;
  wire i__carry__3_i_10__0_n_0;
  wire i__carry__3_i_10__1_n_0;
  wire i__carry__3_i_10_n_0;
  wire i__carry__3_i_11__0_n_0;
  wire i__carry__3_i_11__1_n_0;
  wire i__carry__3_i_11_n_0;
  wire i__carry__3_i_12__0_n_0;
  wire i__carry__3_i_12__1_n_0;
  wire i__carry__3_i_12_n_0;
  wire i__carry__3_i_13__0_n_0;
  wire i__carry__3_i_13__1_n_0;
  wire i__carry__3_i_13_n_0;
  wire i__carry__3_i_1__0_n_0;
  wire i__carry__3_i_1__0_n_1;
  wire i__carry__3_i_1__0_n_2;
  wire i__carry__3_i_1__0_n_3;
  wire i__carry__3_i_1__0_n_4;
  wire i__carry__3_i_1__0_n_5;
  wire i__carry__3_i_1__0_n_6;
  wire i__carry__3_i_1__0_n_7;
  wire i__carry__3_i_1__10_n_0;
  wire i__carry__3_i_1__11_n_0;
  wire i__carry__3_i_1__12_n_0;
  wire i__carry__3_i_1__13_n_0;
  wire i__carry__3_i_1__14_n_0;
  wire i__carry__3_i_1__15_n_0;
  wire i__carry__3_i_1__16_n_0;
  wire i__carry__3_i_1__1_n_0;
  wire i__carry__3_i_1__1_n_1;
  wire i__carry__3_i_1__1_n_2;
  wire i__carry__3_i_1__1_n_3;
  wire i__carry__3_i_1__1_n_4;
  wire i__carry__3_i_1__1_n_5;
  wire i__carry__3_i_1__1_n_6;
  wire i__carry__3_i_1__1_n_7;
  wire i__carry__3_i_1__2_n_0;
  wire i__carry__3_i_1__3_n_0;
  wire i__carry__3_i_1__4_n_0;
  wire i__carry__3_i_1__5_n_0;
  wire i__carry__3_i_1__6_n_0;
  wire i__carry__3_i_1__7_n_0;
  wire i__carry__3_i_1__8_n_0;
  wire i__carry__3_i_1__9_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_1_n_1;
  wire i__carry__3_i_1_n_2;
  wire i__carry__3_i_1_n_3;
  wire i__carry__3_i_2__0_n_0;
  wire i__carry__3_i_2__10_n_0;
  wire i__carry__3_i_2__11_n_0;
  wire i__carry__3_i_2__12_n_0;
  wire i__carry__3_i_2__13_n_0;
  wire i__carry__3_i_2__14_n_0;
  wire i__carry__3_i_2__15_n_0;
  wire i__carry__3_i_2__16_n_0;
  wire i__carry__3_i_2__1_n_0;
  wire i__carry__3_i_2__2_n_0;
  wire i__carry__3_i_2__3_n_0;
  wire i__carry__3_i_2__4_n_0;
  wire i__carry__3_i_2__5_n_0;
  wire i__carry__3_i_2__6_n_0;
  wire i__carry__3_i_2__7_n_0;
  wire i__carry__3_i_2__8_n_0;
  wire i__carry__3_i_2__9_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3__0_n_0;
  wire i__carry__3_i_3__10_n_0;
  wire i__carry__3_i_3__11_n_0;
  wire i__carry__3_i_3__12_n_0;
  wire i__carry__3_i_3__13_n_0;
  wire i__carry__3_i_3__14_n_0;
  wire i__carry__3_i_3__15_n_0;
  wire i__carry__3_i_3__16_n_0;
  wire i__carry__3_i_3__1_n_0;
  wire i__carry__3_i_3__2_n_0;
  wire i__carry__3_i_3__3_n_0;
  wire i__carry__3_i_3__4_n_0;
  wire i__carry__3_i_3__5_n_0;
  wire i__carry__3_i_3__6_n_0;
  wire i__carry__3_i_3__7_n_0;
  wire i__carry__3_i_3__8_n_0;
  wire i__carry__3_i_3__9_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4__0_n_0;
  wire i__carry__3_i_4__10_n_0;
  wire i__carry__3_i_4__11_n_0;
  wire i__carry__3_i_4__12_n_0;
  wire i__carry__3_i_4__13_n_0;
  wire i__carry__3_i_4__14_n_0;
  wire i__carry__3_i_4__15_n_0;
  wire i__carry__3_i_4__16_n_0;
  wire i__carry__3_i_4__1_n_0;
  wire i__carry__3_i_4__2_n_0;
  wire i__carry__3_i_4__3_n_0;
  wire i__carry__3_i_4__4_n_0;
  wire i__carry__3_i_4__5_n_0;
  wire i__carry__3_i_4__6_n_0;
  wire i__carry__3_i_4__7_n_0;
  wire i__carry__3_i_4__8_n_0;
  wire i__carry__3_i_4__9_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__3_i_5__0_n_0;
  wire i__carry__3_i_5__1_n_0;
  wire i__carry__3_i_5_n_0;
  wire i__carry__3_i_6__0_n_0;
  wire i__carry__3_i_6__1_n_0;
  wire i__carry__3_i_6_n_0;
  wire i__carry__3_i_7__0_n_0;
  wire i__carry__3_i_7__1_n_0;
  wire i__carry__3_i_7_n_0;
  wire i__carry__3_i_8__0_n_0;
  wire i__carry__3_i_8__1_n_0;
  wire i__carry__3_i_8_n_0;
  wire i__carry__3_i_9__0_n_0;
  wire i__carry__3_i_9__1_n_0;
  wire i__carry__3_i_9_n_0;
  wire i__carry__4_i_10__0_n_0;
  wire i__carry__4_i_10__1_n_0;
  wire i__carry__4_i_10_n_0;
  wire i__carry__4_i_11__0_n_0;
  wire i__carry__4_i_11__1_n_0;
  wire i__carry__4_i_11_n_0;
  wire i__carry__4_i_12__0_n_0;
  wire i__carry__4_i_12__1_n_0;
  wire i__carry__4_i_12_n_0;
  wire i__carry__4_i_13__0_n_0;
  wire i__carry__4_i_13__1_n_0;
  wire i__carry__4_i_13_n_0;
  wire i__carry__4_i_1__0_n_0;
  wire i__carry__4_i_1__0_n_1;
  wire i__carry__4_i_1__0_n_2;
  wire i__carry__4_i_1__0_n_3;
  wire i__carry__4_i_1__0_n_4;
  wire i__carry__4_i_1__0_n_5;
  wire i__carry__4_i_1__0_n_6;
  wire i__carry__4_i_1__0_n_7;
  wire i__carry__4_i_1__10_n_0;
  wire i__carry__4_i_1__11_n_0;
  wire i__carry__4_i_1__12_n_0;
  wire i__carry__4_i_1__13_n_0;
  wire i__carry__4_i_1__14_n_0;
  wire i__carry__4_i_1__15_n_0;
  wire i__carry__4_i_1__16_n_0;
  wire i__carry__4_i_1__1_n_0;
  wire i__carry__4_i_1__1_n_1;
  wire i__carry__4_i_1__1_n_2;
  wire i__carry__4_i_1__1_n_3;
  wire i__carry__4_i_1__1_n_4;
  wire i__carry__4_i_1__1_n_5;
  wire i__carry__4_i_1__1_n_6;
  wire i__carry__4_i_1__1_n_7;
  wire i__carry__4_i_1__2_n_0;
  wire i__carry__4_i_1__3_n_0;
  wire i__carry__4_i_1__4_n_0;
  wire i__carry__4_i_1__5_n_0;
  wire i__carry__4_i_1__6_n_0;
  wire i__carry__4_i_1__7_n_0;
  wire i__carry__4_i_1__8_n_0;
  wire i__carry__4_i_1__9_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_1_n_1;
  wire i__carry__4_i_1_n_2;
  wire i__carry__4_i_1_n_3;
  wire i__carry__4_i_2__0_n_0;
  wire i__carry__4_i_2__10_n_0;
  wire i__carry__4_i_2__11_n_0;
  wire i__carry__4_i_2__12_n_0;
  wire i__carry__4_i_2__13_n_0;
  wire i__carry__4_i_2__14_n_0;
  wire i__carry__4_i_2__15_n_0;
  wire i__carry__4_i_2__16_n_0;
  wire i__carry__4_i_2__1_n_0;
  wire i__carry__4_i_2__2_n_0;
  wire i__carry__4_i_2__3_n_0;
  wire i__carry__4_i_2__4_n_0;
  wire i__carry__4_i_2__5_n_0;
  wire i__carry__4_i_2__6_n_0;
  wire i__carry__4_i_2__7_n_0;
  wire i__carry__4_i_2__8_n_0;
  wire i__carry__4_i_2__9_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3__0_n_0;
  wire i__carry__4_i_3__10_n_0;
  wire i__carry__4_i_3__11_n_0;
  wire i__carry__4_i_3__12_n_0;
  wire i__carry__4_i_3__13_n_0;
  wire i__carry__4_i_3__14_n_0;
  wire i__carry__4_i_3__15_n_0;
  wire i__carry__4_i_3__16_n_0;
  wire i__carry__4_i_3__1_n_0;
  wire i__carry__4_i_3__2_n_0;
  wire i__carry__4_i_3__3_n_0;
  wire i__carry__4_i_3__4_n_0;
  wire i__carry__4_i_3__5_n_0;
  wire i__carry__4_i_3__6_n_0;
  wire i__carry__4_i_3__7_n_0;
  wire i__carry__4_i_3__8_n_0;
  wire i__carry__4_i_3__9_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4__0_n_0;
  wire i__carry__4_i_4__10_n_0;
  wire i__carry__4_i_4__11_n_0;
  wire i__carry__4_i_4__12_n_0;
  wire i__carry__4_i_4__13_n_0;
  wire i__carry__4_i_4__14_n_0;
  wire i__carry__4_i_4__15_n_0;
  wire i__carry__4_i_4__16_n_0;
  wire i__carry__4_i_4__1_n_0;
  wire i__carry__4_i_4__2_n_0;
  wire i__carry__4_i_4__3_n_0;
  wire i__carry__4_i_4__4_n_0;
  wire i__carry__4_i_4__5_n_0;
  wire i__carry__4_i_4__6_n_0;
  wire i__carry__4_i_4__7_n_0;
  wire i__carry__4_i_4__8_n_0;
  wire i__carry__4_i_4__9_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__4_i_5__0_n_0;
  wire i__carry__4_i_5__1_n_0;
  wire i__carry__4_i_5_n_0;
  wire i__carry__4_i_6__0_n_0;
  wire i__carry__4_i_6__1_n_0;
  wire i__carry__4_i_6_n_0;
  wire i__carry__4_i_7__0_n_0;
  wire i__carry__4_i_7__1_n_0;
  wire i__carry__4_i_7_n_0;
  wire i__carry__4_i_8__0_n_0;
  wire i__carry__4_i_8__1_n_0;
  wire i__carry__4_i_8_n_0;
  wire i__carry__4_i_9__0_n_0;
  wire i__carry__4_i_9__1_n_0;
  wire i__carry__4_i_9_n_0;
  wire i__carry__5_i_1__0_n_3;
  wire i__carry__5_i_1__0_n_6;
  wire i__carry__5_i_1__0_n_7;
  wire i__carry__5_i_1__10_n_0;
  wire i__carry__5_i_1__11_n_0;
  wire i__carry__5_i_1__12_n_0;
  wire i__carry__5_i_1__13_n_0;
  wire i__carry__5_i_1__14_n_0;
  wire i__carry__5_i_1__15_n_0;
  wire i__carry__5_i_1__16_n_0;
  wire i__carry__5_i_1__1_n_3;
  wire i__carry__5_i_1__1_n_6;
  wire i__carry__5_i_1__1_n_7;
  wire i__carry__5_i_1__2_n_0;
  wire i__carry__5_i_1__3_n_0;
  wire i__carry__5_i_1__4_n_0;
  wire i__carry__5_i_1__5_n_0;
  wire i__carry__5_i_1__6_n_0;
  wire i__carry__5_i_1__7_n_0;
  wire i__carry__5_i_1__8_n_0;
  wire i__carry__5_i_1__9_n_0;
  wire i__carry__5_i_1_n_3;
  wire i__carry__5_i_2__0_n_0;
  wire i__carry__5_i_2__10_n_0;
  wire i__carry__5_i_2__11_n_0;
  wire i__carry__5_i_2__12_n_0;
  wire i__carry__5_i_2__13_n_0;
  wire i__carry__5_i_2__14_n_0;
  wire i__carry__5_i_2__15_n_0;
  wire i__carry__5_i_2__16_n_0;
  wire i__carry__5_i_2__1_n_0;
  wire i__carry__5_i_2__2_n_0;
  wire i__carry__5_i_2__3_n_0;
  wire i__carry__5_i_2__4_n_0;
  wire i__carry__5_i_2__5_n_0;
  wire i__carry__5_i_2__6_n_0;
  wire i__carry__5_i_2__7_n_0;
  wire i__carry__5_i_2__8_n_0;
  wire i__carry__5_i_2__9_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3__0_n_0;
  wire i__carry__5_i_3__10_n_0;
  wire i__carry__5_i_3__11_n_0;
  wire i__carry__5_i_3__12_n_0;
  wire i__carry__5_i_3__13_n_0;
  wire i__carry__5_i_3__14_n_0;
  wire i__carry__5_i_3__15_n_0;
  wire i__carry__5_i_3__16_n_0;
  wire i__carry__5_i_3__1_n_0;
  wire i__carry__5_i_3__2_n_0;
  wire i__carry__5_i_3__3_n_0;
  wire i__carry__5_i_3__4_n_0;
  wire i__carry__5_i_3__5_n_0;
  wire i__carry__5_i_3__6_n_0;
  wire i__carry__5_i_3__7_n_0;
  wire i__carry__5_i_3__8_n_0;
  wire i__carry__5_i_3__9_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4__0_n_0;
  wire i__carry__5_i_4__10_n_0;
  wire i__carry__5_i_4__11_n_0;
  wire i__carry__5_i_4__12_n_0;
  wire i__carry__5_i_4__13_n_0;
  wire i__carry__5_i_4__14_n_0;
  wire i__carry__5_i_4__15_n_0;
  wire i__carry__5_i_4__16_n_0;
  wire i__carry__5_i_4__1_n_0;
  wire i__carry__5_i_4__2_n_0;
  wire i__carry__5_i_4__3_n_0;
  wire i__carry__5_i_4__4_n_0;
  wire i__carry__5_i_4__5_n_0;
  wire i__carry__5_i_4__6_n_0;
  wire i__carry__5_i_4__7_n_0;
  wire i__carry__5_i_4__8_n_0;
  wire i__carry__5_i_4__9_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__5_i_5__0_n_0;
  wire i__carry__5_i_5__1_n_0;
  wire i__carry__5_i_6__0_n_0;
  wire i__carry__5_i_6__1_n_0;
  wire i__carry__5_i_6_n_0;
  wire i__carry__5_i_7__0_n_0;
  wire i__carry__5_i_7__1_n_0;
  wire i__carry__5_i_7_n_0;
  wire i__carry__6_i_1__0_n_0;
  wire i__carry__6_i_1__10_n_0;
  wire i__carry__6_i_1__1_n_0;
  wire i__carry__6_i_1__2_n_0;
  wire i__carry__6_i_1__3_n_0;
  wire i__carry__6_i_1__4_n_0;
  wire i__carry__6_i_1__5_n_0;
  wire i__carry__6_i_1__6_n_0;
  wire i__carry__6_i_1__7_n_0;
  wire i__carry__6_i_1__8_n_0;
  wire i__carry__6_i_1__9_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2__0_n_0;
  wire i__carry__6_i_2__1_n_0;
  wire i__carry__6_i_2__2_n_0;
  wire i__carry__6_i_2__3_n_0;
  wire i__carry__6_i_2__4_n_0;
  wire i__carry__6_i_2__5_n_0;
  wire i__carry__6_i_2__6_n_0;
  wire i__carry__6_i_2__7_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3__0_n_0;
  wire i__carry__6_i_3__1_n_0;
  wire i__carry__6_i_3__2_n_0;
  wire i__carry__6_i_3__3_n_0;
  wire i__carry__6_i_3__4_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4__0_n_0;
  wire i__carry__6_i_4__1_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry_i_10__0_n_0;
  wire i__carry_i_10__1_n_0;
  wire i__carry_i_10_n_0;
  wire i__carry_i_11__0_n_0;
  wire i__carry_i_11__1_n_0;
  wire i__carry_i_11_n_0;
  wire i__carry_i_12__0_n_0;
  wire i__carry_i_12__1_n_0;
  wire i__carry_i_12_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__0_n_1;
  wire i__carry_i_1__0_n_2;
  wire i__carry_i_1__0_n_3;
  wire i__carry_i_1__0_n_4;
  wire i__carry_i_1__0_n_5;
  wire i__carry_i_1__0_n_6;
  wire i__carry_i_1__0_n_7;
  wire i__carry_i_1__10_n_0;
  wire i__carry_i_1__11_n_0;
  wire i__carry_i_1__12_n_0;
  wire i__carry_i_1__13_n_0;
  wire i__carry_i_1__14_n_0;
  wire i__carry_i_1__15_n_0;
  wire i__carry_i_1__16_n_0;
  wire i__carry_i_1__17_n_0;
  wire i__carry_i_1__18_n_0;
  wire i__carry_i_1__19_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__1_n_1;
  wire i__carry_i_1__1_n_2;
  wire i__carry_i_1__1_n_3;
  wire i__carry_i_1__1_n_4;
  wire i__carry_i_1__1_n_5;
  wire i__carry_i_1__1_n_6;
  wire i__carry_i_1__1_n_7;
  wire i__carry_i_1__20_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_1__6_n_0;
  wire i__carry_i_1__7_n_0;
  wire i__carry_i_1__8_n_0;
  wire i__carry_i_1__9_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_1_n_1;
  wire i__carry_i_1_n_2;
  wire i__carry_i_1_n_3;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__10_n_0;
  wire i__carry_i_2__11_n_0;
  wire i__carry_i_2__12_n_0;
  wire i__carry_i_2__13_n_0;
  wire i__carry_i_2__14_n_0;
  wire i__carry_i_2__15_n_0;
  wire i__carry_i_2__16_n_0;
  wire i__carry_i_2__17_n_0;
  wire i__carry_i_2__18_n_0;
  wire i__carry_i_2__19_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__20_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_2__5_n_0;
  wire i__carry_i_2__6_n_0;
  wire i__carry_i_2__7_n_0;
  wire i__carry_i_2__8_n_0;
  wire i__carry_i_2__9_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__10_n_0;
  wire i__carry_i_3__11_n_0;
  wire i__carry_i_3__12_n_0;
  wire i__carry_i_3__13_n_0;
  wire i__carry_i_3__14_n_0;
  wire i__carry_i_3__15_n_0;
  wire i__carry_i_3__16_n_0;
  wire i__carry_i_3__17_n_0;
  wire i__carry_i_3__18_n_0;
  wire i__carry_i_3__19_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__20_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_3__5_n_0;
  wire i__carry_i_3__6_n_0;
  wire i__carry_i_3__7_n_0;
  wire i__carry_i_3__8_n_0;
  wire i__carry_i_3__9_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__10_n_0;
  wire i__carry_i_4__11_n_0;
  wire i__carry_i_4__12_n_0;
  wire i__carry_i_4__13_n_0;
  wire i__carry_i_4__14_n_0;
  wire i__carry_i_4__15_n_0;
  wire i__carry_i_4__16_n_0;
  wire i__carry_i_4__17_n_0;
  wire i__carry_i_4__18_n_0;
  wire i__carry_i_4__19_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_4__4_n_0;
  wire i__carry_i_4__5_n_0;
  wire i__carry_i_4__6_n_0;
  wire i__carry_i_4__7_n_0;
  wire i__carry_i_4__8_n_0;
  wire i__carry_i_4__9_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__11_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__11_n_0;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7__11_n_0;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_8__11_n_0;
  wire i__carry_i_8__1_n_0;
  wire i__carry_i_9__0_n_0;
  wire i__carry_i_9__1_n_0;
  wire i__carry_i_9_n_0;
  wire [31:0]lock;
  wire \lock[12]_i_3_n_0 ;
  wire \lock[12]_i_4_n_0 ;
  wire \lock[12]_i_5_n_0 ;
  wire \lock[12]_i_6_n_0 ;
  wire \lock[16]_i_3_n_0 ;
  wire \lock[16]_i_4_n_0 ;
  wire \lock[16]_i_5_n_0 ;
  wire \lock[16]_i_6_n_0 ;
  wire \lock[20]_i_3_n_0 ;
  wire \lock[20]_i_4_n_0 ;
  wire \lock[20]_i_5_n_0 ;
  wire \lock[20]_i_6_n_0 ;
  wire \lock[24]_i_3_n_0 ;
  wire \lock[24]_i_4_n_0 ;
  wire \lock[24]_i_5_n_0 ;
  wire \lock[24]_i_6_n_0 ;
  wire \lock[28]_i_3_n_0 ;
  wire \lock[28]_i_4_n_0 ;
  wire \lock[28]_i_5_n_0 ;
  wire \lock[28]_i_6_n_0 ;
  wire \lock[31]_i_3_n_0 ;
  wire \lock[31]_i_4_n_0 ;
  wire \lock[31]_i_5_n_0 ;
  wire \lock[4]_i_3_n_0 ;
  wire \lock[4]_i_4_n_0 ;
  wire \lock[4]_i_5_n_0 ;
  wire \lock[4]_i_6_n_0 ;
  wire \lock[8]_i_3_n_0 ;
  wire \lock[8]_i_4_n_0 ;
  wire \lock[8]_i_5_n_0 ;
  wire \lock[8]_i_6_n_0 ;
  wire [31:1]lock_next0;
  wire lock_next1;
  wire lock_next1_carry__0_i_1_n_0;
  wire lock_next1_carry__0_i_2_n_0;
  wire lock_next1_carry__0_i_3_n_0;
  wire lock_next1_carry__0_i_4_n_0;
  wire lock_next1_carry__0_i_5_n_0;
  wire lock_next1_carry__0_i_6_n_0;
  wire lock_next1_carry__0_i_7_n_0;
  wire lock_next1_carry__0_i_8_n_0;
  wire lock_next1_carry__0_n_0;
  wire lock_next1_carry__0_n_1;
  wire lock_next1_carry__0_n_2;
  wire lock_next1_carry__0_n_3;
  wire lock_next1_carry__1_i_1_n_0;
  wire lock_next1_carry__1_i_2_n_0;
  wire lock_next1_carry__1_i_3_n_0;
  wire lock_next1_carry__1_i_4_n_0;
  wire lock_next1_carry__1_i_5_n_0;
  wire lock_next1_carry__1_i_6_n_0;
  wire lock_next1_carry__1_i_7_n_0;
  wire lock_next1_carry__1_i_8_n_0;
  wire lock_next1_carry__1_n_0;
  wire lock_next1_carry__1_n_1;
  wire lock_next1_carry__1_n_2;
  wire lock_next1_carry__1_n_3;
  wire lock_next1_carry__2_i_1_n_0;
  wire lock_next1_carry__2_i_2_n_0;
  wire lock_next1_carry__2_i_3_n_0;
  wire lock_next1_carry__2_i_4_n_0;
  wire lock_next1_carry__2_i_5_n_0;
  wire lock_next1_carry__2_i_6_n_0;
  wire lock_next1_carry__2_i_7_n_0;
  wire lock_next1_carry__2_i_8_n_0;
  wire lock_next1_carry__2_n_1;
  wire lock_next1_carry__2_n_2;
  wire lock_next1_carry__2_n_3;
  wire lock_next1_carry_i_1_n_0;
  wire lock_next1_carry_i_2_n_0;
  wire lock_next1_carry_i_3_n_0;
  wire lock_next1_carry_i_4_n_0;
  wire lock_next1_carry_i_5_n_0;
  wire lock_next1_carry_i_6_n_0;
  wire lock_next1_carry_i_7_n_0;
  wire lock_next1_carry_i_8_n_0;
  wire lock_next1_carry_n_0;
  wire lock_next1_carry_n_1;
  wire lock_next1_carry_n_2;
  wire lock_next1_carry_n_3;
  wire [31:0]lock_next__0;
  wire lock_next_n_0;
  wire \lock_reg[12]_i_2_n_0 ;
  wire \lock_reg[12]_i_2_n_1 ;
  wire \lock_reg[12]_i_2_n_2 ;
  wire \lock_reg[12]_i_2_n_3 ;
  wire \lock_reg[16]_i_2_n_0 ;
  wire \lock_reg[16]_i_2_n_1 ;
  wire \lock_reg[16]_i_2_n_2 ;
  wire \lock_reg[16]_i_2_n_3 ;
  wire \lock_reg[20]_i_2_n_0 ;
  wire \lock_reg[20]_i_2_n_1 ;
  wire \lock_reg[20]_i_2_n_2 ;
  wire \lock_reg[20]_i_2_n_3 ;
  wire \lock_reg[24]_i_2_n_0 ;
  wire \lock_reg[24]_i_2_n_1 ;
  wire \lock_reg[24]_i_2_n_2 ;
  wire \lock_reg[24]_i_2_n_3 ;
  wire \lock_reg[28]_i_2_n_0 ;
  wire \lock_reg[28]_i_2_n_1 ;
  wire \lock_reg[28]_i_2_n_2 ;
  wire \lock_reg[28]_i_2_n_3 ;
  wire \lock_reg[31]_i_2_n_2 ;
  wire \lock_reg[31]_i_2_n_3 ;
  wire \lock_reg[4]_i_2_n_0 ;
  wire \lock_reg[4]_i_2_n_1 ;
  wire \lock_reg[4]_i_2_n_2 ;
  wire \lock_reg[4]_i_2_n_3 ;
  wire \lock_reg[8]_i_2_n_0 ;
  wire \lock_reg[8]_i_2_n_1 ;
  wire \lock_reg[8]_i_2_n_2 ;
  wire \lock_reg[8]_i_2_n_3 ;
  wire matrix_vector_clock;
  wire [7:0]\multiplier_product_btint_b_reg[7]_0 ;
  wire p_0_in;
  wire shift_register_reset;
  wire shift_register_reset_i_1_n_0;
  wire [7:0]shift_register_state_btint_b;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:3]NLW_adder_subtractor_b_btint_a10_carry__5_CO_UNCONNECTED;
  wire [3:3]\NLW_adder_subtractor_b_btint_a10_inferred__0/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a10_inferred__1/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a10_inferred__2/i__carry__5_CO_UNCONNECTED ;
  wire [3:2]NLW_adder_subtractor_b_btint_a12_carry__5_CO_UNCONNECTED;
  wire [3:3]NLW_adder_subtractor_b_btint_a12_carry__5_O_UNCONNECTED;
  wire [3:1]NLW_adder_subtractor_b_btint_a12_carry__5_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_subtractor_b_btint_a12_carry__5_i_1_O_UNCONNECTED;
  wire [3:2]\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_O_UNCONNECTED ;
  wire [3:0]NLW_adder_subtractor_b_btint_a1_carry_O_UNCONNECTED;
  wire [3:0]NLW_adder_subtractor_b_btint_a1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_adder_subtractor_b_btint_a1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_adder_subtractor_b_btint_a1_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:3]NLW_adder_subtractor_b_btint_a2_carry__6_CO_UNCONNECTED;
  wire [3:3]\NLW_adder_subtractor_b_btint_a2_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a2_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a2_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]NLW_adder_subtractor_b_btint_a4_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_adder_subtractor_b_btint_a4_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_O_UNCONNECTED ;
  wire [3:1]NLW_adder_subtractor_b_btint_a6_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_adder_subtractor_b_btint_a6_carry__6_O_UNCONNECTED;
  wire [3:1]\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_O_UNCONNECTED ;
  wire [3:0]NLW_adder_subtractor_b_btint_a8_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_adder_subtractor_b_btint_a8_carry__6_O_UNCONNECTED;
  wire [3:0]\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_O_UNCONNECTED ;
  wire [3:1]NLW_i__carry__5_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__5_i_1_O_UNCONNECTED;
  wire [3:1]NLW_i__carry__5_i_1__0_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__5_i_1__0_O_UNCONNECTED;
  wire [3:1]NLW_i__carry__5_i_1__1_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__5_i_1__1_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_lock_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_lock_reg[31]_i_2_O_UNCONNECTED ;

  FDRE \a_old_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(Q[0]),
        .Q(\a_old_btint_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(Q[1]),
        .Q(\a_old_btint_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(Q[2]),
        .Q(\a_old_btint_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(Q[3]),
        .Q(\a_old_btint_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(Q[4]),
        .Q(\a_old_btint_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(Q[5]),
        .Q(\a_old_btint_a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(Q[6]),
        .Q(\a_old_btint_a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(Q[7]),
        .Q(\a_old_btint_a_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [0]),
        .Q(\a_old_btint_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [1]),
        .Q(\a_old_btint_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [2]),
        .Q(\a_old_btint_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [3]),
        .Q(\a_old_btint_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [4]),
        .Q(\a_old_btint_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [5]),
        .Q(\a_old_btint_b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [6]),
        .Q(\a_old_btint_b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [7]),
        .Q(\a_old_btint_b_reg_n_0_[7] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__2_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4__14_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__11_n_0,i__carry_i_6__11_n_0,i__carry_i_7__11_n_0,i__carry_i_8__11_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__2_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_5__11_n_0,i__carry__0_i_6__11_n_0,i__carry__0_i_7__11_n_0,i__carry__0_i_8__11_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__2_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_5__11_n_0,i__carry__1_i_6__11_n_0,i__carry__1_i_7__11_n_0,i__carry__1_i_8__11_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__71_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_5__11_n_0,i__carry__2_i_6__11_n_0,i__carry__2_i_7__11_n_0,i__carry__2_i_8__11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a10_carry_n_0,adder_subtractor_b_btint_a10_carry_n_1,adder_subtractor_b_btint_a10_carry_n_2,adder_subtractor_b_btint_a10_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12_carry_n_5,adder_subtractor_b_btint_a12_carry_n_6,adder_subtractor_b_btint_a12_carry_n_7,\b_old_btint_a_reg_n_0_[4] }),
        .O({adder_subtractor_b_btint_a10_carry_n_4,adder_subtractor_b_btint_a10_carry_n_5,adder_subtractor_b_btint_a10_carry_n_6,adder_subtractor_b_btint_a10_carry_n_7}),
        .S({adder_subtractor_b_btint_a10_carry_i_1_n_0,adder_subtractor_b_btint_a10_carry_i_2_n_0,adder_subtractor_b_btint_a10_carry_i_3_n_0,adder_subtractor_b_btint_a10_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__0
       (.CI(adder_subtractor_b_btint_a10_carry_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__0_n_0,adder_subtractor_b_btint_a10_carry__0_n_1,adder_subtractor_b_btint_a10_carry__0_n_2,adder_subtractor_b_btint_a10_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__0_n_5,adder_subtractor_b_btint_a12_carry__0_n_6,adder_subtractor_b_btint_a12_carry__0_n_7,adder_subtractor_b_btint_a12_carry_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__0_n_4,adder_subtractor_b_btint_a10_carry__0_n_5,adder_subtractor_b_btint_a10_carry__0_n_6,adder_subtractor_b_btint_a10_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__0_i_1_n_0,adder_subtractor_b_btint_a10_carry__0_i_2_n_0,adder_subtractor_b_btint_a10_carry__0_i_3_n_0,adder_subtractor_b_btint_a10_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_1
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_5),
        .O(adder_subtractor_b_btint_a10_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_2
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_6),
        .O(adder_subtractor_b_btint_a10_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_3
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_7),
        .O(adder_subtractor_b_btint_a10_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_4
       (.I0(adder_subtractor_b_btint_a12_carry_n_4),
        .O(adder_subtractor_b_btint_a10_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__1
       (.CI(adder_subtractor_b_btint_a10_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__1_n_0,adder_subtractor_b_btint_a10_carry__1_n_1,adder_subtractor_b_btint_a10_carry__1_n_2,adder_subtractor_b_btint_a10_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__1_n_5,adder_subtractor_b_btint_a12_carry__1_n_6,adder_subtractor_b_btint_a12_carry__1_n_7,adder_subtractor_b_btint_a12_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__1_n_4,adder_subtractor_b_btint_a10_carry__1_n_5,adder_subtractor_b_btint_a10_carry__1_n_6,adder_subtractor_b_btint_a10_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__1_i_1_n_0,adder_subtractor_b_btint_a10_carry__1_i_2_n_0,adder_subtractor_b_btint_a10_carry__1_i_3_n_0,adder_subtractor_b_btint_a10_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_1
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_5),
        .O(adder_subtractor_b_btint_a10_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_2
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_6),
        .O(adder_subtractor_b_btint_a10_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_3
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_7),
        .O(adder_subtractor_b_btint_a10_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_4
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_4),
        .O(adder_subtractor_b_btint_a10_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__2
       (.CI(adder_subtractor_b_btint_a10_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__2_n_0,adder_subtractor_b_btint_a10_carry__2_n_1,adder_subtractor_b_btint_a10_carry__2_n_2,adder_subtractor_b_btint_a10_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__2_n_5,adder_subtractor_b_btint_a12_carry__2_n_6,adder_subtractor_b_btint_a12_carry__2_n_7,adder_subtractor_b_btint_a12_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__2_n_4,adder_subtractor_b_btint_a10_carry__2_n_5,adder_subtractor_b_btint_a10_carry__2_n_6,adder_subtractor_b_btint_a10_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__2_i_1_n_0,adder_subtractor_b_btint_a10_carry__2_i_2_n_0,adder_subtractor_b_btint_a10_carry__2_i_3_n_0,adder_subtractor_b_btint_a10_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_1
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_5),
        .O(adder_subtractor_b_btint_a10_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_2
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_6),
        .O(adder_subtractor_b_btint_a10_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_3
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_7),
        .O(adder_subtractor_b_btint_a10_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_4
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_4),
        .O(adder_subtractor_b_btint_a10_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__3
       (.CI(adder_subtractor_b_btint_a10_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__3_n_0,adder_subtractor_b_btint_a10_carry__3_n_1,adder_subtractor_b_btint_a10_carry__3_n_2,adder_subtractor_b_btint_a10_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__3_n_5,adder_subtractor_b_btint_a12_carry__3_n_6,adder_subtractor_b_btint_a12_carry__3_n_7,adder_subtractor_b_btint_a12_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__3_n_4,adder_subtractor_b_btint_a10_carry__3_n_5,adder_subtractor_b_btint_a10_carry__3_n_6,adder_subtractor_b_btint_a10_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__3_i_1_n_0,adder_subtractor_b_btint_a10_carry__3_i_2_n_0,adder_subtractor_b_btint_a10_carry__3_i_3_n_0,adder_subtractor_b_btint_a10_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_1
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_5),
        .O(adder_subtractor_b_btint_a10_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_2
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_6),
        .O(adder_subtractor_b_btint_a10_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_3
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_7),
        .O(adder_subtractor_b_btint_a10_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_4
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_4),
        .O(adder_subtractor_b_btint_a10_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__4
       (.CI(adder_subtractor_b_btint_a10_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__4_n_0,adder_subtractor_b_btint_a10_carry__4_n_1,adder_subtractor_b_btint_a10_carry__4_n_2,adder_subtractor_b_btint_a10_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__4_n_5,adder_subtractor_b_btint_a12_carry__4_n_6,adder_subtractor_b_btint_a12_carry__4_n_7,adder_subtractor_b_btint_a12_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__4_n_4,adder_subtractor_b_btint_a10_carry__4_n_5,adder_subtractor_b_btint_a10_carry__4_n_6,adder_subtractor_b_btint_a10_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__4_i_1_n_0,adder_subtractor_b_btint_a10_carry__4_i_2_n_0,adder_subtractor_b_btint_a10_carry__4_i_3_n_0,adder_subtractor_b_btint_a10_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_1
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_5),
        .O(adder_subtractor_b_btint_a10_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_2
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_6),
        .O(adder_subtractor_b_btint_a10_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_3
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_7),
        .O(adder_subtractor_b_btint_a10_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_4
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_4),
        .O(adder_subtractor_b_btint_a10_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__5
       (.CI(adder_subtractor_b_btint_a10_carry__4_n_0),
        .CO({NLW_adder_subtractor_b_btint_a10_carry__5_CO_UNCONNECTED[3],adder_subtractor_b_btint_a10_carry__5_n_1,adder_subtractor_b_btint_a10_carry__5_n_2,adder_subtractor_b_btint_a10_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a12_carry__5_n_6,adder_subtractor_b_btint_a12_carry__5_n_7,adder_subtractor_b_btint_a12_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__5_n_4,adder_subtractor_b_btint_a10_carry__5_n_5,adder_subtractor_b_btint_a10_carry__5_n_6,adder_subtractor_b_btint_a10_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__5_i_1_n_0,adder_subtractor_b_btint_a10_carry__5_i_2_n_0,adder_subtractor_b_btint_a10_carry__5_i_3_n_0,adder_subtractor_b_btint_a10_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_1
       (.I0(adder_subtractor_b_btint_a12_carry__5_n_5),
        .O(adder_subtractor_b_btint_a10_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_2
       (.I0(adder_subtractor_b_btint_a12_carry__5_n_6),
        .O(adder_subtractor_b_btint_a10_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_3
       (.I0(adder_subtractor_b_btint_a12_carry__5_n_7),
        .O(adder_subtractor_b_btint_a10_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_4
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_4),
        .O(adder_subtractor_b_btint_a10_carry__5_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry_i_1
       (.I0(adder_subtractor_b_btint_a12_carry_n_5),
        .O(adder_subtractor_b_btint_a10_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry_i_2
       (.I0(adder_subtractor_b_btint_a12_carry_n_6),
        .O(adder_subtractor_b_btint_a10_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry_i_3
       (.I0(adder_subtractor_b_btint_a12_carry_n_7),
        .O(adder_subtractor_b_btint_a10_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a10_carry_i_4
       (.I0(\b_old_btint_a_reg_n_0_[4] ),
        .I1(\b_old_btint_b_reg_n_0_[4] ),
        .O(adder_subtractor_b_btint_a10_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12[2:0],\b_old_btint_a_reg[7]_0 [4]}),
        .O(adder_subtractor_b_btint_a10[3:0]),
        .S({i__carry_i_1__3_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[6:3]),
        .O(adder_subtractor_b_btint_a10[7:4]),
        .S({i__carry__0_i_1__3_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[10:7]),
        .O(adder_subtractor_b_btint_a10[11:8]),
        .S({i__carry__1_i_1__3_n_0,i__carry__1_i_2__1_n_0,i__carry__1_i_3__1_n_0,i__carry__1_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[14:11]),
        .O(adder_subtractor_b_btint_a10[15:12]),
        .S({i__carry__2_i_1__2_n_0,i__carry__2_i_2__1_n_0,i__carry__2_i_3__1_n_0,i__carry__2_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[18:15]),
        .O(adder_subtractor_b_btint_a10[19:16]),
        .S({i__carry__3_i_1__2_n_0,i__carry__3_i_2__0_n_0,i__carry__3_i_3__0_n_0,i__carry__3_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[22:19]),
        .O(adder_subtractor_b_btint_a10[23:20]),
        .S({i__carry__4_i_1__2_n_0,i__carry__4_i_2__0_n_0,i__carry__4_i_3__0_n_0,i__carry__4_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a10_inferred__0/i__carry__5_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a12[25:23]}),
        .O(adder_subtractor_b_btint_a10[27:24]),
        .S({i__carry__5_i_1__2_n_0,i__carry__5_i_2__0_n_0,i__carry__5_i_3__0_n_0,i__carry__5_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[4] }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__8_n_0,i__carry_i_2__7_n_0,i__carry_i_3__7_n_0,i__carry_i_4__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__8_n_0,i__carry__0_i_2__7_n_0,i__carry__0_i_3__7_n_0,i__carry__0_i_4__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__8_n_0,i__carry__1_i_2__7_n_0,i__carry__1_i_3__7_n_0,i__carry__1_i_4__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__7_n_0,i__carry__2_i_2__7_n_0,i__carry__2_i_3__7_n_0,i__carry__2_i_4__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__7_n_0,i__carry__3_i_2__6_n_0,i__carry__3_i_3__6_n_0,i__carry__3_i_4__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__7_n_0,i__carry__4_i_2__6_n_0,i__carry__4_i_3__6_n_0,i__carry__4_i_4__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a10_inferred__1/i__carry__5_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__7_n_0,i__carry__5_i_2__6_n_0,i__carry__5_i_3__6_n_0,i__carry__5_i_4__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 ,Q[4]}),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__13_n_0,i__carry_i_2__13_n_0,i__carry_i_3__13_n_0,i__carry_i_4__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__13_n_0,i__carry__0_i_2__13_n_0,i__carry__0_i_3__13_n_0,i__carry__0_i_4__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__13_n_0,i__carry__1_i_2__13_n_0,i__carry__1_i_3__13_n_0,i__carry__1_i_4__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__12_n_0,i__carry__2_i_2__13_n_0,i__carry__2_i_3__13_n_0,i__carry__2_i_4__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__12_n_0,i__carry__3_i_2__12_n_0,i__carry__3_i_3__12_n_0,i__carry__3_i_4__12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__12_n_0,i__carry__4_i_2__12_n_0,i__carry__4_i_3__12_n_0,i__carry__4_i_4__12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a10_inferred__2/i__carry__5_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__12_n_0,i__carry__5_i_2__12_n_0,i__carry__5_i_3__12_n_0,i__carry__5_i_4__12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a12_carry_n_0,adder_subtractor_b_btint_a12_carry_n_1,adder_subtractor_b_btint_a12_carry_n_2,adder_subtractor_b_btint_a12_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12_carry_i_1_n_5,adder_subtractor_b_btint_a12_carry_i_1_n_6,adder_subtractor_b_btint_a12_carry_i_1_n_7,\b_old_btint_a_reg_n_0_[5] }),
        .O({adder_subtractor_b_btint_a12_carry_n_4,adder_subtractor_b_btint_a12_carry_n_5,adder_subtractor_b_btint_a12_carry_n_6,adder_subtractor_b_btint_a12_carry_n_7}),
        .S({adder_subtractor_b_btint_a12_carry_i_2_n_0,adder_subtractor_b_btint_a12_carry_i_3_n_0,adder_subtractor_b_btint_a12_carry_i_4_n_0,adder_subtractor_b_btint_a12_carry_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__0
       (.CI(adder_subtractor_b_btint_a12_carry_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__0_n_0,adder_subtractor_b_btint_a12_carry__0_n_1,adder_subtractor_b_btint_a12_carry__0_n_2,adder_subtractor_b_btint_a12_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__0_i_1_n_5,adder_subtractor_b_btint_a12_carry__0_i_1_n_6,adder_subtractor_b_btint_a12_carry__0_i_1_n_7,adder_subtractor_b_btint_a12_carry_i_1_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__0_n_4,adder_subtractor_b_btint_a12_carry__0_n_5,adder_subtractor_b_btint_a12_carry__0_n_6,adder_subtractor_b_btint_a12_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__0_i_2_n_0,adder_subtractor_b_btint_a12_carry__0_i_3_n_0,adder_subtractor_b_btint_a12_carry__0_i_4_n_0,adder_subtractor_b_btint_a12_carry__0_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__0_i_1
       (.CI(adder_subtractor_b_btint_a12_carry_i_1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__0_i_1_n_0,adder_subtractor_b_btint_a12_carry__0_i_1_n_1,adder_subtractor_b_btint_a12_carry__0_i_1_n_2,adder_subtractor_b_btint_a12_carry__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__0_i_6_n_0,adder_subtractor_b_btint_a12_carry__0_i_7_n_0,adder_subtractor_b_btint_a12_carry__0_i_8_n_0,adder_subtractor_b_btint_a12_carry__0_i_9_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__0_i_1_n_4,adder_subtractor_b_btint_a12_carry__0_i_1_n_5,adder_subtractor_b_btint_a12_carry__0_i_1_n_6,adder_subtractor_b_btint_a12_carry__0_i_1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__0_i_10_n_0,adder_subtractor_b_btint_a12_carry__0_i_11_n_0,adder_subtractor_b_btint_a12_carry__0_i_12_n_0,adder_subtractor_b_btint_a12_carry__0_i_13_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_10
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_11
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_12
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_13
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_2
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1_n_5),
        .O(adder_subtractor_b_btint_a12_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_3
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1_n_6),
        .O(adder_subtractor_b_btint_a12_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_4
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1_n_7),
        .O(adder_subtractor_b_btint_a12_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_5
       (.I0(adder_subtractor_b_btint_a12_carry_i_1_n_4),
        .O(adder_subtractor_b_btint_a12_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_6
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_7
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_8
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_9
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__1
       (.CI(adder_subtractor_b_btint_a12_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__1_n_0,adder_subtractor_b_btint_a12_carry__1_n_1,adder_subtractor_b_btint_a12_carry__1_n_2,adder_subtractor_b_btint_a12_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__1_i_1_n_5,adder_subtractor_b_btint_a12_carry__1_i_1_n_6,adder_subtractor_b_btint_a12_carry__1_i_1_n_7,adder_subtractor_b_btint_a12_carry__0_i_1_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__1_n_4,adder_subtractor_b_btint_a12_carry__1_n_5,adder_subtractor_b_btint_a12_carry__1_n_6,adder_subtractor_b_btint_a12_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__1_i_2_n_0,adder_subtractor_b_btint_a12_carry__1_i_3_n_0,adder_subtractor_b_btint_a12_carry__1_i_4_n_0,adder_subtractor_b_btint_a12_carry__1_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__1_i_1
       (.CI(adder_subtractor_b_btint_a12_carry__0_i_1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__1_i_1_n_0,adder_subtractor_b_btint_a12_carry__1_i_1_n_1,adder_subtractor_b_btint_a12_carry__1_i_1_n_2,adder_subtractor_b_btint_a12_carry__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__1_i_6_n_0,adder_subtractor_b_btint_a12_carry__1_i_7_n_0,adder_subtractor_b_btint_a12_carry__1_i_8_n_0,adder_subtractor_b_btint_a12_carry__1_i_9_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__1_i_1_n_4,adder_subtractor_b_btint_a12_carry__1_i_1_n_5,adder_subtractor_b_btint_a12_carry__1_i_1_n_6,adder_subtractor_b_btint_a12_carry__1_i_1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__1_i_10_n_0,adder_subtractor_b_btint_a12_carry__1_i_11_n_0,adder_subtractor_b_btint_a12_carry__1_i_12_n_0,adder_subtractor_b_btint_a12_carry__1_i_13_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_10
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_11
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_12
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_13
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_2
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1_n_5),
        .O(adder_subtractor_b_btint_a12_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_3
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1_n_6),
        .O(adder_subtractor_b_btint_a12_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_4
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1_n_7),
        .O(adder_subtractor_b_btint_a12_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_5
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1_n_4),
        .O(adder_subtractor_b_btint_a12_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_6
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_7
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_8
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_9
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__2
       (.CI(adder_subtractor_b_btint_a12_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__2_n_0,adder_subtractor_b_btint_a12_carry__2_n_1,adder_subtractor_b_btint_a12_carry__2_n_2,adder_subtractor_b_btint_a12_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__2_i_1_n_5,adder_subtractor_b_btint_a12_carry__2_i_1_n_6,adder_subtractor_b_btint_a12_carry__2_i_1_n_7,adder_subtractor_b_btint_a12_carry__1_i_1_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__2_n_4,adder_subtractor_b_btint_a12_carry__2_n_5,adder_subtractor_b_btint_a12_carry__2_n_6,adder_subtractor_b_btint_a12_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__2_i_2_n_0,adder_subtractor_b_btint_a12_carry__2_i_3_n_0,adder_subtractor_b_btint_a12_carry__2_i_4_n_0,adder_subtractor_b_btint_a12_carry__2_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__2_i_1
       (.CI(adder_subtractor_b_btint_a12_carry__1_i_1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__2_i_1_n_0,adder_subtractor_b_btint_a12_carry__2_i_1_n_1,adder_subtractor_b_btint_a12_carry__2_i_1_n_2,adder_subtractor_b_btint_a12_carry__2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__2_i_6_n_0,adder_subtractor_b_btint_a12_carry__2_i_7_n_0,adder_subtractor_b_btint_a12_carry__2_i_8_n_0,adder_subtractor_b_btint_a12_carry__2_i_9_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__2_i_1_n_4,adder_subtractor_b_btint_a12_carry__2_i_1_n_5,adder_subtractor_b_btint_a12_carry__2_i_1_n_6,adder_subtractor_b_btint_a12_carry__2_i_1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__2_i_10_n_0,adder_subtractor_b_btint_a12_carry__2_i_11_n_0,adder_subtractor_b_btint_a12_carry__2_i_12_n_0,adder_subtractor_b_btint_a12_carry__2_i_13_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_10
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_11
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_12
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_13
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_2
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1_n_5),
        .O(adder_subtractor_b_btint_a12_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_3
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1_n_6),
        .O(adder_subtractor_b_btint_a12_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_4
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1_n_7),
        .O(adder_subtractor_b_btint_a12_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_5
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1_n_4),
        .O(adder_subtractor_b_btint_a12_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_6
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_7
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_8
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_9
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__3
       (.CI(adder_subtractor_b_btint_a12_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__3_n_0,adder_subtractor_b_btint_a12_carry__3_n_1,adder_subtractor_b_btint_a12_carry__3_n_2,adder_subtractor_b_btint_a12_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__3_i_1_n_5,adder_subtractor_b_btint_a12_carry__3_i_1_n_6,adder_subtractor_b_btint_a12_carry__3_i_1_n_7,adder_subtractor_b_btint_a12_carry__2_i_1_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__3_n_4,adder_subtractor_b_btint_a12_carry__3_n_5,adder_subtractor_b_btint_a12_carry__3_n_6,adder_subtractor_b_btint_a12_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__3_i_2_n_0,adder_subtractor_b_btint_a12_carry__3_i_3_n_0,adder_subtractor_b_btint_a12_carry__3_i_4_n_0,adder_subtractor_b_btint_a12_carry__3_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__3_i_1
       (.CI(adder_subtractor_b_btint_a12_carry__2_i_1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__3_i_1_n_0,adder_subtractor_b_btint_a12_carry__3_i_1_n_1,adder_subtractor_b_btint_a12_carry__3_i_1_n_2,adder_subtractor_b_btint_a12_carry__3_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__3_i_6_n_0,adder_subtractor_b_btint_a12_carry__3_i_7_n_0,adder_subtractor_b_btint_a12_carry__3_i_8_n_0,adder_subtractor_b_btint_a12_carry__3_i_9_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__3_i_1_n_4,adder_subtractor_b_btint_a12_carry__3_i_1_n_5,adder_subtractor_b_btint_a12_carry__3_i_1_n_6,adder_subtractor_b_btint_a12_carry__3_i_1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__3_i_10_n_0,adder_subtractor_b_btint_a12_carry__3_i_11_n_0,adder_subtractor_b_btint_a12_carry__3_i_12_n_0,adder_subtractor_b_btint_a12_carry__3_i_13_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_10
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_11
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_12
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_13
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_2
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1_n_5),
        .O(adder_subtractor_b_btint_a12_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_3
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1_n_6),
        .O(adder_subtractor_b_btint_a12_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_4
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1_n_7),
        .O(adder_subtractor_b_btint_a12_carry__3_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_5
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1_n_4),
        .O(adder_subtractor_b_btint_a12_carry__3_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_6
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_7
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_8
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_9
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__4
       (.CI(adder_subtractor_b_btint_a12_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__4_n_0,adder_subtractor_b_btint_a12_carry__4_n_1,adder_subtractor_b_btint_a12_carry__4_n_2,adder_subtractor_b_btint_a12_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__4_i_1_n_5,adder_subtractor_b_btint_a12_carry__4_i_1_n_6,adder_subtractor_b_btint_a12_carry__4_i_1_n_7,adder_subtractor_b_btint_a12_carry__3_i_1_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__4_n_4,adder_subtractor_b_btint_a12_carry__4_n_5,adder_subtractor_b_btint_a12_carry__4_n_6,adder_subtractor_b_btint_a12_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__4_i_2_n_0,adder_subtractor_b_btint_a12_carry__4_i_3_n_0,adder_subtractor_b_btint_a12_carry__4_i_4_n_0,adder_subtractor_b_btint_a12_carry__4_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__4_i_1
       (.CI(adder_subtractor_b_btint_a12_carry__3_i_1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__4_i_1_n_0,adder_subtractor_b_btint_a12_carry__4_i_1_n_1,adder_subtractor_b_btint_a12_carry__4_i_1_n_2,adder_subtractor_b_btint_a12_carry__4_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__4_i_6_n_0,adder_subtractor_b_btint_a12_carry__4_i_7_n_0,adder_subtractor_b_btint_a12_carry__4_i_8_n_0,adder_subtractor_b_btint_a12_carry__4_i_9_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__4_i_1_n_4,adder_subtractor_b_btint_a12_carry__4_i_1_n_5,adder_subtractor_b_btint_a12_carry__4_i_1_n_6,adder_subtractor_b_btint_a12_carry__4_i_1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__4_i_10_n_0,adder_subtractor_b_btint_a12_carry__4_i_11_n_0,adder_subtractor_b_btint_a12_carry__4_i_12_n_0,adder_subtractor_b_btint_a12_carry__4_i_13_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_10
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_11
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_12
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_13
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_2
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1_n_5),
        .O(adder_subtractor_b_btint_a12_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_3
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1_n_6),
        .O(adder_subtractor_b_btint_a12_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_4
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1_n_7),
        .O(adder_subtractor_b_btint_a12_carry__4_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_5
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1_n_4),
        .O(adder_subtractor_b_btint_a12_carry__4_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_6
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_7
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_8
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_9
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__5
       (.CI(adder_subtractor_b_btint_a12_carry__4_n_0),
        .CO({NLW_adder_subtractor_b_btint_a12_carry__5_CO_UNCONNECTED[3:2],adder_subtractor_b_btint_a12_carry__5_n_2,adder_subtractor_b_btint_a12_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a12_carry__5_i_1_n_7,adder_subtractor_b_btint_a12_carry__4_i_1_n_4}),
        .O({NLW_adder_subtractor_b_btint_a12_carry__5_O_UNCONNECTED[3],adder_subtractor_b_btint_a12_carry__5_n_5,adder_subtractor_b_btint_a12_carry__5_n_6,adder_subtractor_b_btint_a12_carry__5_n_7}),
        .S({1'b0,adder_subtractor_b_btint_a12_carry__5_i_2_n_0,adder_subtractor_b_btint_a12_carry__5_i_3_n_0,adder_subtractor_b_btint_a12_carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__5_i_1
       (.CI(adder_subtractor_b_btint_a12_carry__4_i_1_n_0),
        .CO({NLW_adder_subtractor_b_btint_a12_carry__5_i_1_CO_UNCONNECTED[3:1],adder_subtractor_b_btint_a12_carry__5_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a12_carry__5_i_5_n_0}),
        .O({NLW_adder_subtractor_b_btint_a12_carry__5_i_1_O_UNCONNECTED[3:2],adder_subtractor_b_btint_a12_carry__5_i_1_n_6,adder_subtractor_b_btint_a12_carry__5_i_1_n_7}),
        .S({1'b0,1'b0,adder_subtractor_b_btint_a12_carry__5_i_6_n_0,adder_subtractor_b_btint_a12_carry__5_i_7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_2
       (.I0(adder_subtractor_b_btint_a12_carry__5_i_1_n_6),
        .O(adder_subtractor_b_btint_a12_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_3
       (.I0(adder_subtractor_b_btint_a12_carry__5_i_1_n_7),
        .O(adder_subtractor_b_btint_a12_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_4
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1_n_4),
        .O(adder_subtractor_b_btint_a12_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_5
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__5_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__5_i_6
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__5_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__5_i_7
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__5_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry_i_1
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a12_carry_i_1_n_0,adder_subtractor_b_btint_a12_carry_i_1_n_1,adder_subtractor_b_btint_a12_carry_i_1_n_2,adder_subtractor_b_btint_a12_carry_i_1_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12_carry_i_6_n_0,adder_subtractor_b_btint_a12_carry_i_7_n_0,adder_subtractor_b_btint_a12_carry_i_8_n_0,\b_old_btint_a_reg_n_0_[6] }),
        .O({adder_subtractor_b_btint_a12_carry_i_1_n_4,adder_subtractor_b_btint_a12_carry_i_1_n_5,adder_subtractor_b_btint_a12_carry_i_1_n_6,adder_subtractor_b_btint_a12_carry_i_1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry_i_9_n_0,adder_subtractor_b_btint_a12_carry_i_10_n_0,adder_subtractor_b_btint_a12_carry_i_11_n_0,adder_subtractor_b_btint_a12_carry_i_12_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry_i_10
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a12_carry_i_11
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a12_carry_i_12
       (.I0(\b_old_btint_a_reg_n_0_[6] ),
        .I1(\b_old_btint_b_reg_n_0_[6] ),
        .O(adder_subtractor_b_btint_a12_carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry_i_2
       (.I0(adder_subtractor_b_btint_a12_carry_i_1_n_5),
        .O(adder_subtractor_b_btint_a12_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry_i_3
       (.I0(adder_subtractor_b_btint_a12_carry_i_1_n_6),
        .O(adder_subtractor_b_btint_a12_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry_i_4
       (.I0(adder_subtractor_b_btint_a12_carry_i_1_n_7),
        .O(adder_subtractor_b_btint_a12_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a12_carry_i_5
       (.I0(\b_old_btint_a_reg_n_0_[5] ),
        .I1(\b_old_btint_b_reg_n_0_[5] ),
        .O(adder_subtractor_b_btint_a12_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry_i_6
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry_i_7
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_subtractor_b_btint_a12_carry_i_8
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry_i_9
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a14[2:0],\b_old_btint_a_reg[7]_0 [5]}),
        .O(adder_subtractor_b_btint_a12[3:0]),
        .S({i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__15_n_0,i__carry_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[6:3]),
        .O(adder_subtractor_b_btint_a12[7:4]),
        .S({i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0,i__carry__0_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[10:7]),
        .O(adder_subtractor_b_btint_a12[11:8]),
        .S({i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0,i__carry__1_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[14:11]),
        .O(adder_subtractor_b_btint_a12[15:12]),
        .S({i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0,i__carry__2_i_4__0_n_0,i__carry__2_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[18:15]),
        .O(adder_subtractor_b_btint_a12[19:16]),
        .S({i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0,i__carry__3_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[22:19]),
        .O(adder_subtractor_b_btint_a12[23:20]),
        .S({i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0,i__carry__4_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a14[24:23]}),
        .O({\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_O_UNCONNECTED [3],adder_subtractor_b_btint_a12[26:24]}),
        .S({1'b0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__0_n_5,i__carry_i_1__0_n_6,i__carry_i_1__0_n_7,\a_old_btint_a_reg_n_0_[5] }),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_2__6_n_0,i__carry_i_3__6_n_0,i__carry_i_4__16_n_0,i__carry_i_5__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__0_n_5,i__carry__0_i_1__0_n_6,i__carry__0_i_1__0_n_7,i__carry_i_1__0_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_2__6_n_0,i__carry__0_i_3__6_n_0,i__carry__0_i_4__6_n_0,i__carry__0_i_5__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__0_n_5,i__carry__1_i_1__0_n_6,i__carry__1_i_1__0_n_7,i__carry__0_i_1__0_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_2__6_n_0,i__carry__1_i_3__6_n_0,i__carry__1_i_4__6_n_0,i__carry__1_i_5__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__0_n_5,i__carry__2_i_1__0_n_6,i__carry__2_i_1__0_n_7,i__carry__1_i_1__0_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_2__6_n_0,i__carry__2_i_3__6_n_0,i__carry__2_i_4__6_n_0,i__carry__2_i_5__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_1__0_n_5,i__carry__3_i_1__0_n_6,i__carry__3_i_1__0_n_7,i__carry__2_i_1__0_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_2__5_n_0,i__carry__3_i_3__5_n_0,i__carry__3_i_4__5_n_0,i__carry__3_i_5__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_1__0_n_5,i__carry__4_i_1__0_n_6,i__carry__4_i_1__0_n_7,i__carry__3_i_1__0_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_2__5_n_0,i__carry__4_i_3__5_n_0,i__carry__4_i_4__5_n_0,i__carry__4_i_5__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__5_i_1__0_n_7,i__carry__4_i_1__0_n_4}),
        .O({\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_O_UNCONNECTED [3],\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 }),
        .S({1'b0,i__carry__5_i_2__5_n_0,i__carry__5_i_3__5_n_0,i__carry__5_i_4__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__1_n_5,i__carry_i_1__1_n_6,i__carry_i_1__1_n_7,Q[5]}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_2__12_n_0,i__carry_i_3__12_n_0,i__carry_i_4__17_n_0,i__carry_i_5__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__1_n_5,i__carry__0_i_1__1_n_6,i__carry__0_i_1__1_n_7,i__carry_i_1__1_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_2__12_n_0,i__carry__0_i_3__12_n_0,i__carry__0_i_4__12_n_0,i__carry__0_i_5__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__1_n_5,i__carry__1_i_1__1_n_6,i__carry__1_i_1__1_n_7,i__carry__0_i_1__1_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_2__12_n_0,i__carry__1_i_3__12_n_0,i__carry__1_i_4__12_n_0,i__carry__1_i_5__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__1_n_5,i__carry__2_i_1__1_n_6,i__carry__2_i_1__1_n_7,i__carry__1_i_1__1_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_2__12_n_0,i__carry__2_i_3__12_n_0,i__carry__2_i_4__12_n_0,i__carry__2_i_5__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_1__1_n_5,i__carry__3_i_1__1_n_6,i__carry__3_i_1__1_n_7,i__carry__2_i_1__1_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_2__11_n_0,i__carry__3_i_3__11_n_0,i__carry__3_i_4__11_n_0,i__carry__3_i_5__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_1__1_n_5,i__carry__4_i_1__1_n_6,i__carry__4_i_1__1_n_7,i__carry__3_i_1__1_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_2__11_n_0,i__carry__4_i_3__11_n_0,i__carry__4_i_4__11_n_0,i__carry__4_i_5__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__5_i_1__1_n_7,i__carry__4_i_1__1_n_4}),
        .O({\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_O_UNCONNECTED [3],\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 }),
        .S({1'b0,i__carry__5_i_2__11_n_0,i__carry__5_i_3__11_n_0,i__carry__5_i_4__11_n_0}));
  CARRY4 adder_subtractor_b_btint_a1_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a1_carry_n_0,adder_subtractor_b_btint_a1_carry_n_1,adder_subtractor_b_btint_a1_carry_n_2,adder_subtractor_b_btint_a1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_adder_subtractor_b_btint_a1_carry_O_UNCONNECTED[3:0]),
        .S({adder_subtractor_b_btint_a1_carry_i_1_n_0,adder_subtractor_b_btint_a1_carry_i_2_n_0,adder_subtractor_b_btint_a1_carry_i_3_n_0,adder_subtractor_b_btint_a1_carry_i_4_n_0}));
  CARRY4 adder_subtractor_b_btint_a1_carry__0
       (.CI(adder_subtractor_b_btint_a1_carry_n_0),
        .CO({adder_subtractor_b_btint_a1_carry__0_n_0,adder_subtractor_b_btint_a1_carry__0_n_1,adder_subtractor_b_btint_a1_carry__0_n_2,adder_subtractor_b_btint_a1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_adder_subtractor_b_btint_a1_carry__0_O_UNCONNECTED[3:0]),
        .S({adder_subtractor_b_btint_a1_carry__0_i_1_n_0,adder_subtractor_b_btint_a1_carry__0_i_2_n_0,adder_subtractor_b_btint_a1_carry__0_i_3_n_0,adder_subtractor_b_btint_a1_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_1
       (.I0(adder_subtractor_b_btint_a20_in[21]),
        .I1(adder_subtractor_b_btint_a2[21]),
        .I2(adder_subtractor_b_btint_a2[23]),
        .I3(adder_subtractor_b_btint_a20_in[23]),
        .I4(adder_subtractor_b_btint_a2[22]),
        .I5(adder_subtractor_b_btint_a20_in[22]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_2
       (.I0(adder_subtractor_b_btint_a20_in[18]),
        .I1(adder_subtractor_b_btint_a2[18]),
        .I2(adder_subtractor_b_btint_a2[20]),
        .I3(adder_subtractor_b_btint_a20_in[20]),
        .I4(adder_subtractor_b_btint_a2[19]),
        .I5(adder_subtractor_b_btint_a20_in[19]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_3
       (.I0(adder_subtractor_b_btint_a20_in[15]),
        .I1(adder_subtractor_b_btint_a2[15]),
        .I2(adder_subtractor_b_btint_a2[17]),
        .I3(adder_subtractor_b_btint_a20_in[17]),
        .I4(adder_subtractor_b_btint_a2[16]),
        .I5(adder_subtractor_b_btint_a20_in[16]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_4
       (.I0(adder_subtractor_b_btint_a20_in[12]),
        .I1(adder_subtractor_b_btint_a2[12]),
        .I2(adder_subtractor_b_btint_a2[14]),
        .I3(adder_subtractor_b_btint_a20_in[14]),
        .I4(adder_subtractor_b_btint_a2[13]),
        .I5(adder_subtractor_b_btint_a20_in[13]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_4_n_0));
  CARRY4 adder_subtractor_b_btint_a1_carry__1
       (.CI(adder_subtractor_b_btint_a1_carry__0_n_0),
        .CO({NLW_adder_subtractor_b_btint_a1_carry__1_CO_UNCONNECTED[3],adder_subtractor_b_btint_a1_carry__1_n_1,adder_subtractor_b_btint_a1_carry__1_n_2,adder_subtractor_b_btint_a1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(NLW_adder_subtractor_b_btint_a1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,adder_subtractor_b_btint_a1_carry__1_i_1_n_0,adder_subtractor_b_btint_a1_carry__1_i_2_n_0,adder_subtractor_b_btint_a1_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    adder_subtractor_b_btint_a1_carry__1_i_1
       (.I0(adder_subtractor_b_btint_a20_in[30]),
        .I1(adder_subtractor_b_btint_a2[30]),
        .I2(adder_subtractor_b_btint_a20_in[31]),
        .I3(adder_subtractor_b_btint_a2[31]),
        .O(adder_subtractor_b_btint_a1_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__1_i_2
       (.I0(adder_subtractor_b_btint_a20_in[27]),
        .I1(adder_subtractor_b_btint_a2[27]),
        .I2(adder_subtractor_b_btint_a2[29]),
        .I3(adder_subtractor_b_btint_a20_in[29]),
        .I4(adder_subtractor_b_btint_a2[28]),
        .I5(adder_subtractor_b_btint_a20_in[28]),
        .O(adder_subtractor_b_btint_a1_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__1_i_3
       (.I0(adder_subtractor_b_btint_a20_in[24]),
        .I1(adder_subtractor_b_btint_a2[24]),
        .I2(adder_subtractor_b_btint_a2[26]),
        .I3(adder_subtractor_b_btint_a20_in[26]),
        .I4(adder_subtractor_b_btint_a2[25]),
        .I5(adder_subtractor_b_btint_a20_in[25]),
        .O(adder_subtractor_b_btint_a1_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_1
       (.I0(adder_subtractor_b_btint_a20_in[9]),
        .I1(adder_subtractor_b_btint_a2[9]),
        .I2(adder_subtractor_b_btint_a2[11]),
        .I3(adder_subtractor_b_btint_a20_in[11]),
        .I4(adder_subtractor_b_btint_a2[10]),
        .I5(adder_subtractor_b_btint_a20_in[10]),
        .O(adder_subtractor_b_btint_a1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_2
       (.I0(adder_subtractor_b_btint_a20_in[6]),
        .I1(adder_subtractor_b_btint_a2[6]),
        .I2(adder_subtractor_b_btint_a2[8]),
        .I3(adder_subtractor_b_btint_a20_in[8]),
        .I4(adder_subtractor_b_btint_a2[7]),
        .I5(adder_subtractor_b_btint_a20_in[7]),
        .O(adder_subtractor_b_btint_a1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_3
       (.I0(adder_subtractor_b_btint_a20_in[3]),
        .I1(adder_subtractor_b_btint_a2[3]),
        .I2(adder_subtractor_b_btint_a2[5]),
        .I3(adder_subtractor_b_btint_a20_in[5]),
        .I4(adder_subtractor_b_btint_a2[4]),
        .I5(adder_subtractor_b_btint_a20_in[4]),
        .O(adder_subtractor_b_btint_a1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_4
       (.I0(adder_subtractor_b_btint_a20_in[0]),
        .I1(adder_subtractor_b_btint_a2[0]),
        .I2(adder_subtractor_b_btint_a2[2]),
        .I3(adder_subtractor_b_btint_a20_in[2]),
        .I4(adder_subtractor_b_btint_a2[1]),
        .I5(adder_subtractor_b_btint_a20_in[1]),
        .O(adder_subtractor_b_btint_a1_carry_i_4_n_0));
  CARRY4 \adder_subtractor_b_btint_a1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__18_n_0,i__carry_i_2__18_n_0,i__carry_i_3__18_n_0,i__carry_i_4__18_n_0}));
  CARRY4 \adder_subtractor_b_btint_a1_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__19_n_0,i__carry_i_2__19_n_0,i__carry_i_3__19_n_0,i__carry_i_4__19_n_0}));
  CARRY4 \adder_subtractor_b_btint_a1_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__20_n_0,i__carry_i_2__20_n_0,i__carry_i_3__20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a2_carry_n_0,adder_subtractor_b_btint_a2_carry_n_1,adder_subtractor_b_btint_a2_carry_n_2,adder_subtractor_b_btint_a2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a4_carry_n_5,adder_subtractor_b_btint_a4_carry_n_6,adder_subtractor_b_btint_a4_carry_n_7,\b_old_btint_a_reg_n_0_[0] }),
        .O(adder_subtractor_b_btint_a2[3:0]),
        .S({adder_subtractor_b_btint_a2_carry_i_1_n_0,adder_subtractor_b_btint_a2_carry_i_2_n_0,adder_subtractor_b_btint_a2_carry_i_3_n_0,adder_subtractor_b_btint_a2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__0
       (.CI(adder_subtractor_b_btint_a2_carry_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__0_n_0,adder_subtractor_b_btint_a2_carry__0_n_1,adder_subtractor_b_btint_a2_carry__0_n_2,adder_subtractor_b_btint_a2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__0_n_5,adder_subtractor_b_btint_a4_carry__0_n_6,adder_subtractor_b_btint_a4_carry__0_n_7,adder_subtractor_b_btint_a4_carry_n_4}),
        .O(adder_subtractor_b_btint_a2[7:4]),
        .S({adder_subtractor_b_btint_a2_carry__0_i_1_n_0,adder_subtractor_b_btint_a2_carry__0_i_2_n_0,adder_subtractor_b_btint_a2_carry__0_i_3_n_0,adder_subtractor_b_btint_a2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_1
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_5),
        .O(adder_subtractor_b_btint_a2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_2
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_6),
        .O(adder_subtractor_b_btint_a2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_3
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_7),
        .O(adder_subtractor_b_btint_a2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_4
       (.I0(adder_subtractor_b_btint_a4_carry_n_4),
        .O(adder_subtractor_b_btint_a2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__1
       (.CI(adder_subtractor_b_btint_a2_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__1_n_0,adder_subtractor_b_btint_a2_carry__1_n_1,adder_subtractor_b_btint_a2_carry__1_n_2,adder_subtractor_b_btint_a2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__1_n_5,adder_subtractor_b_btint_a4_carry__1_n_6,adder_subtractor_b_btint_a4_carry__1_n_7,adder_subtractor_b_btint_a4_carry__0_n_4}),
        .O(adder_subtractor_b_btint_a2[11:8]),
        .S({adder_subtractor_b_btint_a2_carry__1_i_1_n_0,adder_subtractor_b_btint_a2_carry__1_i_2_n_0,adder_subtractor_b_btint_a2_carry__1_i_3_n_0,adder_subtractor_b_btint_a2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_1
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_5),
        .O(adder_subtractor_b_btint_a2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_2
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_6),
        .O(adder_subtractor_b_btint_a2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_3
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_7),
        .O(adder_subtractor_b_btint_a2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_4
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_4),
        .O(adder_subtractor_b_btint_a2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__2
       (.CI(adder_subtractor_b_btint_a2_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__2_n_0,adder_subtractor_b_btint_a2_carry__2_n_1,adder_subtractor_b_btint_a2_carry__2_n_2,adder_subtractor_b_btint_a2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__2_n_5,adder_subtractor_b_btint_a4_carry__2_n_6,adder_subtractor_b_btint_a4_carry__2_n_7,adder_subtractor_b_btint_a4_carry__1_n_4}),
        .O(adder_subtractor_b_btint_a2[15:12]),
        .S({adder_subtractor_b_btint_a2_carry__2_i_1_n_0,adder_subtractor_b_btint_a2_carry__2_i_2_n_0,adder_subtractor_b_btint_a2_carry__2_i_3_n_0,adder_subtractor_b_btint_a2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_1
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_5),
        .O(adder_subtractor_b_btint_a2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_2
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_6),
        .O(adder_subtractor_b_btint_a2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_3
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_7),
        .O(adder_subtractor_b_btint_a2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_4
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_4),
        .O(adder_subtractor_b_btint_a2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__3
       (.CI(adder_subtractor_b_btint_a2_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__3_n_0,adder_subtractor_b_btint_a2_carry__3_n_1,adder_subtractor_b_btint_a2_carry__3_n_2,adder_subtractor_b_btint_a2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__3_n_5,adder_subtractor_b_btint_a4_carry__3_n_6,adder_subtractor_b_btint_a4_carry__3_n_7,adder_subtractor_b_btint_a4_carry__2_n_4}),
        .O(adder_subtractor_b_btint_a2[19:16]),
        .S({adder_subtractor_b_btint_a2_carry__3_i_1_n_0,adder_subtractor_b_btint_a2_carry__3_i_2_n_0,adder_subtractor_b_btint_a2_carry__3_i_3_n_0,adder_subtractor_b_btint_a2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_1
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_5),
        .O(adder_subtractor_b_btint_a2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_2
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_6),
        .O(adder_subtractor_b_btint_a2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_3
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_7),
        .O(adder_subtractor_b_btint_a2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_4
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_4),
        .O(adder_subtractor_b_btint_a2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__4
       (.CI(adder_subtractor_b_btint_a2_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__4_n_0,adder_subtractor_b_btint_a2_carry__4_n_1,adder_subtractor_b_btint_a2_carry__4_n_2,adder_subtractor_b_btint_a2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__4_n_5,adder_subtractor_b_btint_a4_carry__4_n_6,adder_subtractor_b_btint_a4_carry__4_n_7,adder_subtractor_b_btint_a4_carry__3_n_4}),
        .O(adder_subtractor_b_btint_a2[23:20]),
        .S({adder_subtractor_b_btint_a2_carry__4_i_1_n_0,adder_subtractor_b_btint_a2_carry__4_i_2_n_0,adder_subtractor_b_btint_a2_carry__4_i_3_n_0,adder_subtractor_b_btint_a2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_1
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_5),
        .O(adder_subtractor_b_btint_a2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_2
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_6),
        .O(adder_subtractor_b_btint_a2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_3
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_7),
        .O(adder_subtractor_b_btint_a2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_4
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_4),
        .O(adder_subtractor_b_btint_a2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__5
       (.CI(adder_subtractor_b_btint_a2_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__5_n_0,adder_subtractor_b_btint_a2_carry__5_n_1,adder_subtractor_b_btint_a2_carry__5_n_2,adder_subtractor_b_btint_a2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__5_n_5,adder_subtractor_b_btint_a4_carry__5_n_6,adder_subtractor_b_btint_a4_carry__5_n_7,adder_subtractor_b_btint_a4_carry__4_n_4}),
        .O(adder_subtractor_b_btint_a2[27:24]),
        .S({adder_subtractor_b_btint_a2_carry__5_i_1_n_0,adder_subtractor_b_btint_a2_carry__5_i_2_n_0,adder_subtractor_b_btint_a2_carry__5_i_3_n_0,adder_subtractor_b_btint_a2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_1
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_5),
        .O(adder_subtractor_b_btint_a2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_2
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_6),
        .O(adder_subtractor_b_btint_a2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_3
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_7),
        .O(adder_subtractor_b_btint_a2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_4
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_4),
        .O(adder_subtractor_b_btint_a2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__6
       (.CI(adder_subtractor_b_btint_a2_carry__5_n_0),
        .CO({NLW_adder_subtractor_b_btint_a2_carry__6_CO_UNCONNECTED[3],adder_subtractor_b_btint_a2_carry__6_n_1,adder_subtractor_b_btint_a2_carry__6_n_2,adder_subtractor_b_btint_a2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a4_carry__6_n_6,adder_subtractor_b_btint_a4_carry__6_n_7,adder_subtractor_b_btint_a4_carry__5_n_4}),
        .O(adder_subtractor_b_btint_a2[31:28]),
        .S({adder_subtractor_b_btint_a2_carry__6_i_1_n_0,adder_subtractor_b_btint_a2_carry__6_i_2_n_0,adder_subtractor_b_btint_a2_carry__6_i_3_n_0,adder_subtractor_b_btint_a2_carry__6_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_1
       (.I0(adder_subtractor_b_btint_a4_carry__6_n_5),
        .O(adder_subtractor_b_btint_a2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_2
       (.I0(adder_subtractor_b_btint_a4_carry__6_n_6),
        .O(adder_subtractor_b_btint_a2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_3
       (.I0(adder_subtractor_b_btint_a4_carry__6_n_7),
        .O(adder_subtractor_b_btint_a2_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_4
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_4),
        .O(adder_subtractor_b_btint_a2_carry__6_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry_i_1
       (.I0(adder_subtractor_b_btint_a4_carry_n_5),
        .O(adder_subtractor_b_btint_a2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry_i_2
       (.I0(adder_subtractor_b_btint_a4_carry_n_6),
        .O(adder_subtractor_b_btint_a2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry_i_3
       (.I0(adder_subtractor_b_btint_a4_carry_n_7),
        .O(adder_subtractor_b_btint_a2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a2_carry_i_4
       (.I0(\b_old_btint_a_reg_n_0_[0] ),
        .I1(\b_old_btint_b_reg_n_0_[0] ),
        .O(adder_subtractor_b_btint_a2_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a4[2:0],\b_old_btint_a_reg[7]_0 [0]}),
        .O(adder_subtractor_b_btint_a20_in[3:0]),
        .S({i__carry_i_1__7_n_0,i__carry_i_2__5_n_0,i__carry_i_3__5_n_0,i__carry_i_4__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[6:3]),
        .O(adder_subtractor_b_btint_a20_in[7:4]),
        .S({i__carry__0_i_1__7_n_0,i__carry__0_i_2__5_n_0,i__carry__0_i_3__5_n_0,i__carry__0_i_4__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[10:7]),
        .O(adder_subtractor_b_btint_a20_in[11:8]),
        .S({i__carry__1_i_1__7_n_0,i__carry__1_i_2__5_n_0,i__carry__1_i_3__5_n_0,i__carry__1_i_4__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[14:11]),
        .O(adder_subtractor_b_btint_a20_in[15:12]),
        .S({i__carry__2_i_1__6_n_0,i__carry__2_i_2__5_n_0,i__carry__2_i_3__5_n_0,i__carry__2_i_4__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[18:15]),
        .O(adder_subtractor_b_btint_a20_in[19:16]),
        .S({i__carry__3_i_1__6_n_0,i__carry__3_i_2__4_n_0,i__carry__3_i_3__4_n_0,i__carry__3_i_4__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[22:19]),
        .O(adder_subtractor_b_btint_a20_in[23:20]),
        .S({i__carry__4_i_1__6_n_0,i__carry__4_i_2__4_n_0,i__carry__4_i_3__4_n_0,i__carry__4_i_4__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[26:23]),
        .O(adder_subtractor_b_btint_a20_in[27:24]),
        .S({i__carry__5_i_1__6_n_0,i__carry__5_i_2__4_n_0,i__carry__5_i_3__4_n_0,i__carry__5_i_4__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a2_inferred__0/i__carry__6_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a4[29:27]}),
        .O(adder_subtractor_b_btint_a20_in[31:28]),
        .S({i__carry__6_i_1__2_n_0,i__carry__6_i_2__1_n_0,i__carry__6_i_3__0_n_0,i__carry__6_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[0] }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__12_n_0,i__carry_i_2__11_n_0,i__carry_i_3__11_n_0,i__carry_i_4__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__12_n_0,i__carry__0_i_2__11_n_0,i__carry__0_i_3__11_n_0,i__carry__0_i_4__11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__12_n_0,i__carry__1_i_2__11_n_0,i__carry__1_i_3__11_n_0,i__carry__1_i_4__11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__11_n_0,i__carry__2_i_2__11_n_0,i__carry__2_i_3__11_n_0,i__carry__2_i_4__11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__11_n_0,i__carry__3_i_2__10_n_0,i__carry__3_i_3__10_n_0,i__carry__3_i_4__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__11_n_0,i__carry__4_i_2__10_n_0,i__carry__4_i_3__10_n_0,i__carry__4_i_4__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__11_n_0,i__carry__5_i_2__10_n_0,i__carry__5_i_3__10_n_0,i__carry__5_i_4__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a2_inferred__1/i__carry__6_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_7 }),
        .S({i__carry__6_i_1__6_n_0,i__carry__6_i_2__4_n_0,i__carry__6_i_3__2_n_0,i__carry__6_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 ,Q[0]}),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__17_n_0,i__carry_i_2__17_n_0,i__carry_i_3__17_n_0,i__carry_i_4__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__17_n_0,i__carry__0_i_2__17_n_0,i__carry__0_i_3__17_n_0,i__carry__0_i_4__17_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__17_n_0,i__carry__1_i_2__17_n_0,i__carry__1_i_3__17_n_0,i__carry__1_i_4__17_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__16_n_0,i__carry__2_i_2__17_n_0,i__carry__2_i_3__17_n_0,i__carry__2_i_4__17_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__16_n_0,i__carry__3_i_2__16_n_0,i__carry__3_i_3__16_n_0,i__carry__3_i_4__16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__16_n_0,i__carry__4_i_2__16_n_0,i__carry__4_i_3__16_n_0,i__carry__4_i_4__16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__16_n_0,i__carry__5_i_2__16_n_0,i__carry__5_i_3__16_n_0,i__carry__5_i_4__16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a2_inferred__2/i__carry__6_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_7 }),
        .S({i__carry__6_i_1__10_n_0,i__carry__6_i_2__7_n_0,i__carry__6_i_3__4_n_0,i__carry__6_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a4_carry_n_0,adder_subtractor_b_btint_a4_carry_n_1,adder_subtractor_b_btint_a4_carry_n_2,adder_subtractor_b_btint_a4_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a6_carry_n_5,adder_subtractor_b_btint_a6_carry_n_6,adder_subtractor_b_btint_a6_carry_n_7,\b_old_btint_a_reg_n_0_[1] }),
        .O({adder_subtractor_b_btint_a4_carry_n_4,adder_subtractor_b_btint_a4_carry_n_5,adder_subtractor_b_btint_a4_carry_n_6,adder_subtractor_b_btint_a4_carry_n_7}),
        .S({adder_subtractor_b_btint_a4_carry_i_1_n_0,adder_subtractor_b_btint_a4_carry_i_2_n_0,adder_subtractor_b_btint_a4_carry_i_3_n_0,adder_subtractor_b_btint_a4_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__0
       (.CI(adder_subtractor_b_btint_a4_carry_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__0_n_0,adder_subtractor_b_btint_a4_carry__0_n_1,adder_subtractor_b_btint_a4_carry__0_n_2,adder_subtractor_b_btint_a4_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__0_n_5,adder_subtractor_b_btint_a6_carry__0_n_6,adder_subtractor_b_btint_a6_carry__0_n_7,adder_subtractor_b_btint_a6_carry_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__0_n_4,adder_subtractor_b_btint_a4_carry__0_n_5,adder_subtractor_b_btint_a4_carry__0_n_6,adder_subtractor_b_btint_a4_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__0_i_1_n_0,adder_subtractor_b_btint_a4_carry__0_i_2_n_0,adder_subtractor_b_btint_a4_carry__0_i_3_n_0,adder_subtractor_b_btint_a4_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_1
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_5),
        .O(adder_subtractor_b_btint_a4_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_2
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_6),
        .O(adder_subtractor_b_btint_a4_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_3
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_7),
        .O(adder_subtractor_b_btint_a4_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_4
       (.I0(adder_subtractor_b_btint_a6_carry_n_4),
        .O(adder_subtractor_b_btint_a4_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__1
       (.CI(adder_subtractor_b_btint_a4_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__1_n_0,adder_subtractor_b_btint_a4_carry__1_n_1,adder_subtractor_b_btint_a4_carry__1_n_2,adder_subtractor_b_btint_a4_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__1_n_5,adder_subtractor_b_btint_a6_carry__1_n_6,adder_subtractor_b_btint_a6_carry__1_n_7,adder_subtractor_b_btint_a6_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__1_n_4,adder_subtractor_b_btint_a4_carry__1_n_5,adder_subtractor_b_btint_a4_carry__1_n_6,adder_subtractor_b_btint_a4_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__1_i_1_n_0,adder_subtractor_b_btint_a4_carry__1_i_2_n_0,adder_subtractor_b_btint_a4_carry__1_i_3_n_0,adder_subtractor_b_btint_a4_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_1
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_5),
        .O(adder_subtractor_b_btint_a4_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_2
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_6),
        .O(adder_subtractor_b_btint_a4_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_3
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_7),
        .O(adder_subtractor_b_btint_a4_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_4
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_4),
        .O(adder_subtractor_b_btint_a4_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__2
       (.CI(adder_subtractor_b_btint_a4_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__2_n_0,adder_subtractor_b_btint_a4_carry__2_n_1,adder_subtractor_b_btint_a4_carry__2_n_2,adder_subtractor_b_btint_a4_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__2_n_5,adder_subtractor_b_btint_a6_carry__2_n_6,adder_subtractor_b_btint_a6_carry__2_n_7,adder_subtractor_b_btint_a6_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__2_n_4,adder_subtractor_b_btint_a4_carry__2_n_5,adder_subtractor_b_btint_a4_carry__2_n_6,adder_subtractor_b_btint_a4_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__2_i_1_n_0,adder_subtractor_b_btint_a4_carry__2_i_2_n_0,adder_subtractor_b_btint_a4_carry__2_i_3_n_0,adder_subtractor_b_btint_a4_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_1
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_5),
        .O(adder_subtractor_b_btint_a4_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_2
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_6),
        .O(adder_subtractor_b_btint_a4_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_3
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_7),
        .O(adder_subtractor_b_btint_a4_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_4
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_4),
        .O(adder_subtractor_b_btint_a4_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__3
       (.CI(adder_subtractor_b_btint_a4_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__3_n_0,adder_subtractor_b_btint_a4_carry__3_n_1,adder_subtractor_b_btint_a4_carry__3_n_2,adder_subtractor_b_btint_a4_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__3_n_5,adder_subtractor_b_btint_a6_carry__3_n_6,adder_subtractor_b_btint_a6_carry__3_n_7,adder_subtractor_b_btint_a6_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__3_n_4,adder_subtractor_b_btint_a4_carry__3_n_5,adder_subtractor_b_btint_a4_carry__3_n_6,adder_subtractor_b_btint_a4_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__3_i_1_n_0,adder_subtractor_b_btint_a4_carry__3_i_2_n_0,adder_subtractor_b_btint_a4_carry__3_i_3_n_0,adder_subtractor_b_btint_a4_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_1
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_5),
        .O(adder_subtractor_b_btint_a4_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_2
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_6),
        .O(adder_subtractor_b_btint_a4_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_3
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_7),
        .O(adder_subtractor_b_btint_a4_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_4
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_4),
        .O(adder_subtractor_b_btint_a4_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__4
       (.CI(adder_subtractor_b_btint_a4_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__4_n_0,adder_subtractor_b_btint_a4_carry__4_n_1,adder_subtractor_b_btint_a4_carry__4_n_2,adder_subtractor_b_btint_a4_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__4_n_5,adder_subtractor_b_btint_a6_carry__4_n_6,adder_subtractor_b_btint_a6_carry__4_n_7,adder_subtractor_b_btint_a6_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__4_n_4,adder_subtractor_b_btint_a4_carry__4_n_5,adder_subtractor_b_btint_a4_carry__4_n_6,adder_subtractor_b_btint_a4_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__4_i_1_n_0,adder_subtractor_b_btint_a4_carry__4_i_2_n_0,adder_subtractor_b_btint_a4_carry__4_i_3_n_0,adder_subtractor_b_btint_a4_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_1
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_5),
        .O(adder_subtractor_b_btint_a4_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_2
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_6),
        .O(adder_subtractor_b_btint_a4_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_3
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_7),
        .O(adder_subtractor_b_btint_a4_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_4
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_4),
        .O(adder_subtractor_b_btint_a4_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__5
       (.CI(adder_subtractor_b_btint_a4_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__5_n_0,adder_subtractor_b_btint_a4_carry__5_n_1,adder_subtractor_b_btint_a4_carry__5_n_2,adder_subtractor_b_btint_a4_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__5_n_5,adder_subtractor_b_btint_a6_carry__5_n_6,adder_subtractor_b_btint_a6_carry__5_n_7,adder_subtractor_b_btint_a6_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__5_n_4,adder_subtractor_b_btint_a4_carry__5_n_5,adder_subtractor_b_btint_a4_carry__5_n_6,adder_subtractor_b_btint_a4_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__5_i_1_n_0,adder_subtractor_b_btint_a4_carry__5_i_2_n_0,adder_subtractor_b_btint_a4_carry__5_i_3_n_0,adder_subtractor_b_btint_a4_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_1
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_5),
        .O(adder_subtractor_b_btint_a4_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_2
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_6),
        .O(adder_subtractor_b_btint_a4_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_3
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_7),
        .O(adder_subtractor_b_btint_a4_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_4
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_4),
        .O(adder_subtractor_b_btint_a4_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__6
       (.CI(adder_subtractor_b_btint_a4_carry__5_n_0),
        .CO({NLW_adder_subtractor_b_btint_a4_carry__6_CO_UNCONNECTED[3:2],adder_subtractor_b_btint_a4_carry__6_n_2,adder_subtractor_b_btint_a4_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a6_carry__6_n_7,adder_subtractor_b_btint_a6_carry__5_n_4}),
        .O({NLW_adder_subtractor_b_btint_a4_carry__6_O_UNCONNECTED[3],adder_subtractor_b_btint_a4_carry__6_n_5,adder_subtractor_b_btint_a4_carry__6_n_6,adder_subtractor_b_btint_a4_carry__6_n_7}),
        .S({1'b0,adder_subtractor_b_btint_a4_carry__6_i_1_n_0,adder_subtractor_b_btint_a4_carry__6_i_2_n_0,adder_subtractor_b_btint_a4_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__6_i_1
       (.I0(adder_subtractor_b_btint_a6_carry__6_n_6),
        .O(adder_subtractor_b_btint_a4_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__6_i_2
       (.I0(adder_subtractor_b_btint_a6_carry__6_n_7),
        .O(adder_subtractor_b_btint_a4_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__6_i_3
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_4),
        .O(adder_subtractor_b_btint_a4_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry_i_1
       (.I0(adder_subtractor_b_btint_a6_carry_n_5),
        .O(adder_subtractor_b_btint_a4_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry_i_2
       (.I0(adder_subtractor_b_btint_a6_carry_n_6),
        .O(adder_subtractor_b_btint_a4_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry_i_3
       (.I0(adder_subtractor_b_btint_a6_carry_n_7),
        .O(adder_subtractor_b_btint_a4_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a4_carry_i_4
       (.I0(\b_old_btint_a_reg_n_0_[1] ),
        .I1(\b_old_btint_b_reg_n_0_[1] ),
        .O(adder_subtractor_b_btint_a4_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a6[2:0],\b_old_btint_a_reg[7]_0 [1]}),
        .O(adder_subtractor_b_btint_a4[3:0]),
        .S({i__carry_i_1__6_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[6:3]),
        .O(adder_subtractor_b_btint_a4[7:4]),
        .S({i__carry__0_i_1__6_n_0,i__carry__0_i_2__4_n_0,i__carry__0_i_3__4_n_0,i__carry__0_i_4__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[10:7]),
        .O(adder_subtractor_b_btint_a4[11:8]),
        .S({i__carry__1_i_1__6_n_0,i__carry__1_i_2__4_n_0,i__carry__1_i_3__4_n_0,i__carry__1_i_4__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[14:11]),
        .O(adder_subtractor_b_btint_a4[15:12]),
        .S({i__carry__2_i_1__5_n_0,i__carry__2_i_2__4_n_0,i__carry__2_i_3__4_n_0,i__carry__2_i_4__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[18:15]),
        .O(adder_subtractor_b_btint_a4[19:16]),
        .S({i__carry__3_i_1__5_n_0,i__carry__3_i_2__3_n_0,i__carry__3_i_3__3_n_0,i__carry__3_i_4__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[22:19]),
        .O(adder_subtractor_b_btint_a4[23:20]),
        .S({i__carry__4_i_1__5_n_0,i__carry__4_i_2__3_n_0,i__carry__4_i_3__3_n_0,i__carry__4_i_4__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[26:23]),
        .O(adder_subtractor_b_btint_a4[27:24]),
        .S({i__carry__5_i_1__5_n_0,i__carry__5_i_2__3_n_0,i__carry__5_i_3__3_n_0,i__carry__5_i_4__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a6[28:27]}),
        .O({\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_O_UNCONNECTED [3],adder_subtractor_b_btint_a4[30:28]}),
        .S({1'b0,i__carry__6_i_1__1_n_0,i__carry__6_i_2__0_n_0,i__carry__6_i_3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[1] }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__11_n_0,i__carry_i_2__10_n_0,i__carry_i_3__10_n_0,i__carry_i_4__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__11_n_0,i__carry__0_i_2__10_n_0,i__carry__0_i_3__10_n_0,i__carry__0_i_4__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__11_n_0,i__carry__1_i_2__10_n_0,i__carry__1_i_3__10_n_0,i__carry__1_i_4__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__10_n_0,i__carry__2_i_2__10_n_0,i__carry__2_i_3__10_n_0,i__carry__2_i_4__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__10_n_0,i__carry__3_i_2__9_n_0,i__carry__3_i_3__9_n_0,i__carry__3_i_4__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__10_n_0,i__carry__4_i_2__9_n_0,i__carry__4_i_3__9_n_0,i__carry__4_i_4__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__10_n_0,i__carry__5_i_2__9_n_0,i__carry__5_i_3__9_n_0,i__carry__5_i_4__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_O_UNCONNECTED [3],\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 }),
        .S({1'b0,i__carry__6_i_1__5_n_0,i__carry__6_i_2__3_n_0,i__carry__6_i_3__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 ,Q[1]}),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__16_n_0,i__carry_i_2__16_n_0,i__carry_i_3__16_n_0,i__carry_i_4__12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__16_n_0,i__carry__0_i_2__16_n_0,i__carry__0_i_3__16_n_0,i__carry__0_i_4__16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__16_n_0,i__carry__1_i_2__16_n_0,i__carry__1_i_3__16_n_0,i__carry__1_i_4__16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__15_n_0,i__carry__2_i_2__16_n_0,i__carry__2_i_3__16_n_0,i__carry__2_i_4__16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__15_n_0,i__carry__3_i_2__15_n_0,i__carry__3_i_3__15_n_0,i__carry__3_i_4__15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__15_n_0,i__carry__4_i_2__15_n_0,i__carry__4_i_3__15_n_0,i__carry__4_i_4__15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__15_n_0,i__carry__5_i_2__15_n_0,i__carry__5_i_3__15_n_0,i__carry__5_i_4__15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_O_UNCONNECTED [3],\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 }),
        .S({1'b0,i__carry__6_i_1__9_n_0,i__carry__6_i_2__6_n_0,i__carry__6_i_3__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a6_carry_n_0,adder_subtractor_b_btint_a6_carry_n_1,adder_subtractor_b_btint_a6_carry_n_2,adder_subtractor_b_btint_a6_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a8_carry_n_5,adder_subtractor_b_btint_a8_carry_n_6,adder_subtractor_b_btint_a8_carry_n_7,\b_old_btint_a_reg_n_0_[2] }),
        .O({adder_subtractor_b_btint_a6_carry_n_4,adder_subtractor_b_btint_a6_carry_n_5,adder_subtractor_b_btint_a6_carry_n_6,adder_subtractor_b_btint_a6_carry_n_7}),
        .S({adder_subtractor_b_btint_a6_carry_i_1_n_0,adder_subtractor_b_btint_a6_carry_i_2_n_0,adder_subtractor_b_btint_a6_carry_i_3_n_0,adder_subtractor_b_btint_a6_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__0
       (.CI(adder_subtractor_b_btint_a6_carry_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__0_n_0,adder_subtractor_b_btint_a6_carry__0_n_1,adder_subtractor_b_btint_a6_carry__0_n_2,adder_subtractor_b_btint_a6_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__0_n_5,adder_subtractor_b_btint_a8_carry__0_n_6,adder_subtractor_b_btint_a8_carry__0_n_7,adder_subtractor_b_btint_a8_carry_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__0_n_4,adder_subtractor_b_btint_a6_carry__0_n_5,adder_subtractor_b_btint_a6_carry__0_n_6,adder_subtractor_b_btint_a6_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__0_i_1_n_0,adder_subtractor_b_btint_a6_carry__0_i_2_n_0,adder_subtractor_b_btint_a6_carry__0_i_3_n_0,adder_subtractor_b_btint_a6_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_1
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_5),
        .O(adder_subtractor_b_btint_a6_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_2
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_6),
        .O(adder_subtractor_b_btint_a6_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_3
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_7),
        .O(adder_subtractor_b_btint_a6_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_4
       (.I0(adder_subtractor_b_btint_a8_carry_n_4),
        .O(adder_subtractor_b_btint_a6_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__1
       (.CI(adder_subtractor_b_btint_a6_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__1_n_0,adder_subtractor_b_btint_a6_carry__1_n_1,adder_subtractor_b_btint_a6_carry__1_n_2,adder_subtractor_b_btint_a6_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__1_n_5,adder_subtractor_b_btint_a8_carry__1_n_6,adder_subtractor_b_btint_a8_carry__1_n_7,adder_subtractor_b_btint_a8_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__1_n_4,adder_subtractor_b_btint_a6_carry__1_n_5,adder_subtractor_b_btint_a6_carry__1_n_6,adder_subtractor_b_btint_a6_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__1_i_1_n_0,adder_subtractor_b_btint_a6_carry__1_i_2_n_0,adder_subtractor_b_btint_a6_carry__1_i_3_n_0,adder_subtractor_b_btint_a6_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_1
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_5),
        .O(adder_subtractor_b_btint_a6_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_2
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_6),
        .O(adder_subtractor_b_btint_a6_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_3
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_7),
        .O(adder_subtractor_b_btint_a6_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_4
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_4),
        .O(adder_subtractor_b_btint_a6_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__2
       (.CI(adder_subtractor_b_btint_a6_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__2_n_0,adder_subtractor_b_btint_a6_carry__2_n_1,adder_subtractor_b_btint_a6_carry__2_n_2,adder_subtractor_b_btint_a6_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__2_n_5,adder_subtractor_b_btint_a8_carry__2_n_6,adder_subtractor_b_btint_a8_carry__2_n_7,adder_subtractor_b_btint_a8_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__2_n_4,adder_subtractor_b_btint_a6_carry__2_n_5,adder_subtractor_b_btint_a6_carry__2_n_6,adder_subtractor_b_btint_a6_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__2_i_1_n_0,adder_subtractor_b_btint_a6_carry__2_i_2_n_0,adder_subtractor_b_btint_a6_carry__2_i_3_n_0,adder_subtractor_b_btint_a6_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_1
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_5),
        .O(adder_subtractor_b_btint_a6_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_2
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_6),
        .O(adder_subtractor_b_btint_a6_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_3
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_7),
        .O(adder_subtractor_b_btint_a6_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_4
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_4),
        .O(adder_subtractor_b_btint_a6_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__3
       (.CI(adder_subtractor_b_btint_a6_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__3_n_0,adder_subtractor_b_btint_a6_carry__3_n_1,adder_subtractor_b_btint_a6_carry__3_n_2,adder_subtractor_b_btint_a6_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__3_n_5,adder_subtractor_b_btint_a8_carry__3_n_6,adder_subtractor_b_btint_a8_carry__3_n_7,adder_subtractor_b_btint_a8_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__3_n_4,adder_subtractor_b_btint_a6_carry__3_n_5,adder_subtractor_b_btint_a6_carry__3_n_6,adder_subtractor_b_btint_a6_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__3_i_1_n_0,adder_subtractor_b_btint_a6_carry__3_i_2_n_0,adder_subtractor_b_btint_a6_carry__3_i_3_n_0,adder_subtractor_b_btint_a6_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_1
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_5),
        .O(adder_subtractor_b_btint_a6_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_2
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_6),
        .O(adder_subtractor_b_btint_a6_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_3
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_7),
        .O(adder_subtractor_b_btint_a6_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_4
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_4),
        .O(adder_subtractor_b_btint_a6_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__4
       (.CI(adder_subtractor_b_btint_a6_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__4_n_0,adder_subtractor_b_btint_a6_carry__4_n_1,adder_subtractor_b_btint_a6_carry__4_n_2,adder_subtractor_b_btint_a6_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__4_n_5,adder_subtractor_b_btint_a8_carry__4_n_6,adder_subtractor_b_btint_a8_carry__4_n_7,adder_subtractor_b_btint_a8_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__4_n_4,adder_subtractor_b_btint_a6_carry__4_n_5,adder_subtractor_b_btint_a6_carry__4_n_6,adder_subtractor_b_btint_a6_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__4_i_1_n_0,adder_subtractor_b_btint_a6_carry__4_i_2_n_0,adder_subtractor_b_btint_a6_carry__4_i_3_n_0,adder_subtractor_b_btint_a6_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_1
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_5),
        .O(adder_subtractor_b_btint_a6_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_2
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_6),
        .O(adder_subtractor_b_btint_a6_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_3
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_7),
        .O(adder_subtractor_b_btint_a6_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_4
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_4),
        .O(adder_subtractor_b_btint_a6_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__5
       (.CI(adder_subtractor_b_btint_a6_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__5_n_0,adder_subtractor_b_btint_a6_carry__5_n_1,adder_subtractor_b_btint_a6_carry__5_n_2,adder_subtractor_b_btint_a6_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__5_n_5,adder_subtractor_b_btint_a8_carry__5_n_6,adder_subtractor_b_btint_a8_carry__5_n_7,adder_subtractor_b_btint_a8_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__5_n_4,adder_subtractor_b_btint_a6_carry__5_n_5,adder_subtractor_b_btint_a6_carry__5_n_6,adder_subtractor_b_btint_a6_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__5_i_1_n_0,adder_subtractor_b_btint_a6_carry__5_i_2_n_0,adder_subtractor_b_btint_a6_carry__5_i_3_n_0,adder_subtractor_b_btint_a6_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_1
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_5),
        .O(adder_subtractor_b_btint_a6_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_2
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_6),
        .O(adder_subtractor_b_btint_a6_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_3
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_7),
        .O(adder_subtractor_b_btint_a6_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_4
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_4),
        .O(adder_subtractor_b_btint_a6_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__6
       (.CI(adder_subtractor_b_btint_a6_carry__5_n_0),
        .CO({NLW_adder_subtractor_b_btint_a6_carry__6_CO_UNCONNECTED[3:1],adder_subtractor_b_btint_a6_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a8_carry__5_n_4}),
        .O({NLW_adder_subtractor_b_btint_a6_carry__6_O_UNCONNECTED[3:2],adder_subtractor_b_btint_a6_carry__6_n_6,adder_subtractor_b_btint_a6_carry__6_n_7}),
        .S({1'b0,1'b0,adder_subtractor_b_btint_a6_carry__6_i_1_n_0,adder_subtractor_b_btint_a6_carry__6_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__6_i_1
       (.I0(adder_subtractor_b_btint_a8_carry__6_n_7),
        .O(adder_subtractor_b_btint_a6_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__6_i_2
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_4),
        .O(adder_subtractor_b_btint_a6_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry_i_1
       (.I0(adder_subtractor_b_btint_a8_carry_n_5),
        .O(adder_subtractor_b_btint_a6_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry_i_2
       (.I0(adder_subtractor_b_btint_a8_carry_n_6),
        .O(adder_subtractor_b_btint_a6_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry_i_3
       (.I0(adder_subtractor_b_btint_a8_carry_n_7),
        .O(adder_subtractor_b_btint_a6_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a6_carry_i_4
       (.I0(\b_old_btint_a_reg_n_0_[2] ),
        .I1(\b_old_btint_b_reg_n_0_[2] ),
        .O(adder_subtractor_b_btint_a6_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a8[2:0],\b_old_btint_a_reg[7]_0 [2]}),
        .O(adder_subtractor_b_btint_a6[3:0]),
        .S({i__carry_i_1__5_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[6:3]),
        .O(adder_subtractor_b_btint_a6[7:4]),
        .S({i__carry__0_i_1__5_n_0,i__carry__0_i_2__3_n_0,i__carry__0_i_3__3_n_0,i__carry__0_i_4__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[10:7]),
        .O(adder_subtractor_b_btint_a6[11:8]),
        .S({i__carry__1_i_1__5_n_0,i__carry__1_i_2__3_n_0,i__carry__1_i_3__3_n_0,i__carry__1_i_4__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[14:11]),
        .O(adder_subtractor_b_btint_a6[15:12]),
        .S({i__carry__2_i_1__4_n_0,i__carry__2_i_2__3_n_0,i__carry__2_i_3__3_n_0,i__carry__2_i_4__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[18:15]),
        .O(adder_subtractor_b_btint_a6[19:16]),
        .S({i__carry__3_i_1__4_n_0,i__carry__3_i_2__2_n_0,i__carry__3_i_3__2_n_0,i__carry__3_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[22:19]),
        .O(adder_subtractor_b_btint_a6[23:20]),
        .S({i__carry__4_i_1__4_n_0,i__carry__4_i_2__2_n_0,i__carry__4_i_3__2_n_0,i__carry__4_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[26:23]),
        .O(adder_subtractor_b_btint_a6[27:24]),
        .S({i__carry__5_i_1__4_n_0,i__carry__5_i_2__2_n_0,i__carry__5_i_3__2_n_0,i__carry__5_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_CO_UNCONNECTED [3:1],\adder_subtractor_b_btint_a6_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a8[27]}),
        .O({\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_O_UNCONNECTED [3:2],adder_subtractor_b_btint_a6[29:28]}),
        .S({1'b0,1'b0,i__carry__6_i_1__0_n_0,i__carry__6_i_2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[2] }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__10_n_0,i__carry_i_2__9_n_0,i__carry_i_3__9_n_0,i__carry_i_4__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__10_n_0,i__carry__0_i_2__9_n_0,i__carry__0_i_3__9_n_0,i__carry__0_i_4__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__10_n_0,i__carry__1_i_2__9_n_0,i__carry__1_i_3__9_n_0,i__carry__1_i_4__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__9_n_0,i__carry__2_i_2__9_n_0,i__carry__2_i_3__9_n_0,i__carry__2_i_4__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__9_n_0,i__carry__3_i_2__8_n_0,i__carry__3_i_3__8_n_0,i__carry__3_i_4__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__9_n_0,i__carry__4_i_2__8_n_0,i__carry__4_i_3__8_n_0,i__carry__4_i_4__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__9_n_0,i__carry__5_i_2__8_n_0,i__carry__5_i_3__8_n_0,i__carry__5_i_4__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_CO_UNCONNECTED [3:1],\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_O_UNCONNECTED [3:2],\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 }),
        .S({1'b0,1'b0,i__carry__6_i_1__4_n_0,i__carry__6_i_2__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 ,Q[2]}),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__15_n_0,i__carry_i_2__15_n_0,i__carry_i_3__15_n_0,i__carry_i_4__11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__15_n_0,i__carry__0_i_2__15_n_0,i__carry__0_i_3__15_n_0,i__carry__0_i_4__15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__15_n_0,i__carry__1_i_2__15_n_0,i__carry__1_i_3__15_n_0,i__carry__1_i_4__15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__14_n_0,i__carry__2_i_2__15_n_0,i__carry__2_i_3__15_n_0,i__carry__2_i_4__15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__14_n_0,i__carry__3_i_2__14_n_0,i__carry__3_i_3__14_n_0,i__carry__3_i_4__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__14_n_0,i__carry__4_i_2__14_n_0,i__carry__4_i_3__14_n_0,i__carry__4_i_4__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__14_n_0,i__carry__5_i_2__14_n_0,i__carry__5_i_3__14_n_0,i__carry__5_i_4__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_CO_UNCONNECTED [3:1],\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_O_UNCONNECTED [3:2],\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 }),
        .S({1'b0,1'b0,i__carry__6_i_1__8_n_0,i__carry__6_i_2__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a8_carry_n_0,adder_subtractor_b_btint_a8_carry_n_1,adder_subtractor_b_btint_a8_carry_n_2,adder_subtractor_b_btint_a8_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a10_carry_n_5,adder_subtractor_b_btint_a10_carry_n_6,adder_subtractor_b_btint_a10_carry_n_7,\b_old_btint_a_reg_n_0_[3] }),
        .O({adder_subtractor_b_btint_a8_carry_n_4,adder_subtractor_b_btint_a8_carry_n_5,adder_subtractor_b_btint_a8_carry_n_6,adder_subtractor_b_btint_a8_carry_n_7}),
        .S({adder_subtractor_b_btint_a8_carry_i_1_n_0,adder_subtractor_b_btint_a8_carry_i_2_n_0,adder_subtractor_b_btint_a8_carry_i_3_n_0,adder_subtractor_b_btint_a8_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__0
       (.CI(adder_subtractor_b_btint_a8_carry_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__0_n_0,adder_subtractor_b_btint_a8_carry__0_n_1,adder_subtractor_b_btint_a8_carry__0_n_2,adder_subtractor_b_btint_a8_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__0_n_5,adder_subtractor_b_btint_a10_carry__0_n_6,adder_subtractor_b_btint_a10_carry__0_n_7,adder_subtractor_b_btint_a10_carry_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__0_n_4,adder_subtractor_b_btint_a8_carry__0_n_5,adder_subtractor_b_btint_a8_carry__0_n_6,adder_subtractor_b_btint_a8_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__0_i_1_n_0,adder_subtractor_b_btint_a8_carry__0_i_2_n_0,adder_subtractor_b_btint_a8_carry__0_i_3_n_0,adder_subtractor_b_btint_a8_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_1
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_5),
        .O(adder_subtractor_b_btint_a8_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_2
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_6),
        .O(adder_subtractor_b_btint_a8_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_3
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_7),
        .O(adder_subtractor_b_btint_a8_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_4
       (.I0(adder_subtractor_b_btint_a10_carry_n_4),
        .O(adder_subtractor_b_btint_a8_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__1
       (.CI(adder_subtractor_b_btint_a8_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__1_n_0,adder_subtractor_b_btint_a8_carry__1_n_1,adder_subtractor_b_btint_a8_carry__1_n_2,adder_subtractor_b_btint_a8_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__1_n_5,adder_subtractor_b_btint_a10_carry__1_n_6,adder_subtractor_b_btint_a10_carry__1_n_7,adder_subtractor_b_btint_a10_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__1_n_4,adder_subtractor_b_btint_a8_carry__1_n_5,adder_subtractor_b_btint_a8_carry__1_n_6,adder_subtractor_b_btint_a8_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__1_i_1_n_0,adder_subtractor_b_btint_a8_carry__1_i_2_n_0,adder_subtractor_b_btint_a8_carry__1_i_3_n_0,adder_subtractor_b_btint_a8_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_1
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_5),
        .O(adder_subtractor_b_btint_a8_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_2
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_6),
        .O(adder_subtractor_b_btint_a8_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_3
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_7),
        .O(adder_subtractor_b_btint_a8_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_4
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_4),
        .O(adder_subtractor_b_btint_a8_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__2
       (.CI(adder_subtractor_b_btint_a8_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__2_n_0,adder_subtractor_b_btint_a8_carry__2_n_1,adder_subtractor_b_btint_a8_carry__2_n_2,adder_subtractor_b_btint_a8_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__2_n_5,adder_subtractor_b_btint_a10_carry__2_n_6,adder_subtractor_b_btint_a10_carry__2_n_7,adder_subtractor_b_btint_a10_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__2_n_4,adder_subtractor_b_btint_a8_carry__2_n_5,adder_subtractor_b_btint_a8_carry__2_n_6,adder_subtractor_b_btint_a8_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__2_i_1_n_0,adder_subtractor_b_btint_a8_carry__2_i_2_n_0,adder_subtractor_b_btint_a8_carry__2_i_3_n_0,adder_subtractor_b_btint_a8_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_1
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_5),
        .O(adder_subtractor_b_btint_a8_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_2
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_6),
        .O(adder_subtractor_b_btint_a8_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_3
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_7),
        .O(adder_subtractor_b_btint_a8_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_4
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_4),
        .O(adder_subtractor_b_btint_a8_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__3
       (.CI(adder_subtractor_b_btint_a8_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__3_n_0,adder_subtractor_b_btint_a8_carry__3_n_1,adder_subtractor_b_btint_a8_carry__3_n_2,adder_subtractor_b_btint_a8_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__3_n_5,adder_subtractor_b_btint_a10_carry__3_n_6,adder_subtractor_b_btint_a10_carry__3_n_7,adder_subtractor_b_btint_a10_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__3_n_4,adder_subtractor_b_btint_a8_carry__3_n_5,adder_subtractor_b_btint_a8_carry__3_n_6,adder_subtractor_b_btint_a8_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__3_i_1_n_0,adder_subtractor_b_btint_a8_carry__3_i_2_n_0,adder_subtractor_b_btint_a8_carry__3_i_3_n_0,adder_subtractor_b_btint_a8_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_1
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_5),
        .O(adder_subtractor_b_btint_a8_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_2
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_6),
        .O(adder_subtractor_b_btint_a8_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_3
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_7),
        .O(adder_subtractor_b_btint_a8_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_4
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_4),
        .O(adder_subtractor_b_btint_a8_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__4
       (.CI(adder_subtractor_b_btint_a8_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__4_n_0,adder_subtractor_b_btint_a8_carry__4_n_1,adder_subtractor_b_btint_a8_carry__4_n_2,adder_subtractor_b_btint_a8_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__4_n_5,adder_subtractor_b_btint_a10_carry__4_n_6,adder_subtractor_b_btint_a10_carry__4_n_7,adder_subtractor_b_btint_a10_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__4_n_4,adder_subtractor_b_btint_a8_carry__4_n_5,adder_subtractor_b_btint_a8_carry__4_n_6,adder_subtractor_b_btint_a8_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__4_i_1_n_0,adder_subtractor_b_btint_a8_carry__4_i_2_n_0,adder_subtractor_b_btint_a8_carry__4_i_3_n_0,adder_subtractor_b_btint_a8_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_1
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_5),
        .O(adder_subtractor_b_btint_a8_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_2
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_6),
        .O(adder_subtractor_b_btint_a8_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_3
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_7),
        .O(adder_subtractor_b_btint_a8_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_4
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_4),
        .O(adder_subtractor_b_btint_a8_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__5
       (.CI(adder_subtractor_b_btint_a8_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__5_n_0,adder_subtractor_b_btint_a8_carry__5_n_1,adder_subtractor_b_btint_a8_carry__5_n_2,adder_subtractor_b_btint_a8_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__5_n_5,adder_subtractor_b_btint_a10_carry__5_n_6,adder_subtractor_b_btint_a10_carry__5_n_7,adder_subtractor_b_btint_a10_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__5_n_4,adder_subtractor_b_btint_a8_carry__5_n_5,adder_subtractor_b_btint_a8_carry__5_n_6,adder_subtractor_b_btint_a8_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__5_i_1_n_0,adder_subtractor_b_btint_a8_carry__5_i_2_n_0,adder_subtractor_b_btint_a8_carry__5_i_3_n_0,adder_subtractor_b_btint_a8_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_1
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_5),
        .O(adder_subtractor_b_btint_a8_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_2
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_6),
        .O(adder_subtractor_b_btint_a8_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_3
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_7),
        .O(adder_subtractor_b_btint_a8_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_4
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_4),
        .O(adder_subtractor_b_btint_a8_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__6
       (.CI(adder_subtractor_b_btint_a8_carry__5_n_0),
        .CO(NLW_adder_subtractor_b_btint_a8_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_subtractor_b_btint_a8_carry__6_O_UNCONNECTED[3:1],adder_subtractor_b_btint_a8_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a8_carry__6_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__6_i_1
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_4),
        .O(adder_subtractor_b_btint_a8_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry_i_1
       (.I0(adder_subtractor_b_btint_a10_carry_n_5),
        .O(adder_subtractor_b_btint_a8_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry_i_2
       (.I0(adder_subtractor_b_btint_a10_carry_n_6),
        .O(adder_subtractor_b_btint_a8_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry_i_3
       (.I0(adder_subtractor_b_btint_a10_carry_n_7),
        .O(adder_subtractor_b_btint_a8_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a8_carry_i_4
       (.I0(\b_old_btint_a_reg_n_0_[3] ),
        .I1(\b_old_btint_b_reg_n_0_[3] ),
        .O(adder_subtractor_b_btint_a8_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a10[2:0],\b_old_btint_a_reg[7]_0 [3]}),
        .O(adder_subtractor_b_btint_a8[3:0]),
        .S({i__carry_i_1__4_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[6:3]),
        .O(adder_subtractor_b_btint_a8[7:4]),
        .S({i__carry__0_i_1__4_n_0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__2_n_0,i__carry__0_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[10:7]),
        .O(adder_subtractor_b_btint_a8[11:8]),
        .S({i__carry__1_i_1__4_n_0,i__carry__1_i_2__2_n_0,i__carry__1_i_3__2_n_0,i__carry__1_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[14:11]),
        .O(adder_subtractor_b_btint_a8[15:12]),
        .S({i__carry__2_i_1__3_n_0,i__carry__2_i_2__2_n_0,i__carry__2_i_3__2_n_0,i__carry__2_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[18:15]),
        .O(adder_subtractor_b_btint_a8[19:16]),
        .S({i__carry__3_i_1__3_n_0,i__carry__3_i_2__1_n_0,i__carry__3_i_3__1_n_0,i__carry__3_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[22:19]),
        .O(adder_subtractor_b_btint_a8[23:20]),
        .S({i__carry__4_i_1__3_n_0,i__carry__4_i_2__1_n_0,i__carry__4_i_3__1_n_0,i__carry__4_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[26:23]),
        .O(adder_subtractor_b_btint_a8[27:24]),
        .S({i__carry__5_i_1__3_n_0,i__carry__5_i_2__1_n_0,i__carry__5_i_3__1_n_0,i__carry__5_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_0 ),
        .CO(\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_O_UNCONNECTED [3:1],adder_subtractor_b_btint_a8[28]}),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[3] }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__9_n_0,i__carry_i_2__8_n_0,i__carry_i_3__8_n_0,i__carry_i_4__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__9_n_0,i__carry__0_i_2__8_n_0,i__carry__0_i_3__8_n_0,i__carry__0_i_4__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__9_n_0,i__carry__1_i_2__8_n_0,i__carry__1_i_3__8_n_0,i__carry__1_i_4__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__8_n_0,i__carry__2_i_2__8_n_0,i__carry__2_i_3__8_n_0,i__carry__2_i_4__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__8_n_0,i__carry__3_i_2__7_n_0,i__carry__3_i_3__7_n_0,i__carry__3_i_4__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__8_n_0,i__carry__4_i_2__7_n_0,i__carry__4_i_3__7_n_0,i__carry__4_i_4__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__8_n_0,i__carry__5_i_2__7_n_0,i__carry__5_i_3__7_n_0,i__carry__5_i_4__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_0 ),
        .CO(\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_O_UNCONNECTED [3:1],\adder_subtractor_b_btint_a8_inferred__1/i__carry__6_n_7 }),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 ,Q[3]}),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__14_n_0,i__carry_i_2__14_n_0,i__carry_i_3__14_n_0,i__carry_i_4__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__14_n_0,i__carry__0_i_2__14_n_0,i__carry__0_i_3__14_n_0,i__carry__0_i_4__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__14_n_0,i__carry__1_i_2__14_n_0,i__carry__1_i_3__14_n_0,i__carry__1_i_4__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__13_n_0,i__carry__2_i_2__14_n_0,i__carry__2_i_3__14_n_0,i__carry__2_i_4__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__13_n_0,i__carry__3_i_2__13_n_0,i__carry__3_i_3__13_n_0,i__carry__3_i_4__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__13_n_0,i__carry__4_i_2__13_n_0,i__carry__4_i_3__13_n_0,i__carry__4_i_4__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__13_n_0,i__carry__5_i_2__13_n_0,i__carry__5_i_3__13_n_0,i__carry__5_i_4__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_0 ),
        .CO(\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_O_UNCONNECTED [3:1],\adder_subtractor_b_btint_a8_inferred__2/i__carry__6_n_7 }),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1__7_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[0]_i_1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(\adder_subtractor_b_btint_a[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[1]_i_1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[1]),
        .O(\adder_subtractor_b_btint_a[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[2]_i_1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[2]),
        .O(\adder_subtractor_b_btint_a[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[3]_i_1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[3]),
        .O(\adder_subtractor_b_btint_a[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[4]_i_1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[4]),
        .O(\adder_subtractor_b_btint_a[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[5]_i_1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[5]),
        .O(\adder_subtractor_b_btint_a[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[6]_i_1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[6]),
        .O(\adder_subtractor_b_btint_a[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[7]_i_1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[7]),
        .O(\adder_subtractor_b_btint_a[7]_i_1_n_0 ));
  FDRE \adder_subtractor_b_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[0]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_a[0]),
        .R(shift_register_reset_i_1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[1]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_a[1]),
        .R(shift_register_reset_i_1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[2]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_a[2]),
        .R(shift_register_reset_i_1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[3]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_a[3]),
        .R(shift_register_reset_i_1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[4]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_a[4]),
        .R(shift_register_reset_i_1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[5]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_a[5]),
        .R(shift_register_reset_i_1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[6]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_a[6]),
        .R(shift_register_reset_i_1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[7]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_a[7]),
        .R(shift_register_reset_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[0]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [0]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[1]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [1]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[2]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [2]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[3]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [3]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[4]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [4]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[5]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [5]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[6]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [6]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[7]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[7]_i_1_n_0 ));
  FDSE \adder_subtractor_b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[0]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[0]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[1]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[1]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[2]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[2]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[3]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[3]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[4]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[4]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[5]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[5]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[6]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[6]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[7]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[7]),
        .S(shift_register_reset_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF1F00000010)) 
    adder_subtractor_subtract_i_1
       (.I0(\b_btint_b_reg_n_0_[0] ),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .I3(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I4(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I5(adder_subtractor_subtract_reg_n_0),
        .O(adder_subtractor_subtract_i_1_n_0));
  FDRE adder_subtractor_subtract_reg
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_subtract_i_1_n_0),
        .Q(adder_subtractor_subtract_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[0]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[1] ),
        .O(b_btint_a_next[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[1]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [1]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[2] ),
        .O(b_btint_a_next[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[2]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[3] ),
        .O(b_btint_a_next[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[3]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [3]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[4] ),
        .O(b_btint_a_next[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[4]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[5] ),
        .O(b_btint_a_next[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[5]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [5]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[6] ),
        .O(b_btint_a_next[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[6]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[7] ),
        .O(b_btint_a_next[6]));
  LUT5 #(
    .INIT(32'hCCC0CCCA)) 
    \b_btint_a[7]_i_1 
       (.I0(\b_btint_a_reg_n_0_[7] ),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I3(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I4(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .O(\b_btint_a[7]_i_1_n_0 ));
  FDRE \b_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[0]),
        .Q(\b_btint_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[1]),
        .Q(\b_btint_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[2]),
        .Q(\b_btint_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[3]),
        .Q(\b_btint_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[4]),
        .Q(\b_btint_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[5]),
        .Q(\b_btint_a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[6]),
        .Q(\b_btint_a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(\b_btint_a[7]_i_1_n_0 ),
        .Q(\b_btint_a_reg_n_0_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[0]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[1] ),
        .O(b_btint_b_next0_in[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[1]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [1]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[2] ),
        .O(b_btint_b_next0_in[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[2]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[3] ),
        .O(b_btint_b_next0_in[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[3]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [3]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[4] ),
        .O(b_btint_b_next0_in[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[4]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[5] ),
        .O(b_btint_b_next0_in[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[5]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [5]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[6] ),
        .O(b_btint_b_next0_in[5]));
  LUT3 #(
    .INIT(8'hFE)) 
    \b_btint_b[6]_i_1 
       (.I0(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .O(b_btint_b_next));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[6]_i_2 
       (.I0(\b_old_btint_b_reg[7]_0 [6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[7] ),
        .O(b_btint_b_next0_in[6]));
  LUT5 #(
    .INIT(32'hCCCFCCCA)) 
    \b_btint_b[7]_i_1 
       (.I0(\b_btint_b_reg_n_0_[7] ),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I3(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I4(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .O(\b_btint_b[7]_i_1_n_0 ));
  FDRE \b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[0]),
        .Q(\b_btint_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[1]),
        .Q(\b_btint_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[2]),
        .Q(\b_btint_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[3]),
        .Q(\b_btint_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[4]),
        .Q(\b_btint_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[5]),
        .Q(\b_btint_b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[6]),
        .Q(\b_btint_b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(\b_btint_b[7]_i_1_n_0 ),
        .Q(\b_btint_b_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [0]),
        .Q(\b_old_btint_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [1]),
        .Q(\b_old_btint_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [2]),
        .Q(\b_old_btint_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [3]),
        .Q(\b_old_btint_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [4]),
        .Q(\b_old_btint_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [5]),
        .Q(\b_old_btint_a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [6]),
        .Q(\b_old_btint_a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [7]),
        .Q(\b_old_btint_a_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [0]),
        .Q(\b_old_btint_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [1]),
        .Q(\b_old_btint_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [2]),
        .Q(\b_old_btint_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [3]),
        .Q(\b_old_btint_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [4]),
        .Q(\b_old_btint_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [5]),
        .Q(\b_old_btint_b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [6]),
        .Q(\b_old_btint_b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [7]),
        .Q(p_0_in),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1
       (.CI(i__carry_i_1_n_0),
        .CO({i__carry__0_i_1_n_0,i__carry__0_i_1_n_1,i__carry__0_i_1_n_2,i__carry__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0,i__carry__0_i_9_n_0}),
        .O(adder_subtractor_b_btint_a14[7:4]),
        .S({i__carry__0_i_10_n_0,i__carry__0_i_11_n_0,i__carry__0_i_12_n_0,i__carry__0_i_13_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_10
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_10__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_10__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_10__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_10__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_11
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_11__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_11__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_11__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_11__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_12
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_12__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_12__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_12__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_12__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_13
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_13__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_13__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_13__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_13__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1__0
       (.CI(i__carry_i_1__0_n_0),
        .CO({i__carry__0_i_1__0_n_0,i__carry__0_i_1__0_n_1,i__carry__0_i_1__0_n_2,i__carry__0_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_6__0_n_0,i__carry__0_i_7__0_n_0,i__carry__0_i_8__0_n_0,i__carry__0_i_9__0_n_0}),
        .O({i__carry__0_i_1__0_n_4,i__carry__0_i_1__0_n_5,i__carry__0_i_1__0_n_6,i__carry__0_i_1__0_n_7}),
        .S({i__carry__0_i_10__0_n_0,i__carry__0_i_11__0_n_0,i__carry__0_i_12__0_n_0,i__carry__0_i_13__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1__1
       (.CI(i__carry_i_1__1_n_0),
        .CO({i__carry__0_i_1__1_n_0,i__carry__0_i_1__1_n_1,i__carry__0_i_1__1_n_2,i__carry__0_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_6__1_n_0,i__carry__0_i_7__1_n_0,i__carry__0_i_8__1_n_0,i__carry__0_i_9__1_n_0}),
        .O({i__carry__0_i_1__1_n_4,i__carry__0_i_1__1_n_5,i__carry__0_i_1__1_n_6,i__carry__0_i_1__1_n_7}),
        .S({i__carry__0_i_10__1_n_0,i__carry__0_i_11__1_n_0,i__carry__0_i_12__1_n_0,i__carry__0_i_13__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__10
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__11
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__12
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__17_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1__2
       (.I0(lock[14]),
        .I1(lock[15]),
        .O(i__carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__3
       (.I0(adder_subtractor_b_btint_a12[6]),
        .O(i__carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__4
       (.I0(adder_subtractor_b_btint_a10[6]),
        .O(i__carry__0_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__5
       (.I0(adder_subtractor_b_btint_a8[6]),
        .O(i__carry__0_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__6
       (.I0(adder_subtractor_b_btint_a6[6]),
        .O(i__carry__0_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__7
       (.I0(adder_subtractor_b_btint_a4[6]),
        .O(i__carry__0_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__8
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__9
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_2
       (.I0(lock[12]),
        .I1(lock[13]),
        .O(i__carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__0
       (.I0(adder_subtractor_b_btint_a14[6]),
        .O(i__carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__1
       (.I0(adder_subtractor_b_btint_a12[5]),
        .O(i__carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__12
       (.I0(i__carry__0_i_1__1_n_5),
        .O(i__carry__0_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__2
       (.I0(adder_subtractor_b_btint_a10[5]),
        .O(i__carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__3
       (.I0(adder_subtractor_b_btint_a8[5]),
        .O(i__carry__0_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__4
       (.I0(adder_subtractor_b_btint_a6[5]),
        .O(i__carry__0_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__5
       (.I0(adder_subtractor_b_btint_a4[5]),
        .O(i__carry__0_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__6
       (.I0(i__carry__0_i_1__0_n_5),
        .O(i__carry__0_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_3
       (.I0(lock[10]),
        .I1(lock[11]),
        .O(i__carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__0
       (.I0(adder_subtractor_b_btint_a14[5]),
        .O(i__carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__1
       (.I0(adder_subtractor_b_btint_a12[4]),
        .O(i__carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__12
       (.I0(i__carry__0_i_1__1_n_6),
        .O(i__carry__0_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__2
       (.I0(adder_subtractor_b_btint_a10[4]),
        .O(i__carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__3
       (.I0(adder_subtractor_b_btint_a8[4]),
        .O(i__carry__0_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__4
       (.I0(adder_subtractor_b_btint_a6[4]),
        .O(i__carry__0_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__5
       (.I0(adder_subtractor_b_btint_a4[4]),
        .O(i__carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__6
       (.I0(i__carry__0_i_1__0_n_6),
        .O(i__carry__0_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_4
       (.I0(lock[8]),
        .I1(lock[9]),
        .O(i__carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__0
       (.I0(adder_subtractor_b_btint_a14[4]),
        .O(i__carry__0_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__1
       (.I0(adder_subtractor_b_btint_a12[3]),
        .O(i__carry__0_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__12
       (.I0(i__carry__0_i_1__1_n_7),
        .O(i__carry__0_i_4__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__2
       (.I0(adder_subtractor_b_btint_a10[3]),
        .O(i__carry__0_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__3
       (.I0(adder_subtractor_b_btint_a8[3]),
        .O(i__carry__0_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__4
       (.I0(adder_subtractor_b_btint_a6[3]),
        .O(i__carry__0_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__5
       (.I0(adder_subtractor_b_btint_a4[3]),
        .O(i__carry__0_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__6
       (.I0(i__carry__0_i_1__0_n_7),
        .O(i__carry__0_i_4__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5
       (.I0(adder_subtractor_b_btint_a14[3]),
        .O(i__carry__0_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5__0
       (.I0(i__carry_i_1__0_n_4),
        .O(i__carry__0_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5__1
       (.I0(i__carry_i_1__1_n_4),
        .O(i__carry__0_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_5__11
       (.I0(lock[14]),
        .I1(lock[15]),
        .O(i__carry__0_i_5__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__11
       (.I0(lock[12]),
        .I1(lock[13]),
        .O(i__carry__0_i_6__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__11
       (.I0(lock[10]),
        .I1(lock[11]),
        .O(i__carry__0_i_7__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__11
       (.I0(lock[8]),
        .I1(lock[9]),
        .O(i__carry__0_i_8__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_9
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_9__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_9__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_1
       (.CI(i__carry__0_i_1_n_0),
        .CO({i__carry__1_i_1_n_0,i__carry__1_i_1_n_1,i__carry__1_i_1_n_2,i__carry__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_6_n_0,i__carry__1_i_7_n_0,i__carry__1_i_8_n_0,i__carry__1_i_9_n_0}),
        .O(adder_subtractor_b_btint_a14[11:8]),
        .S({i__carry__1_i_10_n_0,i__carry__1_i_11_n_0,i__carry__1_i_12_n_0,i__carry__1_i_13_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_10
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_10__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_10__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_10__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_10__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_11
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_11__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_11__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_11__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_11__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_12
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_12__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_12__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_12__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_12__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_13
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_13__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_13__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_13__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_13__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_1__0
       (.CI(i__carry__0_i_1__0_n_0),
        .CO({i__carry__1_i_1__0_n_0,i__carry__1_i_1__0_n_1,i__carry__1_i_1__0_n_2,i__carry__1_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_6__0_n_0,i__carry__1_i_7__0_n_0,i__carry__1_i_8__0_n_0,i__carry__1_i_9__0_n_0}),
        .O({i__carry__1_i_1__0_n_4,i__carry__1_i_1__0_n_5,i__carry__1_i_1__0_n_6,i__carry__1_i_1__0_n_7}),
        .S({i__carry__1_i_10__0_n_0,i__carry__1_i_11__0_n_0,i__carry__1_i_12__0_n_0,i__carry__1_i_13__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_1__1
       (.CI(i__carry__0_i_1__1_n_0),
        .CO({i__carry__1_i_1__1_n_0,i__carry__1_i_1__1_n_1,i__carry__1_i_1__1_n_2,i__carry__1_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_6__1_n_0,i__carry__1_i_7__1_n_0,i__carry__1_i_8__1_n_0,i__carry__1_i_9__1_n_0}),
        .O({i__carry__1_i_1__1_n_4,i__carry__1_i_1__1_n_5,i__carry__1_i_1__1_n_6,i__carry__1_i_1__1_n_7}),
        .S({i__carry__1_i_10__1_n_0,i__carry__1_i_11__1_n_0,i__carry__1_i_12__1_n_0,i__carry__1_i_13__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__10
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__11
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__12
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__17_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_1__2
       (.I0(lock[22]),
        .I1(lock[23]),
        .O(i__carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__3
       (.I0(adder_subtractor_b_btint_a12[10]),
        .O(i__carry__1_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__4
       (.I0(adder_subtractor_b_btint_a10[10]),
        .O(i__carry__1_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__5
       (.I0(adder_subtractor_b_btint_a8[10]),
        .O(i__carry__1_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__6
       (.I0(adder_subtractor_b_btint_a6[10]),
        .O(i__carry__1_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__7
       (.I0(adder_subtractor_b_btint_a4[10]),
        .O(i__carry__1_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__8
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__9
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_2
       (.I0(lock[20]),
        .I1(lock[21]),
        .O(i__carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__0
       (.I0(adder_subtractor_b_btint_a14[10]),
        .O(i__carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__1
       (.I0(adder_subtractor_b_btint_a12[9]),
        .O(i__carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__12
       (.I0(i__carry__1_i_1__1_n_5),
        .O(i__carry__1_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__2
       (.I0(adder_subtractor_b_btint_a10[9]),
        .O(i__carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__3
       (.I0(adder_subtractor_b_btint_a8[9]),
        .O(i__carry__1_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__4
       (.I0(adder_subtractor_b_btint_a6[9]),
        .O(i__carry__1_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__5
       (.I0(adder_subtractor_b_btint_a4[9]),
        .O(i__carry__1_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__6
       (.I0(i__carry__1_i_1__0_n_5),
        .O(i__carry__1_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_3
       (.I0(lock[18]),
        .I1(lock[19]),
        .O(i__carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__0
       (.I0(adder_subtractor_b_btint_a14[9]),
        .O(i__carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__1
       (.I0(adder_subtractor_b_btint_a12[8]),
        .O(i__carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__12
       (.I0(i__carry__1_i_1__1_n_6),
        .O(i__carry__1_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__2
       (.I0(adder_subtractor_b_btint_a10[8]),
        .O(i__carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__3
       (.I0(adder_subtractor_b_btint_a8[8]),
        .O(i__carry__1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__4
       (.I0(adder_subtractor_b_btint_a6[8]),
        .O(i__carry__1_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__5
       (.I0(adder_subtractor_b_btint_a4[8]),
        .O(i__carry__1_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__6
       (.I0(i__carry__1_i_1__0_n_6),
        .O(i__carry__1_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_4
       (.I0(lock[16]),
        .I1(lock[17]),
        .O(i__carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__0
       (.I0(adder_subtractor_b_btint_a14[8]),
        .O(i__carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__1
       (.I0(adder_subtractor_b_btint_a12[7]),
        .O(i__carry__1_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__12
       (.I0(i__carry__1_i_1__1_n_7),
        .O(i__carry__1_i_4__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__2
       (.I0(adder_subtractor_b_btint_a10[7]),
        .O(i__carry__1_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__3
       (.I0(adder_subtractor_b_btint_a8[7]),
        .O(i__carry__1_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__4
       (.I0(adder_subtractor_b_btint_a6[7]),
        .O(i__carry__1_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__5
       (.I0(adder_subtractor_b_btint_a4[7]),
        .O(i__carry__1_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__6
       (.I0(i__carry__1_i_1__0_n_7),
        .O(i__carry__1_i_4__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5
       (.I0(adder_subtractor_b_btint_a14[7]),
        .O(i__carry__1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5__0
       (.I0(i__carry__0_i_1__0_n_4),
        .O(i__carry__1_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5__1
       (.I0(i__carry__0_i_1__1_n_4),
        .O(i__carry__1_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_5__11
       (.I0(lock[22]),
        .I1(lock[23]),
        .O(i__carry__1_i_5__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__11
       (.I0(lock[20]),
        .I1(lock[21]),
        .O(i__carry__1_i_6__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__11
       (.I0(lock[18]),
        .I1(lock[19]),
        .O(i__carry__1_i_7__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__11
       (.I0(lock[16]),
        .I1(lock[17]),
        .O(i__carry__1_i_8__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_9
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_9__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_9__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_1
       (.CI(i__carry__1_i_1_n_0),
        .CO({i__carry__2_i_1_n_0,i__carry__2_i_1_n_1,i__carry__2_i_1_n_2,i__carry__2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_6_n_0,i__carry__2_i_7_n_0,i__carry__2_i_8_n_0,i__carry__2_i_9_n_0}),
        .O(adder_subtractor_b_btint_a14[15:12]),
        .S({i__carry__2_i_10_n_0,i__carry__2_i_11_n_0,i__carry__2_i_12_n_0,i__carry__2_i_13_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_10
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_10__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_10__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_10__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_10__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_11
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_11__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_11__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_11__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_11__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_12
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_12__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_12__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_12__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_12__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_13
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_13__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_13__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_13__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_13__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_1__0
       (.CI(i__carry__1_i_1__0_n_0),
        .CO({i__carry__2_i_1__0_n_0,i__carry__2_i_1__0_n_1,i__carry__2_i_1__0_n_2,i__carry__2_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_6__0_n_0,i__carry__2_i_7__0_n_0,i__carry__2_i_8__0_n_0,i__carry__2_i_9__0_n_0}),
        .O({i__carry__2_i_1__0_n_4,i__carry__2_i_1__0_n_5,i__carry__2_i_1__0_n_6,i__carry__2_i_1__0_n_7}),
        .S({i__carry__2_i_10__0_n_0,i__carry__2_i_11__0_n_0,i__carry__2_i_12__0_n_0,i__carry__2_i_13__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_1__1
       (.CI(i__carry__1_i_1__1_n_0),
        .CO({i__carry__2_i_1__1_n_0,i__carry__2_i_1__1_n_1,i__carry__2_i_1__1_n_2,i__carry__2_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_6__1_n_0,i__carry__2_i_7__1_n_0,i__carry__2_i_8__1_n_0,i__carry__2_i_9__1_n_0}),
        .O({i__carry__2_i_1__1_n_4,i__carry__2_i_1__1_n_5,i__carry__2_i_1__1_n_6,i__carry__2_i_1__1_n_7}),
        .S({i__carry__2_i_10__1_n_0,i__carry__2_i_11__1_n_0,i__carry__2_i_12__1_n_0,i__carry__2_i_13__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__12
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__13
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__2
       (.I0(adder_subtractor_b_btint_a12[14]),
        .O(i__carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__3
       (.I0(adder_subtractor_b_btint_a10[14]),
        .O(i__carry__2_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__4
       (.I0(adder_subtractor_b_btint_a8[14]),
        .O(i__carry__2_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__5
       (.I0(adder_subtractor_b_btint_a6[14]),
        .O(i__carry__2_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__6
       (.I0(adder_subtractor_b_btint_a4[14]),
        .O(i__carry__2_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__2_i_1__71
       (.I0(lock[30]),
        .I1(lock[31]),
        .O(i__carry__2_i_1__71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_2
       (.I0(lock[28]),
        .I1(lock[29]),
        .O(i__carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__0
       (.I0(adder_subtractor_b_btint_a14[14]),
        .O(i__carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__1
       (.I0(adder_subtractor_b_btint_a12[13]),
        .O(i__carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__12
       (.I0(i__carry__2_i_1__1_n_5),
        .O(i__carry__2_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__2
       (.I0(adder_subtractor_b_btint_a10[13]),
        .O(i__carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__3
       (.I0(adder_subtractor_b_btint_a8[13]),
        .O(i__carry__2_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__4
       (.I0(adder_subtractor_b_btint_a6[13]),
        .O(i__carry__2_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__5
       (.I0(adder_subtractor_b_btint_a4[13]),
        .O(i__carry__2_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__6
       (.I0(i__carry__2_i_1__0_n_5),
        .O(i__carry__2_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_3
       (.I0(lock[26]),
        .I1(lock[27]),
        .O(i__carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__0
       (.I0(adder_subtractor_b_btint_a14[13]),
        .O(i__carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__1
       (.I0(adder_subtractor_b_btint_a12[12]),
        .O(i__carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__12
       (.I0(i__carry__2_i_1__1_n_6),
        .O(i__carry__2_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__2
       (.I0(adder_subtractor_b_btint_a10[12]),
        .O(i__carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__3
       (.I0(adder_subtractor_b_btint_a8[12]),
        .O(i__carry__2_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__4
       (.I0(adder_subtractor_b_btint_a6[12]),
        .O(i__carry__2_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__5
       (.I0(adder_subtractor_b_btint_a4[12]),
        .O(i__carry__2_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__6
       (.I0(i__carry__2_i_1__0_n_6),
        .O(i__carry__2_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_4
       (.I0(lock[24]),
        .I1(lock[25]),
        .O(i__carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__0
       (.I0(adder_subtractor_b_btint_a14[12]),
        .O(i__carry__2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__1
       (.I0(adder_subtractor_b_btint_a12[11]),
        .O(i__carry__2_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__12
       (.I0(i__carry__2_i_1__1_n_7),
        .O(i__carry__2_i_4__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__2
       (.I0(adder_subtractor_b_btint_a10[11]),
        .O(i__carry__2_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__3
       (.I0(adder_subtractor_b_btint_a8[11]),
        .O(i__carry__2_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__4
       (.I0(adder_subtractor_b_btint_a6[11]),
        .O(i__carry__2_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__5
       (.I0(adder_subtractor_b_btint_a4[11]),
        .O(i__carry__2_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__6
       (.I0(i__carry__2_i_1__0_n_7),
        .O(i__carry__2_i_4__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5
       (.I0(adder_subtractor_b_btint_a14[11]),
        .O(i__carry__2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5__0
       (.I0(i__carry__1_i_1__0_n_4),
        .O(i__carry__2_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5__1
       (.I0(i__carry__1_i_1__1_n_4),
        .O(i__carry__2_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_5__11
       (.I0(lock[30]),
        .I1(lock[31]),
        .O(i__carry__2_i_5__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__11
       (.I0(lock[28]),
        .I1(lock[29]),
        .O(i__carry__2_i_6__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__11
       (.I0(lock[26]),
        .I1(lock[27]),
        .O(i__carry__2_i_7__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__11
       (.I0(lock[24]),
        .I1(lock[25]),
        .O(i__carry__2_i_8__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_9
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_9__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_9__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_1
       (.CI(i__carry__2_i_1_n_0),
        .CO({i__carry__3_i_1_n_0,i__carry__3_i_1_n_1,i__carry__3_i_1_n_2,i__carry__3_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_6_n_0,i__carry__3_i_7_n_0,i__carry__3_i_8_n_0,i__carry__3_i_9_n_0}),
        .O(adder_subtractor_b_btint_a14[19:16]),
        .S({i__carry__3_i_10_n_0,i__carry__3_i_11_n_0,i__carry__3_i_12_n_0,i__carry__3_i_13_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_10
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_10__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_10__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_10__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_10__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_11
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_11__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_11__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_11__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_11__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_12
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_12__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_12__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_12__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_12__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_13
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_13__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_13__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_13__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_13__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_1__0
       (.CI(i__carry__2_i_1__0_n_0),
        .CO({i__carry__3_i_1__0_n_0,i__carry__3_i_1__0_n_1,i__carry__3_i_1__0_n_2,i__carry__3_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_6__0_n_0,i__carry__3_i_7__0_n_0,i__carry__3_i_8__0_n_0,i__carry__3_i_9__0_n_0}),
        .O({i__carry__3_i_1__0_n_4,i__carry__3_i_1__0_n_5,i__carry__3_i_1__0_n_6,i__carry__3_i_1__0_n_7}),
        .S({i__carry__3_i_10__0_n_0,i__carry__3_i_11__0_n_0,i__carry__3_i_12__0_n_0,i__carry__3_i_13__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_1__1
       (.CI(i__carry__2_i_1__1_n_0),
        .CO({i__carry__3_i_1__1_n_0,i__carry__3_i_1__1_n_1,i__carry__3_i_1__1_n_2,i__carry__3_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_6__1_n_0,i__carry__3_i_7__1_n_0,i__carry__3_i_8__1_n_0,i__carry__3_i_9__1_n_0}),
        .O({i__carry__3_i_1__1_n_4,i__carry__3_i_1__1_n_5,i__carry__3_i_1__1_n_6,i__carry__3_i_1__1_n_7}),
        .S({i__carry__3_i_10__1_n_0,i__carry__3_i_11__1_n_0,i__carry__3_i_12__1_n_0,i__carry__3_i_13__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__12
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__13
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__2
       (.I0(adder_subtractor_b_btint_a12[18]),
        .O(i__carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__3
       (.I0(adder_subtractor_b_btint_a10[18]),
        .O(i__carry__3_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__4
       (.I0(adder_subtractor_b_btint_a8[18]),
        .O(i__carry__3_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__5
       (.I0(adder_subtractor_b_btint_a6[18]),
        .O(i__carry__3_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__6
       (.I0(adder_subtractor_b_btint_a4[18]),
        .O(i__carry__3_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(adder_subtractor_b_btint_a14[18]),
        .O(i__carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__0
       (.I0(adder_subtractor_b_btint_a12[17]),
        .O(i__carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__1
       (.I0(adder_subtractor_b_btint_a10[17]),
        .O(i__carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__10
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__11
       (.I0(i__carry__3_i_1__1_n_5),
        .O(i__carry__3_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__12
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__13
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__2
       (.I0(adder_subtractor_b_btint_a8[17]),
        .O(i__carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__3
       (.I0(adder_subtractor_b_btint_a6[17]),
        .O(i__carry__3_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__4
       (.I0(adder_subtractor_b_btint_a4[17]),
        .O(i__carry__3_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__5
       (.I0(i__carry__3_i_1__0_n_5),
        .O(i__carry__3_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__6
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__7
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__8
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__9
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(adder_subtractor_b_btint_a14[17]),
        .O(i__carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__0
       (.I0(adder_subtractor_b_btint_a12[16]),
        .O(i__carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__1
       (.I0(adder_subtractor_b_btint_a10[16]),
        .O(i__carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__10
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__11
       (.I0(i__carry__3_i_1__1_n_6),
        .O(i__carry__3_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__12
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__13
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__2
       (.I0(adder_subtractor_b_btint_a8[16]),
        .O(i__carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__3
       (.I0(adder_subtractor_b_btint_a6[16]),
        .O(i__carry__3_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__4
       (.I0(adder_subtractor_b_btint_a4[16]),
        .O(i__carry__3_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__5
       (.I0(i__carry__3_i_1__0_n_6),
        .O(i__carry__3_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__6
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__7
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__8
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__9
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(adder_subtractor_b_btint_a14[16]),
        .O(i__carry__3_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__0
       (.I0(adder_subtractor_b_btint_a12[15]),
        .O(i__carry__3_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__1
       (.I0(adder_subtractor_b_btint_a10[15]),
        .O(i__carry__3_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__10
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__11
       (.I0(i__carry__3_i_1__1_n_7),
        .O(i__carry__3_i_4__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__12
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__13
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__2
       (.I0(adder_subtractor_b_btint_a8[15]),
        .O(i__carry__3_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__3
       (.I0(adder_subtractor_b_btint_a6[15]),
        .O(i__carry__3_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__4
       (.I0(adder_subtractor_b_btint_a4[15]),
        .O(i__carry__3_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__5
       (.I0(i__carry__3_i_1__0_n_7),
        .O(i__carry__3_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__6
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__7
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__8
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__9
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_5
       (.I0(adder_subtractor_b_btint_a14[15]),
        .O(i__carry__3_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_5__0
       (.I0(i__carry__2_i_1__0_n_4),
        .O(i__carry__3_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_5__1
       (.I0(i__carry__2_i_1__1_n_4),
        .O(i__carry__3_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_6
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_6__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_6__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_7
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_7__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_7__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_8__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_8__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_9
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_9__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_9__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_1
       (.CI(i__carry__3_i_1_n_0),
        .CO({i__carry__4_i_1_n_0,i__carry__4_i_1_n_1,i__carry__4_i_1_n_2,i__carry__4_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_6_n_0,i__carry__4_i_7_n_0,i__carry__4_i_8_n_0,i__carry__4_i_9_n_0}),
        .O(adder_subtractor_b_btint_a14[23:20]),
        .S({i__carry__4_i_10_n_0,i__carry__4_i_11_n_0,i__carry__4_i_12_n_0,i__carry__4_i_13_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_10
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_10__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_10__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_10__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_10__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_11
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_11__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_11__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_11__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_11__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_12
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_12__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_12__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_12__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_12__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_13
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_13__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_13__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_13__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_13__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_1__0
       (.CI(i__carry__3_i_1__0_n_0),
        .CO({i__carry__4_i_1__0_n_0,i__carry__4_i_1__0_n_1,i__carry__4_i_1__0_n_2,i__carry__4_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_6__0_n_0,i__carry__4_i_7__0_n_0,i__carry__4_i_8__0_n_0,i__carry__4_i_9__0_n_0}),
        .O({i__carry__4_i_1__0_n_4,i__carry__4_i_1__0_n_5,i__carry__4_i_1__0_n_6,i__carry__4_i_1__0_n_7}),
        .S({i__carry__4_i_10__0_n_0,i__carry__4_i_11__0_n_0,i__carry__4_i_12__0_n_0,i__carry__4_i_13__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_1__1
       (.CI(i__carry__3_i_1__1_n_0),
        .CO({i__carry__4_i_1__1_n_0,i__carry__4_i_1__1_n_1,i__carry__4_i_1__1_n_2,i__carry__4_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_6__1_n_0,i__carry__4_i_7__1_n_0,i__carry__4_i_8__1_n_0,i__carry__4_i_9__1_n_0}),
        .O({i__carry__4_i_1__1_n_4,i__carry__4_i_1__1_n_5,i__carry__4_i_1__1_n_6,i__carry__4_i_1__1_n_7}),
        .S({i__carry__4_i_10__1_n_0,i__carry__4_i_11__1_n_0,i__carry__4_i_12__1_n_0,i__carry__4_i_13__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__12
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__13
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__2
       (.I0(adder_subtractor_b_btint_a12[22]),
        .O(i__carry__4_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__3
       (.I0(adder_subtractor_b_btint_a10[22]),
        .O(i__carry__4_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__4
       (.I0(adder_subtractor_b_btint_a8[22]),
        .O(i__carry__4_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__5
       (.I0(adder_subtractor_b_btint_a6[22]),
        .O(i__carry__4_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__6
       (.I0(adder_subtractor_b_btint_a4[22]),
        .O(i__carry__4_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(adder_subtractor_b_btint_a14[22]),
        .O(i__carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__0
       (.I0(adder_subtractor_b_btint_a12[21]),
        .O(i__carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__1
       (.I0(adder_subtractor_b_btint_a10[21]),
        .O(i__carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__10
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__11
       (.I0(i__carry__4_i_1__1_n_5),
        .O(i__carry__4_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__12
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__13
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__2
       (.I0(adder_subtractor_b_btint_a8[21]),
        .O(i__carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__3
       (.I0(adder_subtractor_b_btint_a6[21]),
        .O(i__carry__4_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__4
       (.I0(adder_subtractor_b_btint_a4[21]),
        .O(i__carry__4_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__5
       (.I0(i__carry__4_i_1__0_n_5),
        .O(i__carry__4_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__6
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__7
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__8
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__9
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(adder_subtractor_b_btint_a14[21]),
        .O(i__carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__0
       (.I0(adder_subtractor_b_btint_a12[20]),
        .O(i__carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__1
       (.I0(adder_subtractor_b_btint_a10[20]),
        .O(i__carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__10
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__11
       (.I0(i__carry__4_i_1__1_n_6),
        .O(i__carry__4_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__12
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__13
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__2
       (.I0(adder_subtractor_b_btint_a8[20]),
        .O(i__carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__3
       (.I0(adder_subtractor_b_btint_a6[20]),
        .O(i__carry__4_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__4
       (.I0(adder_subtractor_b_btint_a4[20]),
        .O(i__carry__4_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__5
       (.I0(i__carry__4_i_1__0_n_6),
        .O(i__carry__4_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__6
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__7
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__8
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__9
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(adder_subtractor_b_btint_a14[20]),
        .O(i__carry__4_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__0
       (.I0(adder_subtractor_b_btint_a12[19]),
        .O(i__carry__4_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__1
       (.I0(adder_subtractor_b_btint_a10[19]),
        .O(i__carry__4_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__10
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__11
       (.I0(i__carry__4_i_1__1_n_7),
        .O(i__carry__4_i_4__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__12
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__13
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__2
       (.I0(adder_subtractor_b_btint_a8[19]),
        .O(i__carry__4_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__3
       (.I0(adder_subtractor_b_btint_a6[19]),
        .O(i__carry__4_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__4
       (.I0(adder_subtractor_b_btint_a4[19]),
        .O(i__carry__4_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__5
       (.I0(i__carry__4_i_1__0_n_7),
        .O(i__carry__4_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__6
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__7
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__8
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__9
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5
       (.I0(adder_subtractor_b_btint_a14[19]),
        .O(i__carry__4_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5__0
       (.I0(i__carry__3_i_1__0_n_4),
        .O(i__carry__4_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5__1
       (.I0(i__carry__3_i_1__1_n_4),
        .O(i__carry__4_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_6
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_6__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_6__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_7
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_7__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_7__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_8__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_8__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_9
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_9__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_9__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_1
       (.CI(i__carry__4_i_1_n_0),
        .CO({NLW_i__carry__5_i_1_CO_UNCONNECTED[3:1],i__carry__5_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a16[1]}),
        .O({NLW_i__carry__5_i_1_O_UNCONNECTED[3:2],adder_subtractor_b_btint_a14[25:24]}),
        .S({1'b0,1'b0,i__carry__5_i_6_n_0,i__carry__5_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_1__0
       (.CI(i__carry__4_i_1__0_n_0),
        .CO({NLW_i__carry__5_i_1__0_CO_UNCONNECTED[3:1],i__carry__5_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__5_i_5__0_n_0}),
        .O({NLW_i__carry__5_i_1__0_O_UNCONNECTED[3:2],i__carry__5_i_1__0_n_6,i__carry__5_i_1__0_n_7}),
        .S({1'b0,1'b0,i__carry__5_i_6__0_n_0,i__carry__5_i_7__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_1__1
       (.CI(i__carry__4_i_1__1_n_0),
        .CO({NLW_i__carry__5_i_1__1_CO_UNCONNECTED[3:1],i__carry__5_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__5_i_5__1_n_0}),
        .O({NLW_i__carry__5_i_1__1_O_UNCONNECTED[3:2],i__carry__5_i_1__1_n_6,i__carry__5_i_1__1_n_7}),
        .S({1'b0,1'b0,i__carry__5_i_6__1_n_0,i__carry__5_i_7__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__12
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__13
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__2
       (.I0(adder_subtractor_b_btint_a12[26]),
        .O(i__carry__5_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__3
       (.I0(adder_subtractor_b_btint_a10[26]),
        .O(i__carry__5_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__4
       (.I0(adder_subtractor_b_btint_a8[26]),
        .O(i__carry__5_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__5
       (.I0(adder_subtractor_b_btint_a6[26]),
        .O(i__carry__5_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__6
       (.I0(adder_subtractor_b_btint_a4[26]),
        .O(i__carry__5_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(adder_subtractor_b_btint_a14[25]),
        .O(i__carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__0
       (.I0(adder_subtractor_b_btint_a12[25]),
        .O(i__carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__1
       (.I0(adder_subtractor_b_btint_a10[25]),
        .O(i__carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__10
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__11
       (.I0(i__carry__5_i_1__1_n_6),
        .O(i__carry__5_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__12
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__13
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__2
       (.I0(adder_subtractor_b_btint_a8[25]),
        .O(i__carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__3
       (.I0(adder_subtractor_b_btint_a6[25]),
        .O(i__carry__5_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__4
       (.I0(adder_subtractor_b_btint_a4[25]),
        .O(i__carry__5_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__5
       (.I0(i__carry__5_i_1__0_n_6),
        .O(i__carry__5_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__6
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__7
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__8
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__9
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(adder_subtractor_b_btint_a14[24]),
        .O(i__carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__0
       (.I0(adder_subtractor_b_btint_a12[24]),
        .O(i__carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__1
       (.I0(adder_subtractor_b_btint_a10[24]),
        .O(i__carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__10
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__11
       (.I0(i__carry__5_i_1__1_n_7),
        .O(i__carry__5_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__12
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__13
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__2
       (.I0(adder_subtractor_b_btint_a8[24]),
        .O(i__carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__3
       (.I0(adder_subtractor_b_btint_a6[24]),
        .O(i__carry__5_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__4
       (.I0(adder_subtractor_b_btint_a4[24]),
        .O(i__carry__5_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__5
       (.I0(i__carry__5_i_1__0_n_7),
        .O(i__carry__5_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__6
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__7
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__8
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__9
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(adder_subtractor_b_btint_a14[23]),
        .O(i__carry__5_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__0
       (.I0(adder_subtractor_b_btint_a12[23]),
        .O(i__carry__5_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__1
       (.I0(adder_subtractor_b_btint_a10[23]),
        .O(i__carry__5_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__10
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__11
       (.I0(i__carry__4_i_1__1_n_4),
        .O(i__carry__5_i_4__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__12
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__13
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__14
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__2
       (.I0(adder_subtractor_b_btint_a8[23]),
        .O(i__carry__5_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__3
       (.I0(adder_subtractor_b_btint_a6[23]),
        .O(i__carry__5_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__4
       (.I0(adder_subtractor_b_btint_a4[23]),
        .O(i__carry__5_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__5
       (.I0(i__carry__4_i_1__0_n_4),
        .O(i__carry__5_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__6
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__7
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__8
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__9
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__5_i_5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(adder_subtractor_b_btint_a16[1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__5_i_5__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__5_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__5_i_5__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__5_i_5__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_6
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_6__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__5_i_6__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_6__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_6__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_7
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_7__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__5_i_7__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_7__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(adder_subtractor_b_btint_a10[27]),
        .O(i__carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__0
       (.I0(adder_subtractor_b_btint_a8[28]),
        .O(i__carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__1
       (.I0(adder_subtractor_b_btint_a6[29]),
        .O(i__carry__6_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__10
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_5 ),
        .O(i__carry__6_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__2
       (.I0(adder_subtractor_b_btint_a4[30]),
        .O(i__carry__6_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__3
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__4
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__6_n_7 ),
        .O(i__carry__6_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__5
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_6 ),
        .O(i__carry__6_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__6
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_5 ),
        .O(i__carry__6_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__7
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__8
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__6_n_7 ),
        .O(i__carry__6_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__9
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_6 ),
        .O(i__carry__6_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(adder_subtractor_b_btint_a8[27]),
        .O(i__carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__0
       (.I0(adder_subtractor_b_btint_a6[28]),
        .O(i__carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__1
       (.I0(adder_subtractor_b_btint_a4[29]),
        .O(i__carry__6_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__2
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__3
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 ),
        .O(i__carry__6_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__4
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ),
        .O(i__carry__6_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__5
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__6
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 ),
        .O(i__carry__6_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__7
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ),
        .O(i__carry__6_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3
       (.I0(adder_subtractor_b_btint_a6[27]),
        .O(i__carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__0
       (.I0(adder_subtractor_b_btint_a4[28]),
        .O(i__carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__1
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__2
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 ),
        .O(i__carry__6_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__3
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__4
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 ),
        .O(i__carry__6_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4
       (.I0(adder_subtractor_b_btint_a4[27]),
        .O(i__carry__6_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__0
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__1
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1
       (.CI(1'b0),
        .CO({i__carry_i_1_n_0,i__carry_i_1_n_1,i__carry_i_1_n_2,i__carry_i_1_n_3}),
        .CYINIT(1'b1),
        .DI({i__carry_i_6_n_0,i__carry_i_7_n_0,adder_subtractor_b_btint_a16[0],\b_old_btint_a_reg[7]_0 [6]}),
        .O(adder_subtractor_b_btint_a14[3:0]),
        .S({i__carry_i_9_n_0,i__carry_i_10_n_0,i__carry_i_11_n_0,i__carry_i_12_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_10
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_10__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry_i_10__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_10__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_11
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_11__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_11__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_12
       (.I0(\b_old_btint_a_reg[7]_0 [6]),
        .I1(\b_old_btint_b_reg[7]_0 [6]),
        .O(i__carry_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_12__0
       (.I0(\a_old_btint_a_reg_n_0_[6] ),
        .I1(\a_old_btint_b_reg_n_0_[6] ),
        .O(i__carry_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_12__1
       (.I0(Q[6]),
        .I1(\a_old_btint_b_reg[7]_0 [6]),
        .O(i__carry_i_12__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1__0
       (.CI(1'b0),
        .CO({i__carry_i_1__0_n_0,i__carry_i_1__0_n_1,i__carry_i_1__0_n_2,i__carry_i_1__0_n_3}),
        .CYINIT(1'b1),
        .DI({i__carry_i_6__0_n_0,i__carry_i_7__0_n_0,i__carry_i_8__0_n_0,\a_old_btint_a_reg_n_0_[6] }),
        .O({i__carry_i_1__0_n_4,i__carry_i_1__0_n_5,i__carry_i_1__0_n_6,i__carry_i_1__0_n_7}),
        .S({i__carry_i_9__0_n_0,i__carry_i_10__0_n_0,i__carry_i_11__0_n_0,i__carry_i_12__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1__1
       (.CI(1'b0),
        .CO({i__carry_i_1__1_n_0,i__carry_i_1__1_n_1,i__carry_i_1__1_n_2,i__carry_i_1__1_n_3}),
        .CYINIT(1'b1),
        .DI({i__carry_i_6__1_n_0,i__carry_i_7__1_n_0,i__carry_i_8__1_n_0,Q[6]}),
        .O({i__carry_i_1__1_n_4,i__carry_i_1__1_n_5,i__carry_i_1__1_n_6,i__carry_i_1__1_n_7}),
        .S({i__carry_i_9__1_n_0,i__carry_i_10__1_n_0,i__carry_i_11__1_n_0,i__carry_i_12__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__10
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__11
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__12
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__18
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_6 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_6 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_4 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_4 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_5 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_5 ),
        .O(i__carry_i_1__18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__19
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_6 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_6 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_4 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_4 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_5 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_5 ),
        .O(i__carry_i_1__19_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1__2
       (.I0(lock[6]),
        .I1(lock[7]),
        .O(i__carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_1__20
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_5 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_5 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_4 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_4 ),
        .O(i__carry_i_1__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__3
       (.I0(adder_subtractor_b_btint_a12[2]),
        .O(i__carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__4
       (.I0(adder_subtractor_b_btint_a10[2]),
        .O(i__carry_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__5
       (.I0(adder_subtractor_b_btint_a8[2]),
        .O(i__carry_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__6
       (.I0(adder_subtractor_b_btint_a6[2]),
        .O(i__carry_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__7
       (.I0(adder_subtractor_b_btint_a4[2]),
        .O(i__carry_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__8
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__9
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2
       (.I0(lock[4]),
        .I1(lock[5]),
        .O(i__carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__0
       (.I0(adder_subtractor_b_btint_a14[2]),
        .O(i__carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__1
       (.I0(adder_subtractor_b_btint_a12[1]),
        .O(i__carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__12
       (.I0(i__carry_i_1__1_n_5),
        .O(i__carry_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__18
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_5 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_5 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_7 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_7 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_4 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_4 ),
        .O(i__carry_i_2__18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__19
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_5 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_5 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_7 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_7 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_4 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_4 ),
        .O(i__carry_i_2__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__2
       (.I0(adder_subtractor_b_btint_a10[1]),
        .O(i__carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__20
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_4 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_4 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_6 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_6 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_7 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_7 ),
        .O(i__carry_i_2__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__3
       (.I0(adder_subtractor_b_btint_a8[1]),
        .O(i__carry_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__4
       (.I0(adder_subtractor_b_btint_a6[1]),
        .O(i__carry_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__5
       (.I0(adder_subtractor_b_btint_a4[1]),
        .O(i__carry_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__6
       (.I0(i__carry_i_1__0_n_5),
        .O(i__carry_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3
       (.I0(lock[2]),
        .I1(lock[3]),
        .O(i__carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__0
       (.I0(adder_subtractor_b_btint_a14[1]),
        .O(i__carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__1
       (.I0(adder_subtractor_b_btint_a12[0]),
        .O(i__carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__10
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__11
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__12
       (.I0(i__carry_i_1__1_n_6),
        .O(i__carry_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__13
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__14
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__15
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__16
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__17
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__18
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_4 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_4 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_6 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_6 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_7 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_7 ),
        .O(i__carry_i_3__18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__19
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_4 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_4 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_6 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_6 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_7 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_7 ),
        .O(i__carry_i_3__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__2
       (.I0(adder_subtractor_b_btint_a10[0]),
        .O(i__carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__20
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_7 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_7 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_5 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_5 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_6 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_6 ),
        .O(i__carry_i_3__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__3
       (.I0(adder_subtractor_b_btint_a8[0]),
        .O(i__carry_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__4
       (.I0(adder_subtractor_b_btint_a6[0]),
        .O(i__carry_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__5
       (.I0(adder_subtractor_b_btint_a4[0]),
        .O(i__carry_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__6
       (.I0(i__carry_i_1__0_n_6),
        .O(i__carry_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__7
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__8
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__9
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4
       (.I0(\b_old_btint_a_reg[7]_0 [4]),
        .I1(\b_old_btint_b_reg[7]_0 [4]),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__0
       (.I0(\b_old_btint_a_reg[7]_0 [3]),
        .I1(\b_old_btint_b_reg[7]_0 [3]),
        .O(i__carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__1
       (.I0(\b_old_btint_a_reg[7]_0 [2]),
        .I1(\b_old_btint_b_reg[7]_0 [2]),
        .O(i__carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__10
       (.I0(Q[3]),
        .I1(\a_old_btint_b_reg[7]_0 [3]),
        .O(i__carry_i_4__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__11
       (.I0(Q[2]),
        .I1(\a_old_btint_b_reg[7]_0 [2]),
        .O(i__carry_i_4__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__12
       (.I0(Q[1]),
        .I1(\a_old_btint_b_reg[7]_0 [1]),
        .O(i__carry_i_4__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__13
       (.I0(Q[0]),
        .I1(\a_old_btint_b_reg[7]_0 [0]),
        .O(i__carry_i_4__13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_4__14
       (.I0(lock[0]),
        .I1(lock[1]),
        .O(i__carry_i_4__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__15
       (.I0(adder_subtractor_b_btint_a14[0]),
        .O(i__carry_i_4__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__16
       (.I0(i__carry_i_1__0_n_7),
        .O(i__carry_i_4__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__17
       (.I0(i__carry_i_1__1_n_7),
        .O(i__carry_i_4__17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__18
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_7 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_7 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_5 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_5 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_6 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_4__18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__19
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_7 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_7 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_5 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_5 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_6 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_6 ),
        .O(i__carry_i_4__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__2
       (.I0(\b_old_btint_a_reg[7]_0 [1]),
        .I1(\b_old_btint_b_reg[7]_0 [1]),
        .O(i__carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__3
       (.I0(\b_old_btint_a_reg[7]_0 [0]),
        .I1(\b_old_btint_b_reg[7]_0 [0]),
        .O(i__carry_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__4
       (.I0(\a_old_btint_a_reg_n_0_[4] ),
        .I1(\a_old_btint_b_reg_n_0_[4] ),
        .O(i__carry_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__5
       (.I0(\a_old_btint_a_reg_n_0_[3] ),
        .I1(\a_old_btint_b_reg_n_0_[3] ),
        .O(i__carry_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__6
       (.I0(\a_old_btint_a_reg_n_0_[2] ),
        .I1(\a_old_btint_b_reg_n_0_[2] ),
        .O(i__carry_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__7
       (.I0(\a_old_btint_a_reg_n_0_[1] ),
        .I1(\a_old_btint_b_reg_n_0_[1] ),
        .O(i__carry_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__8
       (.I0(\a_old_btint_a_reg_n_0_[0] ),
        .I1(\a_old_btint_b_reg_n_0_[0] ),
        .O(i__carry_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__9
       (.I0(Q[4]),
        .I1(\a_old_btint_b_reg[7]_0 [4]),
        .O(i__carry_i_4__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5
       (.I0(\b_old_btint_a_reg[7]_0 [5]),
        .I1(\b_old_btint_b_reg[7]_0 [5]),
        .O(i__carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__0
       (.I0(\a_old_btint_a_reg_n_0_[5] ),
        .I1(\a_old_btint_b_reg_n_0_[5] ),
        .O(i__carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__1
       (.I0(Q[5]),
        .I1(\a_old_btint_b_reg[7]_0 [5]),
        .O(i__carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5__11
       (.I0(lock[6]),
        .I1(lock[7]),
        .O(i__carry_i_5__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__11
       (.I0(lock[4]),
        .I1(lock[5]),
        .O(i__carry_i_6__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__11
       (.I0(lock[2]),
        .I1(lock[3]),
        .O(i__carry_i_7__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(adder_subtractor_b_btint_a16[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__0
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__1
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_8__11
       (.I0(lock[0]),
        .I1(lock[1]),
        .O(i__carry_i_8__11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_9
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_9__0
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry_i_9__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_9__1
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_9__1_n_0));
  LUT4 #(
    .INIT(16'h01FE)) 
    \lock[0]_i_1 
       (.I0(lock[0]),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I3(lock_next1),
        .O(lock_next__0[0]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[10]_i_1 
       (.I0(lock_next0[10]),
        .I1(lock[10]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[10]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[11]_i_1 
       (.I0(lock_next0[11]),
        .I1(lock[11]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[11]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[12]_i_1 
       (.I0(lock_next0[12]),
        .I1(lock[12]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[12]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_3 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[12]),
        .O(\lock[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_4 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[11]),
        .O(\lock[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_5 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[10]),
        .O(\lock[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_6 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[9]),
        .O(\lock[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[13]_i_1 
       (.I0(lock_next0[13]),
        .I1(lock[13]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[13]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[14]_i_1 
       (.I0(lock_next0[14]),
        .I1(lock[14]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[14]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[15]_i_1 
       (.I0(lock_next0[15]),
        .I1(lock[15]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[15]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[16]_i_1 
       (.I0(lock_next0[16]),
        .I1(lock[16]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[16]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_3 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[16]),
        .O(\lock[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_4 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[15]),
        .O(\lock[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_5 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[14]),
        .O(\lock[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_6 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[13]),
        .O(\lock[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[17]_i_1 
       (.I0(lock_next0[17]),
        .I1(lock[17]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[17]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[18]_i_1 
       (.I0(lock_next0[18]),
        .I1(lock[18]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[18]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[19]_i_1 
       (.I0(lock_next0[19]),
        .I1(lock[19]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[19]));
  LUT5 #(
    .INIT(32'hAAAAFFFC)) 
    \lock[1]_i_1 
       (.I0(lock_next0[1]),
        .I1(lock[1]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[1]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[20]_i_1 
       (.I0(lock_next0[20]),
        .I1(lock[20]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[20]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_3 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[20]),
        .O(\lock[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_4 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[19]),
        .O(\lock[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_5 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[18]),
        .O(\lock[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_6 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[17]),
        .O(\lock[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[21]_i_1 
       (.I0(lock_next0[21]),
        .I1(lock[21]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[21]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[22]_i_1 
       (.I0(lock_next0[22]),
        .I1(lock[22]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[22]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[23]_i_1 
       (.I0(lock_next0[23]),
        .I1(lock[23]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[23]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[24]_i_1 
       (.I0(lock_next0[24]),
        .I1(lock[24]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[24]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_3 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[24]),
        .O(\lock[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_4 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[23]),
        .O(\lock[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_5 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[22]),
        .O(\lock[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_6 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[21]),
        .O(\lock[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[25]_i_1 
       (.I0(lock_next0[25]),
        .I1(lock[25]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[25]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[26]_i_1 
       (.I0(lock_next0[26]),
        .I1(lock[26]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[26]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[27]_i_1 
       (.I0(lock_next0[27]),
        .I1(lock[27]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[27]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[28]_i_1 
       (.I0(lock_next0[28]),
        .I1(lock[28]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[28]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_3 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[28]),
        .O(\lock[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_4 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[27]),
        .O(\lock[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_5 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[26]),
        .O(\lock[28]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_6 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[25]),
        .O(\lock[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[29]_i_1 
       (.I0(lock_next0[29]),
        .I1(lock[29]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[29]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[2]_i_1 
       (.I0(lock_next0[2]),
        .I1(lock[2]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[2]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[30]_i_1 
       (.I0(lock_next0[30]),
        .I1(lock[30]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[30]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[31]_i_1 
       (.I0(lock_next0[31]),
        .I1(lock[31]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[31]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[31]_i_3 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[31]),
        .O(\lock[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[31]_i_4 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[30]),
        .O(\lock[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[31]_i_5 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[29]),
        .O(\lock[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFFC)) 
    \lock[3]_i_1 
       (.I0(lock_next0[3]),
        .I1(lock[3]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[3]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[4]_i_1 
       (.I0(lock_next0[4]),
        .I1(lock[4]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[4]_i_3 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[4]),
        .O(\lock[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lock[4]_i_4 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[3]),
        .O(\lock[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[4]_i_5 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[2]),
        .O(\lock[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lock[4]_i_6 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[1]),
        .O(\lock[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[5]_i_1 
       (.I0(lock_next0[5]),
        .I1(lock[5]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[5]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[6]_i_1 
       (.I0(lock_next0[6]),
        .I1(lock[6]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[6]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[7]_i_1 
       (.I0(lock_next0[7]),
        .I1(lock[7]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[7]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[8]_i_1 
       (.I0(lock_next0[8]),
        .I1(lock[8]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[8]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_3 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[8]),
        .O(\lock[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_4 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[7]),
        .O(\lock[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_5 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[6]),
        .O(\lock[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_6 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[5]),
        .O(\lock[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[9]_i_1 
       (.I0(lock_next0[9]),
        .I1(lock[9]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[9]));
  LUT3 #(
    .INIT(8'hFE)) 
    lock_next
       (.I0(lock[0]),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .O(lock_next_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry
       (.CI(1'b0),
        .CO({lock_next1_carry_n_0,lock_next1_carry_n_1,lock_next1_carry_n_2,lock_next1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry_i_1_n_0,lock_next1_carry_i_2_n_0,lock_next1_carry_i_3_n_0,lock_next1_carry_i_4_n_0}),
        .O(NLW_lock_next1_carry_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry_i_5_n_0,lock_next1_carry_i_6_n_0,lock_next1_carry_i_7_n_0,lock_next1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry__0
       (.CI(lock_next1_carry_n_0),
        .CO({lock_next1_carry__0_n_0,lock_next1_carry__0_n_1,lock_next1_carry__0_n_2,lock_next1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry__0_i_1_n_0,lock_next1_carry__0_i_2_n_0,lock_next1_carry__0_i_3_n_0,lock_next1_carry__0_i_4_n_0}),
        .O(NLW_lock_next1_carry__0_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry__0_i_5_n_0,lock_next1_carry__0_i_6_n_0,lock_next1_carry__0_i_7_n_0,lock_next1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_1
       (.I0(lock[14]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[15]),
        .O(lock_next1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_2
       (.I0(lock[12]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[13]),
        .O(lock_next1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_3
       (.I0(lock[10]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[11]),
        .O(lock_next1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_4
       (.I0(lock[8]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[9]),
        .O(lock_next1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_5
       (.I0(lock[14]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[15]),
        .O(lock_next1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_6
       (.I0(lock[12]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[13]),
        .O(lock_next1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_7
       (.I0(lock[10]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[11]),
        .O(lock_next1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_8
       (.I0(lock[8]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[9]),
        .O(lock_next1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry__1
       (.CI(lock_next1_carry__0_n_0),
        .CO({lock_next1_carry__1_n_0,lock_next1_carry__1_n_1,lock_next1_carry__1_n_2,lock_next1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry__1_i_1_n_0,lock_next1_carry__1_i_2_n_0,lock_next1_carry__1_i_3_n_0,lock_next1_carry__1_i_4_n_0}),
        .O(NLW_lock_next1_carry__1_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry__1_i_5_n_0,lock_next1_carry__1_i_6_n_0,lock_next1_carry__1_i_7_n_0,lock_next1_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_1
       (.I0(lock[22]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[23]),
        .O(lock_next1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_2
       (.I0(lock[20]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[21]),
        .O(lock_next1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_3
       (.I0(lock[18]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[19]),
        .O(lock_next1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_4
       (.I0(lock[16]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[17]),
        .O(lock_next1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_5
       (.I0(lock[22]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[23]),
        .O(lock_next1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_6
       (.I0(lock[20]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[21]),
        .O(lock_next1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_7
       (.I0(lock[18]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[19]),
        .O(lock_next1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_8
       (.I0(lock[16]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[17]),
        .O(lock_next1_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry__2
       (.CI(lock_next1_carry__1_n_0),
        .CO({lock_next1,lock_next1_carry__2_n_1,lock_next1_carry__2_n_2,lock_next1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry__2_i_1_n_0,lock_next1_carry__2_i_2_n_0,lock_next1_carry__2_i_3_n_0,lock_next1_carry__2_i_4_n_0}),
        .O(NLW_lock_next1_carry__2_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry__2_i_5_n_0,lock_next1_carry__2_i_6_n_0,lock_next1_carry__2_i_7_n_0,lock_next1_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h0002)) 
    lock_next1_carry__2_i_1
       (.I0(lock[30]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[31]),
        .O(lock_next1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__2_i_2
       (.I0(lock[28]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[29]),
        .O(lock_next1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__2_i_3
       (.I0(lock[26]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[27]),
        .O(lock_next1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__2_i_4
       (.I0(lock[24]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[25]),
        .O(lock_next1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_5
       (.I0(lock[30]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[31]),
        .O(lock_next1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_6
       (.I0(lock[28]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[29]),
        .O(lock_next1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_7
       (.I0(lock[26]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[27]),
        .O(lock_next1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_8
       (.I0(lock[24]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[25]),
        .O(lock_next1_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry_i_1
       (.I0(lock[6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[7]),
        .O(lock_next1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry_i_2
       (.I0(lock[4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[5]),
        .O(lock_next1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    lock_next1_carry_i_3
       (.I0(lock[2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[3]),
        .O(lock_next1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    lock_next1_carry_i_4
       (.I0(lock[0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[1]),
        .O(lock_next1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry_i_5
       (.I0(lock[6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[7]),
        .O(lock_next1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry_i_6
       (.I0(lock[4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[5]),
        .O(lock_next1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    lock_next1_carry_i_7
       (.I0(lock[2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[3]),
        .O(lock_next1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    lock_next1_carry_i_8
       (.I0(lock[0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[1]),
        .O(lock_next1_carry_i_8_n_0));
  FDRE \lock_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[0]),
        .Q(lock[0]),
        .R(1'b0));
  FDRE \lock_reg[10] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[10]),
        .Q(lock[10]),
        .R(1'b0));
  FDRE \lock_reg[11] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[11]),
        .Q(lock[11]),
        .R(1'b0));
  FDRE \lock_reg[12] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[12]),
        .Q(lock[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[12]_i_2 
       (.CI(\lock_reg[8]_i_2_n_0 ),
        .CO({\lock_reg[12]_i_2_n_0 ,\lock_reg[12]_i_2_n_1 ,\lock_reg[12]_i_2_n_2 ,\lock_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[12:9]),
        .S({\lock[12]_i_3_n_0 ,\lock[12]_i_4_n_0 ,\lock[12]_i_5_n_0 ,\lock[12]_i_6_n_0 }));
  FDRE \lock_reg[13] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[13]),
        .Q(lock[13]),
        .R(1'b0));
  FDRE \lock_reg[14] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[14]),
        .Q(lock[14]),
        .R(1'b0));
  FDRE \lock_reg[15] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[15]),
        .Q(lock[15]),
        .R(1'b0));
  FDRE \lock_reg[16] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[16]),
        .Q(lock[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[16]_i_2 
       (.CI(\lock_reg[12]_i_2_n_0 ),
        .CO({\lock_reg[16]_i_2_n_0 ,\lock_reg[16]_i_2_n_1 ,\lock_reg[16]_i_2_n_2 ,\lock_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[16:13]),
        .S({\lock[16]_i_3_n_0 ,\lock[16]_i_4_n_0 ,\lock[16]_i_5_n_0 ,\lock[16]_i_6_n_0 }));
  FDRE \lock_reg[17] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[17]),
        .Q(lock[17]),
        .R(1'b0));
  FDRE \lock_reg[18] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[18]),
        .Q(lock[18]),
        .R(1'b0));
  FDRE \lock_reg[19] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[19]),
        .Q(lock[19]),
        .R(1'b0));
  FDRE \lock_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[1]),
        .Q(lock[1]),
        .R(1'b0));
  FDRE \lock_reg[20] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[20]),
        .Q(lock[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[20]_i_2 
       (.CI(\lock_reg[16]_i_2_n_0 ),
        .CO({\lock_reg[20]_i_2_n_0 ,\lock_reg[20]_i_2_n_1 ,\lock_reg[20]_i_2_n_2 ,\lock_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[20:17]),
        .S({\lock[20]_i_3_n_0 ,\lock[20]_i_4_n_0 ,\lock[20]_i_5_n_0 ,\lock[20]_i_6_n_0 }));
  FDRE \lock_reg[21] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[21]),
        .Q(lock[21]),
        .R(1'b0));
  FDRE \lock_reg[22] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[22]),
        .Q(lock[22]),
        .R(1'b0));
  FDRE \lock_reg[23] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[23]),
        .Q(lock[23]),
        .R(1'b0));
  FDRE \lock_reg[24] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[24]),
        .Q(lock[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[24]_i_2 
       (.CI(\lock_reg[20]_i_2_n_0 ),
        .CO({\lock_reg[24]_i_2_n_0 ,\lock_reg[24]_i_2_n_1 ,\lock_reg[24]_i_2_n_2 ,\lock_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[24:21]),
        .S({\lock[24]_i_3_n_0 ,\lock[24]_i_4_n_0 ,\lock[24]_i_5_n_0 ,\lock[24]_i_6_n_0 }));
  FDRE \lock_reg[25] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[25]),
        .Q(lock[25]),
        .R(1'b0));
  FDRE \lock_reg[26] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[26]),
        .Q(lock[26]),
        .R(1'b0));
  FDRE \lock_reg[27] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[27]),
        .Q(lock[27]),
        .R(1'b0));
  FDRE \lock_reg[28] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[28]),
        .Q(lock[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[28]_i_2 
       (.CI(\lock_reg[24]_i_2_n_0 ),
        .CO({\lock_reg[28]_i_2_n_0 ,\lock_reg[28]_i_2_n_1 ,\lock_reg[28]_i_2_n_2 ,\lock_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[28:25]),
        .S({\lock[28]_i_3_n_0 ,\lock[28]_i_4_n_0 ,\lock[28]_i_5_n_0 ,\lock[28]_i_6_n_0 }));
  FDRE \lock_reg[29] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[29]),
        .Q(lock[29]),
        .R(1'b0));
  FDRE \lock_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[2]),
        .Q(lock[2]),
        .R(1'b0));
  FDRE \lock_reg[30] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[30]),
        .Q(lock[30]),
        .R(1'b0));
  FDRE \lock_reg[31] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[31]),
        .Q(lock[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[31]_i_2 
       (.CI(\lock_reg[28]_i_2_n_0 ),
        .CO({\NLW_lock_reg[31]_i_2_CO_UNCONNECTED [3:2],\lock_reg[31]_i_2_n_2 ,\lock_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({\NLW_lock_reg[31]_i_2_O_UNCONNECTED [3],lock_next0[31:29]}),
        .S({1'b0,\lock[31]_i_3_n_0 ,\lock[31]_i_4_n_0 ,\lock[31]_i_5_n_0 }));
  FDRE \lock_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[3]),
        .Q(lock[3]),
        .R(1'b0));
  FDRE \lock_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[4]),
        .Q(lock[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\lock_reg[4]_i_2_n_0 ,\lock_reg[4]_i_2_n_1 ,\lock_reg[4]_i_2_n_2 ,\lock_reg[4]_i_2_n_3 }),
        .CYINIT(lock_next_n_0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[4:1]),
        .S({\lock[4]_i_3_n_0 ,\lock[4]_i_4_n_0 ,\lock[4]_i_5_n_0 ,\lock[4]_i_6_n_0 }));
  FDRE \lock_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[5]),
        .Q(lock[5]),
        .R(1'b0));
  FDRE \lock_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[6]),
        .Q(lock[6]),
        .R(1'b0));
  FDRE \lock_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[7]),
        .Q(lock[7]),
        .R(1'b0));
  FDRE \lock_reg[8] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[8]),
        .Q(lock[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[8]_i_2 
       (.CI(\lock_reg[4]_i_2_n_0 ),
        .CO({\lock_reg[8]_i_2_n_0 ,\lock_reg[8]_i_2_n_1 ,\lock_reg[8]_i_2_n_2 ,\lock_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[8:5]),
        .S({\lock[8]_i_3_n_0 ,\lock[8]_i_4_n_0 ,\lock[8]_i_5_n_0 ,\lock[8]_i_6_n_0 }));
  FDRE \lock_reg[9] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[9]),
        .Q(lock[9]),
        .R(1'b0));
  FDSE \multiplier_product_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[0]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [0]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \multiplier_product_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[1]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [1]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \multiplier_product_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[2]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [2]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \multiplier_product_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[3]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [3]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \multiplier_product_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[4]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [4]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \multiplier_product_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[5]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [5]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \multiplier_product_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[6]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [6]),
        .S(shift_register_reset_i_1_n_0));
  FDSE \multiplier_product_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[7]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [7]),
        .S(shift_register_reset_i_1_n_0));
  bachelor_MATRIX_VECTOR_0_0_SHIFT_REGISTER_24 shift_register
       (.Q(shift_register_state_btint_b),
        .SS(shift_register_reset),
        .matrix_vector_clock(matrix_vector_clock),
        .\shift_register_output_btint_a_reg[0]_0 (adder_subtractor_subtract_reg_n_0),
        .\shift_register_output_btint_a_reg[7]_0 (adder_subtractor_b_btint_b),
        .\shift_register_output_btint_a_reg[7]_1 (adder_subtractor_b_btint_a));
  LUT2 #(
    .INIT(4'hE)) 
    shift_register_reset_i_1
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .O(shift_register_reset_i_1_n_0));
  FDSE shift_register_reset_reg
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(1'b0),
        .Q(shift_register_reset),
        .S(shift_register_reset_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "MULTIPLIER" *) 
module bachelor_MATRIX_VECTOR_0_0_MULTIPLIER_8
   (\multiplier_product_btint_b_reg[7]_0 ,
    matrix_vector_clock,
    Q,
    \b_old_btint_b_reg[7]_0 ,
    \b_old_btint_a_reg[7]_0 ,
    \a_old_btint_b_reg[7]_0 );
  output [7:0]\multiplier_product_btint_b_reg[7]_0 ;
  input matrix_vector_clock;
  input [7:0]Q;
  input [7:0]\b_old_btint_b_reg[7]_0 ;
  input [7:0]\b_old_btint_a_reg[7]_0 ;
  input [7:0]\a_old_btint_b_reg[7]_0 ;

  wire [7:0]Q;
  wire \a_old_btint_a_reg_n_0_[0] ;
  wire \a_old_btint_a_reg_n_0_[1] ;
  wire \a_old_btint_a_reg_n_0_[2] ;
  wire \a_old_btint_a_reg_n_0_[3] ;
  wire \a_old_btint_a_reg_n_0_[4] ;
  wire \a_old_btint_a_reg_n_0_[5] ;
  wire \a_old_btint_a_reg_n_0_[6] ;
  wire \a_old_btint_a_reg_n_0_[7] ;
  wire [7:0]\a_old_btint_b_reg[7]_0 ;
  wire \a_old_btint_b_reg_n_0_[0] ;
  wire \a_old_btint_b_reg_n_0_[1] ;
  wire \a_old_btint_b_reg_n_0_[2] ;
  wire \a_old_btint_b_reg_n_0_[3] ;
  wire \a_old_btint_b_reg_n_0_[4] ;
  wire \a_old_btint_b_reg_n_0_[5] ;
  wire \a_old_btint_b_reg_n_0_[6] ;
  wire \a_old_btint_b_reg_n_0_[7] ;
  wire [7:0]adder_subtractor_b_btint_a;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a0_inferred__0/i__carry_n_3 ;
  wire [27:0]adder_subtractor_b_btint_a10;
  wire adder_subtractor_b_btint_a10_carry__0_i_1__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_i_2__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_i_3__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_i_4__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_n_0;
  wire adder_subtractor_b_btint_a10_carry__0_n_1;
  wire adder_subtractor_b_btint_a10_carry__0_n_2;
  wire adder_subtractor_b_btint_a10_carry__0_n_3;
  wire adder_subtractor_b_btint_a10_carry__0_n_4;
  wire adder_subtractor_b_btint_a10_carry__0_n_5;
  wire adder_subtractor_b_btint_a10_carry__0_n_6;
  wire adder_subtractor_b_btint_a10_carry__0_n_7;
  wire adder_subtractor_b_btint_a10_carry__1_i_1__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_i_2__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_i_3__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_i_4__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__1_n_1;
  wire adder_subtractor_b_btint_a10_carry__1_n_2;
  wire adder_subtractor_b_btint_a10_carry__1_n_3;
  wire adder_subtractor_b_btint_a10_carry__1_n_4;
  wire adder_subtractor_b_btint_a10_carry__1_n_5;
  wire adder_subtractor_b_btint_a10_carry__1_n_6;
  wire adder_subtractor_b_btint_a10_carry__1_n_7;
  wire adder_subtractor_b_btint_a10_carry__2_i_1__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_i_2__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_i_3__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_i_4__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_n_0;
  wire adder_subtractor_b_btint_a10_carry__2_n_1;
  wire adder_subtractor_b_btint_a10_carry__2_n_2;
  wire adder_subtractor_b_btint_a10_carry__2_n_3;
  wire adder_subtractor_b_btint_a10_carry__2_n_4;
  wire adder_subtractor_b_btint_a10_carry__2_n_5;
  wire adder_subtractor_b_btint_a10_carry__2_n_6;
  wire adder_subtractor_b_btint_a10_carry__2_n_7;
  wire adder_subtractor_b_btint_a10_carry__3_i_1__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_i_2__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_i_3__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_i_4__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_n_0;
  wire adder_subtractor_b_btint_a10_carry__3_n_1;
  wire adder_subtractor_b_btint_a10_carry__3_n_2;
  wire adder_subtractor_b_btint_a10_carry__3_n_3;
  wire adder_subtractor_b_btint_a10_carry__3_n_4;
  wire adder_subtractor_b_btint_a10_carry__3_n_5;
  wire adder_subtractor_b_btint_a10_carry__3_n_6;
  wire adder_subtractor_b_btint_a10_carry__3_n_7;
  wire adder_subtractor_b_btint_a10_carry__4_i_1__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_i_2__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_i_3__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_i_4__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_n_0;
  wire adder_subtractor_b_btint_a10_carry__4_n_1;
  wire adder_subtractor_b_btint_a10_carry__4_n_2;
  wire adder_subtractor_b_btint_a10_carry__4_n_3;
  wire adder_subtractor_b_btint_a10_carry__4_n_4;
  wire adder_subtractor_b_btint_a10_carry__4_n_5;
  wire adder_subtractor_b_btint_a10_carry__4_n_6;
  wire adder_subtractor_b_btint_a10_carry__4_n_7;
  wire adder_subtractor_b_btint_a10_carry__5_i_1__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_i_2__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_i_3__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_i_4__1_n_0;
  wire adder_subtractor_b_btint_a10_carry__5_n_1;
  wire adder_subtractor_b_btint_a10_carry__5_n_2;
  wire adder_subtractor_b_btint_a10_carry__5_n_3;
  wire adder_subtractor_b_btint_a10_carry__5_n_4;
  wire adder_subtractor_b_btint_a10_carry__5_n_5;
  wire adder_subtractor_b_btint_a10_carry__5_n_6;
  wire adder_subtractor_b_btint_a10_carry__5_n_7;
  wire adder_subtractor_b_btint_a10_carry_i_1__1_n_0;
  wire adder_subtractor_b_btint_a10_carry_i_2__1_n_0;
  wire adder_subtractor_b_btint_a10_carry_i_3__1_n_0;
  wire adder_subtractor_b_btint_a10_carry_i_4__1_n_0;
  wire adder_subtractor_b_btint_a10_carry_n_0;
  wire adder_subtractor_b_btint_a10_carry_n_1;
  wire adder_subtractor_b_btint_a10_carry_n_2;
  wire adder_subtractor_b_btint_a10_carry_n_3;
  wire adder_subtractor_b_btint_a10_carry_n_4;
  wire adder_subtractor_b_btint_a10_carry_n_5;
  wire adder_subtractor_b_btint_a10_carry_n_6;
  wire adder_subtractor_b_btint_a10_carry_n_7;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 ;
  wire [26:0]adder_subtractor_b_btint_a12;
  wire adder_subtractor_b_btint_a12_carry__0_i_10__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_11__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_12__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_13__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__1_n_1;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__1_n_2;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__1_n_3;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__1_n_4;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__1_n_5;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__1_n_6;
  wire adder_subtractor_b_btint_a12_carry__0_i_1__1_n_7;
  wire adder_subtractor_b_btint_a12_carry__0_i_2__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_3__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_4__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_5__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_6__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_7__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_8__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_i_9__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_n_0;
  wire adder_subtractor_b_btint_a12_carry__0_n_1;
  wire adder_subtractor_b_btint_a12_carry__0_n_2;
  wire adder_subtractor_b_btint_a12_carry__0_n_3;
  wire adder_subtractor_b_btint_a12_carry__0_n_4;
  wire adder_subtractor_b_btint_a12_carry__0_n_5;
  wire adder_subtractor_b_btint_a12_carry__0_n_6;
  wire adder_subtractor_b_btint_a12_carry__0_n_7;
  wire adder_subtractor_b_btint_a12_carry__1_i_10__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_11__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_12__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_13__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__1_n_1;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__1_n_2;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__1_n_3;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__1_n_4;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__1_n_5;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__1_n_6;
  wire adder_subtractor_b_btint_a12_carry__1_i_1__1_n_7;
  wire adder_subtractor_b_btint_a12_carry__1_i_2__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_3__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_4__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_5__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_6__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_7__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_8__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_i_9__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__1_n_1;
  wire adder_subtractor_b_btint_a12_carry__1_n_2;
  wire adder_subtractor_b_btint_a12_carry__1_n_3;
  wire adder_subtractor_b_btint_a12_carry__1_n_4;
  wire adder_subtractor_b_btint_a12_carry__1_n_5;
  wire adder_subtractor_b_btint_a12_carry__1_n_6;
  wire adder_subtractor_b_btint_a12_carry__1_n_7;
  wire adder_subtractor_b_btint_a12_carry__2_i_10__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_11__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_12__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_13__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__1_n_1;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__1_n_2;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__1_n_3;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__1_n_4;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__1_n_5;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__1_n_6;
  wire adder_subtractor_b_btint_a12_carry__2_i_1__1_n_7;
  wire adder_subtractor_b_btint_a12_carry__2_i_2__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_3__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_4__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_5__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_6__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_7__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_8__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_i_9__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_n_0;
  wire adder_subtractor_b_btint_a12_carry__2_n_1;
  wire adder_subtractor_b_btint_a12_carry__2_n_2;
  wire adder_subtractor_b_btint_a12_carry__2_n_3;
  wire adder_subtractor_b_btint_a12_carry__2_n_4;
  wire adder_subtractor_b_btint_a12_carry__2_n_5;
  wire adder_subtractor_b_btint_a12_carry__2_n_6;
  wire adder_subtractor_b_btint_a12_carry__2_n_7;
  wire adder_subtractor_b_btint_a12_carry__3_i_10__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_11__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_12__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_13__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__1_n_1;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__1_n_2;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__1_n_3;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__1_n_4;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__1_n_5;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__1_n_6;
  wire adder_subtractor_b_btint_a12_carry__3_i_1__1_n_7;
  wire adder_subtractor_b_btint_a12_carry__3_i_2__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_3__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_4__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_5__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_6__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_7__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_8__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_i_9__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_n_0;
  wire adder_subtractor_b_btint_a12_carry__3_n_1;
  wire adder_subtractor_b_btint_a12_carry__3_n_2;
  wire adder_subtractor_b_btint_a12_carry__3_n_3;
  wire adder_subtractor_b_btint_a12_carry__3_n_4;
  wire adder_subtractor_b_btint_a12_carry__3_n_5;
  wire adder_subtractor_b_btint_a12_carry__3_n_6;
  wire adder_subtractor_b_btint_a12_carry__3_n_7;
  wire adder_subtractor_b_btint_a12_carry__4_i_10__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_11__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_12__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_13__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__1_n_1;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__1_n_2;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__1_n_3;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__1_n_4;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__1_n_5;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__1_n_6;
  wire adder_subtractor_b_btint_a12_carry__4_i_1__1_n_7;
  wire adder_subtractor_b_btint_a12_carry__4_i_2__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_3__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_4__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_5__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_6__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_7__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_8__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_i_9__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_n_0;
  wire adder_subtractor_b_btint_a12_carry__4_n_1;
  wire adder_subtractor_b_btint_a12_carry__4_n_2;
  wire adder_subtractor_b_btint_a12_carry__4_n_3;
  wire adder_subtractor_b_btint_a12_carry__4_n_4;
  wire adder_subtractor_b_btint_a12_carry__4_n_5;
  wire adder_subtractor_b_btint_a12_carry__4_n_6;
  wire adder_subtractor_b_btint_a12_carry__4_n_7;
  wire adder_subtractor_b_btint_a12_carry__5_i_1__1_n_3;
  wire adder_subtractor_b_btint_a12_carry__5_i_1__1_n_6;
  wire adder_subtractor_b_btint_a12_carry__5_i_1__1_n_7;
  wire adder_subtractor_b_btint_a12_carry__5_i_2__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_3__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_4__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_5__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_6__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_i_7__1_n_0;
  wire adder_subtractor_b_btint_a12_carry__5_n_2;
  wire adder_subtractor_b_btint_a12_carry__5_n_3;
  wire adder_subtractor_b_btint_a12_carry__5_n_5;
  wire adder_subtractor_b_btint_a12_carry__5_n_6;
  wire adder_subtractor_b_btint_a12_carry__5_n_7;
  wire adder_subtractor_b_btint_a12_carry_i_10__1_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_11__1_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_12__1_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_1__1_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_1__1_n_1;
  wire adder_subtractor_b_btint_a12_carry_i_1__1_n_2;
  wire adder_subtractor_b_btint_a12_carry_i_1__1_n_3;
  wire adder_subtractor_b_btint_a12_carry_i_1__1_n_4;
  wire adder_subtractor_b_btint_a12_carry_i_1__1_n_5;
  wire adder_subtractor_b_btint_a12_carry_i_1__1_n_6;
  wire adder_subtractor_b_btint_a12_carry_i_1__1_n_7;
  wire adder_subtractor_b_btint_a12_carry_i_2__1_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_3__1_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_4__1_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_5__1_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_6__1_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_7__1_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_8__1_n_0;
  wire adder_subtractor_b_btint_a12_carry_i_9__1_n_0;
  wire adder_subtractor_b_btint_a12_carry_n_0;
  wire adder_subtractor_b_btint_a12_carry_n_1;
  wire adder_subtractor_b_btint_a12_carry_n_2;
  wire adder_subtractor_b_btint_a12_carry_n_3;
  wire adder_subtractor_b_btint_a12_carry_n_4;
  wire adder_subtractor_b_btint_a12_carry_n_5;
  wire adder_subtractor_b_btint_a12_carry_n_6;
  wire adder_subtractor_b_btint_a12_carry_n_7;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 ;
  wire [25:0]adder_subtractor_b_btint_a14;
  wire [1:0]adder_subtractor_b_btint_a16;
  wire adder_subtractor_b_btint_a1_carry__0_i_1__1_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_i_2__1_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_i_3__1_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_i_4__1_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_n_0;
  wire adder_subtractor_b_btint_a1_carry__0_n_1;
  wire adder_subtractor_b_btint_a1_carry__0_n_2;
  wire adder_subtractor_b_btint_a1_carry__0_n_3;
  wire adder_subtractor_b_btint_a1_carry__1_i_1__1_n_0;
  wire adder_subtractor_b_btint_a1_carry__1_i_2__1_n_0;
  wire adder_subtractor_b_btint_a1_carry__1_i_3__1_n_0;
  wire adder_subtractor_b_btint_a1_carry__1_n_1;
  wire adder_subtractor_b_btint_a1_carry__1_n_2;
  wire adder_subtractor_b_btint_a1_carry__1_n_3;
  wire adder_subtractor_b_btint_a1_carry_i_1__1_n_0;
  wire adder_subtractor_b_btint_a1_carry_i_2__1_n_0;
  wire adder_subtractor_b_btint_a1_carry_i_3__1_n_0;
  wire adder_subtractor_b_btint_a1_carry_i_4__1_n_0;
  wire adder_subtractor_b_btint_a1_carry_n_0;
  wire adder_subtractor_b_btint_a1_carry_n_1;
  wire adder_subtractor_b_btint_a1_carry_n_2;
  wire adder_subtractor_b_btint_a1_carry_n_3;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a1_inferred__0/i__carry_n_3 ;
  wire [31:0]adder_subtractor_b_btint_a2;
  wire [31:0]adder_subtractor_b_btint_a20_in;
  wire adder_subtractor_b_btint_a2_carry__0_i_1__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_i_2__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_i_3__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_i_4__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_n_0;
  wire adder_subtractor_b_btint_a2_carry__0_n_1;
  wire adder_subtractor_b_btint_a2_carry__0_n_2;
  wire adder_subtractor_b_btint_a2_carry__0_n_3;
  wire adder_subtractor_b_btint_a2_carry__1_i_1__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_i_2__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_i_3__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_i_4__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__1_n_1;
  wire adder_subtractor_b_btint_a2_carry__1_n_2;
  wire adder_subtractor_b_btint_a2_carry__1_n_3;
  wire adder_subtractor_b_btint_a2_carry__2_i_1__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_i_2__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_i_3__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_i_4__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_n_0;
  wire adder_subtractor_b_btint_a2_carry__2_n_1;
  wire adder_subtractor_b_btint_a2_carry__2_n_2;
  wire adder_subtractor_b_btint_a2_carry__2_n_3;
  wire adder_subtractor_b_btint_a2_carry__3_i_1__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_i_2__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_i_3__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_i_4__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_n_0;
  wire adder_subtractor_b_btint_a2_carry__3_n_1;
  wire adder_subtractor_b_btint_a2_carry__3_n_2;
  wire adder_subtractor_b_btint_a2_carry__3_n_3;
  wire adder_subtractor_b_btint_a2_carry__4_i_1__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_i_2__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_i_3__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_i_4__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_n_0;
  wire adder_subtractor_b_btint_a2_carry__4_n_1;
  wire adder_subtractor_b_btint_a2_carry__4_n_2;
  wire adder_subtractor_b_btint_a2_carry__4_n_3;
  wire adder_subtractor_b_btint_a2_carry__5_i_1__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_i_2__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_i_3__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_i_4__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_n_0;
  wire adder_subtractor_b_btint_a2_carry__5_n_1;
  wire adder_subtractor_b_btint_a2_carry__5_n_2;
  wire adder_subtractor_b_btint_a2_carry__5_n_3;
  wire adder_subtractor_b_btint_a2_carry__6_i_1__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_i_2__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_i_3__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_i_4__1_n_0;
  wire adder_subtractor_b_btint_a2_carry__6_n_1;
  wire adder_subtractor_b_btint_a2_carry__6_n_2;
  wire adder_subtractor_b_btint_a2_carry__6_n_3;
  wire adder_subtractor_b_btint_a2_carry_i_1__1_n_0;
  wire adder_subtractor_b_btint_a2_carry_i_2__1_n_0;
  wire adder_subtractor_b_btint_a2_carry_i_3__1_n_0;
  wire adder_subtractor_b_btint_a2_carry_i_4__1_n_0;
  wire adder_subtractor_b_btint_a2_carry_n_0;
  wire adder_subtractor_b_btint_a2_carry_n_1;
  wire adder_subtractor_b_btint_a2_carry_n_2;
  wire adder_subtractor_b_btint_a2_carry_n_3;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a2_inferred__2/i__carry_n_7 ;
  wire [30:0]adder_subtractor_b_btint_a4;
  wire adder_subtractor_b_btint_a4_carry__0_i_1__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_i_2__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_i_3__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_i_4__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_n_0;
  wire adder_subtractor_b_btint_a4_carry__0_n_1;
  wire adder_subtractor_b_btint_a4_carry__0_n_2;
  wire adder_subtractor_b_btint_a4_carry__0_n_3;
  wire adder_subtractor_b_btint_a4_carry__0_n_4;
  wire adder_subtractor_b_btint_a4_carry__0_n_5;
  wire adder_subtractor_b_btint_a4_carry__0_n_6;
  wire adder_subtractor_b_btint_a4_carry__0_n_7;
  wire adder_subtractor_b_btint_a4_carry__1_i_1__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_i_2__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_i_3__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_i_4__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__1_n_1;
  wire adder_subtractor_b_btint_a4_carry__1_n_2;
  wire adder_subtractor_b_btint_a4_carry__1_n_3;
  wire adder_subtractor_b_btint_a4_carry__1_n_4;
  wire adder_subtractor_b_btint_a4_carry__1_n_5;
  wire adder_subtractor_b_btint_a4_carry__1_n_6;
  wire adder_subtractor_b_btint_a4_carry__1_n_7;
  wire adder_subtractor_b_btint_a4_carry__2_i_1__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_i_2__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_i_3__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_i_4__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_n_0;
  wire adder_subtractor_b_btint_a4_carry__2_n_1;
  wire adder_subtractor_b_btint_a4_carry__2_n_2;
  wire adder_subtractor_b_btint_a4_carry__2_n_3;
  wire adder_subtractor_b_btint_a4_carry__2_n_4;
  wire adder_subtractor_b_btint_a4_carry__2_n_5;
  wire adder_subtractor_b_btint_a4_carry__2_n_6;
  wire adder_subtractor_b_btint_a4_carry__2_n_7;
  wire adder_subtractor_b_btint_a4_carry__3_i_1__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_i_2__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_i_3__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_i_4__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_n_0;
  wire adder_subtractor_b_btint_a4_carry__3_n_1;
  wire adder_subtractor_b_btint_a4_carry__3_n_2;
  wire adder_subtractor_b_btint_a4_carry__3_n_3;
  wire adder_subtractor_b_btint_a4_carry__3_n_4;
  wire adder_subtractor_b_btint_a4_carry__3_n_5;
  wire adder_subtractor_b_btint_a4_carry__3_n_6;
  wire adder_subtractor_b_btint_a4_carry__3_n_7;
  wire adder_subtractor_b_btint_a4_carry__4_i_1__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_i_2__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_i_3__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_i_4__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_n_0;
  wire adder_subtractor_b_btint_a4_carry__4_n_1;
  wire adder_subtractor_b_btint_a4_carry__4_n_2;
  wire adder_subtractor_b_btint_a4_carry__4_n_3;
  wire adder_subtractor_b_btint_a4_carry__4_n_4;
  wire adder_subtractor_b_btint_a4_carry__4_n_5;
  wire adder_subtractor_b_btint_a4_carry__4_n_6;
  wire adder_subtractor_b_btint_a4_carry__4_n_7;
  wire adder_subtractor_b_btint_a4_carry__5_i_1__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_i_2__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_i_3__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_i_4__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_n_0;
  wire adder_subtractor_b_btint_a4_carry__5_n_1;
  wire adder_subtractor_b_btint_a4_carry__5_n_2;
  wire adder_subtractor_b_btint_a4_carry__5_n_3;
  wire adder_subtractor_b_btint_a4_carry__5_n_4;
  wire adder_subtractor_b_btint_a4_carry__5_n_5;
  wire adder_subtractor_b_btint_a4_carry__5_n_6;
  wire adder_subtractor_b_btint_a4_carry__5_n_7;
  wire adder_subtractor_b_btint_a4_carry__6_i_1__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__6_i_2__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__6_i_3__1_n_0;
  wire adder_subtractor_b_btint_a4_carry__6_n_2;
  wire adder_subtractor_b_btint_a4_carry__6_n_3;
  wire adder_subtractor_b_btint_a4_carry__6_n_5;
  wire adder_subtractor_b_btint_a4_carry__6_n_6;
  wire adder_subtractor_b_btint_a4_carry__6_n_7;
  wire adder_subtractor_b_btint_a4_carry_i_1__1_n_0;
  wire adder_subtractor_b_btint_a4_carry_i_2__1_n_0;
  wire adder_subtractor_b_btint_a4_carry_i_3__1_n_0;
  wire adder_subtractor_b_btint_a4_carry_i_4__1_n_0;
  wire adder_subtractor_b_btint_a4_carry_n_0;
  wire adder_subtractor_b_btint_a4_carry_n_1;
  wire adder_subtractor_b_btint_a4_carry_n_2;
  wire adder_subtractor_b_btint_a4_carry_n_3;
  wire adder_subtractor_b_btint_a4_carry_n_4;
  wire adder_subtractor_b_btint_a4_carry_n_5;
  wire adder_subtractor_b_btint_a4_carry_n_6;
  wire adder_subtractor_b_btint_a4_carry_n_7;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 ;
  wire [29:0]adder_subtractor_b_btint_a6;
  wire adder_subtractor_b_btint_a6_carry__0_i_1__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_i_2__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_i_3__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_i_4__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_n_0;
  wire adder_subtractor_b_btint_a6_carry__0_n_1;
  wire adder_subtractor_b_btint_a6_carry__0_n_2;
  wire adder_subtractor_b_btint_a6_carry__0_n_3;
  wire adder_subtractor_b_btint_a6_carry__0_n_4;
  wire adder_subtractor_b_btint_a6_carry__0_n_5;
  wire adder_subtractor_b_btint_a6_carry__0_n_6;
  wire adder_subtractor_b_btint_a6_carry__0_n_7;
  wire adder_subtractor_b_btint_a6_carry__1_i_1__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_i_2__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_i_3__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_i_4__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__1_n_1;
  wire adder_subtractor_b_btint_a6_carry__1_n_2;
  wire adder_subtractor_b_btint_a6_carry__1_n_3;
  wire adder_subtractor_b_btint_a6_carry__1_n_4;
  wire adder_subtractor_b_btint_a6_carry__1_n_5;
  wire adder_subtractor_b_btint_a6_carry__1_n_6;
  wire adder_subtractor_b_btint_a6_carry__1_n_7;
  wire adder_subtractor_b_btint_a6_carry__2_i_1__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_i_2__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_i_3__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_i_4__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_n_0;
  wire adder_subtractor_b_btint_a6_carry__2_n_1;
  wire adder_subtractor_b_btint_a6_carry__2_n_2;
  wire adder_subtractor_b_btint_a6_carry__2_n_3;
  wire adder_subtractor_b_btint_a6_carry__2_n_4;
  wire adder_subtractor_b_btint_a6_carry__2_n_5;
  wire adder_subtractor_b_btint_a6_carry__2_n_6;
  wire adder_subtractor_b_btint_a6_carry__2_n_7;
  wire adder_subtractor_b_btint_a6_carry__3_i_1__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_i_2__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_i_3__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_i_4__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_n_0;
  wire adder_subtractor_b_btint_a6_carry__3_n_1;
  wire adder_subtractor_b_btint_a6_carry__3_n_2;
  wire adder_subtractor_b_btint_a6_carry__3_n_3;
  wire adder_subtractor_b_btint_a6_carry__3_n_4;
  wire adder_subtractor_b_btint_a6_carry__3_n_5;
  wire adder_subtractor_b_btint_a6_carry__3_n_6;
  wire adder_subtractor_b_btint_a6_carry__3_n_7;
  wire adder_subtractor_b_btint_a6_carry__4_i_1__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_i_2__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_i_3__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_i_4__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_n_0;
  wire adder_subtractor_b_btint_a6_carry__4_n_1;
  wire adder_subtractor_b_btint_a6_carry__4_n_2;
  wire adder_subtractor_b_btint_a6_carry__4_n_3;
  wire adder_subtractor_b_btint_a6_carry__4_n_4;
  wire adder_subtractor_b_btint_a6_carry__4_n_5;
  wire adder_subtractor_b_btint_a6_carry__4_n_6;
  wire adder_subtractor_b_btint_a6_carry__4_n_7;
  wire adder_subtractor_b_btint_a6_carry__5_i_1__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_i_2__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_i_3__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_i_4__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_n_0;
  wire adder_subtractor_b_btint_a6_carry__5_n_1;
  wire adder_subtractor_b_btint_a6_carry__5_n_2;
  wire adder_subtractor_b_btint_a6_carry__5_n_3;
  wire adder_subtractor_b_btint_a6_carry__5_n_4;
  wire adder_subtractor_b_btint_a6_carry__5_n_5;
  wire adder_subtractor_b_btint_a6_carry__5_n_6;
  wire adder_subtractor_b_btint_a6_carry__5_n_7;
  wire adder_subtractor_b_btint_a6_carry__6_i_1__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__6_i_2__1_n_0;
  wire adder_subtractor_b_btint_a6_carry__6_n_3;
  wire adder_subtractor_b_btint_a6_carry__6_n_6;
  wire adder_subtractor_b_btint_a6_carry__6_n_7;
  wire adder_subtractor_b_btint_a6_carry_i_1__1_n_0;
  wire adder_subtractor_b_btint_a6_carry_i_2__1_n_0;
  wire adder_subtractor_b_btint_a6_carry_i_3__1_n_0;
  wire adder_subtractor_b_btint_a6_carry_i_4__1_n_0;
  wire adder_subtractor_b_btint_a6_carry_n_0;
  wire adder_subtractor_b_btint_a6_carry_n_1;
  wire adder_subtractor_b_btint_a6_carry_n_2;
  wire adder_subtractor_b_btint_a6_carry_n_3;
  wire adder_subtractor_b_btint_a6_carry_n_4;
  wire adder_subtractor_b_btint_a6_carry_n_5;
  wire adder_subtractor_b_btint_a6_carry_n_6;
  wire adder_subtractor_b_btint_a6_carry_n_7;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 ;
  wire [28:0]adder_subtractor_b_btint_a8;
  wire adder_subtractor_b_btint_a8_carry__0_i_1__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_i_2__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_i_3__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_i_4__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_n_0;
  wire adder_subtractor_b_btint_a8_carry__0_n_1;
  wire adder_subtractor_b_btint_a8_carry__0_n_2;
  wire adder_subtractor_b_btint_a8_carry__0_n_3;
  wire adder_subtractor_b_btint_a8_carry__0_n_4;
  wire adder_subtractor_b_btint_a8_carry__0_n_5;
  wire adder_subtractor_b_btint_a8_carry__0_n_6;
  wire adder_subtractor_b_btint_a8_carry__0_n_7;
  wire adder_subtractor_b_btint_a8_carry__1_i_1__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_i_2__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_i_3__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_i_4__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__1_n_1;
  wire adder_subtractor_b_btint_a8_carry__1_n_2;
  wire adder_subtractor_b_btint_a8_carry__1_n_3;
  wire adder_subtractor_b_btint_a8_carry__1_n_4;
  wire adder_subtractor_b_btint_a8_carry__1_n_5;
  wire adder_subtractor_b_btint_a8_carry__1_n_6;
  wire adder_subtractor_b_btint_a8_carry__1_n_7;
  wire adder_subtractor_b_btint_a8_carry__2_i_1__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_i_2__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_i_3__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_i_4__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_n_0;
  wire adder_subtractor_b_btint_a8_carry__2_n_1;
  wire adder_subtractor_b_btint_a8_carry__2_n_2;
  wire adder_subtractor_b_btint_a8_carry__2_n_3;
  wire adder_subtractor_b_btint_a8_carry__2_n_4;
  wire adder_subtractor_b_btint_a8_carry__2_n_5;
  wire adder_subtractor_b_btint_a8_carry__2_n_6;
  wire adder_subtractor_b_btint_a8_carry__2_n_7;
  wire adder_subtractor_b_btint_a8_carry__3_i_1__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_i_2__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_i_3__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_i_4__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_n_0;
  wire adder_subtractor_b_btint_a8_carry__3_n_1;
  wire adder_subtractor_b_btint_a8_carry__3_n_2;
  wire adder_subtractor_b_btint_a8_carry__3_n_3;
  wire adder_subtractor_b_btint_a8_carry__3_n_4;
  wire adder_subtractor_b_btint_a8_carry__3_n_5;
  wire adder_subtractor_b_btint_a8_carry__3_n_6;
  wire adder_subtractor_b_btint_a8_carry__3_n_7;
  wire adder_subtractor_b_btint_a8_carry__4_i_1__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_i_2__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_i_3__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_i_4__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_n_0;
  wire adder_subtractor_b_btint_a8_carry__4_n_1;
  wire adder_subtractor_b_btint_a8_carry__4_n_2;
  wire adder_subtractor_b_btint_a8_carry__4_n_3;
  wire adder_subtractor_b_btint_a8_carry__4_n_4;
  wire adder_subtractor_b_btint_a8_carry__4_n_5;
  wire adder_subtractor_b_btint_a8_carry__4_n_6;
  wire adder_subtractor_b_btint_a8_carry__4_n_7;
  wire adder_subtractor_b_btint_a8_carry__5_i_1__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_i_2__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_i_3__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_i_4__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_n_0;
  wire adder_subtractor_b_btint_a8_carry__5_n_1;
  wire adder_subtractor_b_btint_a8_carry__5_n_2;
  wire adder_subtractor_b_btint_a8_carry__5_n_3;
  wire adder_subtractor_b_btint_a8_carry__5_n_4;
  wire adder_subtractor_b_btint_a8_carry__5_n_5;
  wire adder_subtractor_b_btint_a8_carry__5_n_6;
  wire adder_subtractor_b_btint_a8_carry__5_n_7;
  wire adder_subtractor_b_btint_a8_carry__6_i_1__1_n_0;
  wire adder_subtractor_b_btint_a8_carry__6_n_7;
  wire adder_subtractor_b_btint_a8_carry_i_1__1_n_0;
  wire adder_subtractor_b_btint_a8_carry_i_2__1_n_0;
  wire adder_subtractor_b_btint_a8_carry_i_3__1_n_0;
  wire adder_subtractor_b_btint_a8_carry_i_4__1_n_0;
  wire adder_subtractor_b_btint_a8_carry_n_0;
  wire adder_subtractor_b_btint_a8_carry_n_1;
  wire adder_subtractor_b_btint_a8_carry_n_2;
  wire adder_subtractor_b_btint_a8_carry_n_3;
  wire adder_subtractor_b_btint_a8_carry_n_4;
  wire adder_subtractor_b_btint_a8_carry_n_5;
  wire adder_subtractor_b_btint_a8_carry_n_6;
  wire adder_subtractor_b_btint_a8_carry_n_7;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__0/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry__6_n_7 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_0 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_1 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_2 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_3 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ;
  wire \adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 ;
  wire \adder_subtractor_b_btint_a[0]_i_1__1_n_0 ;
  wire \adder_subtractor_b_btint_a[1]_i_1__1_n_0 ;
  wire \adder_subtractor_b_btint_a[2]_i_1__1_n_0 ;
  wire \adder_subtractor_b_btint_a[3]_i_1__1_n_0 ;
  wire \adder_subtractor_b_btint_a[4]_i_1__1_n_0 ;
  wire \adder_subtractor_b_btint_a[5]_i_1__1_n_0 ;
  wire \adder_subtractor_b_btint_a[6]_i_1__1_n_0 ;
  wire \adder_subtractor_b_btint_a[7]_i_1__1_n_0 ;
  wire [7:0]adder_subtractor_b_btint_b;
  wire \adder_subtractor_b_btint_b[0]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[1]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[2]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[3]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[4]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[5]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[6]_i_1_n_0 ;
  wire \adder_subtractor_b_btint_b[7]_i_1_n_0 ;
  wire adder_subtractor_subtract_i_1__1_n_0;
  wire adder_subtractor_subtract_reg_n_0;
  wire \b_btint_a[7]_i_1__1_n_0 ;
  wire [6:0]b_btint_a_next;
  wire \b_btint_a_reg_n_0_[0] ;
  wire \b_btint_a_reg_n_0_[1] ;
  wire \b_btint_a_reg_n_0_[2] ;
  wire \b_btint_a_reg_n_0_[3] ;
  wire \b_btint_a_reg_n_0_[4] ;
  wire \b_btint_a_reg_n_0_[5] ;
  wire \b_btint_a_reg_n_0_[6] ;
  wire \b_btint_a_reg_n_0_[7] ;
  wire \b_btint_b[7]_i_1__1_n_0 ;
  wire b_btint_b_next;
  wire [6:0]b_btint_b_next0_in;
  wire \b_btint_b_reg_n_0_[0] ;
  wire \b_btint_b_reg_n_0_[1] ;
  wire \b_btint_b_reg_n_0_[2] ;
  wire \b_btint_b_reg_n_0_[3] ;
  wire \b_btint_b_reg_n_0_[4] ;
  wire \b_btint_b_reg_n_0_[5] ;
  wire \b_btint_b_reg_n_0_[6] ;
  wire \b_btint_b_reg_n_0_[7] ;
  wire [7:0]\b_old_btint_a_reg[7]_0 ;
  wire \b_old_btint_a_reg_n_0_[0] ;
  wire \b_old_btint_a_reg_n_0_[1] ;
  wire \b_old_btint_a_reg_n_0_[2] ;
  wire \b_old_btint_a_reg_n_0_[3] ;
  wire \b_old_btint_a_reg_n_0_[4] ;
  wire \b_old_btint_a_reg_n_0_[5] ;
  wire \b_old_btint_a_reg_n_0_[6] ;
  wire \b_old_btint_a_reg_n_0_[7] ;
  wire [7:0]\b_old_btint_b_reg[7]_0 ;
  wire \b_old_btint_b_reg_n_0_[0] ;
  wire \b_old_btint_b_reg_n_0_[1] ;
  wire \b_old_btint_b_reg_n_0_[2] ;
  wire \b_old_btint_b_reg_n_0_[3] ;
  wire \b_old_btint_b_reg_n_0_[4] ;
  wire \b_old_btint_b_reg_n_0_[5] ;
  wire \b_old_btint_b_reg_n_0_[6] ;
  wire i__carry__0_i_10__5_n_0;
  wire i__carry__0_i_10__6_n_0;
  wire i__carry__0_i_10__7_n_0;
  wire i__carry__0_i_11__5_n_0;
  wire i__carry__0_i_11__6_n_0;
  wire i__carry__0_i_11__7_n_0;
  wire i__carry__0_i_12__5_n_0;
  wire i__carry__0_i_12__6_n_0;
  wire i__carry__0_i_12__7_n_0;
  wire i__carry__0_i_13__5_n_0;
  wire i__carry__0_i_13__6_n_0;
  wire i__carry__0_i_13__7_n_0;
  wire i__carry__0_i_1__37_n_0;
  wire i__carry__0_i_1__37_n_1;
  wire i__carry__0_i_1__37_n_2;
  wire i__carry__0_i_1__37_n_3;
  wire i__carry__0_i_1__38_n_0;
  wire i__carry__0_i_1__38_n_1;
  wire i__carry__0_i_1__38_n_2;
  wire i__carry__0_i_1__38_n_3;
  wire i__carry__0_i_1__38_n_4;
  wire i__carry__0_i_1__38_n_5;
  wire i__carry__0_i_1__38_n_6;
  wire i__carry__0_i_1__38_n_7;
  wire i__carry__0_i_1__39_n_0;
  wire i__carry__0_i_1__39_n_1;
  wire i__carry__0_i_1__39_n_2;
  wire i__carry__0_i_1__39_n_3;
  wire i__carry__0_i_1__39_n_4;
  wire i__carry__0_i_1__39_n_5;
  wire i__carry__0_i_1__39_n_6;
  wire i__carry__0_i_1__39_n_7;
  wire i__carry__0_i_1__40_n_0;
  wire i__carry__0_i_1__41_n_0;
  wire i__carry__0_i_1__42_n_0;
  wire i__carry__0_i_1__43_n_0;
  wire i__carry__0_i_1__44_n_0;
  wire i__carry__0_i_1__45_n_0;
  wire i__carry__0_i_1__46_n_0;
  wire i__carry__0_i_1__47_n_0;
  wire i__carry__0_i_1__48_n_0;
  wire i__carry__0_i_1__49_n_0;
  wire i__carry__0_i_1__50_n_0;
  wire i__carry__0_i_1__51_n_0;
  wire i__carry__0_i_1__52_n_0;
  wire i__carry__0_i_1__53_n_0;
  wire i__carry__0_i_1__54_n_0;
  wire i__carry__0_i_1__55_n_0;
  wire i__carry__0_i_2__37_n_0;
  wire i__carry__0_i_2__38_n_0;
  wire i__carry__0_i_2__39_n_0;
  wire i__carry__0_i_2__40_n_0;
  wire i__carry__0_i_2__41_n_0;
  wire i__carry__0_i_2__42_n_0;
  wire i__carry__0_i_2__43_n_0;
  wire i__carry__0_i_2__44_n_0;
  wire i__carry__0_i_2__45_n_0;
  wire i__carry__0_i_2__46_n_0;
  wire i__carry__0_i_2__47_n_0;
  wire i__carry__0_i_2__48_n_0;
  wire i__carry__0_i_2__49_n_0;
  wire i__carry__0_i_2__50_n_0;
  wire i__carry__0_i_2__51_n_0;
  wire i__carry__0_i_2__52_n_0;
  wire i__carry__0_i_2__53_n_0;
  wire i__carry__0_i_2__54_n_0;
  wire i__carry__0_i_2__55_n_0;
  wire i__carry__0_i_3__37_n_0;
  wire i__carry__0_i_3__38_n_0;
  wire i__carry__0_i_3__39_n_0;
  wire i__carry__0_i_3__40_n_0;
  wire i__carry__0_i_3__41_n_0;
  wire i__carry__0_i_3__42_n_0;
  wire i__carry__0_i_3__43_n_0;
  wire i__carry__0_i_3__44_n_0;
  wire i__carry__0_i_3__45_n_0;
  wire i__carry__0_i_3__46_n_0;
  wire i__carry__0_i_3__47_n_0;
  wire i__carry__0_i_3__48_n_0;
  wire i__carry__0_i_3__49_n_0;
  wire i__carry__0_i_3__50_n_0;
  wire i__carry__0_i_3__51_n_0;
  wire i__carry__0_i_3__52_n_0;
  wire i__carry__0_i_3__53_n_0;
  wire i__carry__0_i_3__54_n_0;
  wire i__carry__0_i_3__55_n_0;
  wire i__carry__0_i_4__37_n_0;
  wire i__carry__0_i_4__38_n_0;
  wire i__carry__0_i_4__39_n_0;
  wire i__carry__0_i_4__40_n_0;
  wire i__carry__0_i_4__41_n_0;
  wire i__carry__0_i_4__42_n_0;
  wire i__carry__0_i_4__43_n_0;
  wire i__carry__0_i_4__44_n_0;
  wire i__carry__0_i_4__45_n_0;
  wire i__carry__0_i_4__46_n_0;
  wire i__carry__0_i_4__47_n_0;
  wire i__carry__0_i_4__48_n_0;
  wire i__carry__0_i_4__49_n_0;
  wire i__carry__0_i_4__50_n_0;
  wire i__carry__0_i_4__51_n_0;
  wire i__carry__0_i_4__52_n_0;
  wire i__carry__0_i_4__53_n_0;
  wire i__carry__0_i_4__54_n_0;
  wire i__carry__0_i_4__55_n_0;
  wire i__carry__0_i_5__13_n_0;
  wire i__carry__0_i_5__5_n_0;
  wire i__carry__0_i_5__6_n_0;
  wire i__carry__0_i_5__7_n_0;
  wire i__carry__0_i_6__13_n_0;
  wire i__carry__0_i_6__5_n_0;
  wire i__carry__0_i_6__6_n_0;
  wire i__carry__0_i_6__7_n_0;
  wire i__carry__0_i_7__13_n_0;
  wire i__carry__0_i_7__5_n_0;
  wire i__carry__0_i_7__6_n_0;
  wire i__carry__0_i_7__7_n_0;
  wire i__carry__0_i_8__13_n_0;
  wire i__carry__0_i_8__5_n_0;
  wire i__carry__0_i_8__6_n_0;
  wire i__carry__0_i_8__7_n_0;
  wire i__carry__0_i_9__5_n_0;
  wire i__carry__0_i_9__6_n_0;
  wire i__carry__0_i_9__7_n_0;
  wire i__carry__1_i_10__5_n_0;
  wire i__carry__1_i_10__6_n_0;
  wire i__carry__1_i_10__7_n_0;
  wire i__carry__1_i_11__5_n_0;
  wire i__carry__1_i_11__6_n_0;
  wire i__carry__1_i_11__7_n_0;
  wire i__carry__1_i_12__5_n_0;
  wire i__carry__1_i_12__6_n_0;
  wire i__carry__1_i_12__7_n_0;
  wire i__carry__1_i_13__5_n_0;
  wire i__carry__1_i_13__6_n_0;
  wire i__carry__1_i_13__7_n_0;
  wire i__carry__1_i_1__37_n_0;
  wire i__carry__1_i_1__37_n_1;
  wire i__carry__1_i_1__37_n_2;
  wire i__carry__1_i_1__37_n_3;
  wire i__carry__1_i_1__38_n_0;
  wire i__carry__1_i_1__38_n_1;
  wire i__carry__1_i_1__38_n_2;
  wire i__carry__1_i_1__38_n_3;
  wire i__carry__1_i_1__38_n_4;
  wire i__carry__1_i_1__38_n_5;
  wire i__carry__1_i_1__38_n_6;
  wire i__carry__1_i_1__38_n_7;
  wire i__carry__1_i_1__39_n_0;
  wire i__carry__1_i_1__39_n_1;
  wire i__carry__1_i_1__39_n_2;
  wire i__carry__1_i_1__39_n_3;
  wire i__carry__1_i_1__39_n_4;
  wire i__carry__1_i_1__39_n_5;
  wire i__carry__1_i_1__39_n_6;
  wire i__carry__1_i_1__39_n_7;
  wire i__carry__1_i_1__40_n_0;
  wire i__carry__1_i_1__41_n_0;
  wire i__carry__1_i_1__42_n_0;
  wire i__carry__1_i_1__43_n_0;
  wire i__carry__1_i_1__44_n_0;
  wire i__carry__1_i_1__45_n_0;
  wire i__carry__1_i_1__46_n_0;
  wire i__carry__1_i_1__47_n_0;
  wire i__carry__1_i_1__48_n_0;
  wire i__carry__1_i_1__49_n_0;
  wire i__carry__1_i_1__50_n_0;
  wire i__carry__1_i_1__51_n_0;
  wire i__carry__1_i_1__52_n_0;
  wire i__carry__1_i_1__53_n_0;
  wire i__carry__1_i_1__54_n_0;
  wire i__carry__1_i_1__55_n_0;
  wire i__carry__1_i_2__37_n_0;
  wire i__carry__1_i_2__38_n_0;
  wire i__carry__1_i_2__39_n_0;
  wire i__carry__1_i_2__40_n_0;
  wire i__carry__1_i_2__41_n_0;
  wire i__carry__1_i_2__42_n_0;
  wire i__carry__1_i_2__43_n_0;
  wire i__carry__1_i_2__44_n_0;
  wire i__carry__1_i_2__45_n_0;
  wire i__carry__1_i_2__46_n_0;
  wire i__carry__1_i_2__47_n_0;
  wire i__carry__1_i_2__48_n_0;
  wire i__carry__1_i_2__49_n_0;
  wire i__carry__1_i_2__50_n_0;
  wire i__carry__1_i_2__51_n_0;
  wire i__carry__1_i_2__52_n_0;
  wire i__carry__1_i_2__53_n_0;
  wire i__carry__1_i_2__54_n_0;
  wire i__carry__1_i_2__55_n_0;
  wire i__carry__1_i_3__37_n_0;
  wire i__carry__1_i_3__38_n_0;
  wire i__carry__1_i_3__39_n_0;
  wire i__carry__1_i_3__40_n_0;
  wire i__carry__1_i_3__41_n_0;
  wire i__carry__1_i_3__42_n_0;
  wire i__carry__1_i_3__43_n_0;
  wire i__carry__1_i_3__44_n_0;
  wire i__carry__1_i_3__45_n_0;
  wire i__carry__1_i_3__46_n_0;
  wire i__carry__1_i_3__47_n_0;
  wire i__carry__1_i_3__48_n_0;
  wire i__carry__1_i_3__49_n_0;
  wire i__carry__1_i_3__50_n_0;
  wire i__carry__1_i_3__51_n_0;
  wire i__carry__1_i_3__52_n_0;
  wire i__carry__1_i_3__53_n_0;
  wire i__carry__1_i_3__54_n_0;
  wire i__carry__1_i_3__55_n_0;
  wire i__carry__1_i_4__37_n_0;
  wire i__carry__1_i_4__38_n_0;
  wire i__carry__1_i_4__39_n_0;
  wire i__carry__1_i_4__40_n_0;
  wire i__carry__1_i_4__41_n_0;
  wire i__carry__1_i_4__42_n_0;
  wire i__carry__1_i_4__43_n_0;
  wire i__carry__1_i_4__44_n_0;
  wire i__carry__1_i_4__45_n_0;
  wire i__carry__1_i_4__46_n_0;
  wire i__carry__1_i_4__47_n_0;
  wire i__carry__1_i_4__48_n_0;
  wire i__carry__1_i_4__49_n_0;
  wire i__carry__1_i_4__50_n_0;
  wire i__carry__1_i_4__51_n_0;
  wire i__carry__1_i_4__52_n_0;
  wire i__carry__1_i_4__53_n_0;
  wire i__carry__1_i_4__54_n_0;
  wire i__carry__1_i_4__55_n_0;
  wire i__carry__1_i_5__13_n_0;
  wire i__carry__1_i_5__5_n_0;
  wire i__carry__1_i_5__6_n_0;
  wire i__carry__1_i_5__7_n_0;
  wire i__carry__1_i_6__13_n_0;
  wire i__carry__1_i_6__5_n_0;
  wire i__carry__1_i_6__6_n_0;
  wire i__carry__1_i_6__7_n_0;
  wire i__carry__1_i_7__13_n_0;
  wire i__carry__1_i_7__5_n_0;
  wire i__carry__1_i_7__6_n_0;
  wire i__carry__1_i_7__7_n_0;
  wire i__carry__1_i_8__13_n_0;
  wire i__carry__1_i_8__5_n_0;
  wire i__carry__1_i_8__6_n_0;
  wire i__carry__1_i_8__7_n_0;
  wire i__carry__1_i_9__5_n_0;
  wire i__carry__1_i_9__6_n_0;
  wire i__carry__1_i_9__7_n_0;
  wire i__carry__2_i_10__5_n_0;
  wire i__carry__2_i_10__6_n_0;
  wire i__carry__2_i_10__7_n_0;
  wire i__carry__2_i_11__5_n_0;
  wire i__carry__2_i_11__6_n_0;
  wire i__carry__2_i_11__7_n_0;
  wire i__carry__2_i_12__5_n_0;
  wire i__carry__2_i_12__6_n_0;
  wire i__carry__2_i_12__7_n_0;
  wire i__carry__2_i_13__5_n_0;
  wire i__carry__2_i_13__6_n_0;
  wire i__carry__2_i_13__7_n_0;
  wire i__carry__2_i_1__35_n_0;
  wire i__carry__2_i_1__35_n_1;
  wire i__carry__2_i_1__35_n_2;
  wire i__carry__2_i_1__35_n_3;
  wire i__carry__2_i_1__36_n_0;
  wire i__carry__2_i_1__36_n_1;
  wire i__carry__2_i_1__36_n_2;
  wire i__carry__2_i_1__36_n_3;
  wire i__carry__2_i_1__36_n_4;
  wire i__carry__2_i_1__36_n_5;
  wire i__carry__2_i_1__36_n_6;
  wire i__carry__2_i_1__36_n_7;
  wire i__carry__2_i_1__37_n_0;
  wire i__carry__2_i_1__37_n_1;
  wire i__carry__2_i_1__37_n_2;
  wire i__carry__2_i_1__37_n_3;
  wire i__carry__2_i_1__37_n_4;
  wire i__carry__2_i_1__37_n_5;
  wire i__carry__2_i_1__37_n_6;
  wire i__carry__2_i_1__37_n_7;
  wire i__carry__2_i_1__38_n_0;
  wire i__carry__2_i_1__39_n_0;
  wire i__carry__2_i_1__40_n_0;
  wire i__carry__2_i_1__41_n_0;
  wire i__carry__2_i_1__42_n_0;
  wire i__carry__2_i_1__43_n_0;
  wire i__carry__2_i_1__44_n_0;
  wire i__carry__2_i_1__45_n_0;
  wire i__carry__2_i_1__46_n_0;
  wire i__carry__2_i_1__47_n_0;
  wire i__carry__2_i_1__48_n_0;
  wire i__carry__2_i_1__49_n_0;
  wire i__carry__2_i_1__50_n_0;
  wire i__carry__2_i_1__51_n_0;
  wire i__carry__2_i_1__52_n_0;
  wire i__carry__2_i_1__73_n_0;
  wire i__carry__2_i_2__37_n_0;
  wire i__carry__2_i_2__38_n_0;
  wire i__carry__2_i_2__39_n_0;
  wire i__carry__2_i_2__40_n_0;
  wire i__carry__2_i_2__41_n_0;
  wire i__carry__2_i_2__42_n_0;
  wire i__carry__2_i_2__43_n_0;
  wire i__carry__2_i_2__44_n_0;
  wire i__carry__2_i_2__45_n_0;
  wire i__carry__2_i_2__46_n_0;
  wire i__carry__2_i_2__47_n_0;
  wire i__carry__2_i_2__48_n_0;
  wire i__carry__2_i_2__49_n_0;
  wire i__carry__2_i_2__50_n_0;
  wire i__carry__2_i_2__51_n_0;
  wire i__carry__2_i_2__52_n_0;
  wire i__carry__2_i_2__53_n_0;
  wire i__carry__2_i_2__54_n_0;
  wire i__carry__2_i_2__55_n_0;
  wire i__carry__2_i_3__37_n_0;
  wire i__carry__2_i_3__38_n_0;
  wire i__carry__2_i_3__39_n_0;
  wire i__carry__2_i_3__40_n_0;
  wire i__carry__2_i_3__41_n_0;
  wire i__carry__2_i_3__42_n_0;
  wire i__carry__2_i_3__43_n_0;
  wire i__carry__2_i_3__44_n_0;
  wire i__carry__2_i_3__45_n_0;
  wire i__carry__2_i_3__46_n_0;
  wire i__carry__2_i_3__47_n_0;
  wire i__carry__2_i_3__48_n_0;
  wire i__carry__2_i_3__49_n_0;
  wire i__carry__2_i_3__50_n_0;
  wire i__carry__2_i_3__51_n_0;
  wire i__carry__2_i_3__52_n_0;
  wire i__carry__2_i_3__53_n_0;
  wire i__carry__2_i_3__54_n_0;
  wire i__carry__2_i_3__55_n_0;
  wire i__carry__2_i_4__37_n_0;
  wire i__carry__2_i_4__38_n_0;
  wire i__carry__2_i_4__39_n_0;
  wire i__carry__2_i_4__40_n_0;
  wire i__carry__2_i_4__41_n_0;
  wire i__carry__2_i_4__42_n_0;
  wire i__carry__2_i_4__43_n_0;
  wire i__carry__2_i_4__44_n_0;
  wire i__carry__2_i_4__45_n_0;
  wire i__carry__2_i_4__46_n_0;
  wire i__carry__2_i_4__47_n_0;
  wire i__carry__2_i_4__48_n_0;
  wire i__carry__2_i_4__49_n_0;
  wire i__carry__2_i_4__50_n_0;
  wire i__carry__2_i_4__51_n_0;
  wire i__carry__2_i_4__52_n_0;
  wire i__carry__2_i_4__53_n_0;
  wire i__carry__2_i_4__54_n_0;
  wire i__carry__2_i_4__55_n_0;
  wire i__carry__2_i_5__13_n_0;
  wire i__carry__2_i_5__5_n_0;
  wire i__carry__2_i_5__6_n_0;
  wire i__carry__2_i_5__7_n_0;
  wire i__carry__2_i_6__13_n_0;
  wire i__carry__2_i_6__5_n_0;
  wire i__carry__2_i_6__6_n_0;
  wire i__carry__2_i_6__7_n_0;
  wire i__carry__2_i_7__13_n_0;
  wire i__carry__2_i_7__5_n_0;
  wire i__carry__2_i_7__6_n_0;
  wire i__carry__2_i_7__7_n_0;
  wire i__carry__2_i_8__13_n_0;
  wire i__carry__2_i_8__5_n_0;
  wire i__carry__2_i_8__6_n_0;
  wire i__carry__2_i_8__7_n_0;
  wire i__carry__2_i_9__5_n_0;
  wire i__carry__2_i_9__6_n_0;
  wire i__carry__2_i_9__7_n_0;
  wire i__carry__3_i_10__5_n_0;
  wire i__carry__3_i_10__6_n_0;
  wire i__carry__3_i_10__7_n_0;
  wire i__carry__3_i_11__5_n_0;
  wire i__carry__3_i_11__6_n_0;
  wire i__carry__3_i_11__7_n_0;
  wire i__carry__3_i_12__5_n_0;
  wire i__carry__3_i_12__6_n_0;
  wire i__carry__3_i_12__7_n_0;
  wire i__carry__3_i_13__5_n_0;
  wire i__carry__3_i_13__6_n_0;
  wire i__carry__3_i_13__7_n_0;
  wire i__carry__3_i_1__35_n_0;
  wire i__carry__3_i_1__35_n_1;
  wire i__carry__3_i_1__35_n_2;
  wire i__carry__3_i_1__35_n_3;
  wire i__carry__3_i_1__36_n_0;
  wire i__carry__3_i_1__36_n_1;
  wire i__carry__3_i_1__36_n_2;
  wire i__carry__3_i_1__36_n_3;
  wire i__carry__3_i_1__36_n_4;
  wire i__carry__3_i_1__36_n_5;
  wire i__carry__3_i_1__36_n_6;
  wire i__carry__3_i_1__36_n_7;
  wire i__carry__3_i_1__37_n_0;
  wire i__carry__3_i_1__37_n_1;
  wire i__carry__3_i_1__37_n_2;
  wire i__carry__3_i_1__37_n_3;
  wire i__carry__3_i_1__37_n_4;
  wire i__carry__3_i_1__37_n_5;
  wire i__carry__3_i_1__37_n_6;
  wire i__carry__3_i_1__37_n_7;
  wire i__carry__3_i_1__38_n_0;
  wire i__carry__3_i_1__39_n_0;
  wire i__carry__3_i_1__40_n_0;
  wire i__carry__3_i_1__41_n_0;
  wire i__carry__3_i_1__42_n_0;
  wire i__carry__3_i_1__43_n_0;
  wire i__carry__3_i_1__44_n_0;
  wire i__carry__3_i_1__45_n_0;
  wire i__carry__3_i_1__46_n_0;
  wire i__carry__3_i_1__47_n_0;
  wire i__carry__3_i_1__48_n_0;
  wire i__carry__3_i_1__49_n_0;
  wire i__carry__3_i_1__50_n_0;
  wire i__carry__3_i_1__51_n_0;
  wire i__carry__3_i_1__52_n_0;
  wire i__carry__3_i_2__35_n_0;
  wire i__carry__3_i_2__36_n_0;
  wire i__carry__3_i_2__37_n_0;
  wire i__carry__3_i_2__38_n_0;
  wire i__carry__3_i_2__39_n_0;
  wire i__carry__3_i_2__40_n_0;
  wire i__carry__3_i_2__41_n_0;
  wire i__carry__3_i_2__42_n_0;
  wire i__carry__3_i_2__43_n_0;
  wire i__carry__3_i_2__44_n_0;
  wire i__carry__3_i_2__45_n_0;
  wire i__carry__3_i_2__46_n_0;
  wire i__carry__3_i_2__47_n_0;
  wire i__carry__3_i_2__48_n_0;
  wire i__carry__3_i_2__49_n_0;
  wire i__carry__3_i_2__50_n_0;
  wire i__carry__3_i_2__51_n_0;
  wire i__carry__3_i_2__52_n_0;
  wire i__carry__3_i_3__35_n_0;
  wire i__carry__3_i_3__36_n_0;
  wire i__carry__3_i_3__37_n_0;
  wire i__carry__3_i_3__38_n_0;
  wire i__carry__3_i_3__39_n_0;
  wire i__carry__3_i_3__40_n_0;
  wire i__carry__3_i_3__41_n_0;
  wire i__carry__3_i_3__42_n_0;
  wire i__carry__3_i_3__43_n_0;
  wire i__carry__3_i_3__44_n_0;
  wire i__carry__3_i_3__45_n_0;
  wire i__carry__3_i_3__46_n_0;
  wire i__carry__3_i_3__47_n_0;
  wire i__carry__3_i_3__48_n_0;
  wire i__carry__3_i_3__49_n_0;
  wire i__carry__3_i_3__50_n_0;
  wire i__carry__3_i_3__51_n_0;
  wire i__carry__3_i_3__52_n_0;
  wire i__carry__3_i_4__35_n_0;
  wire i__carry__3_i_4__36_n_0;
  wire i__carry__3_i_4__37_n_0;
  wire i__carry__3_i_4__38_n_0;
  wire i__carry__3_i_4__39_n_0;
  wire i__carry__3_i_4__40_n_0;
  wire i__carry__3_i_4__41_n_0;
  wire i__carry__3_i_4__42_n_0;
  wire i__carry__3_i_4__43_n_0;
  wire i__carry__3_i_4__44_n_0;
  wire i__carry__3_i_4__45_n_0;
  wire i__carry__3_i_4__46_n_0;
  wire i__carry__3_i_4__47_n_0;
  wire i__carry__3_i_4__48_n_0;
  wire i__carry__3_i_4__49_n_0;
  wire i__carry__3_i_4__50_n_0;
  wire i__carry__3_i_4__51_n_0;
  wire i__carry__3_i_4__52_n_0;
  wire i__carry__3_i_5__5_n_0;
  wire i__carry__3_i_5__6_n_0;
  wire i__carry__3_i_5__7_n_0;
  wire i__carry__3_i_6__5_n_0;
  wire i__carry__3_i_6__6_n_0;
  wire i__carry__3_i_6__7_n_0;
  wire i__carry__3_i_7__5_n_0;
  wire i__carry__3_i_7__6_n_0;
  wire i__carry__3_i_7__7_n_0;
  wire i__carry__3_i_8__5_n_0;
  wire i__carry__3_i_8__6_n_0;
  wire i__carry__3_i_8__7_n_0;
  wire i__carry__3_i_9__5_n_0;
  wire i__carry__3_i_9__6_n_0;
  wire i__carry__3_i_9__7_n_0;
  wire i__carry__4_i_10__5_n_0;
  wire i__carry__4_i_10__6_n_0;
  wire i__carry__4_i_10__7_n_0;
  wire i__carry__4_i_11__5_n_0;
  wire i__carry__4_i_11__6_n_0;
  wire i__carry__4_i_11__7_n_0;
  wire i__carry__4_i_12__5_n_0;
  wire i__carry__4_i_12__6_n_0;
  wire i__carry__4_i_12__7_n_0;
  wire i__carry__4_i_13__5_n_0;
  wire i__carry__4_i_13__6_n_0;
  wire i__carry__4_i_13__7_n_0;
  wire i__carry__4_i_1__35_n_0;
  wire i__carry__4_i_1__35_n_1;
  wire i__carry__4_i_1__35_n_2;
  wire i__carry__4_i_1__35_n_3;
  wire i__carry__4_i_1__36_n_0;
  wire i__carry__4_i_1__36_n_1;
  wire i__carry__4_i_1__36_n_2;
  wire i__carry__4_i_1__36_n_3;
  wire i__carry__4_i_1__36_n_4;
  wire i__carry__4_i_1__36_n_5;
  wire i__carry__4_i_1__36_n_6;
  wire i__carry__4_i_1__36_n_7;
  wire i__carry__4_i_1__37_n_0;
  wire i__carry__4_i_1__37_n_1;
  wire i__carry__4_i_1__37_n_2;
  wire i__carry__4_i_1__37_n_3;
  wire i__carry__4_i_1__37_n_4;
  wire i__carry__4_i_1__37_n_5;
  wire i__carry__4_i_1__37_n_6;
  wire i__carry__4_i_1__37_n_7;
  wire i__carry__4_i_1__38_n_0;
  wire i__carry__4_i_1__39_n_0;
  wire i__carry__4_i_1__40_n_0;
  wire i__carry__4_i_1__41_n_0;
  wire i__carry__4_i_1__42_n_0;
  wire i__carry__4_i_1__43_n_0;
  wire i__carry__4_i_1__44_n_0;
  wire i__carry__4_i_1__45_n_0;
  wire i__carry__4_i_1__46_n_0;
  wire i__carry__4_i_1__47_n_0;
  wire i__carry__4_i_1__48_n_0;
  wire i__carry__4_i_1__49_n_0;
  wire i__carry__4_i_1__50_n_0;
  wire i__carry__4_i_1__51_n_0;
  wire i__carry__4_i_1__52_n_0;
  wire i__carry__4_i_2__35_n_0;
  wire i__carry__4_i_2__36_n_0;
  wire i__carry__4_i_2__37_n_0;
  wire i__carry__4_i_2__38_n_0;
  wire i__carry__4_i_2__39_n_0;
  wire i__carry__4_i_2__40_n_0;
  wire i__carry__4_i_2__41_n_0;
  wire i__carry__4_i_2__42_n_0;
  wire i__carry__4_i_2__43_n_0;
  wire i__carry__4_i_2__44_n_0;
  wire i__carry__4_i_2__45_n_0;
  wire i__carry__4_i_2__46_n_0;
  wire i__carry__4_i_2__47_n_0;
  wire i__carry__4_i_2__48_n_0;
  wire i__carry__4_i_2__49_n_0;
  wire i__carry__4_i_2__50_n_0;
  wire i__carry__4_i_2__51_n_0;
  wire i__carry__4_i_2__52_n_0;
  wire i__carry__4_i_3__35_n_0;
  wire i__carry__4_i_3__36_n_0;
  wire i__carry__4_i_3__37_n_0;
  wire i__carry__4_i_3__38_n_0;
  wire i__carry__4_i_3__39_n_0;
  wire i__carry__4_i_3__40_n_0;
  wire i__carry__4_i_3__41_n_0;
  wire i__carry__4_i_3__42_n_0;
  wire i__carry__4_i_3__43_n_0;
  wire i__carry__4_i_3__44_n_0;
  wire i__carry__4_i_3__45_n_0;
  wire i__carry__4_i_3__46_n_0;
  wire i__carry__4_i_3__47_n_0;
  wire i__carry__4_i_3__48_n_0;
  wire i__carry__4_i_3__49_n_0;
  wire i__carry__4_i_3__50_n_0;
  wire i__carry__4_i_3__51_n_0;
  wire i__carry__4_i_3__52_n_0;
  wire i__carry__4_i_4__35_n_0;
  wire i__carry__4_i_4__36_n_0;
  wire i__carry__4_i_4__37_n_0;
  wire i__carry__4_i_4__38_n_0;
  wire i__carry__4_i_4__39_n_0;
  wire i__carry__4_i_4__40_n_0;
  wire i__carry__4_i_4__41_n_0;
  wire i__carry__4_i_4__42_n_0;
  wire i__carry__4_i_4__43_n_0;
  wire i__carry__4_i_4__44_n_0;
  wire i__carry__4_i_4__45_n_0;
  wire i__carry__4_i_4__46_n_0;
  wire i__carry__4_i_4__47_n_0;
  wire i__carry__4_i_4__48_n_0;
  wire i__carry__4_i_4__49_n_0;
  wire i__carry__4_i_4__50_n_0;
  wire i__carry__4_i_4__51_n_0;
  wire i__carry__4_i_4__52_n_0;
  wire i__carry__4_i_5__5_n_0;
  wire i__carry__4_i_5__6_n_0;
  wire i__carry__4_i_5__7_n_0;
  wire i__carry__4_i_6__5_n_0;
  wire i__carry__4_i_6__6_n_0;
  wire i__carry__4_i_6__7_n_0;
  wire i__carry__4_i_7__5_n_0;
  wire i__carry__4_i_7__6_n_0;
  wire i__carry__4_i_7__7_n_0;
  wire i__carry__4_i_8__5_n_0;
  wire i__carry__4_i_8__6_n_0;
  wire i__carry__4_i_8__7_n_0;
  wire i__carry__4_i_9__5_n_0;
  wire i__carry__4_i_9__6_n_0;
  wire i__carry__4_i_9__7_n_0;
  wire i__carry__5_i_1__35_n_3;
  wire i__carry__5_i_1__36_n_3;
  wire i__carry__5_i_1__36_n_6;
  wire i__carry__5_i_1__36_n_7;
  wire i__carry__5_i_1__37_n_3;
  wire i__carry__5_i_1__37_n_6;
  wire i__carry__5_i_1__37_n_7;
  wire i__carry__5_i_1__38_n_0;
  wire i__carry__5_i_1__39_n_0;
  wire i__carry__5_i_1__40_n_0;
  wire i__carry__5_i_1__41_n_0;
  wire i__carry__5_i_1__42_n_0;
  wire i__carry__5_i_1__43_n_0;
  wire i__carry__5_i_1__44_n_0;
  wire i__carry__5_i_1__45_n_0;
  wire i__carry__5_i_1__46_n_0;
  wire i__carry__5_i_1__47_n_0;
  wire i__carry__5_i_1__48_n_0;
  wire i__carry__5_i_1__49_n_0;
  wire i__carry__5_i_1__50_n_0;
  wire i__carry__5_i_1__51_n_0;
  wire i__carry__5_i_1__52_n_0;
  wire i__carry__5_i_2__35_n_0;
  wire i__carry__5_i_2__36_n_0;
  wire i__carry__5_i_2__37_n_0;
  wire i__carry__5_i_2__38_n_0;
  wire i__carry__5_i_2__39_n_0;
  wire i__carry__5_i_2__40_n_0;
  wire i__carry__5_i_2__41_n_0;
  wire i__carry__5_i_2__42_n_0;
  wire i__carry__5_i_2__43_n_0;
  wire i__carry__5_i_2__44_n_0;
  wire i__carry__5_i_2__45_n_0;
  wire i__carry__5_i_2__46_n_0;
  wire i__carry__5_i_2__47_n_0;
  wire i__carry__5_i_2__48_n_0;
  wire i__carry__5_i_2__49_n_0;
  wire i__carry__5_i_2__50_n_0;
  wire i__carry__5_i_2__51_n_0;
  wire i__carry__5_i_2__52_n_0;
  wire i__carry__5_i_3__35_n_0;
  wire i__carry__5_i_3__36_n_0;
  wire i__carry__5_i_3__37_n_0;
  wire i__carry__5_i_3__38_n_0;
  wire i__carry__5_i_3__39_n_0;
  wire i__carry__5_i_3__40_n_0;
  wire i__carry__5_i_3__41_n_0;
  wire i__carry__5_i_3__42_n_0;
  wire i__carry__5_i_3__43_n_0;
  wire i__carry__5_i_3__44_n_0;
  wire i__carry__5_i_3__45_n_0;
  wire i__carry__5_i_3__46_n_0;
  wire i__carry__5_i_3__47_n_0;
  wire i__carry__5_i_3__48_n_0;
  wire i__carry__5_i_3__49_n_0;
  wire i__carry__5_i_3__50_n_0;
  wire i__carry__5_i_3__51_n_0;
  wire i__carry__5_i_3__52_n_0;
  wire i__carry__5_i_4__35_n_0;
  wire i__carry__5_i_4__36_n_0;
  wire i__carry__5_i_4__37_n_0;
  wire i__carry__5_i_4__38_n_0;
  wire i__carry__5_i_4__39_n_0;
  wire i__carry__5_i_4__40_n_0;
  wire i__carry__5_i_4__41_n_0;
  wire i__carry__5_i_4__42_n_0;
  wire i__carry__5_i_4__43_n_0;
  wire i__carry__5_i_4__44_n_0;
  wire i__carry__5_i_4__45_n_0;
  wire i__carry__5_i_4__46_n_0;
  wire i__carry__5_i_4__47_n_0;
  wire i__carry__5_i_4__48_n_0;
  wire i__carry__5_i_4__49_n_0;
  wire i__carry__5_i_4__50_n_0;
  wire i__carry__5_i_4__51_n_0;
  wire i__carry__5_i_4__52_n_0;
  wire i__carry__5_i_5__6_n_0;
  wire i__carry__5_i_5__7_n_0;
  wire i__carry__5_i_6__5_n_0;
  wire i__carry__5_i_6__6_n_0;
  wire i__carry__5_i_6__7_n_0;
  wire i__carry__5_i_7__5_n_0;
  wire i__carry__5_i_7__6_n_0;
  wire i__carry__5_i_7__7_n_0;
  wire i__carry__6_i_1__23_n_0;
  wire i__carry__6_i_1__24_n_0;
  wire i__carry__6_i_1__25_n_0;
  wire i__carry__6_i_1__26_n_0;
  wire i__carry__6_i_1__27_n_0;
  wire i__carry__6_i_1__28_n_0;
  wire i__carry__6_i_1__29_n_0;
  wire i__carry__6_i_1__30_n_0;
  wire i__carry__6_i_1__31_n_0;
  wire i__carry__6_i_1__32_n_0;
  wire i__carry__6_i_1__33_n_0;
  wire i__carry__6_i_1__34_n_0;
  wire i__carry__6_i_2__17_n_0;
  wire i__carry__6_i_2__18_n_0;
  wire i__carry__6_i_2__19_n_0;
  wire i__carry__6_i_2__20_n_0;
  wire i__carry__6_i_2__21_n_0;
  wire i__carry__6_i_2__22_n_0;
  wire i__carry__6_i_2__23_n_0;
  wire i__carry__6_i_2__24_n_0;
  wire i__carry__6_i_2__25_n_0;
  wire i__carry__6_i_3__11_n_0;
  wire i__carry__6_i_3__12_n_0;
  wire i__carry__6_i_3__13_n_0;
  wire i__carry__6_i_3__14_n_0;
  wire i__carry__6_i_3__15_n_0;
  wire i__carry__6_i_3__16_n_0;
  wire i__carry__6_i_4__5_n_0;
  wire i__carry__6_i_4__6_n_0;
  wire i__carry__6_i_4__7_n_0;
  wire i__carry_i_10__5_n_0;
  wire i__carry_i_10__6_n_0;
  wire i__carry_i_10__7_n_0;
  wire i__carry_i_11__5_n_0;
  wire i__carry_i_11__6_n_0;
  wire i__carry_i_11__7_n_0;
  wire i__carry_i_12__5_n_0;
  wire i__carry_i_12__6_n_0;
  wire i__carry_i_12__7_n_0;
  wire i__carry_i_1__43_n_0;
  wire i__carry_i_1__43_n_1;
  wire i__carry_i_1__43_n_2;
  wire i__carry_i_1__43_n_3;
  wire i__carry_i_1__44_n_0;
  wire i__carry_i_1__44_n_1;
  wire i__carry_i_1__44_n_2;
  wire i__carry_i_1__44_n_3;
  wire i__carry_i_1__44_n_4;
  wire i__carry_i_1__44_n_5;
  wire i__carry_i_1__44_n_6;
  wire i__carry_i_1__44_n_7;
  wire i__carry_i_1__45_n_0;
  wire i__carry_i_1__45_n_1;
  wire i__carry_i_1__45_n_2;
  wire i__carry_i_1__45_n_3;
  wire i__carry_i_1__45_n_4;
  wire i__carry_i_1__45_n_5;
  wire i__carry_i_1__45_n_6;
  wire i__carry_i_1__45_n_7;
  wire i__carry_i_1__46_n_0;
  wire i__carry_i_1__47_n_0;
  wire i__carry_i_1__48_n_0;
  wire i__carry_i_1__49_n_0;
  wire i__carry_i_1__50_n_0;
  wire i__carry_i_1__51_n_0;
  wire i__carry_i_1__52_n_0;
  wire i__carry_i_1__53_n_0;
  wire i__carry_i_1__54_n_0;
  wire i__carry_i_1__55_n_0;
  wire i__carry_i_1__56_n_0;
  wire i__carry_i_1__57_n_0;
  wire i__carry_i_1__58_n_0;
  wire i__carry_i_1__59_n_0;
  wire i__carry_i_1__60_n_0;
  wire i__carry_i_1__61_n_0;
  wire i__carry_i_1__62_n_0;
  wire i__carry_i_1__63_n_0;
  wire i__carry_i_1__64_n_0;
  wire i__carry_i_2__43_n_0;
  wire i__carry_i_2__44_n_0;
  wire i__carry_i_2__45_n_0;
  wire i__carry_i_2__46_n_0;
  wire i__carry_i_2__47_n_0;
  wire i__carry_i_2__48_n_0;
  wire i__carry_i_2__49_n_0;
  wire i__carry_i_2__50_n_0;
  wire i__carry_i_2__51_n_0;
  wire i__carry_i_2__52_n_0;
  wire i__carry_i_2__53_n_0;
  wire i__carry_i_2__54_n_0;
  wire i__carry_i_2__55_n_0;
  wire i__carry_i_2__56_n_0;
  wire i__carry_i_2__57_n_0;
  wire i__carry_i_2__58_n_0;
  wire i__carry_i_2__59_n_0;
  wire i__carry_i_2__60_n_0;
  wire i__carry_i_2__61_n_0;
  wire i__carry_i_2__62_n_0;
  wire i__carry_i_2__63_n_0;
  wire i__carry_i_2__64_n_0;
  wire i__carry_i_3__43_n_0;
  wire i__carry_i_3__44_n_0;
  wire i__carry_i_3__45_n_0;
  wire i__carry_i_3__46_n_0;
  wire i__carry_i_3__47_n_0;
  wire i__carry_i_3__48_n_0;
  wire i__carry_i_3__49_n_0;
  wire i__carry_i_3__50_n_0;
  wire i__carry_i_3__51_n_0;
  wire i__carry_i_3__52_n_0;
  wire i__carry_i_3__53_n_0;
  wire i__carry_i_3__54_n_0;
  wire i__carry_i_3__55_n_0;
  wire i__carry_i_3__56_n_0;
  wire i__carry_i_3__57_n_0;
  wire i__carry_i_3__58_n_0;
  wire i__carry_i_3__59_n_0;
  wire i__carry_i_3__60_n_0;
  wire i__carry_i_3__61_n_0;
  wire i__carry_i_3__62_n_0;
  wire i__carry_i_3__63_n_0;
  wire i__carry_i_3__64_n_0;
  wire i__carry_i_4__41_n_0;
  wire i__carry_i_4__42_n_0;
  wire i__carry_i_4__43_n_0;
  wire i__carry_i_4__44_n_0;
  wire i__carry_i_4__45_n_0;
  wire i__carry_i_4__46_n_0;
  wire i__carry_i_4__47_n_0;
  wire i__carry_i_4__48_n_0;
  wire i__carry_i_4__49_n_0;
  wire i__carry_i_4__50_n_0;
  wire i__carry_i_4__51_n_0;
  wire i__carry_i_4__52_n_0;
  wire i__carry_i_4__53_n_0;
  wire i__carry_i_4__54_n_0;
  wire i__carry_i_4__55_n_0;
  wire i__carry_i_4__56_n_0;
  wire i__carry_i_4__57_n_0;
  wire i__carry_i_4__58_n_0;
  wire i__carry_i_4__59_n_0;
  wire i__carry_i_4__60_n_0;
  wire i__carry_i_4__61_n_0;
  wire i__carry_i_5__13_n_0;
  wire i__carry_i_5__5_n_0;
  wire i__carry_i_5__6_n_0;
  wire i__carry_i_5__7_n_0;
  wire i__carry_i_6__13_n_0;
  wire i__carry_i_6__5_n_0;
  wire i__carry_i_6__6_n_0;
  wire i__carry_i_6__7_n_0;
  wire i__carry_i_7__13_n_0;
  wire i__carry_i_7__5_n_0;
  wire i__carry_i_7__6_n_0;
  wire i__carry_i_7__7_n_0;
  wire i__carry_i_8__13_n_0;
  wire i__carry_i_8__6_n_0;
  wire i__carry_i_8__7_n_0;
  wire i__carry_i_9__5_n_0;
  wire i__carry_i_9__6_n_0;
  wire i__carry_i_9__7_n_0;
  wire [31:0]lock;
  wire \lock[12]_i_3__1_n_0 ;
  wire \lock[12]_i_4__1_n_0 ;
  wire \lock[12]_i_5__1_n_0 ;
  wire \lock[12]_i_6__1_n_0 ;
  wire \lock[16]_i_3__1_n_0 ;
  wire \lock[16]_i_4__1_n_0 ;
  wire \lock[16]_i_5__1_n_0 ;
  wire \lock[16]_i_6__1_n_0 ;
  wire \lock[20]_i_3__1_n_0 ;
  wire \lock[20]_i_4__1_n_0 ;
  wire \lock[20]_i_5__1_n_0 ;
  wire \lock[20]_i_6__1_n_0 ;
  wire \lock[24]_i_3__1_n_0 ;
  wire \lock[24]_i_4__1_n_0 ;
  wire \lock[24]_i_5__1_n_0 ;
  wire \lock[24]_i_6__1_n_0 ;
  wire \lock[28]_i_3__1_n_0 ;
  wire \lock[28]_i_4__1_n_0 ;
  wire \lock[28]_i_5__1_n_0 ;
  wire \lock[28]_i_6__1_n_0 ;
  wire \lock[31]_i_3__1_n_0 ;
  wire \lock[31]_i_4__1_n_0 ;
  wire \lock[31]_i_5__1_n_0 ;
  wire \lock[4]_i_3__1_n_0 ;
  wire \lock[4]_i_4__1_n_0 ;
  wire \lock[4]_i_5__1_n_0 ;
  wire \lock[4]_i_6__1_n_0 ;
  wire \lock[8]_i_3__1_n_0 ;
  wire \lock[8]_i_4__1_n_0 ;
  wire \lock[8]_i_5__1_n_0 ;
  wire \lock[8]_i_6__1_n_0 ;
  wire [31:1]lock_next0;
  wire lock_next1;
  wire lock_next1_carry__0_i_1__1_n_0;
  wire lock_next1_carry__0_i_2__1_n_0;
  wire lock_next1_carry__0_i_3__1_n_0;
  wire lock_next1_carry__0_i_4__1_n_0;
  wire lock_next1_carry__0_i_5__1_n_0;
  wire lock_next1_carry__0_i_6__1_n_0;
  wire lock_next1_carry__0_i_7__1_n_0;
  wire lock_next1_carry__0_i_8__1_n_0;
  wire lock_next1_carry__0_n_0;
  wire lock_next1_carry__0_n_1;
  wire lock_next1_carry__0_n_2;
  wire lock_next1_carry__0_n_3;
  wire lock_next1_carry__1_i_1__1_n_0;
  wire lock_next1_carry__1_i_2__1_n_0;
  wire lock_next1_carry__1_i_3__1_n_0;
  wire lock_next1_carry__1_i_4__1_n_0;
  wire lock_next1_carry__1_i_5__1_n_0;
  wire lock_next1_carry__1_i_6__1_n_0;
  wire lock_next1_carry__1_i_7__1_n_0;
  wire lock_next1_carry__1_i_8__1_n_0;
  wire lock_next1_carry__1_n_0;
  wire lock_next1_carry__1_n_1;
  wire lock_next1_carry__1_n_2;
  wire lock_next1_carry__1_n_3;
  wire lock_next1_carry__2_i_1__1_n_0;
  wire lock_next1_carry__2_i_2__1_n_0;
  wire lock_next1_carry__2_i_3__1_n_0;
  wire lock_next1_carry__2_i_4__1_n_0;
  wire lock_next1_carry__2_i_5__1_n_0;
  wire lock_next1_carry__2_i_6__1_n_0;
  wire lock_next1_carry__2_i_7__1_n_0;
  wire lock_next1_carry__2_i_8__1_n_0;
  wire lock_next1_carry__2_n_1;
  wire lock_next1_carry__2_n_2;
  wire lock_next1_carry__2_n_3;
  wire lock_next1_carry_i_1__1_n_0;
  wire lock_next1_carry_i_2__1_n_0;
  wire lock_next1_carry_i_3__1_n_0;
  wire lock_next1_carry_i_4__1_n_0;
  wire lock_next1_carry_i_5__1_n_0;
  wire lock_next1_carry_i_6__1_n_0;
  wire lock_next1_carry_i_7__1_n_0;
  wire lock_next1_carry_i_8__1_n_0;
  wire lock_next1_carry_n_0;
  wire lock_next1_carry_n_1;
  wire lock_next1_carry_n_2;
  wire lock_next1_carry_n_3;
  wire [31:0]lock_next__0;
  wire lock_next_n_0;
  wire \lock_reg[12]_i_2__1_n_0 ;
  wire \lock_reg[12]_i_2__1_n_1 ;
  wire \lock_reg[12]_i_2__1_n_2 ;
  wire \lock_reg[12]_i_2__1_n_3 ;
  wire \lock_reg[16]_i_2__1_n_0 ;
  wire \lock_reg[16]_i_2__1_n_1 ;
  wire \lock_reg[16]_i_2__1_n_2 ;
  wire \lock_reg[16]_i_2__1_n_3 ;
  wire \lock_reg[20]_i_2__1_n_0 ;
  wire \lock_reg[20]_i_2__1_n_1 ;
  wire \lock_reg[20]_i_2__1_n_2 ;
  wire \lock_reg[20]_i_2__1_n_3 ;
  wire \lock_reg[24]_i_2__1_n_0 ;
  wire \lock_reg[24]_i_2__1_n_1 ;
  wire \lock_reg[24]_i_2__1_n_2 ;
  wire \lock_reg[24]_i_2__1_n_3 ;
  wire \lock_reg[28]_i_2__1_n_0 ;
  wire \lock_reg[28]_i_2__1_n_1 ;
  wire \lock_reg[28]_i_2__1_n_2 ;
  wire \lock_reg[28]_i_2__1_n_3 ;
  wire \lock_reg[31]_i_2__1_n_2 ;
  wire \lock_reg[31]_i_2__1_n_3 ;
  wire \lock_reg[4]_i_2__1_n_0 ;
  wire \lock_reg[4]_i_2__1_n_1 ;
  wire \lock_reg[4]_i_2__1_n_2 ;
  wire \lock_reg[4]_i_2__1_n_3 ;
  wire \lock_reg[8]_i_2__1_n_0 ;
  wire \lock_reg[8]_i_2__1_n_1 ;
  wire \lock_reg[8]_i_2__1_n_2 ;
  wire \lock_reg[8]_i_2__1_n_3 ;
  wire matrix_vector_clock;
  wire [7:0]\multiplier_product_btint_b_reg[7]_0 ;
  wire p_0_in;
  wire shift_register_reset;
  wire shift_register_reset_i_1__1_n_0;
  wire [7:0]shift_register_state_btint_b;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:3]NLW_adder_subtractor_b_btint_a10_carry__5_CO_UNCONNECTED;
  wire [3:3]\NLW_adder_subtractor_b_btint_a10_inferred__0/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a10_inferred__1/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a10_inferred__2/i__carry__5_CO_UNCONNECTED ;
  wire [3:2]NLW_adder_subtractor_b_btint_a12_carry__5_CO_UNCONNECTED;
  wire [3:3]NLW_adder_subtractor_b_btint_a12_carry__5_O_UNCONNECTED;
  wire [3:1]NLW_adder_subtractor_b_btint_a12_carry__5_i_1__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_subtractor_b_btint_a12_carry__5_i_1__1_O_UNCONNECTED;
  wire [3:2]\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_O_UNCONNECTED ;
  wire [3:0]NLW_adder_subtractor_b_btint_a1_carry_O_UNCONNECTED;
  wire [3:0]NLW_adder_subtractor_b_btint_a1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_adder_subtractor_b_btint_a1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_adder_subtractor_b_btint_a1_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:3]NLW_adder_subtractor_b_btint_a2_carry__6_CO_UNCONNECTED;
  wire [3:3]\NLW_adder_subtractor_b_btint_a2_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a2_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a2_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]NLW_adder_subtractor_b_btint_a4_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_adder_subtractor_b_btint_a4_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_O_UNCONNECTED ;
  wire [3:1]NLW_adder_subtractor_b_btint_a6_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_adder_subtractor_b_btint_a6_carry__6_O_UNCONNECTED;
  wire [3:1]\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_O_UNCONNECTED ;
  wire [3:0]NLW_adder_subtractor_b_btint_a8_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_adder_subtractor_b_btint_a8_carry__6_O_UNCONNECTED;
  wire [3:0]\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:0]\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_O_UNCONNECTED ;
  wire [3:1]NLW_i__carry__5_i_1__35_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__5_i_1__35_O_UNCONNECTED;
  wire [3:1]NLW_i__carry__5_i_1__36_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__5_i_1__36_O_UNCONNECTED;
  wire [3:1]NLW_i__carry__5_i_1__37_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__5_i_1__37_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_lock_next1_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_lock_reg[31]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_lock_reg[31]_i_2__1_O_UNCONNECTED ;

  FDRE \a_old_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(Q[0]),
        .Q(\a_old_btint_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(Q[1]),
        .Q(\a_old_btint_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(Q[2]),
        .Q(\a_old_btint_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(Q[3]),
        .Q(\a_old_btint_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(Q[4]),
        .Q(\a_old_btint_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(Q[5]),
        .Q(\a_old_btint_a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(Q[6]),
        .Q(\a_old_btint_a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_old_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(Q[7]),
        .Q(\a_old_btint_a_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [0]),
        .Q(\a_old_btint_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [1]),
        .Q(\a_old_btint_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [2]),
        .Q(\a_old_btint_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [3]),
        .Q(\a_old_btint_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [4]),
        .Q(\a_old_btint_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [5]),
        .Q(\a_old_btint_b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [6]),
        .Q(\a_old_btint_b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_old_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\a_old_btint_b_reg[7]_0 [7]),
        .Q(\a_old_btint_b_reg_n_0_[7] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__46_n_0,i__carry_i_2__43_n_0,i__carry_i_3__43_n_0,i__carry_i_4__56_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__13_n_0,i__carry_i_6__13_n_0,i__carry_i_7__13_n_0,i__carry_i_8__13_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a0_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__40_n_0,i__carry__0_i_2__37_n_0,i__carry__0_i_3__37_n_0,i__carry__0_i_4__37_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_5__13_n_0,i__carry__0_i_6__13_n_0,i__carry__0_i_7__13_n_0,i__carry__0_i_8__13_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a0_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__40_n_0,i__carry__1_i_2__37_n_0,i__carry__1_i_3__37_n_0,i__carry__1_i_4__37_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_5__13_n_0,i__carry__1_i_6__13_n_0,i__carry__1_i_7__13_n_0,i__carry__1_i_8__13_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \adder_subtractor_b_btint_a0_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a0_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__73_n_0,i__carry__2_i_2__37_n_0,i__carry__2_i_3__37_n_0,i__carry__2_i_4__37_n_0}),
        .O(\NLW_adder_subtractor_b_btint_a0_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_5__13_n_0,i__carry__2_i_6__13_n_0,i__carry__2_i_7__13_n_0,i__carry__2_i_8__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a10_carry_n_0,adder_subtractor_b_btint_a10_carry_n_1,adder_subtractor_b_btint_a10_carry_n_2,adder_subtractor_b_btint_a10_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12_carry_n_5,adder_subtractor_b_btint_a12_carry_n_6,adder_subtractor_b_btint_a12_carry_n_7,\b_old_btint_a_reg_n_0_[4] }),
        .O({adder_subtractor_b_btint_a10_carry_n_4,adder_subtractor_b_btint_a10_carry_n_5,adder_subtractor_b_btint_a10_carry_n_6,adder_subtractor_b_btint_a10_carry_n_7}),
        .S({adder_subtractor_b_btint_a10_carry_i_1__1_n_0,adder_subtractor_b_btint_a10_carry_i_2__1_n_0,adder_subtractor_b_btint_a10_carry_i_3__1_n_0,adder_subtractor_b_btint_a10_carry_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__0
       (.CI(adder_subtractor_b_btint_a10_carry_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__0_n_0,adder_subtractor_b_btint_a10_carry__0_n_1,adder_subtractor_b_btint_a10_carry__0_n_2,adder_subtractor_b_btint_a10_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__0_n_5,adder_subtractor_b_btint_a12_carry__0_n_6,adder_subtractor_b_btint_a12_carry__0_n_7,adder_subtractor_b_btint_a12_carry_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__0_n_4,adder_subtractor_b_btint_a10_carry__0_n_5,adder_subtractor_b_btint_a10_carry__0_n_6,adder_subtractor_b_btint_a10_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__0_i_1__1_n_0,adder_subtractor_b_btint_a10_carry__0_i_2__1_n_0,adder_subtractor_b_btint_a10_carry__0_i_3__1_n_0,adder_subtractor_b_btint_a10_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_1__1
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_5),
        .O(adder_subtractor_b_btint_a10_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_6),
        .O(adder_subtractor_b_btint_a10_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_7),
        .O(adder_subtractor_b_btint_a10_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__0_i_4__1
       (.I0(adder_subtractor_b_btint_a12_carry_n_4),
        .O(adder_subtractor_b_btint_a10_carry__0_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__1
       (.CI(adder_subtractor_b_btint_a10_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__1_n_0,adder_subtractor_b_btint_a10_carry__1_n_1,adder_subtractor_b_btint_a10_carry__1_n_2,adder_subtractor_b_btint_a10_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__1_n_5,adder_subtractor_b_btint_a12_carry__1_n_6,adder_subtractor_b_btint_a12_carry__1_n_7,adder_subtractor_b_btint_a12_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__1_n_4,adder_subtractor_b_btint_a10_carry__1_n_5,adder_subtractor_b_btint_a10_carry__1_n_6,adder_subtractor_b_btint_a10_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__1_i_1__1_n_0,adder_subtractor_b_btint_a10_carry__1_i_2__1_n_0,adder_subtractor_b_btint_a10_carry__1_i_3__1_n_0,adder_subtractor_b_btint_a10_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_1__1
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_5),
        .O(adder_subtractor_b_btint_a10_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_6),
        .O(adder_subtractor_b_btint_a10_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_7),
        .O(adder_subtractor_b_btint_a10_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__1_i_4__1
       (.I0(adder_subtractor_b_btint_a12_carry__0_n_4),
        .O(adder_subtractor_b_btint_a10_carry__1_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__2
       (.CI(adder_subtractor_b_btint_a10_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__2_n_0,adder_subtractor_b_btint_a10_carry__2_n_1,adder_subtractor_b_btint_a10_carry__2_n_2,adder_subtractor_b_btint_a10_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__2_n_5,adder_subtractor_b_btint_a12_carry__2_n_6,adder_subtractor_b_btint_a12_carry__2_n_7,adder_subtractor_b_btint_a12_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__2_n_4,adder_subtractor_b_btint_a10_carry__2_n_5,adder_subtractor_b_btint_a10_carry__2_n_6,adder_subtractor_b_btint_a10_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__2_i_1__1_n_0,adder_subtractor_b_btint_a10_carry__2_i_2__1_n_0,adder_subtractor_b_btint_a10_carry__2_i_3__1_n_0,adder_subtractor_b_btint_a10_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_1__1
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_5),
        .O(adder_subtractor_b_btint_a10_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_6),
        .O(adder_subtractor_b_btint_a10_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_7),
        .O(adder_subtractor_b_btint_a10_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__2_i_4__1
       (.I0(adder_subtractor_b_btint_a12_carry__1_n_4),
        .O(adder_subtractor_b_btint_a10_carry__2_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__3
       (.CI(adder_subtractor_b_btint_a10_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__3_n_0,adder_subtractor_b_btint_a10_carry__3_n_1,adder_subtractor_b_btint_a10_carry__3_n_2,adder_subtractor_b_btint_a10_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__3_n_5,adder_subtractor_b_btint_a12_carry__3_n_6,adder_subtractor_b_btint_a12_carry__3_n_7,adder_subtractor_b_btint_a12_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__3_n_4,adder_subtractor_b_btint_a10_carry__3_n_5,adder_subtractor_b_btint_a10_carry__3_n_6,adder_subtractor_b_btint_a10_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__3_i_1__1_n_0,adder_subtractor_b_btint_a10_carry__3_i_2__1_n_0,adder_subtractor_b_btint_a10_carry__3_i_3__1_n_0,adder_subtractor_b_btint_a10_carry__3_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_1__1
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_5),
        .O(adder_subtractor_b_btint_a10_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_6),
        .O(adder_subtractor_b_btint_a10_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_7),
        .O(adder_subtractor_b_btint_a10_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__3_i_4__1
       (.I0(adder_subtractor_b_btint_a12_carry__2_n_4),
        .O(adder_subtractor_b_btint_a10_carry__3_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__4
       (.CI(adder_subtractor_b_btint_a10_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a10_carry__4_n_0,adder_subtractor_b_btint_a10_carry__4_n_1,adder_subtractor_b_btint_a10_carry__4_n_2,adder_subtractor_b_btint_a10_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__4_n_5,adder_subtractor_b_btint_a12_carry__4_n_6,adder_subtractor_b_btint_a12_carry__4_n_7,adder_subtractor_b_btint_a12_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__4_n_4,adder_subtractor_b_btint_a10_carry__4_n_5,adder_subtractor_b_btint_a10_carry__4_n_6,adder_subtractor_b_btint_a10_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__4_i_1__1_n_0,adder_subtractor_b_btint_a10_carry__4_i_2__1_n_0,adder_subtractor_b_btint_a10_carry__4_i_3__1_n_0,adder_subtractor_b_btint_a10_carry__4_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_1__1
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_5),
        .O(adder_subtractor_b_btint_a10_carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_6),
        .O(adder_subtractor_b_btint_a10_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_7),
        .O(adder_subtractor_b_btint_a10_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__4_i_4__1
       (.I0(adder_subtractor_b_btint_a12_carry__3_n_4),
        .O(adder_subtractor_b_btint_a10_carry__4_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a10_carry__5
       (.CI(adder_subtractor_b_btint_a10_carry__4_n_0),
        .CO({NLW_adder_subtractor_b_btint_a10_carry__5_CO_UNCONNECTED[3],adder_subtractor_b_btint_a10_carry__5_n_1,adder_subtractor_b_btint_a10_carry__5_n_2,adder_subtractor_b_btint_a10_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a12_carry__5_n_6,adder_subtractor_b_btint_a12_carry__5_n_7,adder_subtractor_b_btint_a12_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a10_carry__5_n_4,adder_subtractor_b_btint_a10_carry__5_n_5,adder_subtractor_b_btint_a10_carry__5_n_6,adder_subtractor_b_btint_a10_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a10_carry__5_i_1__1_n_0,adder_subtractor_b_btint_a10_carry__5_i_2__1_n_0,adder_subtractor_b_btint_a10_carry__5_i_3__1_n_0,adder_subtractor_b_btint_a10_carry__5_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_1__1
       (.I0(adder_subtractor_b_btint_a12_carry__5_n_5),
        .O(adder_subtractor_b_btint_a10_carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry__5_n_6),
        .O(adder_subtractor_b_btint_a10_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry__5_n_7),
        .O(adder_subtractor_b_btint_a10_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry__5_i_4__1
       (.I0(adder_subtractor_b_btint_a12_carry__4_n_4),
        .O(adder_subtractor_b_btint_a10_carry__5_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry_i_1__1
       (.I0(adder_subtractor_b_btint_a12_carry_n_5),
        .O(adder_subtractor_b_btint_a10_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry_n_6),
        .O(adder_subtractor_b_btint_a10_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a10_carry_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry_n_7),
        .O(adder_subtractor_b_btint_a10_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a10_carry_i_4__1
       (.I0(\b_old_btint_a_reg_n_0_[4] ),
        .I1(\b_old_btint_b_reg_n_0_[4] ),
        .O(adder_subtractor_b_btint_a10_carry_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12[2:0],\b_old_btint_a_reg[7]_0 [4]}),
        .O(adder_subtractor_b_btint_a10[3:0]),
        .S({i__carry_i_1__47_n_0,i__carry_i_2__45_n_0,i__carry_i_3__45_n_0,i__carry_i_4__41_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[6:3]),
        .O(adder_subtractor_b_btint_a10[7:4]),
        .S({i__carry__0_i_1__41_n_0,i__carry__0_i_2__39_n_0,i__carry__0_i_3__39_n_0,i__carry__0_i_4__39_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[10:7]),
        .O(adder_subtractor_b_btint_a10[11:8]),
        .S({i__carry__1_i_1__41_n_0,i__carry__1_i_2__39_n_0,i__carry__1_i_3__39_n_0,i__carry__1_i_4__39_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[14:11]),
        .O(adder_subtractor_b_btint_a10[15:12]),
        .S({i__carry__2_i_1__38_n_0,i__carry__2_i_2__39_n_0,i__carry__2_i_3__39_n_0,i__carry__2_i_4__39_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[18:15]),
        .O(adder_subtractor_b_btint_a10[19:16]),
        .S({i__carry__3_i_1__38_n_0,i__carry__3_i_2__36_n_0,i__carry__3_i_3__36_n_0,i__carry__3_i_4__36_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a12[22:19]),
        .O(adder_subtractor_b_btint_a10[23:20]),
        .S({i__carry__4_i_1__38_n_0,i__carry__4_i_2__36_n_0,i__carry__4_i_3__36_n_0,i__carry__4_i_4__36_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a10_inferred__0/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a10_inferred__0/i__carry__5_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a10_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a12[25:23]}),
        .O(adder_subtractor_b_btint_a10[27:24]),
        .S({i__carry__5_i_1__38_n_0,i__carry__5_i_2__36_n_0,i__carry__5_i_3__36_n_0,i__carry__5_i_4__36_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[4] }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__52_n_0,i__carry_i_2__51_n_0,i__carry_i_3__51_n_0,i__carry_i_4__46_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__46_n_0,i__carry__0_i_2__45_n_0,i__carry__0_i_3__45_n_0,i__carry__0_i_4__45_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__46_n_0,i__carry__1_i_2__45_n_0,i__carry__1_i_3__45_n_0,i__carry__1_i_4__45_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__43_n_0,i__carry__2_i_2__45_n_0,i__carry__2_i_3__45_n_0,i__carry__2_i_4__45_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__43_n_0,i__carry__3_i_2__42_n_0,i__carry__3_i_3__42_n_0,i__carry__3_i_4__42_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__43_n_0,i__carry__4_i_2__42_n_0,i__carry__4_i_3__42_n_0,i__carry__4_i_4__42_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a10_inferred__1/i__carry__5_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__43_n_0,i__carry__5_i_2__42_n_0,i__carry__5_i_3__42_n_0,i__carry__5_i_4__42_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 ,Q[4]}),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__57_n_0,i__carry_i_2__57_n_0,i__carry_i_3__57_n_0,i__carry_i_4__51_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__51_n_0,i__carry__0_i_2__51_n_0,i__carry__0_i_3__51_n_0,i__carry__0_i_4__51_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__51_n_0,i__carry__1_i_2__51_n_0,i__carry__1_i_3__51_n_0,i__carry__1_i_4__51_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__48_n_0,i__carry__2_i_2__51_n_0,i__carry__2_i_3__51_n_0,i__carry__2_i_4__51_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__48_n_0,i__carry__3_i_2__48_n_0,i__carry__3_i_3__48_n_0,i__carry__3_i_4__48_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__48_n_0,i__carry__4_i_2__48_n_0,i__carry__4_i_3__48_n_0,i__carry__4_i_4__48_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a10_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a10_inferred__2/i__carry__5_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__48_n_0,i__carry__5_i_2__48_n_0,i__carry__5_i_3__48_n_0,i__carry__5_i_4__48_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a12_carry_n_0,adder_subtractor_b_btint_a12_carry_n_1,adder_subtractor_b_btint_a12_carry_n_2,adder_subtractor_b_btint_a12_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12_carry_i_1__1_n_5,adder_subtractor_b_btint_a12_carry_i_1__1_n_6,adder_subtractor_b_btint_a12_carry_i_1__1_n_7,\b_old_btint_a_reg_n_0_[5] }),
        .O({adder_subtractor_b_btint_a12_carry_n_4,adder_subtractor_b_btint_a12_carry_n_5,adder_subtractor_b_btint_a12_carry_n_6,adder_subtractor_b_btint_a12_carry_n_7}),
        .S({adder_subtractor_b_btint_a12_carry_i_2__1_n_0,adder_subtractor_b_btint_a12_carry_i_3__1_n_0,adder_subtractor_b_btint_a12_carry_i_4__1_n_0,adder_subtractor_b_btint_a12_carry_i_5__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__0
       (.CI(adder_subtractor_b_btint_a12_carry_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__0_n_0,adder_subtractor_b_btint_a12_carry__0_n_1,adder_subtractor_b_btint_a12_carry__0_n_2,adder_subtractor_b_btint_a12_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__0_i_1__1_n_5,adder_subtractor_b_btint_a12_carry__0_i_1__1_n_6,adder_subtractor_b_btint_a12_carry__0_i_1__1_n_7,adder_subtractor_b_btint_a12_carry_i_1__1_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__0_n_4,adder_subtractor_b_btint_a12_carry__0_n_5,adder_subtractor_b_btint_a12_carry__0_n_6,adder_subtractor_b_btint_a12_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__0_i_2__1_n_0,adder_subtractor_b_btint_a12_carry__0_i_3__1_n_0,adder_subtractor_b_btint_a12_carry__0_i_4__1_n_0,adder_subtractor_b_btint_a12_carry__0_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_10__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_10__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_11__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_11__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_12__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_12__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__0_i_13__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__0_i_13__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__0_i_1__1
       (.CI(adder_subtractor_b_btint_a12_carry_i_1__1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__0_i_1__1_n_0,adder_subtractor_b_btint_a12_carry__0_i_1__1_n_1,adder_subtractor_b_btint_a12_carry__0_i_1__1_n_2,adder_subtractor_b_btint_a12_carry__0_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__0_i_6__1_n_0,adder_subtractor_b_btint_a12_carry__0_i_7__1_n_0,adder_subtractor_b_btint_a12_carry__0_i_8__1_n_0,adder_subtractor_b_btint_a12_carry__0_i_9__1_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__0_i_1__1_n_4,adder_subtractor_b_btint_a12_carry__0_i_1__1_n_5,adder_subtractor_b_btint_a12_carry__0_i_1__1_n_6,adder_subtractor_b_btint_a12_carry__0_i_1__1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__0_i_10__1_n_0,adder_subtractor_b_btint_a12_carry__0_i_11__1_n_0,adder_subtractor_b_btint_a12_carry__0_i_12__1_n_0,adder_subtractor_b_btint_a12_carry__0_i_13__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1__1_n_5),
        .O(adder_subtractor_b_btint_a12_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1__1_n_6),
        .O(adder_subtractor_b_btint_a12_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_4__1
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1__1_n_7),
        .O(adder_subtractor_b_btint_a12_carry__0_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_5__1
       (.I0(adder_subtractor_b_btint_a12_carry_i_1__1_n_4),
        .O(adder_subtractor_b_btint_a12_carry__0_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_6__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_7__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_8__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__0_i_9__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__0_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__1
       (.CI(adder_subtractor_b_btint_a12_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__1_n_0,adder_subtractor_b_btint_a12_carry__1_n_1,adder_subtractor_b_btint_a12_carry__1_n_2,adder_subtractor_b_btint_a12_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__1_i_1__1_n_5,adder_subtractor_b_btint_a12_carry__1_i_1__1_n_6,adder_subtractor_b_btint_a12_carry__1_i_1__1_n_7,adder_subtractor_b_btint_a12_carry__0_i_1__1_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__1_n_4,adder_subtractor_b_btint_a12_carry__1_n_5,adder_subtractor_b_btint_a12_carry__1_n_6,adder_subtractor_b_btint_a12_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__1_i_2__1_n_0,adder_subtractor_b_btint_a12_carry__1_i_3__1_n_0,adder_subtractor_b_btint_a12_carry__1_i_4__1_n_0,adder_subtractor_b_btint_a12_carry__1_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_10__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_10__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_11__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_11__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_12__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_12__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__1_i_13__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__1_i_13__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__1_i_1__1
       (.CI(adder_subtractor_b_btint_a12_carry__0_i_1__1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__1_i_1__1_n_0,adder_subtractor_b_btint_a12_carry__1_i_1__1_n_1,adder_subtractor_b_btint_a12_carry__1_i_1__1_n_2,adder_subtractor_b_btint_a12_carry__1_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__1_i_6__1_n_0,adder_subtractor_b_btint_a12_carry__1_i_7__1_n_0,adder_subtractor_b_btint_a12_carry__1_i_8__1_n_0,adder_subtractor_b_btint_a12_carry__1_i_9__1_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__1_i_1__1_n_4,adder_subtractor_b_btint_a12_carry__1_i_1__1_n_5,adder_subtractor_b_btint_a12_carry__1_i_1__1_n_6,adder_subtractor_b_btint_a12_carry__1_i_1__1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__1_i_10__1_n_0,adder_subtractor_b_btint_a12_carry__1_i_11__1_n_0,adder_subtractor_b_btint_a12_carry__1_i_12__1_n_0,adder_subtractor_b_btint_a12_carry__1_i_13__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1__1_n_5),
        .O(adder_subtractor_b_btint_a12_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1__1_n_6),
        .O(adder_subtractor_b_btint_a12_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_4__1
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1__1_n_7),
        .O(adder_subtractor_b_btint_a12_carry__1_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_5__1
       (.I0(adder_subtractor_b_btint_a12_carry__0_i_1__1_n_4),
        .O(adder_subtractor_b_btint_a12_carry__1_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_6__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_7__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_8__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__1_i_9__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__1_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__2
       (.CI(adder_subtractor_b_btint_a12_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__2_n_0,adder_subtractor_b_btint_a12_carry__2_n_1,adder_subtractor_b_btint_a12_carry__2_n_2,adder_subtractor_b_btint_a12_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__2_i_1__1_n_5,adder_subtractor_b_btint_a12_carry__2_i_1__1_n_6,adder_subtractor_b_btint_a12_carry__2_i_1__1_n_7,adder_subtractor_b_btint_a12_carry__1_i_1__1_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__2_n_4,adder_subtractor_b_btint_a12_carry__2_n_5,adder_subtractor_b_btint_a12_carry__2_n_6,adder_subtractor_b_btint_a12_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__2_i_2__1_n_0,adder_subtractor_b_btint_a12_carry__2_i_3__1_n_0,adder_subtractor_b_btint_a12_carry__2_i_4__1_n_0,adder_subtractor_b_btint_a12_carry__2_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_10__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_10__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_11__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_11__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_12__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_12__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__2_i_13__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__2_i_13__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__2_i_1__1
       (.CI(adder_subtractor_b_btint_a12_carry__1_i_1__1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__2_i_1__1_n_0,adder_subtractor_b_btint_a12_carry__2_i_1__1_n_1,adder_subtractor_b_btint_a12_carry__2_i_1__1_n_2,adder_subtractor_b_btint_a12_carry__2_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__2_i_6__1_n_0,adder_subtractor_b_btint_a12_carry__2_i_7__1_n_0,adder_subtractor_b_btint_a12_carry__2_i_8__1_n_0,adder_subtractor_b_btint_a12_carry__2_i_9__1_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__2_i_1__1_n_4,adder_subtractor_b_btint_a12_carry__2_i_1__1_n_5,adder_subtractor_b_btint_a12_carry__2_i_1__1_n_6,adder_subtractor_b_btint_a12_carry__2_i_1__1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__2_i_10__1_n_0,adder_subtractor_b_btint_a12_carry__2_i_11__1_n_0,adder_subtractor_b_btint_a12_carry__2_i_12__1_n_0,adder_subtractor_b_btint_a12_carry__2_i_13__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1__1_n_5),
        .O(adder_subtractor_b_btint_a12_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1__1_n_6),
        .O(adder_subtractor_b_btint_a12_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_4__1
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1__1_n_7),
        .O(adder_subtractor_b_btint_a12_carry__2_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_5__1
       (.I0(adder_subtractor_b_btint_a12_carry__1_i_1__1_n_4),
        .O(adder_subtractor_b_btint_a12_carry__2_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_6__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_7__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_8__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__2_i_9__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__2_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__3
       (.CI(adder_subtractor_b_btint_a12_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__3_n_0,adder_subtractor_b_btint_a12_carry__3_n_1,adder_subtractor_b_btint_a12_carry__3_n_2,adder_subtractor_b_btint_a12_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__3_i_1__1_n_5,adder_subtractor_b_btint_a12_carry__3_i_1__1_n_6,adder_subtractor_b_btint_a12_carry__3_i_1__1_n_7,adder_subtractor_b_btint_a12_carry__2_i_1__1_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__3_n_4,adder_subtractor_b_btint_a12_carry__3_n_5,adder_subtractor_b_btint_a12_carry__3_n_6,adder_subtractor_b_btint_a12_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__3_i_2__1_n_0,adder_subtractor_b_btint_a12_carry__3_i_3__1_n_0,adder_subtractor_b_btint_a12_carry__3_i_4__1_n_0,adder_subtractor_b_btint_a12_carry__3_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_10__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_10__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_11__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_11__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_12__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_12__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__3_i_13__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__3_i_13__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__3_i_1__1
       (.CI(adder_subtractor_b_btint_a12_carry__2_i_1__1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__3_i_1__1_n_0,adder_subtractor_b_btint_a12_carry__3_i_1__1_n_1,adder_subtractor_b_btint_a12_carry__3_i_1__1_n_2,adder_subtractor_b_btint_a12_carry__3_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__3_i_6__1_n_0,adder_subtractor_b_btint_a12_carry__3_i_7__1_n_0,adder_subtractor_b_btint_a12_carry__3_i_8__1_n_0,adder_subtractor_b_btint_a12_carry__3_i_9__1_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__3_i_1__1_n_4,adder_subtractor_b_btint_a12_carry__3_i_1__1_n_5,adder_subtractor_b_btint_a12_carry__3_i_1__1_n_6,adder_subtractor_b_btint_a12_carry__3_i_1__1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__3_i_10__1_n_0,adder_subtractor_b_btint_a12_carry__3_i_11__1_n_0,adder_subtractor_b_btint_a12_carry__3_i_12__1_n_0,adder_subtractor_b_btint_a12_carry__3_i_13__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1__1_n_5),
        .O(adder_subtractor_b_btint_a12_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1__1_n_6),
        .O(adder_subtractor_b_btint_a12_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_4__1
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1__1_n_7),
        .O(adder_subtractor_b_btint_a12_carry__3_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_5__1
       (.I0(adder_subtractor_b_btint_a12_carry__2_i_1__1_n_4),
        .O(adder_subtractor_b_btint_a12_carry__3_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_6__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_7__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_8__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__3_i_9__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__3_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__4
       (.CI(adder_subtractor_b_btint_a12_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__4_n_0,adder_subtractor_b_btint_a12_carry__4_n_1,adder_subtractor_b_btint_a12_carry__4_n_2,adder_subtractor_b_btint_a12_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__4_i_1__1_n_5,adder_subtractor_b_btint_a12_carry__4_i_1__1_n_6,adder_subtractor_b_btint_a12_carry__4_i_1__1_n_7,adder_subtractor_b_btint_a12_carry__3_i_1__1_n_4}),
        .O({adder_subtractor_b_btint_a12_carry__4_n_4,adder_subtractor_b_btint_a12_carry__4_n_5,adder_subtractor_b_btint_a12_carry__4_n_6,adder_subtractor_b_btint_a12_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__4_i_2__1_n_0,adder_subtractor_b_btint_a12_carry__4_i_3__1_n_0,adder_subtractor_b_btint_a12_carry__4_i_4__1_n_0,adder_subtractor_b_btint_a12_carry__4_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_10__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_10__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_11__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_11__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_12__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_12__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__4_i_13__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__4_i_13__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__4_i_1__1
       (.CI(adder_subtractor_b_btint_a12_carry__3_i_1__1_n_0),
        .CO({adder_subtractor_b_btint_a12_carry__4_i_1__1_n_0,adder_subtractor_b_btint_a12_carry__4_i_1__1_n_1,adder_subtractor_b_btint_a12_carry__4_i_1__1_n_2,adder_subtractor_b_btint_a12_carry__4_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a12_carry__4_i_6__1_n_0,adder_subtractor_b_btint_a12_carry__4_i_7__1_n_0,adder_subtractor_b_btint_a12_carry__4_i_8__1_n_0,adder_subtractor_b_btint_a12_carry__4_i_9__1_n_0}),
        .O({adder_subtractor_b_btint_a12_carry__4_i_1__1_n_4,adder_subtractor_b_btint_a12_carry__4_i_1__1_n_5,adder_subtractor_b_btint_a12_carry__4_i_1__1_n_6,adder_subtractor_b_btint_a12_carry__4_i_1__1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry__4_i_10__1_n_0,adder_subtractor_b_btint_a12_carry__4_i_11__1_n_0,adder_subtractor_b_btint_a12_carry__4_i_12__1_n_0,adder_subtractor_b_btint_a12_carry__4_i_13__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1__1_n_5),
        .O(adder_subtractor_b_btint_a12_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1__1_n_6),
        .O(adder_subtractor_b_btint_a12_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_4__1
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1__1_n_7),
        .O(adder_subtractor_b_btint_a12_carry__4_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_5__1
       (.I0(adder_subtractor_b_btint_a12_carry__3_i_1__1_n_4),
        .O(adder_subtractor_b_btint_a12_carry__4_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_6__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_7__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_8__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__4_i_9__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__4_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__5
       (.CI(adder_subtractor_b_btint_a12_carry__4_n_0),
        .CO({NLW_adder_subtractor_b_btint_a12_carry__5_CO_UNCONNECTED[3:2],adder_subtractor_b_btint_a12_carry__5_n_2,adder_subtractor_b_btint_a12_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a12_carry__5_i_1__1_n_7,adder_subtractor_b_btint_a12_carry__4_i_1__1_n_4}),
        .O({NLW_adder_subtractor_b_btint_a12_carry__5_O_UNCONNECTED[3],adder_subtractor_b_btint_a12_carry__5_n_5,adder_subtractor_b_btint_a12_carry__5_n_6,adder_subtractor_b_btint_a12_carry__5_n_7}),
        .S({1'b0,adder_subtractor_b_btint_a12_carry__5_i_2__1_n_0,adder_subtractor_b_btint_a12_carry__5_i_3__1_n_0,adder_subtractor_b_btint_a12_carry__5_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry__5_i_1__1
       (.CI(adder_subtractor_b_btint_a12_carry__4_i_1__1_n_0),
        .CO({NLW_adder_subtractor_b_btint_a12_carry__5_i_1__1_CO_UNCONNECTED[3:1],adder_subtractor_b_btint_a12_carry__5_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a12_carry__5_i_5__1_n_0}),
        .O({NLW_adder_subtractor_b_btint_a12_carry__5_i_1__1_O_UNCONNECTED[3:2],adder_subtractor_b_btint_a12_carry__5_i_1__1_n_6,adder_subtractor_b_btint_a12_carry__5_i_1__1_n_7}),
        .S({1'b0,1'b0,adder_subtractor_b_btint_a12_carry__5_i_6__1_n_0,adder_subtractor_b_btint_a12_carry__5_i_7__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry__5_i_1__1_n_6),
        .O(adder_subtractor_b_btint_a12_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry__5_i_1__1_n_7),
        .O(adder_subtractor_b_btint_a12_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_4__1
       (.I0(adder_subtractor_b_btint_a12_carry__4_i_1__1_n_4),
        .O(adder_subtractor_b_btint_a12_carry__5_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry__5_i_5__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry__5_i_5__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__5_i_6__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__5_i_6__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry__5_i_7__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry__5_i_7__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry_i_10__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a12_carry_i_11__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a12_carry_i_12__1
       (.I0(\b_old_btint_a_reg_n_0_[6] ),
        .I1(\b_old_btint_b_reg_n_0_[6] ),
        .O(adder_subtractor_b_btint_a12_carry_i_12__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a12_carry_i_1__1
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a12_carry_i_1__1_n_0,adder_subtractor_b_btint_a12_carry_i_1__1_n_1,adder_subtractor_b_btint_a12_carry_i_1__1_n_2,adder_subtractor_b_btint_a12_carry_i_1__1_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a12_carry_i_6__1_n_0,adder_subtractor_b_btint_a12_carry_i_7__1_n_0,adder_subtractor_b_btint_a12_carry_i_8__1_n_0,\b_old_btint_a_reg_n_0_[6] }),
        .O({adder_subtractor_b_btint_a12_carry_i_1__1_n_4,adder_subtractor_b_btint_a12_carry_i_1__1_n_5,adder_subtractor_b_btint_a12_carry_i_1__1_n_6,adder_subtractor_b_btint_a12_carry_i_1__1_n_7}),
        .S({adder_subtractor_b_btint_a12_carry_i_9__1_n_0,adder_subtractor_b_btint_a12_carry_i_10__1_n_0,adder_subtractor_b_btint_a12_carry_i_11__1_n_0,adder_subtractor_b_btint_a12_carry_i_12__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry_i_2__1
       (.I0(adder_subtractor_b_btint_a12_carry_i_1__1_n_5),
        .O(adder_subtractor_b_btint_a12_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry_i_3__1
       (.I0(adder_subtractor_b_btint_a12_carry_i_1__1_n_6),
        .O(adder_subtractor_b_btint_a12_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a12_carry_i_4__1
       (.I0(adder_subtractor_b_btint_a12_carry_i_1__1_n_7),
        .O(adder_subtractor_b_btint_a12_carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a12_carry_i_5__1
       (.I0(\b_old_btint_a_reg_n_0_[5] ),
        .I1(\b_old_btint_b_reg_n_0_[5] ),
        .O(adder_subtractor_b_btint_a12_carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry_i_6__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    adder_subtractor_b_btint_a12_carry_i_7__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_subtractor_b_btint_a12_carry_i_8__1
       (.I0(p_0_in),
        .I1(\b_old_btint_a_reg_n_0_[7] ),
        .O(adder_subtractor_b_btint_a12_carry_i_8__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    adder_subtractor_b_btint_a12_carry_i_9__1
       (.I0(\b_old_btint_a_reg_n_0_[7] ),
        .I1(p_0_in),
        .O(adder_subtractor_b_btint_a12_carry_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a14[2:0],\b_old_btint_a_reg[7]_0 [5]}),
        .O(adder_subtractor_b_btint_a12[3:0]),
        .S({i__carry_i_2__44_n_0,i__carry_i_3__44_n_0,i__carry_i_4__57_n_0,i__carry_i_5__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[6:3]),
        .O(adder_subtractor_b_btint_a12[7:4]),
        .S({i__carry__0_i_2__38_n_0,i__carry__0_i_3__38_n_0,i__carry__0_i_4__38_n_0,i__carry__0_i_5__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[10:7]),
        .O(adder_subtractor_b_btint_a12[11:8]),
        .S({i__carry__1_i_2__38_n_0,i__carry__1_i_3__38_n_0,i__carry__1_i_4__38_n_0,i__carry__1_i_5__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[14:11]),
        .O(adder_subtractor_b_btint_a12[15:12]),
        .S({i__carry__2_i_2__38_n_0,i__carry__2_i_3__38_n_0,i__carry__2_i_4__38_n_0,i__carry__2_i_5__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[18:15]),
        .O(adder_subtractor_b_btint_a12[19:16]),
        .S({i__carry__3_i_2__35_n_0,i__carry__3_i_3__35_n_0,i__carry__3_i_4__35_n_0,i__carry__3_i_5__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a14[22:19]),
        .O(adder_subtractor_b_btint_a12[23:20]),
        .S({i__carry__4_i_2__35_n_0,i__carry__4_i_3__35_n_0,i__carry__4_i_4__35_n_0,i__carry__4_i_5__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a12_inferred__0/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a12_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a14[24:23]}),
        .O({\NLW_adder_subtractor_b_btint_a12_inferred__0/i__carry__5_O_UNCONNECTED [3],adder_subtractor_b_btint_a12[26:24]}),
        .S({1'b0,i__carry__5_i_2__35_n_0,i__carry__5_i_3__35_n_0,i__carry__5_i_4__35_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__44_n_5,i__carry_i_1__44_n_6,i__carry_i_1__44_n_7,\a_old_btint_a_reg_n_0_[5] }),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_2__50_n_0,i__carry_i_3__50_n_0,i__carry_i_4__58_n_0,i__carry_i_5__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__38_n_5,i__carry__0_i_1__38_n_6,i__carry__0_i_1__38_n_7,i__carry_i_1__44_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_2__44_n_0,i__carry__0_i_3__44_n_0,i__carry__0_i_4__44_n_0,i__carry__0_i_5__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__38_n_5,i__carry__1_i_1__38_n_6,i__carry__1_i_1__38_n_7,i__carry__0_i_1__38_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_2__44_n_0,i__carry__1_i_3__44_n_0,i__carry__1_i_4__44_n_0,i__carry__1_i_5__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__36_n_5,i__carry__2_i_1__36_n_6,i__carry__2_i_1__36_n_7,i__carry__1_i_1__38_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_2__44_n_0,i__carry__2_i_3__44_n_0,i__carry__2_i_4__44_n_0,i__carry__2_i_5__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_1__36_n_5,i__carry__3_i_1__36_n_6,i__carry__3_i_1__36_n_7,i__carry__2_i_1__36_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_2__41_n_0,i__carry__3_i_3__41_n_0,i__carry__3_i_4__41_n_0,i__carry__3_i_5__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_1__36_n_5,i__carry__4_i_1__36_n_6,i__carry__4_i_1__36_n_7,i__carry__3_i_1__36_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_2__41_n_0,i__carry__4_i_3__41_n_0,i__carry__4_i_4__41_n_0,i__carry__4_i_5__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__5_i_1__36_n_7,i__carry__4_i_1__36_n_4}),
        .O({\NLW_adder_subtractor_b_btint_a12_inferred__1/i__carry__5_O_UNCONNECTED [3],\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 }),
        .S({1'b0,i__carry__5_i_2__41_n_0,i__carry__5_i_3__41_n_0,i__carry__5_i_4__41_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__45_n_5,i__carry_i_1__45_n_6,i__carry_i_1__45_n_7,Q[5]}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_2__56_n_0,i__carry_i_3__56_n_0,i__carry_i_4__59_n_0,i__carry_i_5__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__39_n_5,i__carry__0_i_1__39_n_6,i__carry__0_i_1__39_n_7,i__carry_i_1__45_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_2__50_n_0,i__carry__0_i_3__50_n_0,i__carry__0_i_4__50_n_0,i__carry__0_i_5__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__39_n_5,i__carry__1_i_1__39_n_6,i__carry__1_i_1__39_n_7,i__carry__0_i_1__39_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_2__50_n_0,i__carry__1_i_3__50_n_0,i__carry__1_i_4__50_n_0,i__carry__1_i_5__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1__37_n_5,i__carry__2_i_1__37_n_6,i__carry__2_i_1__37_n_7,i__carry__1_i_1__39_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_2__50_n_0,i__carry__2_i_3__50_n_0,i__carry__2_i_4__50_n_0,i__carry__2_i_5__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_1__37_n_5,i__carry__3_i_1__37_n_6,i__carry__3_i_1__37_n_7,i__carry__2_i_1__37_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_2__47_n_0,i__carry__3_i_3__47_n_0,i__carry__3_i_4__47_n_0,i__carry__3_i_5__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_1__37_n_5,i__carry__4_i_1__37_n_6,i__carry__4_i_1__37_n_7,i__carry__3_i_1__37_n_4}),
        .O({\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_2__47_n_0,i__carry__4_i_3__47_n_0,i__carry__4_i_4__47_n_0,i__carry__4_i_5__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a12_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__5_i_1__37_n_7,i__carry__4_i_1__37_n_4}),
        .O({\NLW_adder_subtractor_b_btint_a12_inferred__2/i__carry__5_O_UNCONNECTED [3],\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 }),
        .S({1'b0,i__carry__5_i_2__47_n_0,i__carry__5_i_3__47_n_0,i__carry__5_i_4__47_n_0}));
  CARRY4 adder_subtractor_b_btint_a1_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a1_carry_n_0,adder_subtractor_b_btint_a1_carry_n_1,adder_subtractor_b_btint_a1_carry_n_2,adder_subtractor_b_btint_a1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_adder_subtractor_b_btint_a1_carry_O_UNCONNECTED[3:0]),
        .S({adder_subtractor_b_btint_a1_carry_i_1__1_n_0,adder_subtractor_b_btint_a1_carry_i_2__1_n_0,adder_subtractor_b_btint_a1_carry_i_3__1_n_0,adder_subtractor_b_btint_a1_carry_i_4__1_n_0}));
  CARRY4 adder_subtractor_b_btint_a1_carry__0
       (.CI(adder_subtractor_b_btint_a1_carry_n_0),
        .CO({adder_subtractor_b_btint_a1_carry__0_n_0,adder_subtractor_b_btint_a1_carry__0_n_1,adder_subtractor_b_btint_a1_carry__0_n_2,adder_subtractor_b_btint_a1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_adder_subtractor_b_btint_a1_carry__0_O_UNCONNECTED[3:0]),
        .S({adder_subtractor_b_btint_a1_carry__0_i_1__1_n_0,adder_subtractor_b_btint_a1_carry__0_i_2__1_n_0,adder_subtractor_b_btint_a1_carry__0_i_3__1_n_0,adder_subtractor_b_btint_a1_carry__0_i_4__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_1__1
       (.I0(adder_subtractor_b_btint_a20_in[21]),
        .I1(adder_subtractor_b_btint_a2[21]),
        .I2(adder_subtractor_b_btint_a2[23]),
        .I3(adder_subtractor_b_btint_a20_in[23]),
        .I4(adder_subtractor_b_btint_a2[22]),
        .I5(adder_subtractor_b_btint_a20_in[22]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_2__1
       (.I0(adder_subtractor_b_btint_a20_in[18]),
        .I1(adder_subtractor_b_btint_a2[18]),
        .I2(adder_subtractor_b_btint_a2[20]),
        .I3(adder_subtractor_b_btint_a20_in[20]),
        .I4(adder_subtractor_b_btint_a2[19]),
        .I5(adder_subtractor_b_btint_a20_in[19]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_3__1
       (.I0(adder_subtractor_b_btint_a20_in[15]),
        .I1(adder_subtractor_b_btint_a2[15]),
        .I2(adder_subtractor_b_btint_a2[17]),
        .I3(adder_subtractor_b_btint_a20_in[17]),
        .I4(adder_subtractor_b_btint_a2[16]),
        .I5(adder_subtractor_b_btint_a20_in[16]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__0_i_4__1
       (.I0(adder_subtractor_b_btint_a20_in[12]),
        .I1(adder_subtractor_b_btint_a2[12]),
        .I2(adder_subtractor_b_btint_a2[14]),
        .I3(adder_subtractor_b_btint_a20_in[14]),
        .I4(adder_subtractor_b_btint_a2[13]),
        .I5(adder_subtractor_b_btint_a20_in[13]),
        .O(adder_subtractor_b_btint_a1_carry__0_i_4__1_n_0));
  CARRY4 adder_subtractor_b_btint_a1_carry__1
       (.CI(adder_subtractor_b_btint_a1_carry__0_n_0),
        .CO({NLW_adder_subtractor_b_btint_a1_carry__1_CO_UNCONNECTED[3],adder_subtractor_b_btint_a1_carry__1_n_1,adder_subtractor_b_btint_a1_carry__1_n_2,adder_subtractor_b_btint_a1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(NLW_adder_subtractor_b_btint_a1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,adder_subtractor_b_btint_a1_carry__1_i_1__1_n_0,adder_subtractor_b_btint_a1_carry__1_i_2__1_n_0,adder_subtractor_b_btint_a1_carry__1_i_3__1_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    adder_subtractor_b_btint_a1_carry__1_i_1__1
       (.I0(adder_subtractor_b_btint_a20_in[30]),
        .I1(adder_subtractor_b_btint_a2[30]),
        .I2(adder_subtractor_b_btint_a20_in[31]),
        .I3(adder_subtractor_b_btint_a2[31]),
        .O(adder_subtractor_b_btint_a1_carry__1_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__1_i_2__1
       (.I0(adder_subtractor_b_btint_a20_in[27]),
        .I1(adder_subtractor_b_btint_a2[27]),
        .I2(adder_subtractor_b_btint_a2[29]),
        .I3(adder_subtractor_b_btint_a20_in[29]),
        .I4(adder_subtractor_b_btint_a2[28]),
        .I5(adder_subtractor_b_btint_a20_in[28]),
        .O(adder_subtractor_b_btint_a1_carry__1_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry__1_i_3__1
       (.I0(adder_subtractor_b_btint_a20_in[24]),
        .I1(adder_subtractor_b_btint_a2[24]),
        .I2(adder_subtractor_b_btint_a2[26]),
        .I3(adder_subtractor_b_btint_a20_in[26]),
        .I4(adder_subtractor_b_btint_a2[25]),
        .I5(adder_subtractor_b_btint_a20_in[25]),
        .O(adder_subtractor_b_btint_a1_carry__1_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_1__1
       (.I0(adder_subtractor_b_btint_a20_in[9]),
        .I1(adder_subtractor_b_btint_a2[9]),
        .I2(adder_subtractor_b_btint_a2[11]),
        .I3(adder_subtractor_b_btint_a20_in[11]),
        .I4(adder_subtractor_b_btint_a2[10]),
        .I5(adder_subtractor_b_btint_a20_in[10]),
        .O(adder_subtractor_b_btint_a1_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_2__1
       (.I0(adder_subtractor_b_btint_a20_in[6]),
        .I1(adder_subtractor_b_btint_a2[6]),
        .I2(adder_subtractor_b_btint_a2[8]),
        .I3(adder_subtractor_b_btint_a20_in[8]),
        .I4(adder_subtractor_b_btint_a2[7]),
        .I5(adder_subtractor_b_btint_a20_in[7]),
        .O(adder_subtractor_b_btint_a1_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_3__1
       (.I0(adder_subtractor_b_btint_a20_in[3]),
        .I1(adder_subtractor_b_btint_a2[3]),
        .I2(adder_subtractor_b_btint_a2[5]),
        .I3(adder_subtractor_b_btint_a20_in[5]),
        .I4(adder_subtractor_b_btint_a2[4]),
        .I5(adder_subtractor_b_btint_a20_in[4]),
        .O(adder_subtractor_b_btint_a1_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adder_subtractor_b_btint_a1_carry_i_4__1
       (.I0(adder_subtractor_b_btint_a20_in[0]),
        .I1(adder_subtractor_b_btint_a2[0]),
        .I2(adder_subtractor_b_btint_a2[2]),
        .I3(adder_subtractor_b_btint_a20_in[2]),
        .I4(adder_subtractor_b_btint_a2[1]),
        .I5(adder_subtractor_b_btint_a20_in[1]),
        .O(adder_subtractor_b_btint_a1_carry_i_4__1_n_0));
  CARRY4 \adder_subtractor_b_btint_a1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__62_n_0,i__carry_i_2__62_n_0,i__carry_i_3__62_n_0,i__carry_i_4__60_n_0}));
  CARRY4 \adder_subtractor_b_btint_a1_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a1_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__63_n_0,i__carry_i_2__63_n_0,i__carry_i_3__63_n_0,i__carry_i_4__61_n_0}));
  CARRY4 \adder_subtractor_b_btint_a1_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a1_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_adder_subtractor_b_btint_a1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__64_n_0,i__carry_i_2__64_n_0,i__carry_i_3__64_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a2_carry_n_0,adder_subtractor_b_btint_a2_carry_n_1,adder_subtractor_b_btint_a2_carry_n_2,adder_subtractor_b_btint_a2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a4_carry_n_5,adder_subtractor_b_btint_a4_carry_n_6,adder_subtractor_b_btint_a4_carry_n_7,\b_old_btint_a_reg_n_0_[0] }),
        .O(adder_subtractor_b_btint_a2[3:0]),
        .S({adder_subtractor_b_btint_a2_carry_i_1__1_n_0,adder_subtractor_b_btint_a2_carry_i_2__1_n_0,adder_subtractor_b_btint_a2_carry_i_3__1_n_0,adder_subtractor_b_btint_a2_carry_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__0
       (.CI(adder_subtractor_b_btint_a2_carry_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__0_n_0,adder_subtractor_b_btint_a2_carry__0_n_1,adder_subtractor_b_btint_a2_carry__0_n_2,adder_subtractor_b_btint_a2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__0_n_5,adder_subtractor_b_btint_a4_carry__0_n_6,adder_subtractor_b_btint_a4_carry__0_n_7,adder_subtractor_b_btint_a4_carry_n_4}),
        .O(adder_subtractor_b_btint_a2[7:4]),
        .S({adder_subtractor_b_btint_a2_carry__0_i_1__1_n_0,adder_subtractor_b_btint_a2_carry__0_i_2__1_n_0,adder_subtractor_b_btint_a2_carry__0_i_3__1_n_0,adder_subtractor_b_btint_a2_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_1__1
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_5),
        .O(adder_subtractor_b_btint_a2_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_2__1
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_6),
        .O(adder_subtractor_b_btint_a2_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_3__1
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_7),
        .O(adder_subtractor_b_btint_a2_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__0_i_4__1
       (.I0(adder_subtractor_b_btint_a4_carry_n_4),
        .O(adder_subtractor_b_btint_a2_carry__0_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__1
       (.CI(adder_subtractor_b_btint_a2_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__1_n_0,adder_subtractor_b_btint_a2_carry__1_n_1,adder_subtractor_b_btint_a2_carry__1_n_2,adder_subtractor_b_btint_a2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__1_n_5,adder_subtractor_b_btint_a4_carry__1_n_6,adder_subtractor_b_btint_a4_carry__1_n_7,adder_subtractor_b_btint_a4_carry__0_n_4}),
        .O(adder_subtractor_b_btint_a2[11:8]),
        .S({adder_subtractor_b_btint_a2_carry__1_i_1__1_n_0,adder_subtractor_b_btint_a2_carry__1_i_2__1_n_0,adder_subtractor_b_btint_a2_carry__1_i_3__1_n_0,adder_subtractor_b_btint_a2_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_1__1
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_5),
        .O(adder_subtractor_b_btint_a2_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_2__1
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_6),
        .O(adder_subtractor_b_btint_a2_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_3__1
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_7),
        .O(adder_subtractor_b_btint_a2_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__1_i_4__1
       (.I0(adder_subtractor_b_btint_a4_carry__0_n_4),
        .O(adder_subtractor_b_btint_a2_carry__1_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__2
       (.CI(adder_subtractor_b_btint_a2_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__2_n_0,adder_subtractor_b_btint_a2_carry__2_n_1,adder_subtractor_b_btint_a2_carry__2_n_2,adder_subtractor_b_btint_a2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__2_n_5,adder_subtractor_b_btint_a4_carry__2_n_6,adder_subtractor_b_btint_a4_carry__2_n_7,adder_subtractor_b_btint_a4_carry__1_n_4}),
        .O(adder_subtractor_b_btint_a2[15:12]),
        .S({adder_subtractor_b_btint_a2_carry__2_i_1__1_n_0,adder_subtractor_b_btint_a2_carry__2_i_2__1_n_0,adder_subtractor_b_btint_a2_carry__2_i_3__1_n_0,adder_subtractor_b_btint_a2_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_1__1
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_5),
        .O(adder_subtractor_b_btint_a2_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_2__1
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_6),
        .O(adder_subtractor_b_btint_a2_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_3__1
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_7),
        .O(adder_subtractor_b_btint_a2_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__2_i_4__1
       (.I0(adder_subtractor_b_btint_a4_carry__1_n_4),
        .O(adder_subtractor_b_btint_a2_carry__2_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__3
       (.CI(adder_subtractor_b_btint_a2_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__3_n_0,adder_subtractor_b_btint_a2_carry__3_n_1,adder_subtractor_b_btint_a2_carry__3_n_2,adder_subtractor_b_btint_a2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__3_n_5,adder_subtractor_b_btint_a4_carry__3_n_6,adder_subtractor_b_btint_a4_carry__3_n_7,adder_subtractor_b_btint_a4_carry__2_n_4}),
        .O(adder_subtractor_b_btint_a2[19:16]),
        .S({adder_subtractor_b_btint_a2_carry__3_i_1__1_n_0,adder_subtractor_b_btint_a2_carry__3_i_2__1_n_0,adder_subtractor_b_btint_a2_carry__3_i_3__1_n_0,adder_subtractor_b_btint_a2_carry__3_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_1__1
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_5),
        .O(adder_subtractor_b_btint_a2_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_2__1
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_6),
        .O(adder_subtractor_b_btint_a2_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_3__1
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_7),
        .O(adder_subtractor_b_btint_a2_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__3_i_4__1
       (.I0(adder_subtractor_b_btint_a4_carry__2_n_4),
        .O(adder_subtractor_b_btint_a2_carry__3_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__4
       (.CI(adder_subtractor_b_btint_a2_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__4_n_0,adder_subtractor_b_btint_a2_carry__4_n_1,adder_subtractor_b_btint_a2_carry__4_n_2,adder_subtractor_b_btint_a2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__4_n_5,adder_subtractor_b_btint_a4_carry__4_n_6,adder_subtractor_b_btint_a4_carry__4_n_7,adder_subtractor_b_btint_a4_carry__3_n_4}),
        .O(adder_subtractor_b_btint_a2[23:20]),
        .S({adder_subtractor_b_btint_a2_carry__4_i_1__1_n_0,adder_subtractor_b_btint_a2_carry__4_i_2__1_n_0,adder_subtractor_b_btint_a2_carry__4_i_3__1_n_0,adder_subtractor_b_btint_a2_carry__4_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_1__1
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_5),
        .O(adder_subtractor_b_btint_a2_carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_2__1
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_6),
        .O(adder_subtractor_b_btint_a2_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_3__1
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_7),
        .O(adder_subtractor_b_btint_a2_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__4_i_4__1
       (.I0(adder_subtractor_b_btint_a4_carry__3_n_4),
        .O(adder_subtractor_b_btint_a2_carry__4_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__5
       (.CI(adder_subtractor_b_btint_a2_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a2_carry__5_n_0,adder_subtractor_b_btint_a2_carry__5_n_1,adder_subtractor_b_btint_a2_carry__5_n_2,adder_subtractor_b_btint_a2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a4_carry__5_n_5,adder_subtractor_b_btint_a4_carry__5_n_6,adder_subtractor_b_btint_a4_carry__5_n_7,adder_subtractor_b_btint_a4_carry__4_n_4}),
        .O(adder_subtractor_b_btint_a2[27:24]),
        .S({adder_subtractor_b_btint_a2_carry__5_i_1__1_n_0,adder_subtractor_b_btint_a2_carry__5_i_2__1_n_0,adder_subtractor_b_btint_a2_carry__5_i_3__1_n_0,adder_subtractor_b_btint_a2_carry__5_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_1__1
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_5),
        .O(adder_subtractor_b_btint_a2_carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_2__1
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_6),
        .O(adder_subtractor_b_btint_a2_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_3__1
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_7),
        .O(adder_subtractor_b_btint_a2_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__5_i_4__1
       (.I0(adder_subtractor_b_btint_a4_carry__4_n_4),
        .O(adder_subtractor_b_btint_a2_carry__5_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a2_carry__6
       (.CI(adder_subtractor_b_btint_a2_carry__5_n_0),
        .CO({NLW_adder_subtractor_b_btint_a2_carry__6_CO_UNCONNECTED[3],adder_subtractor_b_btint_a2_carry__6_n_1,adder_subtractor_b_btint_a2_carry__6_n_2,adder_subtractor_b_btint_a2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a4_carry__6_n_6,adder_subtractor_b_btint_a4_carry__6_n_7,adder_subtractor_b_btint_a4_carry__5_n_4}),
        .O(adder_subtractor_b_btint_a2[31:28]),
        .S({adder_subtractor_b_btint_a2_carry__6_i_1__1_n_0,adder_subtractor_b_btint_a2_carry__6_i_2__1_n_0,adder_subtractor_b_btint_a2_carry__6_i_3__1_n_0,adder_subtractor_b_btint_a2_carry__6_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_1__1
       (.I0(adder_subtractor_b_btint_a4_carry__6_n_5),
        .O(adder_subtractor_b_btint_a2_carry__6_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_2__1
       (.I0(adder_subtractor_b_btint_a4_carry__6_n_6),
        .O(adder_subtractor_b_btint_a2_carry__6_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_3__1
       (.I0(adder_subtractor_b_btint_a4_carry__6_n_7),
        .O(adder_subtractor_b_btint_a2_carry__6_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry__6_i_4__1
       (.I0(adder_subtractor_b_btint_a4_carry__5_n_4),
        .O(adder_subtractor_b_btint_a2_carry__6_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry_i_1__1
       (.I0(adder_subtractor_b_btint_a4_carry_n_5),
        .O(adder_subtractor_b_btint_a2_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry_i_2__1
       (.I0(adder_subtractor_b_btint_a4_carry_n_6),
        .O(adder_subtractor_b_btint_a2_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a2_carry_i_3__1
       (.I0(adder_subtractor_b_btint_a4_carry_n_7),
        .O(adder_subtractor_b_btint_a2_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a2_carry_i_4__1
       (.I0(\b_old_btint_a_reg_n_0_[0] ),
        .I1(\b_old_btint_b_reg_n_0_[0] ),
        .O(adder_subtractor_b_btint_a2_carry_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a4[2:0],\b_old_btint_a_reg[7]_0 [0]}),
        .O(adder_subtractor_b_btint_a20_in[3:0]),
        .S({i__carry_i_1__51_n_0,i__carry_i_2__49_n_0,i__carry_i_3__49_n_0,i__carry_i_4__45_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[6:3]),
        .O(adder_subtractor_b_btint_a20_in[7:4]),
        .S({i__carry__0_i_1__45_n_0,i__carry__0_i_2__43_n_0,i__carry__0_i_3__43_n_0,i__carry__0_i_4__43_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[10:7]),
        .O(adder_subtractor_b_btint_a20_in[11:8]),
        .S({i__carry__1_i_1__45_n_0,i__carry__1_i_2__43_n_0,i__carry__1_i_3__43_n_0,i__carry__1_i_4__43_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[14:11]),
        .O(adder_subtractor_b_btint_a20_in[15:12]),
        .S({i__carry__2_i_1__42_n_0,i__carry__2_i_2__43_n_0,i__carry__2_i_3__43_n_0,i__carry__2_i_4__43_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[18:15]),
        .O(adder_subtractor_b_btint_a20_in[19:16]),
        .S({i__carry__3_i_1__42_n_0,i__carry__3_i_2__40_n_0,i__carry__3_i_3__40_n_0,i__carry__3_i_4__40_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[22:19]),
        .O(adder_subtractor_b_btint_a20_in[23:20]),
        .S({i__carry__4_i_1__42_n_0,i__carry__4_i_2__40_n_0,i__carry__4_i_3__40_n_0,i__carry__4_i_4__40_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a4[26:23]),
        .O(adder_subtractor_b_btint_a20_in[27:24]),
        .S({i__carry__5_i_1__42_n_0,i__carry__5_i_2__40_n_0,i__carry__5_i_3__40_n_0,i__carry__5_i_4__40_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a2_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a2_inferred__0/i__carry__6_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_1 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_2 ,\adder_subtractor_b_btint_a2_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,adder_subtractor_b_btint_a4[29:27]}),
        .O(adder_subtractor_b_btint_a20_in[31:28]),
        .S({i__carry__6_i_1__26_n_0,i__carry__6_i_2__19_n_0,i__carry__6_i_3__12_n_0,i__carry__6_i_4__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[0] }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__56_n_0,i__carry_i_2__55_n_0,i__carry_i_3__55_n_0,i__carry_i_4__50_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__50_n_0,i__carry__0_i_2__49_n_0,i__carry__0_i_3__49_n_0,i__carry__0_i_4__49_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__50_n_0,i__carry__1_i_2__49_n_0,i__carry__1_i_3__49_n_0,i__carry__1_i_4__49_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__47_n_0,i__carry__2_i_2__49_n_0,i__carry__2_i_3__49_n_0,i__carry__2_i_4__49_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__47_n_0,i__carry__3_i_2__46_n_0,i__carry__3_i_3__46_n_0,i__carry__3_i_4__46_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__47_n_0,i__carry__4_i_2__46_n_0,i__carry__4_i_3__46_n_0,i__carry__4_i_4__46_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__47_n_0,i__carry__5_i_2__46_n_0,i__carry__5_i_3__46_n_0,i__carry__5_i_4__46_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a2_inferred__1/i__carry__6_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_1 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_2 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_4 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_5 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_7 }),
        .S({i__carry__6_i_1__30_n_0,i__carry__6_i_2__22_n_0,i__carry__6_i_3__14_n_0,i__carry__6_i_4__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 ,Q[0]}),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__61_n_0,i__carry_i_2__61_n_0,i__carry_i_3__61_n_0,i__carry_i_4__55_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__55_n_0,i__carry__0_i_2__55_n_0,i__carry__0_i_3__55_n_0,i__carry__0_i_4__55_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__55_n_0,i__carry__1_i_2__55_n_0,i__carry__1_i_3__55_n_0,i__carry__1_i_4__55_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__52_n_0,i__carry__2_i_2__55_n_0,i__carry__2_i_3__55_n_0,i__carry__2_i_4__55_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__52_n_0,i__carry__3_i_2__52_n_0,i__carry__3_i_3__52_n_0,i__carry__3_i_4__52_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__52_n_0,i__carry__4_i_2__52_n_0,i__carry__4_i_3__52_n_0,i__carry__4_i_4__52_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__52_n_0,i__carry__5_i_2__52_n_0,i__carry__5_i_3__52_n_0,i__carry__5_i_4__52_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a2_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a2_inferred__2/i__carry__6_CO_UNCONNECTED [3],\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_1 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_2 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 }),
        .O({\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_4 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_5 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_7 }),
        .S({i__carry__6_i_1__34_n_0,i__carry__6_i_2__25_n_0,i__carry__6_i_3__16_n_0,i__carry__6_i_4__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a4_carry_n_0,adder_subtractor_b_btint_a4_carry_n_1,adder_subtractor_b_btint_a4_carry_n_2,adder_subtractor_b_btint_a4_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a6_carry_n_5,adder_subtractor_b_btint_a6_carry_n_6,adder_subtractor_b_btint_a6_carry_n_7,\b_old_btint_a_reg_n_0_[1] }),
        .O({adder_subtractor_b_btint_a4_carry_n_4,adder_subtractor_b_btint_a4_carry_n_5,adder_subtractor_b_btint_a4_carry_n_6,adder_subtractor_b_btint_a4_carry_n_7}),
        .S({adder_subtractor_b_btint_a4_carry_i_1__1_n_0,adder_subtractor_b_btint_a4_carry_i_2__1_n_0,adder_subtractor_b_btint_a4_carry_i_3__1_n_0,adder_subtractor_b_btint_a4_carry_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__0
       (.CI(adder_subtractor_b_btint_a4_carry_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__0_n_0,adder_subtractor_b_btint_a4_carry__0_n_1,adder_subtractor_b_btint_a4_carry__0_n_2,adder_subtractor_b_btint_a4_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__0_n_5,adder_subtractor_b_btint_a6_carry__0_n_6,adder_subtractor_b_btint_a6_carry__0_n_7,adder_subtractor_b_btint_a6_carry_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__0_n_4,adder_subtractor_b_btint_a4_carry__0_n_5,adder_subtractor_b_btint_a4_carry__0_n_6,adder_subtractor_b_btint_a4_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__0_i_1__1_n_0,adder_subtractor_b_btint_a4_carry__0_i_2__1_n_0,adder_subtractor_b_btint_a4_carry__0_i_3__1_n_0,adder_subtractor_b_btint_a4_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_1__1
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_5),
        .O(adder_subtractor_b_btint_a4_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_2__1
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_6),
        .O(adder_subtractor_b_btint_a4_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_3__1
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_7),
        .O(adder_subtractor_b_btint_a4_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__0_i_4__1
       (.I0(adder_subtractor_b_btint_a6_carry_n_4),
        .O(adder_subtractor_b_btint_a4_carry__0_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__1
       (.CI(adder_subtractor_b_btint_a4_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__1_n_0,adder_subtractor_b_btint_a4_carry__1_n_1,adder_subtractor_b_btint_a4_carry__1_n_2,adder_subtractor_b_btint_a4_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__1_n_5,adder_subtractor_b_btint_a6_carry__1_n_6,adder_subtractor_b_btint_a6_carry__1_n_7,adder_subtractor_b_btint_a6_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__1_n_4,adder_subtractor_b_btint_a4_carry__1_n_5,adder_subtractor_b_btint_a4_carry__1_n_6,adder_subtractor_b_btint_a4_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__1_i_1__1_n_0,adder_subtractor_b_btint_a4_carry__1_i_2__1_n_0,adder_subtractor_b_btint_a4_carry__1_i_3__1_n_0,adder_subtractor_b_btint_a4_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_1__1
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_5),
        .O(adder_subtractor_b_btint_a4_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_2__1
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_6),
        .O(adder_subtractor_b_btint_a4_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_3__1
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_7),
        .O(adder_subtractor_b_btint_a4_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__1_i_4__1
       (.I0(adder_subtractor_b_btint_a6_carry__0_n_4),
        .O(adder_subtractor_b_btint_a4_carry__1_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__2
       (.CI(adder_subtractor_b_btint_a4_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__2_n_0,adder_subtractor_b_btint_a4_carry__2_n_1,adder_subtractor_b_btint_a4_carry__2_n_2,adder_subtractor_b_btint_a4_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__2_n_5,adder_subtractor_b_btint_a6_carry__2_n_6,adder_subtractor_b_btint_a6_carry__2_n_7,adder_subtractor_b_btint_a6_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__2_n_4,adder_subtractor_b_btint_a4_carry__2_n_5,adder_subtractor_b_btint_a4_carry__2_n_6,adder_subtractor_b_btint_a4_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__2_i_1__1_n_0,adder_subtractor_b_btint_a4_carry__2_i_2__1_n_0,adder_subtractor_b_btint_a4_carry__2_i_3__1_n_0,adder_subtractor_b_btint_a4_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_1__1
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_5),
        .O(adder_subtractor_b_btint_a4_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_2__1
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_6),
        .O(adder_subtractor_b_btint_a4_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_3__1
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_7),
        .O(adder_subtractor_b_btint_a4_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__2_i_4__1
       (.I0(adder_subtractor_b_btint_a6_carry__1_n_4),
        .O(adder_subtractor_b_btint_a4_carry__2_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__3
       (.CI(adder_subtractor_b_btint_a4_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__3_n_0,adder_subtractor_b_btint_a4_carry__3_n_1,adder_subtractor_b_btint_a4_carry__3_n_2,adder_subtractor_b_btint_a4_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__3_n_5,adder_subtractor_b_btint_a6_carry__3_n_6,adder_subtractor_b_btint_a6_carry__3_n_7,adder_subtractor_b_btint_a6_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__3_n_4,adder_subtractor_b_btint_a4_carry__3_n_5,adder_subtractor_b_btint_a4_carry__3_n_6,adder_subtractor_b_btint_a4_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__3_i_1__1_n_0,adder_subtractor_b_btint_a4_carry__3_i_2__1_n_0,adder_subtractor_b_btint_a4_carry__3_i_3__1_n_0,adder_subtractor_b_btint_a4_carry__3_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_1__1
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_5),
        .O(adder_subtractor_b_btint_a4_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_2__1
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_6),
        .O(adder_subtractor_b_btint_a4_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_3__1
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_7),
        .O(adder_subtractor_b_btint_a4_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__3_i_4__1
       (.I0(adder_subtractor_b_btint_a6_carry__2_n_4),
        .O(adder_subtractor_b_btint_a4_carry__3_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__4
       (.CI(adder_subtractor_b_btint_a4_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__4_n_0,adder_subtractor_b_btint_a4_carry__4_n_1,adder_subtractor_b_btint_a4_carry__4_n_2,adder_subtractor_b_btint_a4_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__4_n_5,adder_subtractor_b_btint_a6_carry__4_n_6,adder_subtractor_b_btint_a6_carry__4_n_7,adder_subtractor_b_btint_a6_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__4_n_4,adder_subtractor_b_btint_a4_carry__4_n_5,adder_subtractor_b_btint_a4_carry__4_n_6,adder_subtractor_b_btint_a4_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__4_i_1__1_n_0,adder_subtractor_b_btint_a4_carry__4_i_2__1_n_0,adder_subtractor_b_btint_a4_carry__4_i_3__1_n_0,adder_subtractor_b_btint_a4_carry__4_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_1__1
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_5),
        .O(adder_subtractor_b_btint_a4_carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_2__1
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_6),
        .O(adder_subtractor_b_btint_a4_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_3__1
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_7),
        .O(adder_subtractor_b_btint_a4_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__4_i_4__1
       (.I0(adder_subtractor_b_btint_a6_carry__3_n_4),
        .O(adder_subtractor_b_btint_a4_carry__4_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__5
       (.CI(adder_subtractor_b_btint_a4_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a4_carry__5_n_0,adder_subtractor_b_btint_a4_carry__5_n_1,adder_subtractor_b_btint_a4_carry__5_n_2,adder_subtractor_b_btint_a4_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a6_carry__5_n_5,adder_subtractor_b_btint_a6_carry__5_n_6,adder_subtractor_b_btint_a6_carry__5_n_7,adder_subtractor_b_btint_a6_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a4_carry__5_n_4,adder_subtractor_b_btint_a4_carry__5_n_5,adder_subtractor_b_btint_a4_carry__5_n_6,adder_subtractor_b_btint_a4_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a4_carry__5_i_1__1_n_0,adder_subtractor_b_btint_a4_carry__5_i_2__1_n_0,adder_subtractor_b_btint_a4_carry__5_i_3__1_n_0,adder_subtractor_b_btint_a4_carry__5_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_1__1
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_5),
        .O(adder_subtractor_b_btint_a4_carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_2__1
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_6),
        .O(adder_subtractor_b_btint_a4_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_3__1
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_7),
        .O(adder_subtractor_b_btint_a4_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__5_i_4__1
       (.I0(adder_subtractor_b_btint_a6_carry__4_n_4),
        .O(adder_subtractor_b_btint_a4_carry__5_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a4_carry__6
       (.CI(adder_subtractor_b_btint_a4_carry__5_n_0),
        .CO({NLW_adder_subtractor_b_btint_a4_carry__6_CO_UNCONNECTED[3:2],adder_subtractor_b_btint_a4_carry__6_n_2,adder_subtractor_b_btint_a4_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a6_carry__6_n_7,adder_subtractor_b_btint_a6_carry__5_n_4}),
        .O({NLW_adder_subtractor_b_btint_a4_carry__6_O_UNCONNECTED[3],adder_subtractor_b_btint_a4_carry__6_n_5,adder_subtractor_b_btint_a4_carry__6_n_6,adder_subtractor_b_btint_a4_carry__6_n_7}),
        .S({1'b0,adder_subtractor_b_btint_a4_carry__6_i_1__1_n_0,adder_subtractor_b_btint_a4_carry__6_i_2__1_n_0,adder_subtractor_b_btint_a4_carry__6_i_3__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__6_i_1__1
       (.I0(adder_subtractor_b_btint_a6_carry__6_n_6),
        .O(adder_subtractor_b_btint_a4_carry__6_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__6_i_2__1
       (.I0(adder_subtractor_b_btint_a6_carry__6_n_7),
        .O(adder_subtractor_b_btint_a4_carry__6_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry__6_i_3__1
       (.I0(adder_subtractor_b_btint_a6_carry__5_n_4),
        .O(adder_subtractor_b_btint_a4_carry__6_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry_i_1__1
       (.I0(adder_subtractor_b_btint_a6_carry_n_5),
        .O(adder_subtractor_b_btint_a4_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry_i_2__1
       (.I0(adder_subtractor_b_btint_a6_carry_n_6),
        .O(adder_subtractor_b_btint_a4_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a4_carry_i_3__1
       (.I0(adder_subtractor_b_btint_a6_carry_n_7),
        .O(adder_subtractor_b_btint_a4_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a4_carry_i_4__1
       (.I0(\b_old_btint_a_reg_n_0_[1] ),
        .I1(\b_old_btint_b_reg_n_0_[1] ),
        .O(adder_subtractor_b_btint_a4_carry_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a6[2:0],\b_old_btint_a_reg[7]_0 [1]}),
        .O(adder_subtractor_b_btint_a4[3:0]),
        .S({i__carry_i_1__50_n_0,i__carry_i_2__48_n_0,i__carry_i_3__48_n_0,i__carry_i_4__44_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[6:3]),
        .O(adder_subtractor_b_btint_a4[7:4]),
        .S({i__carry__0_i_1__44_n_0,i__carry__0_i_2__42_n_0,i__carry__0_i_3__42_n_0,i__carry__0_i_4__42_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[10:7]),
        .O(adder_subtractor_b_btint_a4[11:8]),
        .S({i__carry__1_i_1__44_n_0,i__carry__1_i_2__42_n_0,i__carry__1_i_3__42_n_0,i__carry__1_i_4__42_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[14:11]),
        .O(adder_subtractor_b_btint_a4[15:12]),
        .S({i__carry__2_i_1__41_n_0,i__carry__2_i_2__42_n_0,i__carry__2_i_3__42_n_0,i__carry__2_i_4__42_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[18:15]),
        .O(adder_subtractor_b_btint_a4[19:16]),
        .S({i__carry__3_i_1__41_n_0,i__carry__3_i_2__39_n_0,i__carry__3_i_3__39_n_0,i__carry__3_i_4__39_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[22:19]),
        .O(adder_subtractor_b_btint_a4[23:20]),
        .S({i__carry__4_i_1__41_n_0,i__carry__4_i_2__39_n_0,i__carry__4_i_3__39_n_0,i__carry__4_i_4__39_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a6[26:23]),
        .O(adder_subtractor_b_btint_a4[27:24]),
        .S({i__carry__5_i_1__41_n_0,i__carry__5_i_2__39_n_0,i__carry__5_i_3__39_n_0,i__carry__5_i_4__39_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a4_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_2 ,\adder_subtractor_b_btint_a4_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_subtractor_b_btint_a6[28:27]}),
        .O({\NLW_adder_subtractor_b_btint_a4_inferred__0/i__carry__6_O_UNCONNECTED [3],adder_subtractor_b_btint_a4[30:28]}),
        .S({1'b0,i__carry__6_i_1__25_n_0,i__carry__6_i_2__18_n_0,i__carry__6_i_3__11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[1] }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__55_n_0,i__carry_i_2__54_n_0,i__carry_i_3__54_n_0,i__carry_i_4__49_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__49_n_0,i__carry__0_i_2__48_n_0,i__carry__0_i_3__48_n_0,i__carry__0_i_4__48_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__49_n_0,i__carry__1_i_2__48_n_0,i__carry__1_i_3__48_n_0,i__carry__1_i_4__48_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__46_n_0,i__carry__2_i_2__48_n_0,i__carry__2_i_3__48_n_0,i__carry__2_i_4__48_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__46_n_0,i__carry__3_i_2__45_n_0,i__carry__3_i_3__45_n_0,i__carry__3_i_4__45_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__46_n_0,i__carry__4_i_2__45_n_0,i__carry__4_i_3__45_n_0,i__carry__4_i_4__45_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__46_n_0,i__carry__5_i_2__45_n_0,i__carry__5_i_3__45_n_0,i__carry__5_i_4__45_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_2 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a4_inferred__1/i__carry__6_O_UNCONNECTED [3],\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_5 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 }),
        .S({1'b0,i__carry__6_i_1__29_n_0,i__carry__6_i_2__21_n_0,i__carry__6_i_3__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 ,Q[1]}),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__60_n_0,i__carry_i_2__60_n_0,i__carry_i_3__60_n_0,i__carry_i_4__54_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__54_n_0,i__carry__0_i_2__54_n_0,i__carry__0_i_3__54_n_0,i__carry__0_i_4__54_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__54_n_0,i__carry__1_i_2__54_n_0,i__carry__1_i_3__54_n_0,i__carry__1_i_4__54_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__51_n_0,i__carry__2_i_2__54_n_0,i__carry__2_i_3__54_n_0,i__carry__2_i_4__54_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__51_n_0,i__carry__3_i_2__51_n_0,i__carry__3_i_3__51_n_0,i__carry__3_i_4__51_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__51_n_0,i__carry__4_i_2__51_n_0,i__carry__4_i_3__51_n_0,i__carry__4_i_4__51_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__51_n_0,i__carry__5_i_2__51_n_0,i__carry__5_i_3__51_n_0,i__carry__5_i_4__51_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a4_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_CO_UNCONNECTED [3:2],\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_2 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a4_inferred__2/i__carry__6_O_UNCONNECTED [3],\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_5 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 }),
        .S({1'b0,i__carry__6_i_1__33_n_0,i__carry__6_i_2__24_n_0,i__carry__6_i_3__15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a6_carry_n_0,adder_subtractor_b_btint_a6_carry_n_1,adder_subtractor_b_btint_a6_carry_n_2,adder_subtractor_b_btint_a6_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a8_carry_n_5,adder_subtractor_b_btint_a8_carry_n_6,adder_subtractor_b_btint_a8_carry_n_7,\b_old_btint_a_reg_n_0_[2] }),
        .O({adder_subtractor_b_btint_a6_carry_n_4,adder_subtractor_b_btint_a6_carry_n_5,adder_subtractor_b_btint_a6_carry_n_6,adder_subtractor_b_btint_a6_carry_n_7}),
        .S({adder_subtractor_b_btint_a6_carry_i_1__1_n_0,adder_subtractor_b_btint_a6_carry_i_2__1_n_0,adder_subtractor_b_btint_a6_carry_i_3__1_n_0,adder_subtractor_b_btint_a6_carry_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__0
       (.CI(adder_subtractor_b_btint_a6_carry_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__0_n_0,adder_subtractor_b_btint_a6_carry__0_n_1,adder_subtractor_b_btint_a6_carry__0_n_2,adder_subtractor_b_btint_a6_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__0_n_5,adder_subtractor_b_btint_a8_carry__0_n_6,adder_subtractor_b_btint_a8_carry__0_n_7,adder_subtractor_b_btint_a8_carry_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__0_n_4,adder_subtractor_b_btint_a6_carry__0_n_5,adder_subtractor_b_btint_a6_carry__0_n_6,adder_subtractor_b_btint_a6_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__0_i_1__1_n_0,adder_subtractor_b_btint_a6_carry__0_i_2__1_n_0,adder_subtractor_b_btint_a6_carry__0_i_3__1_n_0,adder_subtractor_b_btint_a6_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_1__1
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_5),
        .O(adder_subtractor_b_btint_a6_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_2__1
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_6),
        .O(adder_subtractor_b_btint_a6_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_3__1
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_7),
        .O(adder_subtractor_b_btint_a6_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__0_i_4__1
       (.I0(adder_subtractor_b_btint_a8_carry_n_4),
        .O(adder_subtractor_b_btint_a6_carry__0_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__1
       (.CI(adder_subtractor_b_btint_a6_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__1_n_0,adder_subtractor_b_btint_a6_carry__1_n_1,adder_subtractor_b_btint_a6_carry__1_n_2,adder_subtractor_b_btint_a6_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__1_n_5,adder_subtractor_b_btint_a8_carry__1_n_6,adder_subtractor_b_btint_a8_carry__1_n_7,adder_subtractor_b_btint_a8_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__1_n_4,adder_subtractor_b_btint_a6_carry__1_n_5,adder_subtractor_b_btint_a6_carry__1_n_6,adder_subtractor_b_btint_a6_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__1_i_1__1_n_0,adder_subtractor_b_btint_a6_carry__1_i_2__1_n_0,adder_subtractor_b_btint_a6_carry__1_i_3__1_n_0,adder_subtractor_b_btint_a6_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_1__1
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_5),
        .O(adder_subtractor_b_btint_a6_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_2__1
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_6),
        .O(adder_subtractor_b_btint_a6_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_3__1
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_7),
        .O(adder_subtractor_b_btint_a6_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__1_i_4__1
       (.I0(adder_subtractor_b_btint_a8_carry__0_n_4),
        .O(adder_subtractor_b_btint_a6_carry__1_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__2
       (.CI(adder_subtractor_b_btint_a6_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__2_n_0,adder_subtractor_b_btint_a6_carry__2_n_1,adder_subtractor_b_btint_a6_carry__2_n_2,adder_subtractor_b_btint_a6_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__2_n_5,adder_subtractor_b_btint_a8_carry__2_n_6,adder_subtractor_b_btint_a8_carry__2_n_7,adder_subtractor_b_btint_a8_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__2_n_4,adder_subtractor_b_btint_a6_carry__2_n_5,adder_subtractor_b_btint_a6_carry__2_n_6,adder_subtractor_b_btint_a6_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__2_i_1__1_n_0,adder_subtractor_b_btint_a6_carry__2_i_2__1_n_0,adder_subtractor_b_btint_a6_carry__2_i_3__1_n_0,adder_subtractor_b_btint_a6_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_1__1
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_5),
        .O(adder_subtractor_b_btint_a6_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_2__1
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_6),
        .O(adder_subtractor_b_btint_a6_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_3__1
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_7),
        .O(adder_subtractor_b_btint_a6_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__2_i_4__1
       (.I0(adder_subtractor_b_btint_a8_carry__1_n_4),
        .O(adder_subtractor_b_btint_a6_carry__2_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__3
       (.CI(adder_subtractor_b_btint_a6_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__3_n_0,adder_subtractor_b_btint_a6_carry__3_n_1,adder_subtractor_b_btint_a6_carry__3_n_2,adder_subtractor_b_btint_a6_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__3_n_5,adder_subtractor_b_btint_a8_carry__3_n_6,adder_subtractor_b_btint_a8_carry__3_n_7,adder_subtractor_b_btint_a8_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__3_n_4,adder_subtractor_b_btint_a6_carry__3_n_5,adder_subtractor_b_btint_a6_carry__3_n_6,adder_subtractor_b_btint_a6_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__3_i_1__1_n_0,adder_subtractor_b_btint_a6_carry__3_i_2__1_n_0,adder_subtractor_b_btint_a6_carry__3_i_3__1_n_0,adder_subtractor_b_btint_a6_carry__3_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_1__1
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_5),
        .O(adder_subtractor_b_btint_a6_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_2__1
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_6),
        .O(adder_subtractor_b_btint_a6_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_3__1
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_7),
        .O(adder_subtractor_b_btint_a6_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__3_i_4__1
       (.I0(adder_subtractor_b_btint_a8_carry__2_n_4),
        .O(adder_subtractor_b_btint_a6_carry__3_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__4
       (.CI(adder_subtractor_b_btint_a6_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__4_n_0,adder_subtractor_b_btint_a6_carry__4_n_1,adder_subtractor_b_btint_a6_carry__4_n_2,adder_subtractor_b_btint_a6_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__4_n_5,adder_subtractor_b_btint_a8_carry__4_n_6,adder_subtractor_b_btint_a8_carry__4_n_7,adder_subtractor_b_btint_a8_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__4_n_4,adder_subtractor_b_btint_a6_carry__4_n_5,adder_subtractor_b_btint_a6_carry__4_n_6,adder_subtractor_b_btint_a6_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__4_i_1__1_n_0,adder_subtractor_b_btint_a6_carry__4_i_2__1_n_0,adder_subtractor_b_btint_a6_carry__4_i_3__1_n_0,adder_subtractor_b_btint_a6_carry__4_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_1__1
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_5),
        .O(adder_subtractor_b_btint_a6_carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_2__1
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_6),
        .O(adder_subtractor_b_btint_a6_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_3__1
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_7),
        .O(adder_subtractor_b_btint_a6_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__4_i_4__1
       (.I0(adder_subtractor_b_btint_a8_carry__3_n_4),
        .O(adder_subtractor_b_btint_a6_carry__4_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__5
       (.CI(adder_subtractor_b_btint_a6_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a6_carry__5_n_0,adder_subtractor_b_btint_a6_carry__5_n_1,adder_subtractor_b_btint_a6_carry__5_n_2,adder_subtractor_b_btint_a6_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a8_carry__5_n_5,adder_subtractor_b_btint_a8_carry__5_n_6,adder_subtractor_b_btint_a8_carry__5_n_7,adder_subtractor_b_btint_a8_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a6_carry__5_n_4,adder_subtractor_b_btint_a6_carry__5_n_5,adder_subtractor_b_btint_a6_carry__5_n_6,adder_subtractor_b_btint_a6_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a6_carry__5_i_1__1_n_0,adder_subtractor_b_btint_a6_carry__5_i_2__1_n_0,adder_subtractor_b_btint_a6_carry__5_i_3__1_n_0,adder_subtractor_b_btint_a6_carry__5_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_1__1
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_5),
        .O(adder_subtractor_b_btint_a6_carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_2__1
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_6),
        .O(adder_subtractor_b_btint_a6_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_3__1
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_7),
        .O(adder_subtractor_b_btint_a6_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__5_i_4__1
       (.I0(adder_subtractor_b_btint_a8_carry__4_n_4),
        .O(adder_subtractor_b_btint_a6_carry__5_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a6_carry__6
       (.CI(adder_subtractor_b_btint_a6_carry__5_n_0),
        .CO({NLW_adder_subtractor_b_btint_a6_carry__6_CO_UNCONNECTED[3:1],adder_subtractor_b_btint_a6_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a8_carry__5_n_4}),
        .O({NLW_adder_subtractor_b_btint_a6_carry__6_O_UNCONNECTED[3:2],adder_subtractor_b_btint_a6_carry__6_n_6,adder_subtractor_b_btint_a6_carry__6_n_7}),
        .S({1'b0,1'b0,adder_subtractor_b_btint_a6_carry__6_i_1__1_n_0,adder_subtractor_b_btint_a6_carry__6_i_2__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__6_i_1__1
       (.I0(adder_subtractor_b_btint_a8_carry__6_n_7),
        .O(adder_subtractor_b_btint_a6_carry__6_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry__6_i_2__1
       (.I0(adder_subtractor_b_btint_a8_carry__5_n_4),
        .O(adder_subtractor_b_btint_a6_carry__6_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry_i_1__1
       (.I0(adder_subtractor_b_btint_a8_carry_n_5),
        .O(adder_subtractor_b_btint_a6_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry_i_2__1
       (.I0(adder_subtractor_b_btint_a8_carry_n_6),
        .O(adder_subtractor_b_btint_a6_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a6_carry_i_3__1
       (.I0(adder_subtractor_b_btint_a8_carry_n_7),
        .O(adder_subtractor_b_btint_a6_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a6_carry_i_4__1
       (.I0(\b_old_btint_a_reg_n_0_[2] ),
        .I1(\b_old_btint_b_reg_n_0_[2] ),
        .O(adder_subtractor_b_btint_a6_carry_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a8[2:0],\b_old_btint_a_reg[7]_0 [2]}),
        .O(adder_subtractor_b_btint_a6[3:0]),
        .S({i__carry_i_1__49_n_0,i__carry_i_2__47_n_0,i__carry_i_3__47_n_0,i__carry_i_4__43_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[6:3]),
        .O(adder_subtractor_b_btint_a6[7:4]),
        .S({i__carry__0_i_1__43_n_0,i__carry__0_i_2__41_n_0,i__carry__0_i_3__41_n_0,i__carry__0_i_4__41_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[10:7]),
        .O(adder_subtractor_b_btint_a6[11:8]),
        .S({i__carry__1_i_1__43_n_0,i__carry__1_i_2__41_n_0,i__carry__1_i_3__41_n_0,i__carry__1_i_4__41_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[14:11]),
        .O(adder_subtractor_b_btint_a6[15:12]),
        .S({i__carry__2_i_1__40_n_0,i__carry__2_i_2__41_n_0,i__carry__2_i_3__41_n_0,i__carry__2_i_4__41_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[18:15]),
        .O(adder_subtractor_b_btint_a6[19:16]),
        .S({i__carry__3_i_1__40_n_0,i__carry__3_i_2__38_n_0,i__carry__3_i_3__38_n_0,i__carry__3_i_4__38_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[22:19]),
        .O(adder_subtractor_b_btint_a6[23:20]),
        .S({i__carry__4_i_1__40_n_0,i__carry__4_i_2__38_n_0,i__carry__4_i_3__38_n_0,i__carry__4_i_4__38_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a8[26:23]),
        .O(adder_subtractor_b_btint_a6[27:24]),
        .S({i__carry__5_i_1__40_n_0,i__carry__5_i_2__38_n_0,i__carry__5_i_3__38_n_0,i__carry__5_i_4__38_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a6_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_CO_UNCONNECTED [3:1],\adder_subtractor_b_btint_a6_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a8[27]}),
        .O({\NLW_adder_subtractor_b_btint_a6_inferred__0/i__carry__6_O_UNCONNECTED [3:2],adder_subtractor_b_btint_a6[29:28]}),
        .S({1'b0,1'b0,i__carry__6_i_1__24_n_0,i__carry__6_i_2__17_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[2] }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__54_n_0,i__carry_i_2__53_n_0,i__carry_i_3__53_n_0,i__carry_i_4__48_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__48_n_0,i__carry__0_i_2__47_n_0,i__carry__0_i_3__47_n_0,i__carry__0_i_4__47_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__48_n_0,i__carry__1_i_2__47_n_0,i__carry__1_i_3__47_n_0,i__carry__1_i_4__47_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__45_n_0,i__carry__2_i_2__47_n_0,i__carry__2_i_3__47_n_0,i__carry__2_i_4__47_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__45_n_0,i__carry__3_i_2__44_n_0,i__carry__3_i_3__44_n_0,i__carry__3_i_4__44_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__45_n_0,i__carry__4_i_2__44_n_0,i__carry__4_i_3__44_n_0,i__carry__4_i_4__44_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__45_n_0,i__carry__5_i_2__44_n_0,i__carry__5_i_3__44_n_0,i__carry__5_i_4__44_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_CO_UNCONNECTED [3:1],\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a6_inferred__1/i__carry__6_O_UNCONNECTED [3:2],\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_6 ,\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 }),
        .S({1'b0,1'b0,i__carry__6_i_1__28_n_0,i__carry__6_i_2__20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 ,Q[2]}),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__59_n_0,i__carry_i_2__59_n_0,i__carry_i_3__59_n_0,i__carry_i_4__53_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__53_n_0,i__carry__0_i_2__53_n_0,i__carry__0_i_3__53_n_0,i__carry__0_i_4__53_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__53_n_0,i__carry__1_i_2__53_n_0,i__carry__1_i_3__53_n_0,i__carry__1_i_4__53_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__50_n_0,i__carry__2_i_2__53_n_0,i__carry__2_i_3__53_n_0,i__carry__2_i_4__53_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__50_n_0,i__carry__3_i_2__50_n_0,i__carry__3_i_3__50_n_0,i__carry__3_i_4__50_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__50_n_0,i__carry__4_i_2__50_n_0,i__carry__4_i_3__50_n_0,i__carry__4_i_4__50_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__50_n_0,i__carry__5_i_2__50_n_0,i__carry__5_i_3__50_n_0,i__carry__5_i_4__50_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a6_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_CO_UNCONNECTED [3:1],\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 }),
        .O({\NLW_adder_subtractor_b_btint_a6_inferred__2/i__carry__6_O_UNCONNECTED [3:2],\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_6 ,\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 }),
        .S({1'b0,1'b0,i__carry__6_i_1__32_n_0,i__carry__6_i_2__23_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry
       (.CI(1'b0),
        .CO({adder_subtractor_b_btint_a8_carry_n_0,adder_subtractor_b_btint_a8_carry_n_1,adder_subtractor_b_btint_a8_carry_n_2,adder_subtractor_b_btint_a8_carry_n_3}),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a10_carry_n_5,adder_subtractor_b_btint_a10_carry_n_6,adder_subtractor_b_btint_a10_carry_n_7,\b_old_btint_a_reg_n_0_[3] }),
        .O({adder_subtractor_b_btint_a8_carry_n_4,adder_subtractor_b_btint_a8_carry_n_5,adder_subtractor_b_btint_a8_carry_n_6,adder_subtractor_b_btint_a8_carry_n_7}),
        .S({adder_subtractor_b_btint_a8_carry_i_1__1_n_0,adder_subtractor_b_btint_a8_carry_i_2__1_n_0,adder_subtractor_b_btint_a8_carry_i_3__1_n_0,adder_subtractor_b_btint_a8_carry_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__0
       (.CI(adder_subtractor_b_btint_a8_carry_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__0_n_0,adder_subtractor_b_btint_a8_carry__0_n_1,adder_subtractor_b_btint_a8_carry__0_n_2,adder_subtractor_b_btint_a8_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__0_n_5,adder_subtractor_b_btint_a10_carry__0_n_6,adder_subtractor_b_btint_a10_carry__0_n_7,adder_subtractor_b_btint_a10_carry_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__0_n_4,adder_subtractor_b_btint_a8_carry__0_n_5,adder_subtractor_b_btint_a8_carry__0_n_6,adder_subtractor_b_btint_a8_carry__0_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__0_i_1__1_n_0,adder_subtractor_b_btint_a8_carry__0_i_2__1_n_0,adder_subtractor_b_btint_a8_carry__0_i_3__1_n_0,adder_subtractor_b_btint_a8_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_1__1
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_5),
        .O(adder_subtractor_b_btint_a8_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_2__1
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_6),
        .O(adder_subtractor_b_btint_a8_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_3__1
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_7),
        .O(adder_subtractor_b_btint_a8_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__0_i_4__1
       (.I0(adder_subtractor_b_btint_a10_carry_n_4),
        .O(adder_subtractor_b_btint_a8_carry__0_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__1
       (.CI(adder_subtractor_b_btint_a8_carry__0_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__1_n_0,adder_subtractor_b_btint_a8_carry__1_n_1,adder_subtractor_b_btint_a8_carry__1_n_2,adder_subtractor_b_btint_a8_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__1_n_5,adder_subtractor_b_btint_a10_carry__1_n_6,adder_subtractor_b_btint_a10_carry__1_n_7,adder_subtractor_b_btint_a10_carry__0_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__1_n_4,adder_subtractor_b_btint_a8_carry__1_n_5,adder_subtractor_b_btint_a8_carry__1_n_6,adder_subtractor_b_btint_a8_carry__1_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__1_i_1__1_n_0,adder_subtractor_b_btint_a8_carry__1_i_2__1_n_0,adder_subtractor_b_btint_a8_carry__1_i_3__1_n_0,adder_subtractor_b_btint_a8_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_1__1
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_5),
        .O(adder_subtractor_b_btint_a8_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_2__1
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_6),
        .O(adder_subtractor_b_btint_a8_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_3__1
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_7),
        .O(adder_subtractor_b_btint_a8_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__1_i_4__1
       (.I0(adder_subtractor_b_btint_a10_carry__0_n_4),
        .O(adder_subtractor_b_btint_a8_carry__1_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__2
       (.CI(adder_subtractor_b_btint_a8_carry__1_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__2_n_0,adder_subtractor_b_btint_a8_carry__2_n_1,adder_subtractor_b_btint_a8_carry__2_n_2,adder_subtractor_b_btint_a8_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__2_n_5,adder_subtractor_b_btint_a10_carry__2_n_6,adder_subtractor_b_btint_a10_carry__2_n_7,adder_subtractor_b_btint_a10_carry__1_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__2_n_4,adder_subtractor_b_btint_a8_carry__2_n_5,adder_subtractor_b_btint_a8_carry__2_n_6,adder_subtractor_b_btint_a8_carry__2_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__2_i_1__1_n_0,adder_subtractor_b_btint_a8_carry__2_i_2__1_n_0,adder_subtractor_b_btint_a8_carry__2_i_3__1_n_0,adder_subtractor_b_btint_a8_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_1__1
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_5),
        .O(adder_subtractor_b_btint_a8_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_2__1
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_6),
        .O(adder_subtractor_b_btint_a8_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_3__1
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_7),
        .O(adder_subtractor_b_btint_a8_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__2_i_4__1
       (.I0(adder_subtractor_b_btint_a10_carry__1_n_4),
        .O(adder_subtractor_b_btint_a8_carry__2_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__3
       (.CI(adder_subtractor_b_btint_a8_carry__2_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__3_n_0,adder_subtractor_b_btint_a8_carry__3_n_1,adder_subtractor_b_btint_a8_carry__3_n_2,adder_subtractor_b_btint_a8_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__3_n_5,adder_subtractor_b_btint_a10_carry__3_n_6,adder_subtractor_b_btint_a10_carry__3_n_7,adder_subtractor_b_btint_a10_carry__2_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__3_n_4,adder_subtractor_b_btint_a8_carry__3_n_5,adder_subtractor_b_btint_a8_carry__3_n_6,adder_subtractor_b_btint_a8_carry__3_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__3_i_1__1_n_0,adder_subtractor_b_btint_a8_carry__3_i_2__1_n_0,adder_subtractor_b_btint_a8_carry__3_i_3__1_n_0,adder_subtractor_b_btint_a8_carry__3_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_1__1
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_5),
        .O(adder_subtractor_b_btint_a8_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_2__1
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_6),
        .O(adder_subtractor_b_btint_a8_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_3__1
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_7),
        .O(adder_subtractor_b_btint_a8_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__3_i_4__1
       (.I0(adder_subtractor_b_btint_a10_carry__2_n_4),
        .O(adder_subtractor_b_btint_a8_carry__3_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__4
       (.CI(adder_subtractor_b_btint_a8_carry__3_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__4_n_0,adder_subtractor_b_btint_a8_carry__4_n_1,adder_subtractor_b_btint_a8_carry__4_n_2,adder_subtractor_b_btint_a8_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__4_n_5,adder_subtractor_b_btint_a10_carry__4_n_6,adder_subtractor_b_btint_a10_carry__4_n_7,adder_subtractor_b_btint_a10_carry__3_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__4_n_4,adder_subtractor_b_btint_a8_carry__4_n_5,adder_subtractor_b_btint_a8_carry__4_n_6,adder_subtractor_b_btint_a8_carry__4_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__4_i_1__1_n_0,adder_subtractor_b_btint_a8_carry__4_i_2__1_n_0,adder_subtractor_b_btint_a8_carry__4_i_3__1_n_0,adder_subtractor_b_btint_a8_carry__4_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_1__1
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_5),
        .O(adder_subtractor_b_btint_a8_carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_2__1
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_6),
        .O(adder_subtractor_b_btint_a8_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_3__1
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_7),
        .O(adder_subtractor_b_btint_a8_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__4_i_4__1
       (.I0(adder_subtractor_b_btint_a10_carry__3_n_4),
        .O(adder_subtractor_b_btint_a8_carry__4_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__5
       (.CI(adder_subtractor_b_btint_a8_carry__4_n_0),
        .CO({adder_subtractor_b_btint_a8_carry__5_n_0,adder_subtractor_b_btint_a8_carry__5_n_1,adder_subtractor_b_btint_a8_carry__5_n_2,adder_subtractor_b_btint_a8_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({adder_subtractor_b_btint_a10_carry__5_n_5,adder_subtractor_b_btint_a10_carry__5_n_6,adder_subtractor_b_btint_a10_carry__5_n_7,adder_subtractor_b_btint_a10_carry__4_n_4}),
        .O({adder_subtractor_b_btint_a8_carry__5_n_4,adder_subtractor_b_btint_a8_carry__5_n_5,adder_subtractor_b_btint_a8_carry__5_n_6,adder_subtractor_b_btint_a8_carry__5_n_7}),
        .S({adder_subtractor_b_btint_a8_carry__5_i_1__1_n_0,adder_subtractor_b_btint_a8_carry__5_i_2__1_n_0,adder_subtractor_b_btint_a8_carry__5_i_3__1_n_0,adder_subtractor_b_btint_a8_carry__5_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_1__1
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_5),
        .O(adder_subtractor_b_btint_a8_carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_2__1
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_6),
        .O(adder_subtractor_b_btint_a8_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_3__1
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_7),
        .O(adder_subtractor_b_btint_a8_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__5_i_4__1
       (.I0(adder_subtractor_b_btint_a10_carry__4_n_4),
        .O(adder_subtractor_b_btint_a8_carry__5_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_subtractor_b_btint_a8_carry__6
       (.CI(adder_subtractor_b_btint_a8_carry__5_n_0),
        .CO(NLW_adder_subtractor_b_btint_a8_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_subtractor_b_btint_a8_carry__6_O_UNCONNECTED[3:1],adder_subtractor_b_btint_a8_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a8_carry__6_i_1__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry__6_i_1__1
       (.I0(adder_subtractor_b_btint_a10_carry__5_n_4),
        .O(adder_subtractor_b_btint_a8_carry__6_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry_i_1__1
       (.I0(adder_subtractor_b_btint_a10_carry_n_5),
        .O(adder_subtractor_b_btint_a8_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry_i_2__1
       (.I0(adder_subtractor_b_btint_a10_carry_n_6),
        .O(adder_subtractor_b_btint_a8_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    adder_subtractor_b_btint_a8_carry_i_3__1
       (.I0(adder_subtractor_b_btint_a10_carry_n_7),
        .O(adder_subtractor_b_btint_a8_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_subtractor_b_btint_a8_carry_i_4__1
       (.I0(\b_old_btint_a_reg_n_0_[3] ),
        .I1(\b_old_btint_b_reg_n_0_[3] ),
        .O(adder_subtractor_b_btint_a8_carry_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({adder_subtractor_b_btint_a10[2:0],\b_old_btint_a_reg[7]_0 [3]}),
        .O(adder_subtractor_b_btint_a8[3:0]),
        .S({i__carry_i_1__48_n_0,i__carry_i_2__46_n_0,i__carry_i_3__46_n_0,i__carry_i_4__42_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[6:3]),
        .O(adder_subtractor_b_btint_a8[7:4]),
        .S({i__carry__0_i_1__42_n_0,i__carry__0_i_2__40_n_0,i__carry__0_i_3__40_n_0,i__carry__0_i_4__40_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[10:7]),
        .O(adder_subtractor_b_btint_a8[11:8]),
        .S({i__carry__1_i_1__42_n_0,i__carry__1_i_2__40_n_0,i__carry__1_i_3__40_n_0,i__carry__1_i_4__40_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[14:11]),
        .O(adder_subtractor_b_btint_a8[15:12]),
        .S({i__carry__2_i_1__39_n_0,i__carry__2_i_2__40_n_0,i__carry__2_i_3__40_n_0,i__carry__2_i_4__40_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[18:15]),
        .O(adder_subtractor_b_btint_a8[19:16]),
        .S({i__carry__3_i_1__39_n_0,i__carry__3_i_2__37_n_0,i__carry__3_i_3__37_n_0,i__carry__3_i_4__37_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[22:19]),
        .O(adder_subtractor_b_btint_a8[23:20]),
        .S({i__carry__4_i_1__39_n_0,i__carry__4_i_2__37_n_0,i__carry__4_i_3__37_n_0,i__carry__4_i_4__37_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_0 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_1 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_2 ,\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(adder_subtractor_b_btint_a10[26:23]),
        .O(adder_subtractor_b_btint_a8[27:24]),
        .S({i__carry__5_i_1__39_n_0,i__carry__5_i_2__37_n_0,i__carry__5_i_3__37_n_0,i__carry__5_i_4__37_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__0/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a8_inferred__0/i__carry__5_n_0 ),
        .CO(\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_subtractor_b_btint_a8_inferred__0/i__carry__6_O_UNCONNECTED [3:1],adder_subtractor_b_btint_a8[28]}),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1__23_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 ,\a_old_btint_a_reg_n_0_[3] }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__53_n_0,i__carry_i_2__52_n_0,i__carry_i_3__52_n_0,i__carry_i_4__47_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__47_n_0,i__carry__0_i_2__46_n_0,i__carry__0_i_3__46_n_0,i__carry__0_i_4__46_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__47_n_0,i__carry__1_i_2__46_n_0,i__carry__1_i_3__46_n_0,i__carry__1_i_4__46_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__44_n_0,i__carry__2_i_2__46_n_0,i__carry__2_i_3__46_n_0,i__carry__2_i_4__46_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__44_n_0,i__carry__3_i_2__43_n_0,i__carry__3_i_3__43_n_0,i__carry__3_i_4__43_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__44_n_0,i__carry__4_i_2__43_n_0,i__carry__4_i_3__43_n_0,i__carry__4_i_4__43_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_0 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_1 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_2 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 ,\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__44_n_0,i__carry__5_i_2__43_n_0,i__carry__5_i_3__43_n_0,i__carry__5_i_4__43_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__1/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_0 ),
        .CO(\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_subtractor_b_btint_a8_inferred__1/i__carry__6_O_UNCONNECTED [3:1],\adder_subtractor_b_btint_a8_inferred__1/i__carry__6_n_7 }),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1__27_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 ,Q[3]}),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__58_n_0,i__carry_i_2__58_n_0,i__carry_i_3__58_n_0,i__carry_i_4__52_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__0 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__52_n_0,i__carry__0_i_2__52_n_0,i__carry__0_i_3__52_n_0,i__carry__0_i_4__52_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__1 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__52_n_0,i__carry__1_i_2__52_n_0,i__carry__1_i_3__52_n_0,i__carry__1_i_4__52_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__2 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__49_n_0,i__carry__2_i_2__52_n_0,i__carry__2_i_3__52_n_0,i__carry__2_i_4__52_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__3 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__49_n_0,i__carry__3_i_2__49_n_0,i__carry__3_i_3__49_n_0,i__carry__3_i_4__49_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__4 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__49_n_0,i__carry__4_i_2__49_n_0,i__carry__4_i_3__49_n_0,i__carry__4_i_4__49_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__5 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_0 ),
        .CO({\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_0 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_1 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_2 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 ,\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 }),
        .O({\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ,\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__49_n_0,i__carry__5_i_2__49_n_0,i__carry__5_i_3__49_n_0,i__carry__5_i_4__49_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \adder_subtractor_b_btint_a8_inferred__2/i__carry__6 
       (.CI(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_0 ),
        .CO(\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adder_subtractor_b_btint_a8_inferred__2/i__carry__6_O_UNCONNECTED [3:1],\adder_subtractor_b_btint_a8_inferred__2/i__carry__6_n_7 }),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1__31_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[0]_i_1__1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(\adder_subtractor_b_btint_a[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[1]_i_1__1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[1]),
        .O(\adder_subtractor_b_btint_a[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[2]_i_1__1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[2]),
        .O(\adder_subtractor_b_btint_a[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[3]_i_1__1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[3]),
        .O(\adder_subtractor_b_btint_a[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[4]_i_1__1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[4]),
        .O(\adder_subtractor_b_btint_a[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[5]_i_1__1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[5]),
        .O(\adder_subtractor_b_btint_a[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[6]_i_1__1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[6]),
        .O(\adder_subtractor_b_btint_a[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \adder_subtractor_b_btint_a[7]_i_1__1 
       (.I0(\b_btint_a_reg_n_0_[0] ),
        .I1(\b_btint_b_reg_n_0_[0] ),
        .I2(Q[7]),
        .O(\adder_subtractor_b_btint_a[7]_i_1__1_n_0 ));
  FDRE \adder_subtractor_b_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[0]_i_1__1_n_0 ),
        .Q(adder_subtractor_b_btint_a[0]),
        .R(shift_register_reset_i_1__1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[1]_i_1__1_n_0 ),
        .Q(adder_subtractor_b_btint_a[1]),
        .R(shift_register_reset_i_1__1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[2]_i_1__1_n_0 ),
        .Q(adder_subtractor_b_btint_a[2]),
        .R(shift_register_reset_i_1__1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[3]_i_1__1_n_0 ),
        .Q(adder_subtractor_b_btint_a[3]),
        .R(shift_register_reset_i_1__1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[4]_i_1__1_n_0 ),
        .Q(adder_subtractor_b_btint_a[4]),
        .R(shift_register_reset_i_1__1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[5]_i_1__1_n_0 ),
        .Q(adder_subtractor_b_btint_a[5]),
        .R(shift_register_reset_i_1__1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[6]_i_1__1_n_0 ),
        .Q(adder_subtractor_b_btint_a[6]),
        .R(shift_register_reset_i_1__1_n_0));
  FDRE \adder_subtractor_b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_a[7]_i_1__1_n_0 ),
        .Q(adder_subtractor_b_btint_a[7]),
        .R(shift_register_reset_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[0]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [0]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[1]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [1]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[2]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [2]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[3]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [3]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[4]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [4]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[5]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [5]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[6]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [6]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \adder_subtractor_b_btint_b[7]_i_1 
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\b_btint_b_reg_n_0_[0] ),
        .O(\adder_subtractor_b_btint_b[7]_i_1_n_0 ));
  FDSE \adder_subtractor_b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[0]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[0]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[1]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[1]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[2]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[2]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[3]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[3]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[4]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[4]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[5]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[5]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[6]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[6]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \adder_subtractor_b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(\adder_subtractor_b_btint_b[7]_i_1_n_0 ),
        .Q(adder_subtractor_b_btint_b[7]),
        .S(shift_register_reset_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF1F00000010)) 
    adder_subtractor_subtract_i_1__1
       (.I0(\b_btint_b_reg_n_0_[0] ),
        .I1(\b_btint_a_reg_n_0_[0] ),
        .I2(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .I3(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I4(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I5(adder_subtractor_subtract_reg_n_0),
        .O(adder_subtractor_subtract_i_1__1_n_0));
  FDRE adder_subtractor_subtract_reg
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_subtract_i_1__1_n_0),
        .Q(adder_subtractor_subtract_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[0]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[1] ),
        .O(b_btint_a_next[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[1]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [1]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[2] ),
        .O(b_btint_a_next[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[2]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[3] ),
        .O(b_btint_a_next[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[3]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [3]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[4] ),
        .O(b_btint_a_next[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[4]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[5] ),
        .O(b_btint_a_next[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[5]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [5]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[6] ),
        .O(b_btint_a_next[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_a[6]_i_1 
       (.I0(\b_old_btint_a_reg[7]_0 [6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_a_reg_n_0_[7] ),
        .O(b_btint_a_next[6]));
  LUT5 #(
    .INIT(32'hCCC0CCCA)) 
    \b_btint_a[7]_i_1__1 
       (.I0(\b_btint_a_reg_n_0_[7] ),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I3(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I4(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .O(\b_btint_a[7]_i_1__1_n_0 ));
  FDRE \b_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[0]),
        .Q(\b_btint_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[1]),
        .Q(\b_btint_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[2]),
        .Q(\b_btint_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[3]),
        .Q(\b_btint_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[4]),
        .Q(\b_btint_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[5]),
        .Q(\b_btint_a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_a_next[6]),
        .Q(\b_btint_a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(\b_btint_a[7]_i_1__1_n_0 ),
        .Q(\b_btint_a_reg_n_0_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[0]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[1] ),
        .O(b_btint_b_next0_in[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[1]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [1]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[2] ),
        .O(b_btint_b_next0_in[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[2]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[3] ),
        .O(b_btint_b_next0_in[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[3]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [3]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[4] ),
        .O(b_btint_b_next0_in[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[4]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[5] ),
        .O(b_btint_b_next0_in[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[5]_i_1 
       (.I0(\b_old_btint_b_reg[7]_0 [5]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[6] ),
        .O(b_btint_b_next0_in[5]));
  LUT3 #(
    .INIT(8'hFE)) 
    \b_btint_b[6]_i_1__1 
       (.I0(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .O(b_btint_b_next));
  LUT4 #(
    .INIT(16'hABA8)) 
    \b_btint_b[6]_i_2 
       (.I0(\b_old_btint_b_reg[7]_0 [6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\b_btint_b_reg_n_0_[7] ),
        .O(b_btint_b_next0_in[6]));
  LUT5 #(
    .INIT(32'hCCCFCCCA)) 
    \b_btint_b[7]_i_1__1 
       (.I0(\b_btint_b_reg_n_0_[7] ),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I3(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I4(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .O(\b_btint_b[7]_i_1__1_n_0 ));
  FDRE \b_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[0]),
        .Q(\b_btint_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[1]),
        .Q(\b_btint_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[2]),
        .Q(\b_btint_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[3]),
        .Q(\b_btint_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[4]),
        .Q(\b_btint_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[5]),
        .Q(\b_btint_b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(b_btint_b_next),
        .D(b_btint_b_next0_in[6]),
        .Q(\b_btint_b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(\b_btint_b[7]_i_1__1_n_0 ),
        .Q(\b_btint_b_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [0]),
        .Q(\b_old_btint_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [1]),
        .Q(\b_old_btint_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [2]),
        .Q(\b_old_btint_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [3]),
        .Q(\b_old_btint_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [4]),
        .Q(\b_old_btint_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [5]),
        .Q(\b_old_btint_a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [6]),
        .Q(\b_old_btint_a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_old_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_a_reg[7]_0 [7]),
        .Q(\b_old_btint_a_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [0]),
        .Q(\b_old_btint_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [1]),
        .Q(\b_old_btint_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [2]),
        .Q(\b_old_btint_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [3]),
        .Q(\b_old_btint_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [4]),
        .Q(\b_old_btint_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [5]),
        .Q(\b_old_btint_b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [6]),
        .Q(\b_old_btint_b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_old_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(shift_register_reset_i_1__1_n_0),
        .D(\b_old_btint_b_reg[7]_0 [7]),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_10__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_10__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_10__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_10__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_10__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_10__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_11__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_11__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_11__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_11__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_11__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_11__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_12__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_12__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_12__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_12__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_12__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_12__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_13__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_13__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_13__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__0_i_13__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_13__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__0_i_13__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1__37
       (.CI(i__carry_i_1__43_n_0),
        .CO({i__carry__0_i_1__37_n_0,i__carry__0_i_1__37_n_1,i__carry__0_i_1__37_n_2,i__carry__0_i_1__37_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_6__5_n_0,i__carry__0_i_7__5_n_0,i__carry__0_i_8__5_n_0,i__carry__0_i_9__5_n_0}),
        .O(adder_subtractor_b_btint_a14[7:4]),
        .S({i__carry__0_i_10__5_n_0,i__carry__0_i_11__5_n_0,i__carry__0_i_12__5_n_0,i__carry__0_i_13__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1__38
       (.CI(i__carry_i_1__44_n_0),
        .CO({i__carry__0_i_1__38_n_0,i__carry__0_i_1__38_n_1,i__carry__0_i_1__38_n_2,i__carry__0_i_1__38_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_6__6_n_0,i__carry__0_i_7__6_n_0,i__carry__0_i_8__6_n_0,i__carry__0_i_9__6_n_0}),
        .O({i__carry__0_i_1__38_n_4,i__carry__0_i_1__38_n_5,i__carry__0_i_1__38_n_6,i__carry__0_i_1__38_n_7}),
        .S({i__carry__0_i_10__6_n_0,i__carry__0_i_11__6_n_0,i__carry__0_i_12__6_n_0,i__carry__0_i_13__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1__39
       (.CI(i__carry_i_1__45_n_0),
        .CO({i__carry__0_i_1__39_n_0,i__carry__0_i_1__39_n_1,i__carry__0_i_1__39_n_2,i__carry__0_i_1__39_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_6__7_n_0,i__carry__0_i_7__7_n_0,i__carry__0_i_8__7_n_0,i__carry__0_i_9__7_n_0}),
        .O({i__carry__0_i_1__39_n_4,i__carry__0_i_1__39_n_5,i__carry__0_i_1__39_n_6,i__carry__0_i_1__39_n_7}),
        .S({i__carry__0_i_10__7_n_0,i__carry__0_i_11__7_n_0,i__carry__0_i_12__7_n_0,i__carry__0_i_13__7_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1__40
       (.I0(lock[14]),
        .I1(lock[15]),
        .O(i__carry__0_i_1__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__41
       (.I0(adder_subtractor_b_btint_a12[6]),
        .O(i__carry__0_i_1__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__42
       (.I0(adder_subtractor_b_btint_a10[6]),
        .O(i__carry__0_i_1__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__43
       (.I0(adder_subtractor_b_btint_a8[6]),
        .O(i__carry__0_i_1__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__44
       (.I0(adder_subtractor_b_btint_a6[6]),
        .O(i__carry__0_i_1__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__45
       (.I0(adder_subtractor_b_btint_a4[6]),
        .O(i__carry__0_i_1__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__46
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__47
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__48
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__49
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__50
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__51
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__52
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__53
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__54
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__55
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_5 ),
        .O(i__carry__0_i_1__55_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_2__37
       (.I0(lock[12]),
        .I1(lock[13]),
        .O(i__carry__0_i_2__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__38
       (.I0(adder_subtractor_b_btint_a14[6]),
        .O(i__carry__0_i_2__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__39
       (.I0(adder_subtractor_b_btint_a12[5]),
        .O(i__carry__0_i_2__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__40
       (.I0(adder_subtractor_b_btint_a10[5]),
        .O(i__carry__0_i_2__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__41
       (.I0(adder_subtractor_b_btint_a8[5]),
        .O(i__carry__0_i_2__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__42
       (.I0(adder_subtractor_b_btint_a6[5]),
        .O(i__carry__0_i_2__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__43
       (.I0(adder_subtractor_b_btint_a4[5]),
        .O(i__carry__0_i_2__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__44
       (.I0(i__carry__0_i_1__38_n_5),
        .O(i__carry__0_i_2__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__45
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__46
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__47
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__48
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__49
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__50
       (.I0(i__carry__0_i_1__39_n_5),
        .O(i__carry__0_i_2__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__51
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__52
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__53
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__54
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__55
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_6 ),
        .O(i__carry__0_i_2__55_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_3__37
       (.I0(lock[10]),
        .I1(lock[11]),
        .O(i__carry__0_i_3__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__38
       (.I0(adder_subtractor_b_btint_a14[5]),
        .O(i__carry__0_i_3__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__39
       (.I0(adder_subtractor_b_btint_a12[4]),
        .O(i__carry__0_i_3__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__40
       (.I0(adder_subtractor_b_btint_a10[4]),
        .O(i__carry__0_i_3__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__41
       (.I0(adder_subtractor_b_btint_a8[4]),
        .O(i__carry__0_i_3__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__42
       (.I0(adder_subtractor_b_btint_a6[4]),
        .O(i__carry__0_i_3__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__43
       (.I0(adder_subtractor_b_btint_a4[4]),
        .O(i__carry__0_i_3__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__44
       (.I0(i__carry__0_i_1__38_n_6),
        .O(i__carry__0_i_3__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__45
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__46
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__47
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__48
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__49
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__50
       (.I0(i__carry__0_i_1__39_n_6),
        .O(i__carry__0_i_3__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__51
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__52
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__53
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__54
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__55
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_7 ),
        .O(i__carry__0_i_3__55_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_4__37
       (.I0(lock[8]),
        .I1(lock[9]),
        .O(i__carry__0_i_4__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__38
       (.I0(adder_subtractor_b_btint_a14[4]),
        .O(i__carry__0_i_4__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__39
       (.I0(adder_subtractor_b_btint_a12[3]),
        .O(i__carry__0_i_4__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__40
       (.I0(adder_subtractor_b_btint_a10[3]),
        .O(i__carry__0_i_4__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__41
       (.I0(adder_subtractor_b_btint_a8[3]),
        .O(i__carry__0_i_4__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__42
       (.I0(adder_subtractor_b_btint_a6[3]),
        .O(i__carry__0_i_4__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__43
       (.I0(adder_subtractor_b_btint_a4[3]),
        .O(i__carry__0_i_4__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__44
       (.I0(i__carry__0_i_1__38_n_7),
        .O(i__carry__0_i_4__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__45
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__46
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__47
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__48
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__49
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_4 ),
        .O(i__carry__0_i_4__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__50
       (.I0(i__carry__0_i_1__39_n_7),
        .O(i__carry__0_i_4__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__51
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__52
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__53
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__54
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__55
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_4 ),
        .O(i__carry__0_i_4__55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_5__13
       (.I0(lock[14]),
        .I1(lock[15]),
        .O(i__carry__0_i_5__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5__5
       (.I0(adder_subtractor_b_btint_a14[3]),
        .O(i__carry__0_i_5__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5__6
       (.I0(i__carry_i_1__44_n_4),
        .O(i__carry__0_i_5__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5__7
       (.I0(i__carry_i_1__45_n_4),
        .O(i__carry__0_i_5__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__13
       (.I0(lock[12]),
        .I1(lock[13]),
        .O(i__carry__0_i_6__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_6__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__13
       (.I0(lock[10]),
        .I1(lock[11]),
        .O(i__carry__0_i_7__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_7__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_7__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__13
       (.I0(lock[8]),
        .I1(lock[9]),
        .O(i__carry__0_i_8__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_8__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_8__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_8__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_9__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__0_i_9__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_9__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__0_i_9__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_9__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__0_i_9__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_10__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_10__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_10__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_10__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_10__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_10__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_11__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_11__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_11__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_11__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_11__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_11__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_12__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_12__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_12__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_12__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_12__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_12__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_13__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_13__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_13__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__1_i_13__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_13__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__1_i_13__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_1__37
       (.CI(i__carry__0_i_1__37_n_0),
        .CO({i__carry__1_i_1__37_n_0,i__carry__1_i_1__37_n_1,i__carry__1_i_1__37_n_2,i__carry__1_i_1__37_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_6__5_n_0,i__carry__1_i_7__5_n_0,i__carry__1_i_8__5_n_0,i__carry__1_i_9__5_n_0}),
        .O(adder_subtractor_b_btint_a14[11:8]),
        .S({i__carry__1_i_10__5_n_0,i__carry__1_i_11__5_n_0,i__carry__1_i_12__5_n_0,i__carry__1_i_13__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_1__38
       (.CI(i__carry__0_i_1__38_n_0),
        .CO({i__carry__1_i_1__38_n_0,i__carry__1_i_1__38_n_1,i__carry__1_i_1__38_n_2,i__carry__1_i_1__38_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_6__6_n_0,i__carry__1_i_7__6_n_0,i__carry__1_i_8__6_n_0,i__carry__1_i_9__6_n_0}),
        .O({i__carry__1_i_1__38_n_4,i__carry__1_i_1__38_n_5,i__carry__1_i_1__38_n_6,i__carry__1_i_1__38_n_7}),
        .S({i__carry__1_i_10__6_n_0,i__carry__1_i_11__6_n_0,i__carry__1_i_12__6_n_0,i__carry__1_i_13__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_1__39
       (.CI(i__carry__0_i_1__39_n_0),
        .CO({i__carry__1_i_1__39_n_0,i__carry__1_i_1__39_n_1,i__carry__1_i_1__39_n_2,i__carry__1_i_1__39_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_6__7_n_0,i__carry__1_i_7__7_n_0,i__carry__1_i_8__7_n_0,i__carry__1_i_9__7_n_0}),
        .O({i__carry__1_i_1__39_n_4,i__carry__1_i_1__39_n_5,i__carry__1_i_1__39_n_6,i__carry__1_i_1__39_n_7}),
        .S({i__carry__1_i_10__7_n_0,i__carry__1_i_11__7_n_0,i__carry__1_i_12__7_n_0,i__carry__1_i_13__7_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_1__40
       (.I0(lock[22]),
        .I1(lock[23]),
        .O(i__carry__1_i_1__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__41
       (.I0(adder_subtractor_b_btint_a12[10]),
        .O(i__carry__1_i_1__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__42
       (.I0(adder_subtractor_b_btint_a10[10]),
        .O(i__carry__1_i_1__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__43
       (.I0(adder_subtractor_b_btint_a8[10]),
        .O(i__carry__1_i_1__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__44
       (.I0(adder_subtractor_b_btint_a6[10]),
        .O(i__carry__1_i_1__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__45
       (.I0(adder_subtractor_b_btint_a4[10]),
        .O(i__carry__1_i_1__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__46
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__47
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__48
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__49
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__50
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__51
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__52
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__53
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__54
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__55
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_5 ),
        .O(i__carry__1_i_1__55_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_2__37
       (.I0(lock[20]),
        .I1(lock[21]),
        .O(i__carry__1_i_2__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__38
       (.I0(adder_subtractor_b_btint_a14[10]),
        .O(i__carry__1_i_2__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__39
       (.I0(adder_subtractor_b_btint_a12[9]),
        .O(i__carry__1_i_2__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__40
       (.I0(adder_subtractor_b_btint_a10[9]),
        .O(i__carry__1_i_2__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__41
       (.I0(adder_subtractor_b_btint_a8[9]),
        .O(i__carry__1_i_2__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__42
       (.I0(adder_subtractor_b_btint_a6[9]),
        .O(i__carry__1_i_2__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__43
       (.I0(adder_subtractor_b_btint_a4[9]),
        .O(i__carry__1_i_2__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__44
       (.I0(i__carry__1_i_1__38_n_5),
        .O(i__carry__1_i_2__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__45
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__46
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__47
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__48
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__49
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__50
       (.I0(i__carry__1_i_1__39_n_5),
        .O(i__carry__1_i_2__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__51
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__52
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__53
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__54
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__55
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_6 ),
        .O(i__carry__1_i_2__55_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_3__37
       (.I0(lock[18]),
        .I1(lock[19]),
        .O(i__carry__1_i_3__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__38
       (.I0(adder_subtractor_b_btint_a14[9]),
        .O(i__carry__1_i_3__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__39
       (.I0(adder_subtractor_b_btint_a12[8]),
        .O(i__carry__1_i_3__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__40
       (.I0(adder_subtractor_b_btint_a10[8]),
        .O(i__carry__1_i_3__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__41
       (.I0(adder_subtractor_b_btint_a8[8]),
        .O(i__carry__1_i_3__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__42
       (.I0(adder_subtractor_b_btint_a6[8]),
        .O(i__carry__1_i_3__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__43
       (.I0(adder_subtractor_b_btint_a4[8]),
        .O(i__carry__1_i_3__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__44
       (.I0(i__carry__1_i_1__38_n_6),
        .O(i__carry__1_i_3__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__45
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__46
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__47
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__48
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__49
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__50
       (.I0(i__carry__1_i_1__39_n_6),
        .O(i__carry__1_i_3__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__51
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__52
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__53
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__54
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__55
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_7 ),
        .O(i__carry__1_i_3__55_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__1_i_4__37
       (.I0(lock[16]),
        .I1(lock[17]),
        .O(i__carry__1_i_4__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__38
       (.I0(adder_subtractor_b_btint_a14[8]),
        .O(i__carry__1_i_4__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__39
       (.I0(adder_subtractor_b_btint_a12[7]),
        .O(i__carry__1_i_4__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__40
       (.I0(adder_subtractor_b_btint_a10[7]),
        .O(i__carry__1_i_4__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__41
       (.I0(adder_subtractor_b_btint_a8[7]),
        .O(i__carry__1_i_4__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__42
       (.I0(adder_subtractor_b_btint_a6[7]),
        .O(i__carry__1_i_4__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__43
       (.I0(adder_subtractor_b_btint_a4[7]),
        .O(i__carry__1_i_4__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__44
       (.I0(i__carry__1_i_1__38_n_7),
        .O(i__carry__1_i_4__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__45
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__46
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__47
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__48
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__49
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__50
       (.I0(i__carry__1_i_1__39_n_7),
        .O(i__carry__1_i_4__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__51
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__52
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__53
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__54
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__55
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__0_n_4 ),
        .O(i__carry__1_i_4__55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_5__13
       (.I0(lock[22]),
        .I1(lock[23]),
        .O(i__carry__1_i_5__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5__5
       (.I0(adder_subtractor_b_btint_a14[7]),
        .O(i__carry__1_i_5__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5__6
       (.I0(i__carry__0_i_1__38_n_4),
        .O(i__carry__1_i_5__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5__7
       (.I0(i__carry__0_i_1__39_n_4),
        .O(i__carry__1_i_5__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__13
       (.I0(lock[20]),
        .I1(lock[21]),
        .O(i__carry__1_i_6__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_6__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_6__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__13
       (.I0(lock[18]),
        .I1(lock[19]),
        .O(i__carry__1_i_7__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_7__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_7__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_7__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__13
       (.I0(lock[16]),
        .I1(lock[17]),
        .O(i__carry__1_i_8__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_8__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_8__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_8__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_8__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_9__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__1_i_9__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_9__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__1_i_9__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_9__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__1_i_9__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_10__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_10__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_10__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_10__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_10__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_10__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_11__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_11__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_11__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_11__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_11__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_11__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_12__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_12__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_12__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_12__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_12__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_12__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_13__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_13__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_13__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__2_i_13__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_13__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__2_i_13__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_1__35
       (.CI(i__carry__1_i_1__37_n_0),
        .CO({i__carry__2_i_1__35_n_0,i__carry__2_i_1__35_n_1,i__carry__2_i_1__35_n_2,i__carry__2_i_1__35_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_6__5_n_0,i__carry__2_i_7__5_n_0,i__carry__2_i_8__5_n_0,i__carry__2_i_9__5_n_0}),
        .O(adder_subtractor_b_btint_a14[15:12]),
        .S({i__carry__2_i_10__5_n_0,i__carry__2_i_11__5_n_0,i__carry__2_i_12__5_n_0,i__carry__2_i_13__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_1__36
       (.CI(i__carry__1_i_1__38_n_0),
        .CO({i__carry__2_i_1__36_n_0,i__carry__2_i_1__36_n_1,i__carry__2_i_1__36_n_2,i__carry__2_i_1__36_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_6__6_n_0,i__carry__2_i_7__6_n_0,i__carry__2_i_8__6_n_0,i__carry__2_i_9__6_n_0}),
        .O({i__carry__2_i_1__36_n_4,i__carry__2_i_1__36_n_5,i__carry__2_i_1__36_n_6,i__carry__2_i_1__36_n_7}),
        .S({i__carry__2_i_10__6_n_0,i__carry__2_i_11__6_n_0,i__carry__2_i_12__6_n_0,i__carry__2_i_13__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_1__37
       (.CI(i__carry__1_i_1__39_n_0),
        .CO({i__carry__2_i_1__37_n_0,i__carry__2_i_1__37_n_1,i__carry__2_i_1__37_n_2,i__carry__2_i_1__37_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_6__7_n_0,i__carry__2_i_7__7_n_0,i__carry__2_i_8__7_n_0,i__carry__2_i_9__7_n_0}),
        .O({i__carry__2_i_1__37_n_4,i__carry__2_i_1__37_n_5,i__carry__2_i_1__37_n_6,i__carry__2_i_1__37_n_7}),
        .S({i__carry__2_i_10__7_n_0,i__carry__2_i_11__7_n_0,i__carry__2_i_12__7_n_0,i__carry__2_i_13__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__38
       (.I0(adder_subtractor_b_btint_a12[14]),
        .O(i__carry__2_i_1__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__39
       (.I0(adder_subtractor_b_btint_a10[14]),
        .O(i__carry__2_i_1__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__40
       (.I0(adder_subtractor_b_btint_a8[14]),
        .O(i__carry__2_i_1__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__41
       (.I0(adder_subtractor_b_btint_a6[14]),
        .O(i__carry__2_i_1__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__42
       (.I0(adder_subtractor_b_btint_a4[14]),
        .O(i__carry__2_i_1__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__43
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__44
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__45
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__46
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__47
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__48
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__49
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__50
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__51
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__52
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_5 ),
        .O(i__carry__2_i_1__52_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__2_i_1__73
       (.I0(lock[30]),
        .I1(lock[31]),
        .O(i__carry__2_i_1__73_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_2__37
       (.I0(lock[28]),
        .I1(lock[29]),
        .O(i__carry__2_i_2__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__38
       (.I0(adder_subtractor_b_btint_a14[14]),
        .O(i__carry__2_i_2__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__39
       (.I0(adder_subtractor_b_btint_a12[13]),
        .O(i__carry__2_i_2__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__40
       (.I0(adder_subtractor_b_btint_a10[13]),
        .O(i__carry__2_i_2__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__41
       (.I0(adder_subtractor_b_btint_a8[13]),
        .O(i__carry__2_i_2__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__42
       (.I0(adder_subtractor_b_btint_a6[13]),
        .O(i__carry__2_i_2__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__43
       (.I0(adder_subtractor_b_btint_a4[13]),
        .O(i__carry__2_i_2__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__44
       (.I0(i__carry__2_i_1__36_n_5),
        .O(i__carry__2_i_2__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__45
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__46
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__47
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__48
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__49
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__50
       (.I0(i__carry__2_i_1__37_n_5),
        .O(i__carry__2_i_2__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__51
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__52
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__53
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__54
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__55
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_6 ),
        .O(i__carry__2_i_2__55_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_3__37
       (.I0(lock[26]),
        .I1(lock[27]),
        .O(i__carry__2_i_3__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__38
       (.I0(adder_subtractor_b_btint_a14[13]),
        .O(i__carry__2_i_3__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__39
       (.I0(adder_subtractor_b_btint_a12[12]),
        .O(i__carry__2_i_3__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__40
       (.I0(adder_subtractor_b_btint_a10[12]),
        .O(i__carry__2_i_3__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__41
       (.I0(adder_subtractor_b_btint_a8[12]),
        .O(i__carry__2_i_3__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__42
       (.I0(adder_subtractor_b_btint_a6[12]),
        .O(i__carry__2_i_3__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__43
       (.I0(adder_subtractor_b_btint_a4[12]),
        .O(i__carry__2_i_3__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__44
       (.I0(i__carry__2_i_1__36_n_6),
        .O(i__carry__2_i_3__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__45
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__46
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__47
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__48
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__49
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__50
       (.I0(i__carry__2_i_1__37_n_6),
        .O(i__carry__2_i_3__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__51
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__52
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__53
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__54
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__55
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_7 ),
        .O(i__carry__2_i_3__55_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__2_i_4__37
       (.I0(lock[24]),
        .I1(lock[25]),
        .O(i__carry__2_i_4__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__38
       (.I0(adder_subtractor_b_btint_a14[12]),
        .O(i__carry__2_i_4__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__39
       (.I0(adder_subtractor_b_btint_a12[11]),
        .O(i__carry__2_i_4__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__40
       (.I0(adder_subtractor_b_btint_a10[11]),
        .O(i__carry__2_i_4__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__41
       (.I0(adder_subtractor_b_btint_a8[11]),
        .O(i__carry__2_i_4__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__42
       (.I0(adder_subtractor_b_btint_a6[11]),
        .O(i__carry__2_i_4__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__43
       (.I0(adder_subtractor_b_btint_a4[11]),
        .O(i__carry__2_i_4__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__44
       (.I0(i__carry__2_i_1__36_n_7),
        .O(i__carry__2_i_4__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__45
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__46
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__47
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__48
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__49
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__50
       (.I0(i__carry__2_i_1__37_n_7),
        .O(i__carry__2_i_4__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__51
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__52
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__53
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__54
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__55
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__1_n_4 ),
        .O(i__carry__2_i_4__55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_5__13
       (.I0(lock[30]),
        .I1(lock[31]),
        .O(i__carry__2_i_5__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5__5
       (.I0(adder_subtractor_b_btint_a14[11]),
        .O(i__carry__2_i_5__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5__6
       (.I0(i__carry__1_i_1__38_n_4),
        .O(i__carry__2_i_5__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5__7
       (.I0(i__carry__1_i_1__39_n_4),
        .O(i__carry__2_i_5__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__13
       (.I0(lock[28]),
        .I1(lock[29]),
        .O(i__carry__2_i_6__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_6__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_6__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__13
       (.I0(lock[26]),
        .I1(lock[27]),
        .O(i__carry__2_i_7__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_7__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_7__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_7__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__13
       (.I0(lock[24]),
        .I1(lock[25]),
        .O(i__carry__2_i_8__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_8__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_8__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_8__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_8__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_9__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__2_i_9__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_9__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__2_i_9__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_9__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__2_i_9__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_10__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_10__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_10__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_10__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_10__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_10__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_11__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_11__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_11__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_11__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_11__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_11__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_12__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_12__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_12__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_12__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_12__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_12__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_13__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_13__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_13__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__3_i_13__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__3_i_13__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__3_i_13__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_1__35
       (.CI(i__carry__2_i_1__35_n_0),
        .CO({i__carry__3_i_1__35_n_0,i__carry__3_i_1__35_n_1,i__carry__3_i_1__35_n_2,i__carry__3_i_1__35_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_6__5_n_0,i__carry__3_i_7__5_n_0,i__carry__3_i_8__5_n_0,i__carry__3_i_9__5_n_0}),
        .O(adder_subtractor_b_btint_a14[19:16]),
        .S({i__carry__3_i_10__5_n_0,i__carry__3_i_11__5_n_0,i__carry__3_i_12__5_n_0,i__carry__3_i_13__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_1__36
       (.CI(i__carry__2_i_1__36_n_0),
        .CO({i__carry__3_i_1__36_n_0,i__carry__3_i_1__36_n_1,i__carry__3_i_1__36_n_2,i__carry__3_i_1__36_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_6__6_n_0,i__carry__3_i_7__6_n_0,i__carry__3_i_8__6_n_0,i__carry__3_i_9__6_n_0}),
        .O({i__carry__3_i_1__36_n_4,i__carry__3_i_1__36_n_5,i__carry__3_i_1__36_n_6,i__carry__3_i_1__36_n_7}),
        .S({i__carry__3_i_10__6_n_0,i__carry__3_i_11__6_n_0,i__carry__3_i_12__6_n_0,i__carry__3_i_13__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_1__37
       (.CI(i__carry__2_i_1__37_n_0),
        .CO({i__carry__3_i_1__37_n_0,i__carry__3_i_1__37_n_1,i__carry__3_i_1__37_n_2,i__carry__3_i_1__37_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_6__7_n_0,i__carry__3_i_7__7_n_0,i__carry__3_i_8__7_n_0,i__carry__3_i_9__7_n_0}),
        .O({i__carry__3_i_1__37_n_4,i__carry__3_i_1__37_n_5,i__carry__3_i_1__37_n_6,i__carry__3_i_1__37_n_7}),
        .S({i__carry__3_i_10__7_n_0,i__carry__3_i_11__7_n_0,i__carry__3_i_12__7_n_0,i__carry__3_i_13__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__38
       (.I0(adder_subtractor_b_btint_a12[18]),
        .O(i__carry__3_i_1__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__39
       (.I0(adder_subtractor_b_btint_a10[18]),
        .O(i__carry__3_i_1__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__40
       (.I0(adder_subtractor_b_btint_a8[18]),
        .O(i__carry__3_i_1__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__41
       (.I0(adder_subtractor_b_btint_a6[18]),
        .O(i__carry__3_i_1__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__42
       (.I0(adder_subtractor_b_btint_a4[18]),
        .O(i__carry__3_i_1__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__43
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__44
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__45
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__46
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__47
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__48
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__49
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__50
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__51
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__52
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_5 ),
        .O(i__carry__3_i_1__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__35
       (.I0(adder_subtractor_b_btint_a14[18]),
        .O(i__carry__3_i_2__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__36
       (.I0(adder_subtractor_b_btint_a12[17]),
        .O(i__carry__3_i_2__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__37
       (.I0(adder_subtractor_b_btint_a10[17]),
        .O(i__carry__3_i_2__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__38
       (.I0(adder_subtractor_b_btint_a8[17]),
        .O(i__carry__3_i_2__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__39
       (.I0(adder_subtractor_b_btint_a6[17]),
        .O(i__carry__3_i_2__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__40
       (.I0(adder_subtractor_b_btint_a4[17]),
        .O(i__carry__3_i_2__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__41
       (.I0(i__carry__3_i_1__36_n_5),
        .O(i__carry__3_i_2__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__42
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__43
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__44
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__45
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__46
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__47
       (.I0(i__carry__3_i_1__37_n_5),
        .O(i__carry__3_i_2__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__48
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__49
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__50
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__51
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__52
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_6 ),
        .O(i__carry__3_i_2__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__35
       (.I0(adder_subtractor_b_btint_a14[17]),
        .O(i__carry__3_i_3__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__36
       (.I0(adder_subtractor_b_btint_a12[16]),
        .O(i__carry__3_i_3__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__37
       (.I0(adder_subtractor_b_btint_a10[16]),
        .O(i__carry__3_i_3__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__38
       (.I0(adder_subtractor_b_btint_a8[16]),
        .O(i__carry__3_i_3__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__39
       (.I0(adder_subtractor_b_btint_a6[16]),
        .O(i__carry__3_i_3__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__40
       (.I0(adder_subtractor_b_btint_a4[16]),
        .O(i__carry__3_i_3__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__41
       (.I0(i__carry__3_i_1__36_n_6),
        .O(i__carry__3_i_3__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__42
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__43
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__44
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__45
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__46
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__47
       (.I0(i__carry__3_i_1__37_n_6),
        .O(i__carry__3_i_3__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__48
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__49
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__50
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__51
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__52
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_7 ),
        .O(i__carry__3_i_3__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__35
       (.I0(adder_subtractor_b_btint_a14[16]),
        .O(i__carry__3_i_4__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__36
       (.I0(adder_subtractor_b_btint_a12[15]),
        .O(i__carry__3_i_4__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__37
       (.I0(adder_subtractor_b_btint_a10[15]),
        .O(i__carry__3_i_4__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__38
       (.I0(adder_subtractor_b_btint_a8[15]),
        .O(i__carry__3_i_4__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__39
       (.I0(adder_subtractor_b_btint_a6[15]),
        .O(i__carry__3_i_4__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__40
       (.I0(adder_subtractor_b_btint_a4[15]),
        .O(i__carry__3_i_4__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__41
       (.I0(i__carry__3_i_1__36_n_7),
        .O(i__carry__3_i_4__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__42
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__43
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__44
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__45
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__46
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__47
       (.I0(i__carry__3_i_1__37_n_7),
        .O(i__carry__3_i_4__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__48
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__49
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__50
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__51
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__52
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__2_n_4 ),
        .O(i__carry__3_i_4__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_5__5
       (.I0(adder_subtractor_b_btint_a14[15]),
        .O(i__carry__3_i_5__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_5__6
       (.I0(i__carry__2_i_1__36_n_4),
        .O(i__carry__3_i_5__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_5__7
       (.I0(i__carry__2_i_1__37_n_4),
        .O(i__carry__3_i_5__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_6__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_6__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_6__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_6__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_7__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_7__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_7__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_7__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_7__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_8__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_8__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_8__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_8__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_8__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_8__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_9__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__3_i_9__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_9__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__3_i_9__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__3_i_9__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__3_i_9__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_10__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_10__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_10__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_10__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_10__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_10__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_11__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_11__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_11__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_11__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_11__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_11__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_12__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_12__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_12__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_12__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_12__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_12__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_13__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_13__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_13__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__4_i_13__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__4_i_13__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__4_i_13__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_1__35
       (.CI(i__carry__3_i_1__35_n_0),
        .CO({i__carry__4_i_1__35_n_0,i__carry__4_i_1__35_n_1,i__carry__4_i_1__35_n_2,i__carry__4_i_1__35_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_6__5_n_0,i__carry__4_i_7__5_n_0,i__carry__4_i_8__5_n_0,i__carry__4_i_9__5_n_0}),
        .O(adder_subtractor_b_btint_a14[23:20]),
        .S({i__carry__4_i_10__5_n_0,i__carry__4_i_11__5_n_0,i__carry__4_i_12__5_n_0,i__carry__4_i_13__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_1__36
       (.CI(i__carry__3_i_1__36_n_0),
        .CO({i__carry__4_i_1__36_n_0,i__carry__4_i_1__36_n_1,i__carry__4_i_1__36_n_2,i__carry__4_i_1__36_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_6__6_n_0,i__carry__4_i_7__6_n_0,i__carry__4_i_8__6_n_0,i__carry__4_i_9__6_n_0}),
        .O({i__carry__4_i_1__36_n_4,i__carry__4_i_1__36_n_5,i__carry__4_i_1__36_n_6,i__carry__4_i_1__36_n_7}),
        .S({i__carry__4_i_10__6_n_0,i__carry__4_i_11__6_n_0,i__carry__4_i_12__6_n_0,i__carry__4_i_13__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_1__37
       (.CI(i__carry__3_i_1__37_n_0),
        .CO({i__carry__4_i_1__37_n_0,i__carry__4_i_1__37_n_1,i__carry__4_i_1__37_n_2,i__carry__4_i_1__37_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_6__7_n_0,i__carry__4_i_7__7_n_0,i__carry__4_i_8__7_n_0,i__carry__4_i_9__7_n_0}),
        .O({i__carry__4_i_1__37_n_4,i__carry__4_i_1__37_n_5,i__carry__4_i_1__37_n_6,i__carry__4_i_1__37_n_7}),
        .S({i__carry__4_i_10__7_n_0,i__carry__4_i_11__7_n_0,i__carry__4_i_12__7_n_0,i__carry__4_i_13__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__38
       (.I0(adder_subtractor_b_btint_a12[22]),
        .O(i__carry__4_i_1__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__39
       (.I0(adder_subtractor_b_btint_a10[22]),
        .O(i__carry__4_i_1__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__40
       (.I0(adder_subtractor_b_btint_a8[22]),
        .O(i__carry__4_i_1__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__41
       (.I0(adder_subtractor_b_btint_a6[22]),
        .O(i__carry__4_i_1__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__42
       (.I0(adder_subtractor_b_btint_a4[22]),
        .O(i__carry__4_i_1__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__43
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__44
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__45
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__46
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__47
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__48
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__49
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__50
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__51
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__52
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_5 ),
        .O(i__carry__4_i_1__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__35
       (.I0(adder_subtractor_b_btint_a14[22]),
        .O(i__carry__4_i_2__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__36
       (.I0(adder_subtractor_b_btint_a12[21]),
        .O(i__carry__4_i_2__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__37
       (.I0(adder_subtractor_b_btint_a10[21]),
        .O(i__carry__4_i_2__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__38
       (.I0(adder_subtractor_b_btint_a8[21]),
        .O(i__carry__4_i_2__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__39
       (.I0(adder_subtractor_b_btint_a6[21]),
        .O(i__carry__4_i_2__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__40
       (.I0(adder_subtractor_b_btint_a4[21]),
        .O(i__carry__4_i_2__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__41
       (.I0(i__carry__4_i_1__36_n_5),
        .O(i__carry__4_i_2__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__42
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__43
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__44
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__45
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__46
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__47
       (.I0(i__carry__4_i_1__37_n_5),
        .O(i__carry__4_i_2__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__48
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__49
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__50
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__51
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__52
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_6 ),
        .O(i__carry__4_i_2__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__35
       (.I0(adder_subtractor_b_btint_a14[21]),
        .O(i__carry__4_i_3__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__36
       (.I0(adder_subtractor_b_btint_a12[20]),
        .O(i__carry__4_i_3__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__37
       (.I0(adder_subtractor_b_btint_a10[20]),
        .O(i__carry__4_i_3__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__38
       (.I0(adder_subtractor_b_btint_a8[20]),
        .O(i__carry__4_i_3__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__39
       (.I0(adder_subtractor_b_btint_a6[20]),
        .O(i__carry__4_i_3__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__40
       (.I0(adder_subtractor_b_btint_a4[20]),
        .O(i__carry__4_i_3__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__41
       (.I0(i__carry__4_i_1__36_n_6),
        .O(i__carry__4_i_3__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__42
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__43
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__44
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__45
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__46
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__47
       (.I0(i__carry__4_i_1__37_n_6),
        .O(i__carry__4_i_3__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__48
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__49
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__50
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__51
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__52
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_7 ),
        .O(i__carry__4_i_3__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__35
       (.I0(adder_subtractor_b_btint_a14[20]),
        .O(i__carry__4_i_4__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__36
       (.I0(adder_subtractor_b_btint_a12[19]),
        .O(i__carry__4_i_4__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__37
       (.I0(adder_subtractor_b_btint_a10[19]),
        .O(i__carry__4_i_4__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__38
       (.I0(adder_subtractor_b_btint_a8[19]),
        .O(i__carry__4_i_4__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__39
       (.I0(adder_subtractor_b_btint_a6[19]),
        .O(i__carry__4_i_4__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__40
       (.I0(adder_subtractor_b_btint_a4[19]),
        .O(i__carry__4_i_4__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__41
       (.I0(i__carry__4_i_1__36_n_7),
        .O(i__carry__4_i_4__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__42
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__43
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__44
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__45
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__46
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__47
       (.I0(i__carry__4_i_1__37_n_7),
        .O(i__carry__4_i_4__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__48
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__49
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__50
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__51
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__52
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__3_n_4 ),
        .O(i__carry__4_i_4__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5__5
       (.I0(adder_subtractor_b_btint_a14[19]),
        .O(i__carry__4_i_5__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5__6
       (.I0(i__carry__3_i_1__36_n_4),
        .O(i__carry__4_i_5__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5__7
       (.I0(i__carry__3_i_1__37_n_4),
        .O(i__carry__4_i_5__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_6__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_6__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_6__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_6__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_7__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_7__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_7__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_7__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_7__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_8__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_8__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_8__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_8__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_8__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_8__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_9__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry__4_i_9__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_9__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__4_i_9__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__4_i_9__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__4_i_9__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_1__35
       (.CI(i__carry__4_i_1__35_n_0),
        .CO({NLW_i__carry__5_i_1__35_CO_UNCONNECTED[3:1],i__carry__5_i_1__35_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_subtractor_b_btint_a16[1]}),
        .O({NLW_i__carry__5_i_1__35_O_UNCONNECTED[3:2],adder_subtractor_b_btint_a14[25:24]}),
        .S({1'b0,1'b0,i__carry__5_i_6__5_n_0,i__carry__5_i_7__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_1__36
       (.CI(i__carry__4_i_1__36_n_0),
        .CO({NLW_i__carry__5_i_1__36_CO_UNCONNECTED[3:1],i__carry__5_i_1__36_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__5_i_5__6_n_0}),
        .O({NLW_i__carry__5_i_1__36_O_UNCONNECTED[3:2],i__carry__5_i_1__36_n_6,i__carry__5_i_1__36_n_7}),
        .S({1'b0,1'b0,i__carry__5_i_6__6_n_0,i__carry__5_i_7__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_1__37
       (.CI(i__carry__4_i_1__37_n_0),
        .CO({NLW_i__carry__5_i_1__37_CO_UNCONNECTED[3:1],i__carry__5_i_1__37_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__5_i_5__7_n_0}),
        .O({NLW_i__carry__5_i_1__37_O_UNCONNECTED[3:2],i__carry__5_i_1__37_n_6,i__carry__5_i_1__37_n_7}),
        .S({1'b0,1'b0,i__carry__5_i_6__7_n_0,i__carry__5_i_7__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__38
       (.I0(adder_subtractor_b_btint_a12[26]),
        .O(i__carry__5_i_1__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__39
       (.I0(adder_subtractor_b_btint_a10[26]),
        .O(i__carry__5_i_1__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__40
       (.I0(adder_subtractor_b_btint_a8[26]),
        .O(i__carry__5_i_1__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__41
       (.I0(adder_subtractor_b_btint_a6[26]),
        .O(i__carry__5_i_1__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__42
       (.I0(adder_subtractor_b_btint_a4[26]),
        .O(i__carry__5_i_1__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__43
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__44
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__45
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__46
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__47
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__48
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__49
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__50
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__51
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__52
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_5 ),
        .O(i__carry__5_i_1__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__35
       (.I0(adder_subtractor_b_btint_a14[25]),
        .O(i__carry__5_i_2__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__36
       (.I0(adder_subtractor_b_btint_a12[25]),
        .O(i__carry__5_i_2__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__37
       (.I0(adder_subtractor_b_btint_a10[25]),
        .O(i__carry__5_i_2__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__38
       (.I0(adder_subtractor_b_btint_a8[25]),
        .O(i__carry__5_i_2__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__39
       (.I0(adder_subtractor_b_btint_a6[25]),
        .O(i__carry__5_i_2__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__40
       (.I0(adder_subtractor_b_btint_a4[25]),
        .O(i__carry__5_i_2__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__41
       (.I0(i__carry__5_i_1__36_n_6),
        .O(i__carry__5_i_2__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__42
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__43
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__44
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__45
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__46
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__47
       (.I0(i__carry__5_i_1__37_n_6),
        .O(i__carry__5_i_2__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__48
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__49
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__50
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__51
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__52
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_6 ),
        .O(i__carry__5_i_2__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__35
       (.I0(adder_subtractor_b_btint_a14[24]),
        .O(i__carry__5_i_3__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__36
       (.I0(adder_subtractor_b_btint_a12[24]),
        .O(i__carry__5_i_3__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__37
       (.I0(adder_subtractor_b_btint_a10[24]),
        .O(i__carry__5_i_3__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__38
       (.I0(adder_subtractor_b_btint_a8[24]),
        .O(i__carry__5_i_3__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__39
       (.I0(adder_subtractor_b_btint_a6[24]),
        .O(i__carry__5_i_3__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__40
       (.I0(adder_subtractor_b_btint_a4[24]),
        .O(i__carry__5_i_3__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__41
       (.I0(i__carry__5_i_1__36_n_7),
        .O(i__carry__5_i_3__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__42
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__43
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__44
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__45
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__46
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__47
       (.I0(i__carry__5_i_1__37_n_7),
        .O(i__carry__5_i_3__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__48
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__49
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__50
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__51
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__52
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_7 ),
        .O(i__carry__5_i_3__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__35
       (.I0(adder_subtractor_b_btint_a14[23]),
        .O(i__carry__5_i_4__35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__36
       (.I0(adder_subtractor_b_btint_a12[23]),
        .O(i__carry__5_i_4__36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__37
       (.I0(adder_subtractor_b_btint_a10[23]),
        .O(i__carry__5_i_4__37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__38
       (.I0(adder_subtractor_b_btint_a8[23]),
        .O(i__carry__5_i_4__38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__39
       (.I0(adder_subtractor_b_btint_a6[23]),
        .O(i__carry__5_i_4__39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__40
       (.I0(adder_subtractor_b_btint_a4[23]),
        .O(i__carry__5_i_4__40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__41
       (.I0(i__carry__4_i_1__36_n_4),
        .O(i__carry__5_i_4__41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__42
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__43
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__44
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__45
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__46
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__47
       (.I0(i__carry__4_i_1__37_n_4),
        .O(i__carry__5_i_4__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__48
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__49
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__50
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__51
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__52
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__4_n_4 ),
        .O(i__carry__5_i_4__52_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__5_i_5__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(adder_subtractor_b_btint_a16[1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__5_i_5__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry__5_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__5_i_5__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry__5_i_5__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_6__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_6__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_6__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__5_i_6__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_6__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_6__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_7__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_7__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_7__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry__5_i_7__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__5_i_7__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry__5_i_7__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__23
       (.I0(adder_subtractor_b_btint_a10[27]),
        .O(i__carry__6_i_1__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__24
       (.I0(adder_subtractor_b_btint_a8[28]),
        .O(i__carry__6_i_1__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__25
       (.I0(adder_subtractor_b_btint_a6[29]),
        .O(i__carry__6_i_1__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__26
       (.I0(adder_subtractor_b_btint_a4[30]),
        .O(i__carry__6_i_1__26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__27
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_1__27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__28
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__6_n_7 ),
        .O(i__carry__6_i_1__28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__29
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_6 ),
        .O(i__carry__6_i_1__29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__30
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_5 ),
        .O(i__carry__6_i_1__30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__31
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_1__31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__32
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__6_n_7 ),
        .O(i__carry__6_i_1__32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__33
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_6 ),
        .O(i__carry__6_i_1__33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__34
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_5 ),
        .O(i__carry__6_i_1__34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__17
       (.I0(adder_subtractor_b_btint_a8[27]),
        .O(i__carry__6_i_2__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__18
       (.I0(adder_subtractor_b_btint_a6[28]),
        .O(i__carry__6_i_2__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__19
       (.I0(adder_subtractor_b_btint_a4[29]),
        .O(i__carry__6_i_2__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__20
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_2__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__21
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__6_n_7 ),
        .O(i__carry__6_i_2__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__22
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_6 ),
        .O(i__carry__6_i_2__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__23
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_2__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__24
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__6_n_7 ),
        .O(i__carry__6_i_2__24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__25
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_6 ),
        .O(i__carry__6_i_2__25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__11
       (.I0(adder_subtractor_b_btint_a6[27]),
        .O(i__carry__6_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__12
       (.I0(adder_subtractor_b_btint_a4[28]),
        .O(i__carry__6_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__13
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__14
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__6_n_7 ),
        .O(i__carry__6_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__15
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_3__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__16
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__6_n_7 ),
        .O(i__carry__6_i_3__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__5
       (.I0(adder_subtractor_b_btint_a4[27]),
        .O(i__carry__6_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__6
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry__5_n_4 ),
        .O(i__carry__6_i_4__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__7
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry__5_n_4 ),
        .O(i__carry__6_i_4__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_10__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_10__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_10__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry_i_10__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_10__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_10__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_11__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_11__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_11__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry_i_11__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_11__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_11__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_12__5
       (.I0(\b_old_btint_a_reg[7]_0 [6]),
        .I1(\b_old_btint_b_reg[7]_0 [6]),
        .O(i__carry_i_12__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_12__6
       (.I0(\a_old_btint_a_reg_n_0_[6] ),
        .I1(\a_old_btint_b_reg_n_0_[6] ),
        .O(i__carry_i_12__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_12__7
       (.I0(Q[6]),
        .I1(\a_old_btint_b_reg[7]_0 [6]),
        .O(i__carry_i_12__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1__43
       (.CI(1'b0),
        .CO({i__carry_i_1__43_n_0,i__carry_i_1__43_n_1,i__carry_i_1__43_n_2,i__carry_i_1__43_n_3}),
        .CYINIT(1'b1),
        .DI({i__carry_i_6__5_n_0,i__carry_i_7__5_n_0,adder_subtractor_b_btint_a16[0],\b_old_btint_a_reg[7]_0 [6]}),
        .O(adder_subtractor_b_btint_a14[3:0]),
        .S({i__carry_i_9__5_n_0,i__carry_i_10__5_n_0,i__carry_i_11__5_n_0,i__carry_i_12__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1__44
       (.CI(1'b0),
        .CO({i__carry_i_1__44_n_0,i__carry_i_1__44_n_1,i__carry_i_1__44_n_2,i__carry_i_1__44_n_3}),
        .CYINIT(1'b1),
        .DI({i__carry_i_6__6_n_0,i__carry_i_7__6_n_0,i__carry_i_8__6_n_0,\a_old_btint_a_reg_n_0_[6] }),
        .O({i__carry_i_1__44_n_4,i__carry_i_1__44_n_5,i__carry_i_1__44_n_6,i__carry_i_1__44_n_7}),
        .S({i__carry_i_9__6_n_0,i__carry_i_10__6_n_0,i__carry_i_11__6_n_0,i__carry_i_12__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1__45
       (.CI(1'b0),
        .CO({i__carry_i_1__45_n_0,i__carry_i_1__45_n_1,i__carry_i_1__45_n_2,i__carry_i_1__45_n_3}),
        .CYINIT(1'b1),
        .DI({i__carry_i_6__7_n_0,i__carry_i_7__7_n_0,i__carry_i_8__7_n_0,Q[6]}),
        .O({i__carry_i_1__45_n_4,i__carry_i_1__45_n_5,i__carry_i_1__45_n_6,i__carry_i_1__45_n_7}),
        .S({i__carry_i_9__7_n_0,i__carry_i_10__7_n_0,i__carry_i_11__7_n_0,i__carry_i_12__7_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1__46
       (.I0(lock[6]),
        .I1(lock[7]),
        .O(i__carry_i_1__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__47
       (.I0(adder_subtractor_b_btint_a12[2]),
        .O(i__carry_i_1__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__48
       (.I0(adder_subtractor_b_btint_a10[2]),
        .O(i__carry_i_1__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__49
       (.I0(adder_subtractor_b_btint_a8[2]),
        .O(i__carry_i_1__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__50
       (.I0(adder_subtractor_b_btint_a6[2]),
        .O(i__carry_i_1__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__51
       (.I0(adder_subtractor_b_btint_a4[2]),
        .O(i__carry_i_1__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__52
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__53
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__54
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__55
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__56
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_5 ),
        .O(i__carry_i_1__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__57
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__58
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__59
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__60
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__61
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_5 ),
        .O(i__carry_i_1__61_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__62
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_6 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_6 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_4 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_4 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_5 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_5 ),
        .O(i__carry_i_1__62_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__63
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_6 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_6 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_4 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_4 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_5 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_5 ),
        .O(i__carry_i_1__63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_1__64
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_5 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_5 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_4 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_4 ),
        .O(i__carry_i_1__64_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__43
       (.I0(lock[4]),
        .I1(lock[5]),
        .O(i__carry_i_2__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__44
       (.I0(adder_subtractor_b_btint_a14[2]),
        .O(i__carry_i_2__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__45
       (.I0(adder_subtractor_b_btint_a12[1]),
        .O(i__carry_i_2__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__46
       (.I0(adder_subtractor_b_btint_a10[1]),
        .O(i__carry_i_2__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__47
       (.I0(adder_subtractor_b_btint_a8[1]),
        .O(i__carry_i_2__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__48
       (.I0(adder_subtractor_b_btint_a6[1]),
        .O(i__carry_i_2__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__49
       (.I0(adder_subtractor_b_btint_a4[1]),
        .O(i__carry_i_2__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__50
       (.I0(i__carry_i_1__44_n_5),
        .O(i__carry_i_2__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__51
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__52
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__53
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__54
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__55
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_6 ),
        .O(i__carry_i_2__55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__56
       (.I0(i__carry_i_1__45_n_5),
        .O(i__carry_i_2__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__57
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__58
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__59
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__60
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__61
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_2__61_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__62
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_5 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_5 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__1_n_7 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__1_n_7 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_4 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_4 ),
        .O(i__carry_i_2__62_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__63
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_5 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_5 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__4_n_7 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__4_n_7 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_4 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_4 ),
        .O(i__carry_i_2__63_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__64
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_4 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_4 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_6 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_6 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__6_n_7 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__6_n_7 ),
        .O(i__carry_i_2__64_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__43
       (.I0(lock[2]),
        .I1(lock[3]),
        .O(i__carry_i_3__43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__44
       (.I0(adder_subtractor_b_btint_a14[1]),
        .O(i__carry_i_3__44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__45
       (.I0(adder_subtractor_b_btint_a12[0]),
        .O(i__carry_i_3__45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__46
       (.I0(adder_subtractor_b_btint_a10[0]),
        .O(i__carry_i_3__46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__47
       (.I0(adder_subtractor_b_btint_a8[0]),
        .O(i__carry_i_3__47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__48
       (.I0(adder_subtractor_b_btint_a6[0]),
        .O(i__carry_i_3__48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__49
       (.I0(adder_subtractor_b_btint_a4[0]),
        .O(i__carry_i_3__49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__50
       (.I0(i__carry_i_1__44_n_6),
        .O(i__carry_i_3__50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__51
       (.I0(\adder_subtractor_b_btint_a12_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__52
       (.I0(\adder_subtractor_b_btint_a10_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__53
       (.I0(\adder_subtractor_b_btint_a8_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__54
       (.I0(\adder_subtractor_b_btint_a6_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__55
       (.I0(\adder_subtractor_b_btint_a4_inferred__1/i__carry_n_7 ),
        .O(i__carry_i_3__55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__56
       (.I0(i__carry_i_1__45_n_6),
        .O(i__carry_i_3__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__57
       (.I0(\adder_subtractor_b_btint_a12_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__58
       (.I0(\adder_subtractor_b_btint_a10_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__59
       (.I0(\adder_subtractor_b_btint_a8_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__60
       (.I0(\adder_subtractor_b_btint_a6_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__61
       (.I0(\adder_subtractor_b_btint_a4_inferred__2/i__carry_n_7 ),
        .O(i__carry_i_3__61_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__62
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_4 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_4 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_6 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_6 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__0_n_7 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__0_n_7 ),
        .O(i__carry_i_3__62_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__63
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_4 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_4 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_6 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_6 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__3_n_7 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__3_n_7 ),
        .O(i__carry_i_3__63_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__64
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_7 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_7 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_5 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_5 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__5_n_6 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__5_n_6 ),
        .O(i__carry_i_3__64_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__41
       (.I0(\b_old_btint_a_reg[7]_0 [4]),
        .I1(\b_old_btint_b_reg[7]_0 [4]),
        .O(i__carry_i_4__41_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__42
       (.I0(\b_old_btint_a_reg[7]_0 [3]),
        .I1(\b_old_btint_b_reg[7]_0 [3]),
        .O(i__carry_i_4__42_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__43
       (.I0(\b_old_btint_a_reg[7]_0 [2]),
        .I1(\b_old_btint_b_reg[7]_0 [2]),
        .O(i__carry_i_4__43_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__44
       (.I0(\b_old_btint_a_reg[7]_0 [1]),
        .I1(\b_old_btint_b_reg[7]_0 [1]),
        .O(i__carry_i_4__44_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__45
       (.I0(\b_old_btint_a_reg[7]_0 [0]),
        .I1(\b_old_btint_b_reg[7]_0 [0]),
        .O(i__carry_i_4__45_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__46
       (.I0(\a_old_btint_a_reg_n_0_[4] ),
        .I1(\a_old_btint_b_reg_n_0_[4] ),
        .O(i__carry_i_4__46_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__47
       (.I0(\a_old_btint_a_reg_n_0_[3] ),
        .I1(\a_old_btint_b_reg_n_0_[3] ),
        .O(i__carry_i_4__47_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__48
       (.I0(\a_old_btint_a_reg_n_0_[2] ),
        .I1(\a_old_btint_b_reg_n_0_[2] ),
        .O(i__carry_i_4__48_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__49
       (.I0(\a_old_btint_a_reg_n_0_[1] ),
        .I1(\a_old_btint_b_reg_n_0_[1] ),
        .O(i__carry_i_4__49_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__50
       (.I0(\a_old_btint_a_reg_n_0_[0] ),
        .I1(\a_old_btint_b_reg_n_0_[0] ),
        .O(i__carry_i_4__50_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__51
       (.I0(Q[4]),
        .I1(\a_old_btint_b_reg[7]_0 [4]),
        .O(i__carry_i_4__51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__52
       (.I0(Q[3]),
        .I1(\a_old_btint_b_reg[7]_0 [3]),
        .O(i__carry_i_4__52_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__53
       (.I0(Q[2]),
        .I1(\a_old_btint_b_reg[7]_0 [2]),
        .O(i__carry_i_4__53_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__54
       (.I0(Q[1]),
        .I1(\a_old_btint_b_reg[7]_0 [1]),
        .O(i__carry_i_4__54_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__55
       (.I0(Q[0]),
        .I1(\a_old_btint_b_reg[7]_0 [0]),
        .O(i__carry_i_4__55_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_4__56
       (.I0(lock[0]),
        .I1(lock[1]),
        .O(i__carry_i_4__56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__57
       (.I0(adder_subtractor_b_btint_a14[0]),
        .O(i__carry_i_4__57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__58
       (.I0(i__carry_i_1__44_n_7),
        .O(i__carry_i_4__58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__59
       (.I0(i__carry_i_1__45_n_7),
        .O(i__carry_i_4__59_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__60
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_7 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_7 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_5 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_5 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry_n_6 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry_n_6 ),
        .O(i__carry_i_4__60_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__61
       (.I0(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_7 ),
        .I1(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_7 ),
        .I2(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_5 ),
        .I3(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_5 ),
        .I4(\adder_subtractor_b_btint_a2_inferred__1/i__carry__2_n_6 ),
        .I5(\adder_subtractor_b_btint_a2_inferred__2/i__carry__2_n_6 ),
        .O(i__carry_i_4__61_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5__13
       (.I0(lock[6]),
        .I1(lock[7]),
        .O(i__carry_i_5__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__5
       (.I0(\b_old_btint_a_reg[7]_0 [5]),
        .I1(\b_old_btint_b_reg[7]_0 [5]),
        .O(i__carry_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__6
       (.I0(\a_old_btint_a_reg_n_0_[5] ),
        .I1(\a_old_btint_b_reg_n_0_[5] ),
        .O(i__carry_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__7
       (.I0(Q[5]),
        .I1(\a_old_btint_b_reg[7]_0 [5]),
        .O(i__carry_i_5__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__13
       (.I0(lock[4]),
        .I1(lock[5]),
        .O(i__carry_i_6__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry_i_6__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__13
       (.I0(lock[2]),
        .I1(lock[3]),
        .O(i__carry_i_7__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(i__carry_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry_i_7__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry_i_7__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_8__13
       (.I0(lock[0]),
        .I1(lock[1]),
        .O(i__carry_i_8__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__5
       (.I0(\b_old_btint_b_reg[7]_0 [7]),
        .I1(\b_old_btint_a_reg[7]_0 [7]),
        .O(adder_subtractor_b_btint_a16[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__6
       (.I0(\a_old_btint_b_reg_n_0_[7] ),
        .I1(\a_old_btint_a_reg_n_0_[7] ),
        .O(i__carry_i_8__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__7
       (.I0(\a_old_btint_b_reg[7]_0 [7]),
        .I1(Q[7]),
        .O(i__carry_i_8__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_9__5
       (.I0(\b_old_btint_a_reg[7]_0 [7]),
        .I1(\b_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_9__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_9__6
       (.I0(\a_old_btint_a_reg_n_0_[7] ),
        .I1(\a_old_btint_b_reg_n_0_[7] ),
        .O(i__carry_i_9__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_9__7
       (.I0(Q[7]),
        .I1(\a_old_btint_b_reg[7]_0 [7]),
        .O(i__carry_i_9__7_n_0));
  LUT4 #(
    .INIT(16'h01FE)) 
    \lock[0]_i_1 
       (.I0(lock[0]),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I3(lock_next1),
        .O(lock_next__0[0]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[10]_i_1 
       (.I0(lock_next0[10]),
        .I1(lock[10]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[10]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[11]_i_1 
       (.I0(lock_next0[11]),
        .I1(lock[11]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[11]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[12]_i_1 
       (.I0(lock_next0[12]),
        .I1(lock[12]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[12]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_3__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[12]),
        .O(\lock[12]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_4__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[11]),
        .O(\lock[12]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_5__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[10]),
        .O(\lock[12]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[12]_i_6__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[9]),
        .O(\lock[12]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[13]_i_1 
       (.I0(lock_next0[13]),
        .I1(lock[13]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[13]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[14]_i_1 
       (.I0(lock_next0[14]),
        .I1(lock[14]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[14]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[15]_i_1 
       (.I0(lock_next0[15]),
        .I1(lock[15]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[15]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[16]_i_1 
       (.I0(lock_next0[16]),
        .I1(lock[16]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[16]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_3__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[16]),
        .O(\lock[16]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_4__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[15]),
        .O(\lock[16]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_5__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[14]),
        .O(\lock[16]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[16]_i_6__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[13]),
        .O(\lock[16]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[17]_i_1 
       (.I0(lock_next0[17]),
        .I1(lock[17]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[17]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[18]_i_1 
       (.I0(lock_next0[18]),
        .I1(lock[18]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[18]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[19]_i_1 
       (.I0(lock_next0[19]),
        .I1(lock[19]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[19]));
  LUT5 #(
    .INIT(32'hAAAAFFFC)) 
    \lock[1]_i_1 
       (.I0(lock_next0[1]),
        .I1(lock[1]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[1]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[20]_i_1 
       (.I0(lock_next0[20]),
        .I1(lock[20]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[20]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_3__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[20]),
        .O(\lock[20]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_4__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[19]),
        .O(\lock[20]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_5__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[18]),
        .O(\lock[20]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[20]_i_6__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[17]),
        .O(\lock[20]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[21]_i_1 
       (.I0(lock_next0[21]),
        .I1(lock[21]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[21]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[22]_i_1 
       (.I0(lock_next0[22]),
        .I1(lock[22]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[22]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[23]_i_1 
       (.I0(lock_next0[23]),
        .I1(lock[23]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[23]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[24]_i_1 
       (.I0(lock_next0[24]),
        .I1(lock[24]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[24]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_3__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[24]),
        .O(\lock[24]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_4__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[23]),
        .O(\lock[24]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_5__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[22]),
        .O(\lock[24]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[24]_i_6__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[21]),
        .O(\lock[24]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[25]_i_1 
       (.I0(lock_next0[25]),
        .I1(lock[25]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[25]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[26]_i_1 
       (.I0(lock_next0[26]),
        .I1(lock[26]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[26]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[27]_i_1 
       (.I0(lock_next0[27]),
        .I1(lock[27]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[27]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[28]_i_1 
       (.I0(lock_next0[28]),
        .I1(lock[28]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[28]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_3__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[28]),
        .O(\lock[28]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_4__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[27]),
        .O(\lock[28]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_5__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[26]),
        .O(\lock[28]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[28]_i_6__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[25]),
        .O(\lock[28]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[29]_i_1 
       (.I0(lock_next0[29]),
        .I1(lock[29]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[29]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[2]_i_1 
       (.I0(lock_next0[2]),
        .I1(lock[2]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[2]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[30]_i_1 
       (.I0(lock_next0[30]),
        .I1(lock[30]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[30]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[31]_i_1 
       (.I0(lock_next0[31]),
        .I1(lock[31]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[31]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[31]_i_3__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[31]),
        .O(\lock[31]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[31]_i_4__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[30]),
        .O(\lock[31]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[31]_i_5__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[29]),
        .O(\lock[31]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFFC)) 
    \lock[3]_i_1 
       (.I0(lock_next0[3]),
        .I1(lock[3]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[3]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[4]_i_1 
       (.I0(lock_next0[4]),
        .I1(lock[4]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[4]_i_3__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[4]),
        .O(\lock[4]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lock[4]_i_4__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[3]),
        .O(\lock[4]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[4]_i_5__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[2]),
        .O(\lock[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lock[4]_i_6__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[1]),
        .O(\lock[4]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[5]_i_1 
       (.I0(lock_next0[5]),
        .I1(lock[5]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[5]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[6]_i_1 
       (.I0(lock_next0[6]),
        .I1(lock[6]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[6]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[7]_i_1 
       (.I0(lock_next0[7]),
        .I1(lock[7]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[7]));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[8]_i_1 
       (.I0(lock_next0[8]),
        .I1(lock[8]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[8]));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_3__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[8]),
        .O(\lock[8]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_4__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[7]),
        .O(\lock[8]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_5__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[6]),
        .O(\lock[8]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \lock[8]_i_6__1 
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(lock[5]),
        .O(\lock[8]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA000C)) 
    \lock[9]_i_1 
       (.I0(lock_next0[9]),
        .I1(lock[9]),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I4(lock_next1),
        .O(lock_next__0[9]));
  LUT3 #(
    .INIT(8'hFE)) 
    lock_next
       (.I0(lock[0]),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I2(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .O(lock_next_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry
       (.CI(1'b0),
        .CO({lock_next1_carry_n_0,lock_next1_carry_n_1,lock_next1_carry_n_2,lock_next1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry_i_1__1_n_0,lock_next1_carry_i_2__1_n_0,lock_next1_carry_i_3__1_n_0,lock_next1_carry_i_4__1_n_0}),
        .O(NLW_lock_next1_carry_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry_i_5__1_n_0,lock_next1_carry_i_6__1_n_0,lock_next1_carry_i_7__1_n_0,lock_next1_carry_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry__0
       (.CI(lock_next1_carry_n_0),
        .CO({lock_next1_carry__0_n_0,lock_next1_carry__0_n_1,lock_next1_carry__0_n_2,lock_next1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry__0_i_1__1_n_0,lock_next1_carry__0_i_2__1_n_0,lock_next1_carry__0_i_3__1_n_0,lock_next1_carry__0_i_4__1_n_0}),
        .O(NLW_lock_next1_carry__0_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry__0_i_5__1_n_0,lock_next1_carry__0_i_6__1_n_0,lock_next1_carry__0_i_7__1_n_0,lock_next1_carry__0_i_8__1_n_0}));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_1__1
       (.I0(lock[14]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[15]),
        .O(lock_next1_carry__0_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_2__1
       (.I0(lock[12]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[13]),
        .O(lock_next1_carry__0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_3__1
       (.I0(lock[10]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[11]),
        .O(lock_next1_carry__0_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__0_i_4__1
       (.I0(lock[8]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[9]),
        .O(lock_next1_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_5__1
       (.I0(lock[14]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[15]),
        .O(lock_next1_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_6__1
       (.I0(lock[12]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[13]),
        .O(lock_next1_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_7__1
       (.I0(lock[10]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[11]),
        .O(lock_next1_carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__0_i_8__1
       (.I0(lock[8]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[9]),
        .O(lock_next1_carry__0_i_8__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry__1
       (.CI(lock_next1_carry__0_n_0),
        .CO({lock_next1_carry__1_n_0,lock_next1_carry__1_n_1,lock_next1_carry__1_n_2,lock_next1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry__1_i_1__1_n_0,lock_next1_carry__1_i_2__1_n_0,lock_next1_carry__1_i_3__1_n_0,lock_next1_carry__1_i_4__1_n_0}),
        .O(NLW_lock_next1_carry__1_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry__1_i_5__1_n_0,lock_next1_carry__1_i_6__1_n_0,lock_next1_carry__1_i_7__1_n_0,lock_next1_carry__1_i_8__1_n_0}));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_1__1
       (.I0(lock[22]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[23]),
        .O(lock_next1_carry__1_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_2__1
       (.I0(lock[20]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[21]),
        .O(lock_next1_carry__1_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_3__1
       (.I0(lock[18]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[19]),
        .O(lock_next1_carry__1_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__1_i_4__1
       (.I0(lock[16]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[17]),
        .O(lock_next1_carry__1_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_5__1
       (.I0(lock[22]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[23]),
        .O(lock_next1_carry__1_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_6__1
       (.I0(lock[20]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[21]),
        .O(lock_next1_carry__1_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_7__1
       (.I0(lock[18]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[19]),
        .O(lock_next1_carry__1_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__1_i_8__1
       (.I0(lock[16]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[17]),
        .O(lock_next1_carry__1_i_8__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 lock_next1_carry__2
       (.CI(lock_next1_carry__1_n_0),
        .CO({lock_next1,lock_next1_carry__2_n_1,lock_next1_carry__2_n_2,lock_next1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({lock_next1_carry__2_i_1__1_n_0,lock_next1_carry__2_i_2__1_n_0,lock_next1_carry__2_i_3__1_n_0,lock_next1_carry__2_i_4__1_n_0}),
        .O(NLW_lock_next1_carry__2_O_UNCONNECTED[3:0]),
        .S({lock_next1_carry__2_i_5__1_n_0,lock_next1_carry__2_i_6__1_n_0,lock_next1_carry__2_i_7__1_n_0,lock_next1_carry__2_i_8__1_n_0}));
  LUT4 #(
    .INIT(16'h0002)) 
    lock_next1_carry__2_i_1__1
       (.I0(lock[30]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[31]),
        .O(lock_next1_carry__2_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__2_i_2__1
       (.I0(lock[28]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[29]),
        .O(lock_next1_carry__2_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__2_i_3__1
       (.I0(lock[26]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[27]),
        .O(lock_next1_carry__2_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry__2_i_4__1
       (.I0(lock[24]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[25]),
        .O(lock_next1_carry__2_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_5__1
       (.I0(lock[30]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[31]),
        .O(lock_next1_carry__2_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_6__1
       (.I0(lock[28]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[29]),
        .O(lock_next1_carry__2_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_7__1
       (.I0(lock[26]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[27]),
        .O(lock_next1_carry__2_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry__2_i_8__1
       (.I0(lock[24]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[25]),
        .O(lock_next1_carry__2_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry_i_1__1
       (.I0(lock[6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[7]),
        .O(lock_next1_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h0302)) 
    lock_next1_carry_i_2__1
       (.I0(lock[4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[5]),
        .O(lock_next1_carry_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    lock_next1_carry_i_3__1
       (.I0(lock[2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[3]),
        .O(lock_next1_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    lock_next1_carry_i_4__1
       (.I0(lock[0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[1]),
        .O(lock_next1_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry_i_5__1
       (.I0(lock[6]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[7]),
        .O(lock_next1_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hFCFD)) 
    lock_next1_carry_i_6__1
       (.I0(lock[4]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[5]),
        .O(lock_next1_carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    lock_next1_carry_i_7__1
       (.I0(lock[2]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[3]),
        .O(lock_next1_carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    lock_next1_carry_i_8__1
       (.I0(lock[0]),
        .I1(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I2(adder_subtractor_b_btint_a1_carry__1_n_1),
        .I3(lock[1]),
        .O(lock_next1_carry_i_8__1_n_0));
  FDRE \lock_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[0]),
        .Q(lock[0]),
        .R(1'b0));
  FDRE \lock_reg[10] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[10]),
        .Q(lock[10]),
        .R(1'b0));
  FDRE \lock_reg[11] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[11]),
        .Q(lock[11]),
        .R(1'b0));
  FDRE \lock_reg[12] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[12]),
        .Q(lock[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[12]_i_2__1 
       (.CI(\lock_reg[8]_i_2__1_n_0 ),
        .CO({\lock_reg[12]_i_2__1_n_0 ,\lock_reg[12]_i_2__1_n_1 ,\lock_reg[12]_i_2__1_n_2 ,\lock_reg[12]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[12:9]),
        .S({\lock[12]_i_3__1_n_0 ,\lock[12]_i_4__1_n_0 ,\lock[12]_i_5__1_n_0 ,\lock[12]_i_6__1_n_0 }));
  FDRE \lock_reg[13] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[13]),
        .Q(lock[13]),
        .R(1'b0));
  FDRE \lock_reg[14] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[14]),
        .Q(lock[14]),
        .R(1'b0));
  FDRE \lock_reg[15] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[15]),
        .Q(lock[15]),
        .R(1'b0));
  FDRE \lock_reg[16] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[16]),
        .Q(lock[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[16]_i_2__1 
       (.CI(\lock_reg[12]_i_2__1_n_0 ),
        .CO({\lock_reg[16]_i_2__1_n_0 ,\lock_reg[16]_i_2__1_n_1 ,\lock_reg[16]_i_2__1_n_2 ,\lock_reg[16]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[16:13]),
        .S({\lock[16]_i_3__1_n_0 ,\lock[16]_i_4__1_n_0 ,\lock[16]_i_5__1_n_0 ,\lock[16]_i_6__1_n_0 }));
  FDRE \lock_reg[17] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[17]),
        .Q(lock[17]),
        .R(1'b0));
  FDRE \lock_reg[18] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[18]),
        .Q(lock[18]),
        .R(1'b0));
  FDRE \lock_reg[19] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[19]),
        .Q(lock[19]),
        .R(1'b0));
  FDRE \lock_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[1]),
        .Q(lock[1]),
        .R(1'b0));
  FDRE \lock_reg[20] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[20]),
        .Q(lock[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[20]_i_2__1 
       (.CI(\lock_reg[16]_i_2__1_n_0 ),
        .CO({\lock_reg[20]_i_2__1_n_0 ,\lock_reg[20]_i_2__1_n_1 ,\lock_reg[20]_i_2__1_n_2 ,\lock_reg[20]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[20:17]),
        .S({\lock[20]_i_3__1_n_0 ,\lock[20]_i_4__1_n_0 ,\lock[20]_i_5__1_n_0 ,\lock[20]_i_6__1_n_0 }));
  FDRE \lock_reg[21] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[21]),
        .Q(lock[21]),
        .R(1'b0));
  FDRE \lock_reg[22] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[22]),
        .Q(lock[22]),
        .R(1'b0));
  FDRE \lock_reg[23] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[23]),
        .Q(lock[23]),
        .R(1'b0));
  FDRE \lock_reg[24] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[24]),
        .Q(lock[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[24]_i_2__1 
       (.CI(\lock_reg[20]_i_2__1_n_0 ),
        .CO({\lock_reg[24]_i_2__1_n_0 ,\lock_reg[24]_i_2__1_n_1 ,\lock_reg[24]_i_2__1_n_2 ,\lock_reg[24]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[24:21]),
        .S({\lock[24]_i_3__1_n_0 ,\lock[24]_i_4__1_n_0 ,\lock[24]_i_5__1_n_0 ,\lock[24]_i_6__1_n_0 }));
  FDRE \lock_reg[25] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[25]),
        .Q(lock[25]),
        .R(1'b0));
  FDRE \lock_reg[26] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[26]),
        .Q(lock[26]),
        .R(1'b0));
  FDRE \lock_reg[27] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[27]),
        .Q(lock[27]),
        .R(1'b0));
  FDRE \lock_reg[28] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[28]),
        .Q(lock[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[28]_i_2__1 
       (.CI(\lock_reg[24]_i_2__1_n_0 ),
        .CO({\lock_reg[28]_i_2__1_n_0 ,\lock_reg[28]_i_2__1_n_1 ,\lock_reg[28]_i_2__1_n_2 ,\lock_reg[28]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[28:25]),
        .S({\lock[28]_i_3__1_n_0 ,\lock[28]_i_4__1_n_0 ,\lock[28]_i_5__1_n_0 ,\lock[28]_i_6__1_n_0 }));
  FDRE \lock_reg[29] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[29]),
        .Q(lock[29]),
        .R(1'b0));
  FDRE \lock_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[2]),
        .Q(lock[2]),
        .R(1'b0));
  FDRE \lock_reg[30] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[30]),
        .Q(lock[30]),
        .R(1'b0));
  FDRE \lock_reg[31] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[31]),
        .Q(lock[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[31]_i_2__1 
       (.CI(\lock_reg[28]_i_2__1_n_0 ),
        .CO({\NLW_lock_reg[31]_i_2__1_CO_UNCONNECTED [3:2],\lock_reg[31]_i_2__1_n_2 ,\lock_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({\NLW_lock_reg[31]_i_2__1_O_UNCONNECTED [3],lock_next0[31:29]}),
        .S({1'b0,\lock[31]_i_3__1_n_0 ,\lock[31]_i_4__1_n_0 ,\lock[31]_i_5__1_n_0 }));
  FDRE \lock_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[3]),
        .Q(lock[3]),
        .R(1'b0));
  FDRE \lock_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[4]),
        .Q(lock[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\lock_reg[4]_i_2__1_n_0 ,\lock_reg[4]_i_2__1_n_1 ,\lock_reg[4]_i_2__1_n_2 ,\lock_reg[4]_i_2__1_n_3 }),
        .CYINIT(lock_next_n_0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[4:1]),
        .S({\lock[4]_i_3__1_n_0 ,\lock[4]_i_4__1_n_0 ,\lock[4]_i_5__1_n_0 ,\lock[4]_i_6__1_n_0 }));
  FDRE \lock_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[5]),
        .Q(lock[5]),
        .R(1'b0));
  FDRE \lock_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[6]),
        .Q(lock[6]),
        .R(1'b0));
  FDRE \lock_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[7]),
        .Q(lock[7]),
        .R(1'b0));
  FDRE \lock_reg[8] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[8]),
        .Q(lock[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lock_reg[8]_i_2__1 
       (.CI(\lock_reg[4]_i_2__1_n_0 ),
        .CO({\lock_reg[8]_i_2__1_n_0 ,\lock_reg[8]_i_2__1_n_1 ,\lock_reg[8]_i_2__1_n_2 ,\lock_reg[8]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(lock_next0[8:5]),
        .S({\lock[8]_i_3__1_n_0 ,\lock[8]_i_4__1_n_0 ,\lock[8]_i_5__1_n_0 ,\lock[8]_i_6__1_n_0 }));
  FDRE \lock_reg[9] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(lock_next__0[9]),
        .Q(lock[9]),
        .R(1'b0));
  FDSE \multiplier_product_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[0]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [0]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \multiplier_product_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[1]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [1]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \multiplier_product_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[2]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [2]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \multiplier_product_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[3]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [3]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \multiplier_product_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[4]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [4]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \multiplier_product_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[5]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [5]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \multiplier_product_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[6]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [6]),
        .S(shift_register_reset_i_1__1_n_0));
  FDSE \multiplier_product_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(shift_register_state_btint_b[7]),
        .Q(\multiplier_product_btint_b_reg[7]_0 [7]),
        .S(shift_register_reset_i_1__1_n_0));
  bachelor_MATRIX_VECTOR_0_0_SHIFT_REGISTER_9 shift_register
       (.Q(shift_register_state_btint_b),
        .SS(shift_register_reset),
        .matrix_vector_clock(matrix_vector_clock),
        .\shift_register_output_btint_a_reg[0]_0 (adder_subtractor_subtract_reg_n_0),
        .\shift_register_output_btint_a_reg[7]_0 (adder_subtractor_b_btint_b),
        .\shift_register_output_btint_a_reg[7]_1 (adder_subtractor_b_btint_a));
  LUT2 #(
    .INIT(4'hE)) 
    shift_register_reset_i_1__1
       (.I0(\adder_subtractor_b_btint_a1_inferred__0/i__carry__1_n_1 ),
        .I1(adder_subtractor_b_btint_a1_carry__1_n_1),
        .O(shift_register_reset_i_1__1_n_0));
  FDSE shift_register_reset_reg
       (.C(matrix_vector_clock),
        .CE(\adder_subtractor_b_btint_a0_inferred__0/i__carry__2_n_0 ),
        .D(1'b0),
        .Q(shift_register_reset),
        .S(shift_register_reset_i_1__1_n_0));
endmodule

(* ORIG_REF_NAME = "SHIFT_REGISTER" *) 
module bachelor_MATRIX_VECTOR_0_0_SHIFT_REGISTER
   (Q,
    SS,
    matrix_vector_clock,
    \shift_register_output_btint_a_reg[7]_0 ,
    \shift_register_output_btint_a_reg[7]_1 ,
    \shift_register_output_btint_a_reg[0]_0 );
  output [7:0]Q;
  input [0:0]SS;
  input matrix_vector_clock;
  input [7:0]\shift_register_output_btint_a_reg[7]_0 ;
  input [7:0]\shift_register_output_btint_a_reg[7]_1 ;
  input \shift_register_output_btint_a_reg[0]_0 ;

  wire [7:0]Q;
  wire [0:0]SS;
  wire \adder_subtractor/fulladder_carry_out[0]_21 ;
  wire \adder_subtractor/fulladder_carry_out[1]_22 ;
  wire \adder_subtractor/fulladder_carry_out[2]_23 ;
  wire \adder_subtractor/fulladder_carry_out[3]_24 ;
  wire \adder_subtractor/fulladder_carry_out[4]_25 ;
  wire \adder_subtractor/fulladder_carry_out[5]_26 ;
  wire \adder_subtractor/fulladder_carry_out[6]_27 ;
  wire [7:0]adder_subtractor_a_btint_a;
  wire [7:0]adder_subtractor_a_btint_b;
  wire [8:1]adder_subtractor_sum_btint_a;
  wire [8:0]adder_subtractor_sum_btint_b;
  wire matrix_vector_clock;
  wire \shift_register_output_btint_a_reg[0]_0 ;
  wire [7:0]\shift_register_output_btint_a_reg[7]_0 ;
  wire [7:0]\shift_register_output_btint_a_reg[7]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h18424218)) 
    \shift_register_output_btint_a[0]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [0]),
        .I1(\shift_register_output_btint_a_reg[7]_1 [0]),
        .I2(\shift_register_output_btint_a_reg[0]_0 ),
        .I3(adder_subtractor_a_btint_a[0]),
        .I4(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_a[1]));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[1]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [1]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[1]),
        .I3(adder_subtractor_a_btint_b[1]),
        .I4(\adder_subtractor/fulladder_carry_out[0]_21 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [1]),
        .O(adder_subtractor_sum_btint_a[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[1]_i_2__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [0]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[0]),
        .I3(adder_subtractor_a_btint_b[0]),
        .O(\adder_subtractor/fulladder_carry_out[0]_21 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[2]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [2]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[2]),
        .I3(adder_subtractor_a_btint_b[2]),
        .I4(\adder_subtractor/fulladder_carry_out[1]_22 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [2]),
        .O(adder_subtractor_sum_btint_a[3]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[2]_i_2__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [1]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[1]),
        .I3(adder_subtractor_a_btint_b[1]),
        .O(\adder_subtractor/fulladder_carry_out[1]_22 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[3]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [3]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[3]),
        .I3(adder_subtractor_a_btint_b[3]),
        .I4(\adder_subtractor/fulladder_carry_out[2]_23 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [3]),
        .O(adder_subtractor_sum_btint_a[4]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[3]_i_2__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [2]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[2]),
        .I3(adder_subtractor_a_btint_b[2]),
        .O(\adder_subtractor/fulladder_carry_out[2]_23 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[4]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [4]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[4]),
        .I3(adder_subtractor_a_btint_b[4]),
        .I4(\adder_subtractor/fulladder_carry_out[3]_24 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [4]),
        .O(adder_subtractor_sum_btint_a[5]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[4]_i_2__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [3]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[3]),
        .I3(adder_subtractor_a_btint_b[3]),
        .O(\adder_subtractor/fulladder_carry_out[3]_24 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[5]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [5]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[5]),
        .I3(adder_subtractor_a_btint_b[5]),
        .I4(\adder_subtractor/fulladder_carry_out[4]_25 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [5]),
        .O(adder_subtractor_sum_btint_a[6]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[5]_i_2__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [4]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[4]),
        .I3(adder_subtractor_a_btint_b[4]),
        .O(\adder_subtractor/fulladder_carry_out[4]_25 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[6]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [6]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[6]),
        .I3(adder_subtractor_a_btint_b[6]),
        .I4(\adder_subtractor/fulladder_carry_out[5]_26 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [6]),
        .O(adder_subtractor_sum_btint_a[7]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[6]_i_2__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [5]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[5]),
        .I3(adder_subtractor_a_btint_b[5]),
        .O(\adder_subtractor/fulladder_carry_out[5]_26 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[7]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [7]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[7]),
        .I3(adder_subtractor_a_btint_b[7]),
        .I4(\adder_subtractor/fulladder_carry_out[6]_27 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [7]),
        .O(adder_subtractor_sum_btint_a[8]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[7]_i_2__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [6]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[6]),
        .I3(adder_subtractor_a_btint_b[6]),
        .O(\adder_subtractor/fulladder_carry_out[6]_27 ));
  FDRE \shift_register_output_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[1]),
        .Q(adder_subtractor_a_btint_a[0]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[2]),
        .Q(adder_subtractor_a_btint_a[1]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[3]),
        .Q(adder_subtractor_a_btint_a[2]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[4]),
        .Q(adder_subtractor_a_btint_a[3]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[5]),
        .Q(adder_subtractor_a_btint_a[4]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[6]),
        .Q(adder_subtractor_a_btint_a[5]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[7]),
        .Q(adder_subtractor_a_btint_a[6]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[8]),
        .Q(adder_subtractor_a_btint_a[7]),
        .R(SS));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[0]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [1]),
        .I1(\adder_subtractor/fulladder_carry_out[0]_21 ),
        .I2(adder_subtractor_a_btint_b[1]),
        .I3(adder_subtractor_a_btint_a[1]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [1]),
        .O(adder_subtractor_sum_btint_b[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[1]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [2]),
        .I1(\adder_subtractor/fulladder_carry_out[1]_22 ),
        .I2(adder_subtractor_a_btint_b[2]),
        .I3(adder_subtractor_a_btint_a[2]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [2]),
        .O(adder_subtractor_sum_btint_b[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[2]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [3]),
        .I1(\adder_subtractor/fulladder_carry_out[2]_23 ),
        .I2(adder_subtractor_a_btint_b[3]),
        .I3(adder_subtractor_a_btint_a[3]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [3]),
        .O(adder_subtractor_sum_btint_b[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[3]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [4]),
        .I1(\adder_subtractor/fulladder_carry_out[3]_24 ),
        .I2(adder_subtractor_a_btint_b[4]),
        .I3(adder_subtractor_a_btint_a[4]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [4]),
        .O(adder_subtractor_sum_btint_b[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[4]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [5]),
        .I1(\adder_subtractor/fulladder_carry_out[4]_25 ),
        .I2(adder_subtractor_a_btint_b[5]),
        .I3(adder_subtractor_a_btint_a[5]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [5]),
        .O(adder_subtractor_sum_btint_b[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[5]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [6]),
        .I1(\adder_subtractor/fulladder_carry_out[5]_26 ),
        .I2(adder_subtractor_a_btint_b[6]),
        .I3(adder_subtractor_a_btint_a[6]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [6]),
        .O(adder_subtractor_sum_btint_b[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[6]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [7]),
        .I1(\adder_subtractor/fulladder_carry_out[6]_27 ),
        .I2(adder_subtractor_a_btint_b[7]),
        .I3(adder_subtractor_a_btint_a[7]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [7]),
        .O(adder_subtractor_sum_btint_b[7]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_b[7]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [7]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[7]),
        .I3(adder_subtractor_a_btint_b[7]),
        .O(adder_subtractor_sum_btint_b[8]));
  FDSE \shift_register_output_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[1]),
        .Q(adder_subtractor_a_btint_b[0]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[2]),
        .Q(adder_subtractor_a_btint_b[1]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[3]),
        .Q(adder_subtractor_a_btint_b[2]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[4]),
        .Q(adder_subtractor_a_btint_b[3]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[5]),
        .Q(adder_subtractor_a_btint_b[4]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[6]),
        .Q(adder_subtractor_a_btint_b[5]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[7]),
        .Q(adder_subtractor_a_btint_b[6]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[8]),
        .Q(adder_subtractor_a_btint_b[7]),
        .S(SS));
  LUT4 #(
    .INIT(16'h6996)) 
    \shift_register_state_btint_b[7]_i_1__2 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [0]),
        .I1(\shift_register_output_btint_a_reg[7]_1 [0]),
        .I2(adder_subtractor_a_btint_a[0]),
        .I3(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_b[0]));
  FDSE \shift_register_state_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Q[0]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[2]),
        .Q(Q[1]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[3]),
        .Q(Q[2]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[4]),
        .Q(Q[3]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[5]),
        .Q(Q[4]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[6]),
        .Q(Q[5]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[7]),
        .Q(Q[6]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[0]),
        .Q(Q[7]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "SHIFT_REGISTER" *) 
module bachelor_MATRIX_VECTOR_0_0_SHIFT_REGISTER_17
   (Q,
    SS,
    matrix_vector_clock,
    \shift_register_output_btint_a_reg[7]_0 ,
    \shift_register_output_btint_a_reg[7]_1 ,
    \shift_register_output_btint_a_reg[0]_0 );
  output [7:0]Q;
  input [0:0]SS;
  input matrix_vector_clock;
  input [7:0]\shift_register_output_btint_a_reg[7]_0 ;
  input [7:0]\shift_register_output_btint_a_reg[7]_1 ;
  input \shift_register_output_btint_a_reg[0]_0 ;

  wire [7:0]Q;
  wire [0:0]SS;
  wire \adder_subtractor/fulladder_carry_out[0]_7 ;
  wire \adder_subtractor/fulladder_carry_out[1]_8 ;
  wire \adder_subtractor/fulladder_carry_out[2]_9 ;
  wire \adder_subtractor/fulladder_carry_out[3]_10 ;
  wire \adder_subtractor/fulladder_carry_out[4]_11 ;
  wire \adder_subtractor/fulladder_carry_out[5]_12 ;
  wire \adder_subtractor/fulladder_carry_out[6]_13 ;
  wire [7:0]adder_subtractor_a_btint_a;
  wire [7:0]adder_subtractor_a_btint_b;
  wire [8:1]adder_subtractor_sum_btint_a;
  wire [8:0]adder_subtractor_sum_btint_b;
  wire matrix_vector_clock;
  wire \shift_register_output_btint_a_reg[0]_0 ;
  wire [7:0]\shift_register_output_btint_a_reg[7]_0 ;
  wire [7:0]\shift_register_output_btint_a_reg[7]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h18424218)) 
    \shift_register_output_btint_a[0]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [0]),
        .I1(\shift_register_output_btint_a_reg[7]_1 [0]),
        .I2(\shift_register_output_btint_a_reg[0]_0 ),
        .I3(adder_subtractor_a_btint_a[0]),
        .I4(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_a[1]));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[1]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [1]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[1]),
        .I3(adder_subtractor_a_btint_b[1]),
        .I4(\adder_subtractor/fulladder_carry_out[0]_7 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [1]),
        .O(adder_subtractor_sum_btint_a[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[1]_i_2__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [0]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[0]),
        .I3(adder_subtractor_a_btint_b[0]),
        .O(\adder_subtractor/fulladder_carry_out[0]_7 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[2]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [2]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[2]),
        .I3(adder_subtractor_a_btint_b[2]),
        .I4(\adder_subtractor/fulladder_carry_out[1]_8 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [2]),
        .O(adder_subtractor_sum_btint_a[3]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[2]_i_2__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [1]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[1]),
        .I3(adder_subtractor_a_btint_b[1]),
        .O(\adder_subtractor/fulladder_carry_out[1]_8 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[3]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [3]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[3]),
        .I3(adder_subtractor_a_btint_b[3]),
        .I4(\adder_subtractor/fulladder_carry_out[2]_9 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [3]),
        .O(adder_subtractor_sum_btint_a[4]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[3]_i_2__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [2]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[2]),
        .I3(adder_subtractor_a_btint_b[2]),
        .O(\adder_subtractor/fulladder_carry_out[2]_9 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[4]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [4]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[4]),
        .I3(adder_subtractor_a_btint_b[4]),
        .I4(\adder_subtractor/fulladder_carry_out[3]_10 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [4]),
        .O(adder_subtractor_sum_btint_a[5]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[4]_i_2__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [3]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[3]),
        .I3(adder_subtractor_a_btint_b[3]),
        .O(\adder_subtractor/fulladder_carry_out[3]_10 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[5]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [5]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[5]),
        .I3(adder_subtractor_a_btint_b[5]),
        .I4(\adder_subtractor/fulladder_carry_out[4]_11 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [5]),
        .O(adder_subtractor_sum_btint_a[6]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[5]_i_2__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [4]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[4]),
        .I3(adder_subtractor_a_btint_b[4]),
        .O(\adder_subtractor/fulladder_carry_out[4]_11 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[6]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [6]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[6]),
        .I3(adder_subtractor_a_btint_b[6]),
        .I4(\adder_subtractor/fulladder_carry_out[5]_12 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [6]),
        .O(adder_subtractor_sum_btint_a[7]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[6]_i_2__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [5]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[5]),
        .I3(adder_subtractor_a_btint_b[5]),
        .O(\adder_subtractor/fulladder_carry_out[5]_12 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[7]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [7]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[7]),
        .I3(adder_subtractor_a_btint_b[7]),
        .I4(\adder_subtractor/fulladder_carry_out[6]_13 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [7]),
        .O(adder_subtractor_sum_btint_a[8]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[7]_i_2__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [6]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[6]),
        .I3(adder_subtractor_a_btint_b[6]),
        .O(\adder_subtractor/fulladder_carry_out[6]_13 ));
  FDRE \shift_register_output_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[1]),
        .Q(adder_subtractor_a_btint_a[0]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[2]),
        .Q(adder_subtractor_a_btint_a[1]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[3]),
        .Q(adder_subtractor_a_btint_a[2]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[4]),
        .Q(adder_subtractor_a_btint_a[3]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[5]),
        .Q(adder_subtractor_a_btint_a[4]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[6]),
        .Q(adder_subtractor_a_btint_a[5]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[7]),
        .Q(adder_subtractor_a_btint_a[6]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[8]),
        .Q(adder_subtractor_a_btint_a[7]),
        .R(SS));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[0]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [1]),
        .I1(\adder_subtractor/fulladder_carry_out[0]_7 ),
        .I2(adder_subtractor_a_btint_b[1]),
        .I3(adder_subtractor_a_btint_a[1]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [1]),
        .O(adder_subtractor_sum_btint_b[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[1]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [2]),
        .I1(\adder_subtractor/fulladder_carry_out[1]_8 ),
        .I2(adder_subtractor_a_btint_b[2]),
        .I3(adder_subtractor_a_btint_a[2]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [2]),
        .O(adder_subtractor_sum_btint_b[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[2]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [3]),
        .I1(\adder_subtractor/fulladder_carry_out[2]_9 ),
        .I2(adder_subtractor_a_btint_b[3]),
        .I3(adder_subtractor_a_btint_a[3]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [3]),
        .O(adder_subtractor_sum_btint_b[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[3]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [4]),
        .I1(\adder_subtractor/fulladder_carry_out[3]_10 ),
        .I2(adder_subtractor_a_btint_b[4]),
        .I3(adder_subtractor_a_btint_a[4]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [4]),
        .O(adder_subtractor_sum_btint_b[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[4]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [5]),
        .I1(\adder_subtractor/fulladder_carry_out[4]_11 ),
        .I2(adder_subtractor_a_btint_b[5]),
        .I3(adder_subtractor_a_btint_a[5]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [5]),
        .O(adder_subtractor_sum_btint_b[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[5]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [6]),
        .I1(\adder_subtractor/fulladder_carry_out[5]_12 ),
        .I2(adder_subtractor_a_btint_b[6]),
        .I3(adder_subtractor_a_btint_a[6]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [6]),
        .O(adder_subtractor_sum_btint_b[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[6]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [7]),
        .I1(\adder_subtractor/fulladder_carry_out[6]_13 ),
        .I2(adder_subtractor_a_btint_b[7]),
        .I3(adder_subtractor_a_btint_a[7]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [7]),
        .O(adder_subtractor_sum_btint_b[7]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_b[7]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [7]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[7]),
        .I3(adder_subtractor_a_btint_b[7]),
        .O(adder_subtractor_sum_btint_b[8]));
  FDSE \shift_register_output_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[1]),
        .Q(adder_subtractor_a_btint_b[0]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[2]),
        .Q(adder_subtractor_a_btint_b[1]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[3]),
        .Q(adder_subtractor_a_btint_b[2]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[4]),
        .Q(adder_subtractor_a_btint_b[3]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[5]),
        .Q(adder_subtractor_a_btint_b[4]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[6]),
        .Q(adder_subtractor_a_btint_b[5]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[7]),
        .Q(adder_subtractor_a_btint_b[6]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[8]),
        .Q(adder_subtractor_a_btint_b[7]),
        .S(SS));
  LUT4 #(
    .INIT(16'h6996)) 
    \shift_register_state_btint_b[7]_i_1__0 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [0]),
        .I1(\shift_register_output_btint_a_reg[7]_1 [0]),
        .I2(adder_subtractor_a_btint_a[0]),
        .I3(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_b[0]));
  FDSE \shift_register_state_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Q[0]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[2]),
        .Q(Q[1]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[3]),
        .Q(Q[2]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[4]),
        .Q(Q[3]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[5]),
        .Q(Q[4]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[6]),
        .Q(Q[5]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[7]),
        .Q(Q[6]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[0]),
        .Q(Q[7]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "SHIFT_REGISTER" *) 
module bachelor_MATRIX_VECTOR_0_0_SHIFT_REGISTER_24
   (Q,
    SS,
    matrix_vector_clock,
    \shift_register_output_btint_a_reg[7]_0 ,
    \shift_register_output_btint_a_reg[7]_1 ,
    \shift_register_output_btint_a_reg[0]_0 );
  output [7:0]Q;
  input [0:0]SS;
  input matrix_vector_clock;
  input [7:0]\shift_register_output_btint_a_reg[7]_0 ;
  input [7:0]\shift_register_output_btint_a_reg[7]_1 ;
  input \shift_register_output_btint_a_reg[0]_0 ;

  wire [7:0]Q;
  wire [0:0]SS;
  wire \adder_subtractor/fulladder_carry_out[0]_0 ;
  wire \adder_subtractor/fulladder_carry_out[1]_1 ;
  wire \adder_subtractor/fulladder_carry_out[2]_2 ;
  wire \adder_subtractor/fulladder_carry_out[3]_3 ;
  wire \adder_subtractor/fulladder_carry_out[4]_4 ;
  wire \adder_subtractor/fulladder_carry_out[5]_5 ;
  wire \adder_subtractor/fulladder_carry_out[6]_6 ;
  wire [7:0]adder_subtractor_a_btint_a;
  wire [7:0]adder_subtractor_a_btint_b;
  wire [8:1]adder_subtractor_sum_btint_a;
  wire [8:0]adder_subtractor_sum_btint_b;
  wire matrix_vector_clock;
  wire \shift_register_output_btint_a_reg[0]_0 ;
  wire [7:0]\shift_register_output_btint_a_reg[7]_0 ;
  wire [7:0]\shift_register_output_btint_a_reg[7]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h18424218)) 
    \shift_register_output_btint_a[0]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [0]),
        .I1(\shift_register_output_btint_a_reg[7]_1 [0]),
        .I2(\shift_register_output_btint_a_reg[0]_0 ),
        .I3(adder_subtractor_a_btint_a[0]),
        .I4(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_a[1]));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[1]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [1]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[1]),
        .I3(adder_subtractor_a_btint_b[1]),
        .I4(\adder_subtractor/fulladder_carry_out[0]_0 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [1]),
        .O(adder_subtractor_sum_btint_a[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[1]_i_2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [0]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[0]),
        .I3(adder_subtractor_a_btint_b[0]),
        .O(\adder_subtractor/fulladder_carry_out[0]_0 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[2]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [2]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[2]),
        .I3(adder_subtractor_a_btint_b[2]),
        .I4(\adder_subtractor/fulladder_carry_out[1]_1 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [2]),
        .O(adder_subtractor_sum_btint_a[3]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[2]_i_2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [1]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[1]),
        .I3(adder_subtractor_a_btint_b[1]),
        .O(\adder_subtractor/fulladder_carry_out[1]_1 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[3]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [3]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[3]),
        .I3(adder_subtractor_a_btint_b[3]),
        .I4(\adder_subtractor/fulladder_carry_out[2]_2 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [3]),
        .O(adder_subtractor_sum_btint_a[4]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[3]_i_2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [2]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[2]),
        .I3(adder_subtractor_a_btint_b[2]),
        .O(\adder_subtractor/fulladder_carry_out[2]_2 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[4]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [4]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[4]),
        .I3(adder_subtractor_a_btint_b[4]),
        .I4(\adder_subtractor/fulladder_carry_out[3]_3 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [4]),
        .O(adder_subtractor_sum_btint_a[5]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[4]_i_2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [3]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[3]),
        .I3(adder_subtractor_a_btint_b[3]),
        .O(\adder_subtractor/fulladder_carry_out[3]_3 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[5]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [5]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[5]),
        .I3(adder_subtractor_a_btint_b[5]),
        .I4(\adder_subtractor/fulladder_carry_out[4]_4 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [5]),
        .O(adder_subtractor_sum_btint_a[6]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[5]_i_2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [4]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[4]),
        .I3(adder_subtractor_a_btint_b[4]),
        .O(\adder_subtractor/fulladder_carry_out[4]_4 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[6]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [6]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[6]),
        .I3(adder_subtractor_a_btint_b[6]),
        .I4(\adder_subtractor/fulladder_carry_out[5]_5 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [6]),
        .O(adder_subtractor_sum_btint_a[7]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[6]_i_2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [5]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[5]),
        .I3(adder_subtractor_a_btint_b[5]),
        .O(\adder_subtractor/fulladder_carry_out[5]_5 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[7]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [7]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[7]),
        .I3(adder_subtractor_a_btint_b[7]),
        .I4(\adder_subtractor/fulladder_carry_out[6]_6 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [7]),
        .O(adder_subtractor_sum_btint_a[8]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[7]_i_2 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [6]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[6]),
        .I3(adder_subtractor_a_btint_b[6]),
        .O(\adder_subtractor/fulladder_carry_out[6]_6 ));
  FDRE \shift_register_output_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[1]),
        .Q(adder_subtractor_a_btint_a[0]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[2]),
        .Q(adder_subtractor_a_btint_a[1]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[3]),
        .Q(adder_subtractor_a_btint_a[2]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[4]),
        .Q(adder_subtractor_a_btint_a[3]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[5]),
        .Q(adder_subtractor_a_btint_a[4]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[6]),
        .Q(adder_subtractor_a_btint_a[5]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[7]),
        .Q(adder_subtractor_a_btint_a[6]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[8]),
        .Q(adder_subtractor_a_btint_a[7]),
        .R(SS));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[0]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [1]),
        .I1(\adder_subtractor/fulladder_carry_out[0]_0 ),
        .I2(adder_subtractor_a_btint_b[1]),
        .I3(adder_subtractor_a_btint_a[1]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [1]),
        .O(adder_subtractor_sum_btint_b[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[1]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [2]),
        .I1(\adder_subtractor/fulladder_carry_out[1]_1 ),
        .I2(adder_subtractor_a_btint_b[2]),
        .I3(adder_subtractor_a_btint_a[2]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [2]),
        .O(adder_subtractor_sum_btint_b[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[2]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [3]),
        .I1(\adder_subtractor/fulladder_carry_out[2]_2 ),
        .I2(adder_subtractor_a_btint_b[3]),
        .I3(adder_subtractor_a_btint_a[3]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [3]),
        .O(adder_subtractor_sum_btint_b[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[3]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [4]),
        .I1(\adder_subtractor/fulladder_carry_out[3]_3 ),
        .I2(adder_subtractor_a_btint_b[4]),
        .I3(adder_subtractor_a_btint_a[4]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [4]),
        .O(adder_subtractor_sum_btint_b[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[4]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [5]),
        .I1(\adder_subtractor/fulladder_carry_out[4]_4 ),
        .I2(adder_subtractor_a_btint_b[5]),
        .I3(adder_subtractor_a_btint_a[5]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [5]),
        .O(adder_subtractor_sum_btint_b[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[5]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [6]),
        .I1(\adder_subtractor/fulladder_carry_out[5]_5 ),
        .I2(adder_subtractor_a_btint_b[6]),
        .I3(adder_subtractor_a_btint_a[6]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [6]),
        .O(adder_subtractor_sum_btint_b[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[6]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [7]),
        .I1(\adder_subtractor/fulladder_carry_out[6]_6 ),
        .I2(adder_subtractor_a_btint_b[7]),
        .I3(adder_subtractor_a_btint_a[7]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [7]),
        .O(adder_subtractor_sum_btint_b[7]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_b[7]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [7]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[7]),
        .I3(adder_subtractor_a_btint_b[7]),
        .O(adder_subtractor_sum_btint_b[8]));
  FDSE \shift_register_output_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[1]),
        .Q(adder_subtractor_a_btint_b[0]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[2]),
        .Q(adder_subtractor_a_btint_b[1]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[3]),
        .Q(adder_subtractor_a_btint_b[2]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[4]),
        .Q(adder_subtractor_a_btint_b[3]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[5]),
        .Q(adder_subtractor_a_btint_b[4]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[6]),
        .Q(adder_subtractor_a_btint_b[5]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[7]),
        .Q(adder_subtractor_a_btint_b[6]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[8]),
        .Q(adder_subtractor_a_btint_b[7]),
        .S(SS));
  LUT4 #(
    .INIT(16'h6996)) 
    \shift_register_state_btint_b[7]_i_1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [0]),
        .I1(\shift_register_output_btint_a_reg[7]_1 [0]),
        .I2(adder_subtractor_a_btint_a[0]),
        .I3(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_b[0]));
  FDSE \shift_register_state_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Q[0]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[2]),
        .Q(Q[1]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[3]),
        .Q(Q[2]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[4]),
        .Q(Q[3]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[5]),
        .Q(Q[4]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[6]),
        .Q(Q[5]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[7]),
        .Q(Q[6]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[0]),
        .Q(Q[7]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "SHIFT_REGISTER" *) 
module bachelor_MATRIX_VECTOR_0_0_SHIFT_REGISTER_9
   (Q,
    SS,
    matrix_vector_clock,
    \shift_register_output_btint_a_reg[7]_0 ,
    \shift_register_output_btint_a_reg[7]_1 ,
    \shift_register_output_btint_a_reg[0]_0 );
  output [7:0]Q;
  input [0:0]SS;
  input matrix_vector_clock;
  input [7:0]\shift_register_output_btint_a_reg[7]_0 ;
  input [7:0]\shift_register_output_btint_a_reg[7]_1 ;
  input \shift_register_output_btint_a_reg[0]_0 ;

  wire [7:0]Q;
  wire [0:0]SS;
  wire \adder_subtractor/fulladder_carry_out[0]_14 ;
  wire \adder_subtractor/fulladder_carry_out[1]_15 ;
  wire \adder_subtractor/fulladder_carry_out[2]_16 ;
  wire \adder_subtractor/fulladder_carry_out[3]_17 ;
  wire \adder_subtractor/fulladder_carry_out[4]_18 ;
  wire \adder_subtractor/fulladder_carry_out[5]_19 ;
  wire \adder_subtractor/fulladder_carry_out[6]_20 ;
  wire [7:0]adder_subtractor_a_btint_a;
  wire [7:0]adder_subtractor_a_btint_b;
  wire [8:1]adder_subtractor_sum_btint_a;
  wire [8:0]adder_subtractor_sum_btint_b;
  wire matrix_vector_clock;
  wire \shift_register_output_btint_a_reg[0]_0 ;
  wire [7:0]\shift_register_output_btint_a_reg[7]_0 ;
  wire [7:0]\shift_register_output_btint_a_reg[7]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h18424218)) 
    \shift_register_output_btint_a[0]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [0]),
        .I1(\shift_register_output_btint_a_reg[7]_1 [0]),
        .I2(\shift_register_output_btint_a_reg[0]_0 ),
        .I3(adder_subtractor_a_btint_a[0]),
        .I4(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_a[1]));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[1]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [1]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[1]),
        .I3(adder_subtractor_a_btint_b[1]),
        .I4(\adder_subtractor/fulladder_carry_out[0]_14 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [1]),
        .O(adder_subtractor_sum_btint_a[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[1]_i_2__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [0]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[0]),
        .I3(adder_subtractor_a_btint_b[0]),
        .O(\adder_subtractor/fulladder_carry_out[0]_14 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[2]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [2]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[2]),
        .I3(adder_subtractor_a_btint_b[2]),
        .I4(\adder_subtractor/fulladder_carry_out[1]_15 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [2]),
        .O(adder_subtractor_sum_btint_a[3]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[2]_i_2__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [1]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[1]),
        .I3(adder_subtractor_a_btint_b[1]),
        .O(\adder_subtractor/fulladder_carry_out[1]_15 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[3]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [3]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[3]),
        .I3(adder_subtractor_a_btint_b[3]),
        .I4(\adder_subtractor/fulladder_carry_out[2]_16 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [3]),
        .O(adder_subtractor_sum_btint_a[4]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[3]_i_2__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [2]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[2]),
        .I3(adder_subtractor_a_btint_b[2]),
        .O(\adder_subtractor/fulladder_carry_out[2]_16 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[4]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [4]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[4]),
        .I3(adder_subtractor_a_btint_b[4]),
        .I4(\adder_subtractor/fulladder_carry_out[3]_17 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [4]),
        .O(adder_subtractor_sum_btint_a[5]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[4]_i_2__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [3]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[3]),
        .I3(adder_subtractor_a_btint_b[3]),
        .O(\adder_subtractor/fulladder_carry_out[3]_17 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[5]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [5]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[5]),
        .I3(adder_subtractor_a_btint_b[5]),
        .I4(\adder_subtractor/fulladder_carry_out[4]_18 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [5]),
        .O(adder_subtractor_sum_btint_a[6]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[5]_i_2__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [4]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[4]),
        .I3(adder_subtractor_a_btint_b[4]),
        .O(\adder_subtractor/fulladder_carry_out[4]_18 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[6]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [6]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[6]),
        .I3(adder_subtractor_a_btint_b[6]),
        .I4(\adder_subtractor/fulladder_carry_out[5]_19 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [6]),
        .O(adder_subtractor_sum_btint_a[7]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[6]_i_2__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [5]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[5]),
        .I3(adder_subtractor_a_btint_b[5]),
        .O(\adder_subtractor/fulladder_carry_out[5]_19 ));
  LUT6 #(
    .INIT(64'h7BB72112EDDE4884)) 
    \shift_register_output_btint_a[7]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [7]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[7]),
        .I3(adder_subtractor_a_btint_b[7]),
        .I4(\adder_subtractor/fulladder_carry_out[6]_20 ),
        .I5(\shift_register_output_btint_a_reg[7]_0 [7]),
        .O(adder_subtractor_sum_btint_a[8]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_a[7]_i_2__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [6]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[6]),
        .I3(adder_subtractor_a_btint_b[6]),
        .O(\adder_subtractor/fulladder_carry_out[6]_20 ));
  FDRE \shift_register_output_btint_a_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[1]),
        .Q(adder_subtractor_a_btint_a[0]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[2]),
        .Q(adder_subtractor_a_btint_a[1]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[3]),
        .Q(adder_subtractor_a_btint_a[2]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[4]),
        .Q(adder_subtractor_a_btint_a[3]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[5]),
        .Q(adder_subtractor_a_btint_a[4]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[6]),
        .Q(adder_subtractor_a_btint_a[5]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[7]),
        .Q(adder_subtractor_a_btint_a[6]),
        .R(SS));
  FDRE \shift_register_output_btint_a_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_a[8]),
        .Q(adder_subtractor_a_btint_a[7]),
        .R(SS));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[0]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [1]),
        .I1(\adder_subtractor/fulladder_carry_out[0]_14 ),
        .I2(adder_subtractor_a_btint_b[1]),
        .I3(adder_subtractor_a_btint_a[1]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [1]),
        .O(adder_subtractor_sum_btint_b[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[1]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [2]),
        .I1(\adder_subtractor/fulladder_carry_out[1]_15 ),
        .I2(adder_subtractor_a_btint_b[2]),
        .I3(adder_subtractor_a_btint_a[2]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [2]),
        .O(adder_subtractor_sum_btint_b[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[2]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [3]),
        .I1(\adder_subtractor/fulladder_carry_out[2]_16 ),
        .I2(adder_subtractor_a_btint_b[3]),
        .I3(adder_subtractor_a_btint_a[3]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [3]),
        .O(adder_subtractor_sum_btint_b[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[3]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [4]),
        .I1(\adder_subtractor/fulladder_carry_out[3]_17 ),
        .I2(adder_subtractor_a_btint_b[4]),
        .I3(adder_subtractor_a_btint_a[4]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [4]),
        .O(adder_subtractor_sum_btint_b[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[4]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [5]),
        .I1(\adder_subtractor/fulladder_carry_out[4]_18 ),
        .I2(adder_subtractor_a_btint_b[5]),
        .I3(adder_subtractor_a_btint_a[5]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [5]),
        .O(adder_subtractor_sum_btint_b[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[5]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [6]),
        .I1(\adder_subtractor/fulladder_carry_out[5]_19 ),
        .I2(adder_subtractor_a_btint_b[6]),
        .I3(adder_subtractor_a_btint_a[6]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [6]),
        .O(adder_subtractor_sum_btint_b[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_register_output_btint_b[6]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [7]),
        .I1(\adder_subtractor/fulladder_carry_out[6]_20 ),
        .I2(adder_subtractor_a_btint_b[7]),
        .I3(adder_subtractor_a_btint_a[7]),
        .I4(\shift_register_output_btint_a_reg[7]_1 [7]),
        .O(adder_subtractor_sum_btint_b[7]));
  LUT4 #(
    .INIT(16'hF660)) 
    \shift_register_output_btint_b[7]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_1 [7]),
        .I1(\shift_register_output_btint_a_reg[0]_0 ),
        .I2(adder_subtractor_a_btint_a[7]),
        .I3(adder_subtractor_a_btint_b[7]),
        .O(adder_subtractor_sum_btint_b[8]));
  FDSE \shift_register_output_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[1]),
        .Q(adder_subtractor_a_btint_b[0]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[2]),
        .Q(adder_subtractor_a_btint_b[1]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[3]),
        .Q(adder_subtractor_a_btint_b[2]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[4]),
        .Q(adder_subtractor_a_btint_b[3]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[5]),
        .Q(adder_subtractor_a_btint_b[4]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[6]),
        .Q(adder_subtractor_a_btint_b[5]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[7]),
        .Q(adder_subtractor_a_btint_b[6]),
        .S(SS));
  FDSE \shift_register_output_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[8]),
        .Q(adder_subtractor_a_btint_b[7]),
        .S(SS));
  LUT4 #(
    .INIT(16'h6996)) 
    \shift_register_state_btint_b[7]_i_1__1 
       (.I0(\shift_register_output_btint_a_reg[7]_0 [0]),
        .I1(\shift_register_output_btint_a_reg[7]_1 [0]),
        .I2(adder_subtractor_a_btint_a[0]),
        .I3(adder_subtractor_a_btint_b[0]),
        .O(adder_subtractor_sum_btint_b[0]));
  FDSE \shift_register_state_btint_b_reg[0] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Q[0]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[1] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[2]),
        .Q(Q[1]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[2] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[3]),
        .Q(Q[2]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[3] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[4]),
        .Q(Q[3]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[4] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[5]),
        .Q(Q[4]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[5] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[6]),
        .Q(Q[5]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[6] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(Q[7]),
        .Q(Q[6]),
        .S(SS));
  FDSE \shift_register_state_btint_b_reg[7] 
       (.C(matrix_vector_clock),
        .CE(1'b1),
        .D(adder_subtractor_sum_btint_b[0]),
        .Q(Q[7]),
        .S(SS));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
