<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/Surelog" target="_blank">Surelog</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_div.v.html" target="file-frame">third_party/tests/utd-sv/fpu_div.v</a>
time_elapsed: 0.516s
ram usage: 37836 KB
</pre>
<pre class="log">

[INFO :CM0023] Creating log file ./slpp_all/surelog.log.

[WARNI:PA0205] <a href="../../../../third_party/tests/utd-sv/fpu_div.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_div.v:28</a> No timescale set for &#34;fpu_div&#34;.

[INFO :CP0300] Compilation...

[INFO :CP0303] <a href="../../../../third_party/tests/utd-sv/fpu_div.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_div.v:28</a> Compile module &#34;work@fpu_div&#34;.

[NOTE :CP0309] <a href="../../../../third_party/tests/utd-sv/fpu_div.v.html#l-52" target="file-frame">third_party/tests/utd-sv/fpu_div.v:52</a> Implicit port type (wire) for &#34;div_pipe_active&#34;,
there are 10 more instances of this message.

[WARNI:CP0310] <a href="../../../../third_party/tests/utd-sv/fpu_div.v.html#l-45" target="file-frame">third_party/tests/utd-sv/fpu_div.v:45</a> Port &#34;eiv_dest_rdy&#34; definition missing its direction (input, output, inout).

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 1

</pre>
</body>