//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\fpga\gowin_flipflop_drainer\impl\gwsynthesis\gowin_flipflop_drainer.vg
<Physical Constraints File>: C:\fpga\gowin_flipflop_drainer\src\pin_constraints.cst
<Timing Constraints File>: ---
<Version>: V1.9.8.09
<Part Number>: GW1NR-LV9QN88PC6/I5
<Device>: GW1NR-9C
<Created Time>: Wed Jan 04 20:46:49 2023


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:11320
<Numbers of Endpoints Analyzed>:4723
<Numbers of Falling Endpoints>:0
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                   Type      Period    Frequency    Rise     Fall           Source                        Master                          Objects          
 ======================================== =========== ========= ============ ======= ========= ===================== ===================================== ========================= 
  clk                                      Base        37.037    27.000MHz    0.000   18.519                                                                clk_ibuf/I               
  adder_pll/pll/CLKOUT.default_gen_clk     Generated   185.185   5.400MHz     0.000   92.593    clk_ibuf/I            clk                                   adder_pll/pll/CLKOUT     
  adder_pll/pll/CLKOUTP.default_gen_clk    Generated   185.185   5.400MHz     0.000   92.593    clk_ibuf/I            clk                                   adder_pll/pll/CLKOUTP    
  adder_pll/pll/CLKOUTD.default_gen_clk    Generated   370.370   2.700MHz     0.000   185.185   clk_ibuf/I            clk                                   adder_pll/pll/CLKOUTD    
  adder_pll/pll/CLKOUTD3.default_gen_clk   Generated   555.556   1.800MHz     0.000   277.778   clk_ibuf/I            clk                                   adder_pll/pll/CLKOUTD3   
  hdmi_pll/pll/CLKOUT.default_gen_clk      Generated   1.883     531.000MHz   0.000   0.942     clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUT      
  hdmi_pll/pll/CLKOUTP.default_gen_clk     Generated   1.883     531.000MHz   0.000   0.942     clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUTP     
  hdmi_pll/pll/CLKOUTD.default_gen_clk     Generated   3.766     265.500MHz   0.000   1.883     clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUTD     
  hdmi_pll/pll/CLKOUTD3.default_gen_clk    Generated   5.650     177.000MHz   0.000   2.825     clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUTD3    
  hdmi_clock_div/CLKOUT.default_gen_clk    Generated   9.416     106.200MHz   0.000   4.708     hdmi_pll/pll/CLKOUT   hdmi_pll/pll/CLKOUT.default_gen_clk   hdmi_clock_div/CLKOUT    

2.3 Max Frequency Summary
  NO.                Clock Name                  Constraint    Actual Fmax    Level   Entity  
 ===== ======================================= ============== ============== ======= ======== 
  1     adder_pll/pll/CLKOUT.default_gen_clk    5.400(MHz)     128.750(MHz)   3       TOP     
  2     hdmi_clock_div/CLKOUT.default_gen_clk   106.200(MHz)   134.571(MHz)   4       TOP     
No timing paths to get frequency of clk!
No timing paths to get frequency of adder_pll/pll/CLKOUTP.default_gen_clk!
No timing paths to get frequency of adder_pll/pll/CLKOUTD.default_gen_clk!
No timing paths to get frequency of adder_pll/pll/CLKOUTD3.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUT.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUTP.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUTD.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                 Analysis Type   EndPoints TNS   Number of EndPoints  
 ======================================== =============== =============== ===================== 
  clk                                      setup           0.000           0                    
  clk                                      hold            0.000           0                    
  adder_pll/pll/CLKOUT.default_gen_clk     setup           0.000           0                    
  adder_pll/pll/CLKOUT.default_gen_clk     hold            0.000           0                    
  adder_pll/pll/CLKOUTP.default_gen_clk    setup           0.000           0                    
  adder_pll/pll/CLKOUTP.default_gen_clk    hold            0.000           0                    
  adder_pll/pll/CLKOUTD.default_gen_clk    setup           0.000           0                    
  adder_pll/pll/CLKOUTD.default_gen_clk    hold            0.000           0                    
  adder_pll/pll/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  adder_pll/pll/CLKOUTD3.default_gen_clk   hold            0.000           0                    
  hdmi_pll/pll/CLKOUT.default_gen_clk      setup           0.000           0                    
  hdmi_pll/pll/CLKOUT.default_gen_clk      hold            0.000           0                    
  hdmi_pll/pll/CLKOUTP.default_gen_clk     setup           0.000           0                    
  hdmi_pll/pll/CLKOUTP.default_gen_clk     hold            0.000           0                    
  hdmi_pll/pll/CLKOUTD.default_gen_clk     setup           0.000           0                    
  hdmi_pll/pll/CLKOUTD.default_gen_clk     hold            0.000           0                    
  hdmi_pll/pll/CLKOUTD3.default_gen_clk    setup           0.000           0                    
  hdmi_pll/pll/CLKOUTD3.default_gen_clk    hold            0.000           0                    
  hdmi_clock_div/CLKOUT.default_gen_clk    setup           0.000           0                    
  hdmi_clock_div/CLKOUT.default_gen_clk    hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack             From Node                            To Node                                 From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ================================ ====================================== =========================================== =========================================== ========== ============ ============ 
  1             1.985        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_b/shl18_3_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        7.031       
  2             2.019        hdmi_out/encode_b/shr18_0_s0/Q   hdmi_out/encode_b/bias_1_s0/D          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.997       
  3             2.166        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_r/shl18_3_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.850       
  4             2.166        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_r/inv18_3_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.850       
  5             2.297        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/shr18_3_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.720       
  6             2.297        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/inv18_3_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.720       
  7             2.300        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/shl18_3_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.716       
  8             2.376        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_r/shr18_3_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.640       
  9             2.437        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_b/tmds_pos18_2_s0/D    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.579       
  10            2.511        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/tmds_even18_0_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.505       
  11            2.511        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/tmds_even18_1_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.505       
  12            2.511        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/tmds_even18_5_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.505       
  13            2.511        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/tmds_even18_6_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.505       
  14            2.531        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/shl18_0_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.486       
  15            2.531        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/shl18_1_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.486       
  16            2.531        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/shr18_0_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.486       
  17            2.531        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/inv18_1_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.486       
  18            2.540        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/shl18_2_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.476       
  19            2.560        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/tmds_even18_4_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.456       
  20            2.578        ds/x_5_s0/Q                      ds/y_0_s0/RESET                        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.795       
  21            2.578        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/tmds_even18_2_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.438       
  22            2.578        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/tmds_even18_3_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.438       
  23            2.602        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_b/tmds_even18_2_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.415       
  24            2.607        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/shr18_2_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.409       
  25            2.607        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/inv18_2_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.409       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack             From Node                            To Node                                From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ================================ ===================================== =========================================== =========================================== ========== ============ ============ 
  1             0.550        hdmi_out/encode_b/ctl2_0_s0/Q    hdmi_out/encode_b/ctl3_0_s9/DI[0]     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.565       
  2             0.553        hdmi_out/encode_r/enc10_6_s0/Q   hdmi_out/encode_b/enc11_0_s12/DI[2]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.568       
  3             0.553        hdmi_out/encode_b/enc10_4_s0/Q   hdmi_out/encode_b/enc11_0_s8/DI[0]    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.568       
  4             0.556        hdmi_out/encode_r/enc10_1_s0/Q   hdmi_out/encode_r/tpb11_1_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  5             0.556        hdmi_out/encode_r/enc10_3_s0/Q   hdmi_out/encode_r/tpb11_3_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  6             0.556        hdmi_out/encode_b/enc10_1_s0/Q   hdmi_out/encode_b/tpb11_1_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  7             0.556        hdmi_out/encode_b/enc10_3_s0/Q   hdmi_out/encode_b/tpb11_3_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  8             0.569        hdmi_out/encode_b/enc11_0_s6/Q   hdmi_out/encode_r/den2_s10/AD[2]      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.584       
  9             0.572        hdmi_out/encode_b/enc11_0_s4/Q   hdmi_out/encode_r/den2_s10/AD[1]      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.587       
  10            0.584        hdmi_out/encode_b/dat4_4_s0/Q    hdmi_out/encode_b/par5_1_s0/SET       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.599       
  11            0.587        hdmi_out/encode_b/ctl3_0_s8/Q    hdmi_out/encode_r/den2_s10/AD[3]      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.602       
  12            0.588        hdmi_out/encode_b/dat2_2_s0/Q    hdmi_out/encode_b/par3_1_s0/SET       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.603       
  13            0.588        hdmi_out/encode_b/dat2_2_s0/Q    hdmi_out/encode_b/par3_2_s0/RESET     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.603       
  14            0.708        hdmi_out/encode_b/par9_s8/Q      hdmi_out/encode_b/par9_s8/D           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  15            0.709        ds/y_0_s0/Q                      ds/y_0_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  16            0.709        ds/x_0_s0/Q                      ds/x_0_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  17            0.710        hdmi_out/encode_b/ctl3_0_s8/Q    hdmi_out/encode_b/ctl3_0_s8/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  18            0.711        hdmi_out/encode_b/dat3_7_s6/Q    hdmi_out/encode_b/dat3_7_s6/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.711       
  19            0.714        hdmi_out/encode_b/enc11_0_s6/Q   hdmi_out/encode_b/enc11_0_s6/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.714       
  20            0.730        ds/y_6_s0/Q                      ds/y_6_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.730       
  21            0.730        ds/y_8_s0/Q                      ds/y_8_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.730       
  22            0.730        ds/x_2_s0/Q                      ds/x_2_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.730       
  23            0.731        ds/x_12_s0/Q                     ds/x_12_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  24            0.731        ds/y_12_s0/Q                     ds/y_12_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  25            0.732        ds/y_2_s0/Q                      ds/y_2_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.732       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
Nothing to report!
3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
Nothing to report!
3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                             Objects            
 ======== ======= ============== ================ ================= ======================================= ============================= 
  1        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_11_s0                   
  2        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_9_s0                    
  3        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_5_s0                    
  4        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/y_10_s0                   
  5        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/o_x_2_s0                  
  6        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/rgb_p_8_s0          
  7        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_b/par6_2_s0  
  8        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_b/rst0_s0    
  9        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_r/enc6_7_s0  
  10       3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_r/enc5_1_s0  

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 1.985
Data Arrival Time : 7.603
Data Required Time: 9.588
From              : enc11_0_s2
To                : shl18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.025   1.994   tNET   FF   4        R15C44         hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  3.284   0.259   tINS   FF   8        R15C44         hdmi_out/encode_b/dat3_7_s8/DO[1]      
  4.764   1.480   tNET   FF   1        R8C46[3][A]    hdmi_out/encode_b/n104_s2/I2           
  5.796   1.032   tINS   FF   3        R8C46[3][A]    hdmi_out/encode_b/n104_s2/F            
  6.781   0.986   tNET   FF   1        R12C46[1][A]   hdmi_out/encode_b/n132_s0/I1           
  7.603   0.822   tINS   FF   1        R12C46[1][A]   hdmi_out/encode_b/n132_s0/F            
  7.603   0.000   tNET   FF   1        R12C46[1][A]   hdmi_out/encode_b/shl18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R12C46[1][A]   hdmi_out/encode_b/shl18_3_s0/CLK       
  9.588   -0.400   tSu         1        R12C46[1][A]   hdmi_out/encode_b/shl18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.113 30.055%, 
                    route: 4.460 63.426%, 
                    tC2Q: 0.458 6.519%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path2						
Path Summary:
Slack             : 2.019
Data Arrival Time : 7.570
Data Required Time: 9.588
From              : shr18_0_s0
To                : bias_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R12C46[1][B]   hdmi_out/encode_b/shr18_0_s0/CLK       
  1.030   0.458   tC2Q   RF   1        R12C46[1][B]   hdmi_out/encode_b/shr18_0_s0/Q         
  2.653   1.622   tNET   FF   2        R8C42[0][B]    hdmi_out/encode_b/n178_s/I1            
  3.203   0.550   tINS   FR   1        R8C42[0][B]    hdmi_out/encode_b/n178_s/COUT          
  3.203   0.000   tNET   RR   2        R8C42[1][A]    hdmi_out/encode_b/n177_s/CIN           
  3.731   0.528   tINS   RR   1        R8C42[1][A]    hdmi_out/encode_b/n177_s/SUM           
  4.150   0.419   tNET   RR   1        R8C43[3][A]    hdmi_out/encode_b/n210_s3/I1           
  5.249   1.099   tINS   RF   1        R8C43[3][A]    hdmi_out/encode_b/n210_s3/F            
  6.538   1.289   tNET   FF   1        R9C46[2][A]    hdmi_out/encode_b/n210_s2/I0           
  7.570   1.032   tINS   FF   1        R9C46[2][A]    hdmi_out/encode_b/n210_s2/F            
  7.570   0.000   tNET   FF   1        R9C46[2][A]    hdmi_out/encode_b/bias_1_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R9C46[2][A]   hdmi_out/encode_b/bias_1_s0/CLK        
  9.588   -0.400   tSu         1        R9C46[2][A]   hdmi_out/encode_b/bias_1_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.209 45.860%, 
                    route: 3.330 47.590%, 
                    tC2Q: 0.458 6.550%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path3						
Path Summary:
Slack             : 2.166
Data Arrival Time : 7.422
Data Required Time: 9.588
From              : enc11_0_s2
To                : shl18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.025   1.994   tNET   FF   4        R14C45         hdmi_out/encode_b/dat3_7_s11/RAD[0]    
  3.284   0.259   tINS   FF   8        R14C45         hdmi_out/encode_b/dat3_7_s11/DO[1]     
  4.937   1.654   tNET   FF   1        R2C45[3][A]    hdmi_out/encode_r/n104_s2/I2           
  5.963   1.026   tINS   FR   3        R2C45[3][A]    hdmi_out/encode_r/n104_s2/F            
  6.390   0.427   tNET   RR   1        R3C45[2][B]    hdmi_out/encode_r/n132_s0/I1           
  7.422   1.032   tINS   RF   1        R3C45[2][B]    hdmi_out/encode_r/n132_s0/F            
  7.422   0.000   tNET   FF   1        R3C45[2][B]    hdmi_out/encode_r/shl18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R3C45[2][B]   hdmi_out/encode_r/shl18_3_s0/CLK       
  9.588   -0.400   tSu         1        R3C45[2][B]   hdmi_out/encode_r/shl18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.317 33.827%, 
                    route: 4.075 59.483%, 
                    tC2Q: 0.458 6.691%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path4						
Path Summary:
Slack             : 2.166
Data Arrival Time : 7.422
Data Required Time: 9.588
From              : enc11_0_s2
To                : inv18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.025   1.994   tNET   FF   4        R14C45         hdmi_out/encode_b/dat3_7_s11/RAD[0]    
  3.284   0.259   tINS   FF   8        R14C45         hdmi_out/encode_b/dat3_7_s11/DO[1]     
  4.937   1.654   tNET   FF   1        R2C45[3][A]    hdmi_out/encode_r/n104_s2/I2           
  5.963   1.026   tINS   FR   3        R2C45[3][A]    hdmi_out/encode_r/n104_s2/F            
  6.390   0.427   tNET   RR   1        R3C45[2][A]    hdmi_out/encode_r/n114_s0/I0           
  7.422   1.032   tINS   RF   1        R3C45[2][A]    hdmi_out/encode_r/n114_s0/F            
  7.422   0.000   tNET   FF   1        R3C45[2][A]    hdmi_out/encode_r/inv18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R3C45[2][A]   hdmi_out/encode_r/inv18_3_s0/CLK       
  9.588   -0.400   tSu         1        R3C45[2][A]   hdmi_out/encode_r/inv18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.317 33.827%, 
                    route: 4.075 59.483%, 
                    tC2Q: 0.458 6.691%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path5						
Path Summary:
Slack             : 2.297
Data Arrival Time : 7.292
Data Required Time: 9.588
From              : enc11_0_s2
To                : shr18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.035   2.004   tNET   FF   4        R5C45          hdmi_out/encode_b/tpa12_0_s7/RAD[0]    
  3.294   0.259   tINS   FF   11       R5C45          hdmi_out/encode_b/tpa12_0_s7/DO[1]     
  5.420   2.126   tNET   FF   1        R23C46[3][A]   hdmi_out/encode_g/n104_s2/I1           
  6.045   0.625   tINS   FR   3        R23C46[3][A]   hdmi_out/encode_g/n104_s2/F            
  6.470   0.425   tNET   RR   1        R22C46[2][A]   hdmi_out/encode_g/n123_s0/I1           
  7.292   0.822   tINS   RF   1        R22C46[2][A]   hdmi_out/encode_g/n123_s0/F            
  7.292   0.000   tNET   FF   1        R22C46[2][A]   hdmi_out/encode_g/shr18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R22C46[2][A]   hdmi_out/encode_g/shr18_3_s0/CLK       
  9.588   -0.400   tSu         1        R22C46[2][A]   hdmi_out/encode_g/shr18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.706 25.391%, 
                    route: 4.555 67.789%, 
                    tC2Q: 0.458 6.821%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path6						
Path Summary:
Slack             : 2.297
Data Arrival Time : 7.292
Data Required Time: 9.588
From              : enc11_0_s2
To                : inv18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.035   2.004   tNET   FF   4        R5C45          hdmi_out/encode_b/tpa12_0_s7/RAD[0]    
  3.294   0.259   tINS   FF   11       R5C45          hdmi_out/encode_b/tpa12_0_s7/DO[1]     
  5.420   2.126   tNET   FF   1        R23C46[3][A]   hdmi_out/encode_g/n104_s2/I1           
  6.045   0.625   tINS   FR   3        R23C46[3][A]   hdmi_out/encode_g/n104_s2/F            
  6.470   0.425   tNET   RR   1        R22C46[2][B]   hdmi_out/encode_g/n114_s0/I0           
  7.292   0.822   tINS   RF   1        R22C46[2][B]   hdmi_out/encode_g/n114_s0/F            
  7.292   0.000   tNET   FF   1        R22C46[2][B]   hdmi_out/encode_g/inv18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R22C46[2][B]   hdmi_out/encode_g/inv18_3_s0/CLK       
  9.588   -0.400   tSu         1        R22C46[2][B]   hdmi_out/encode_g/inv18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.706 25.391%, 
                    route: 4.555 67.789%, 
                    tC2Q: 0.458 6.821%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path7						
Path Summary:
Slack             : 2.300
Data Arrival Time : 7.288
Data Required Time: 9.588
From              : enc11_0_s2
To                : shl18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.035   2.004   tNET   FF   4        R5C45          hdmi_out/encode_b/tpa12_0_s7/RAD[0]    
  3.294   0.259   tINS   FF   11       R5C45          hdmi_out/encode_b/tpa12_0_s7/DO[1]     
  5.420   2.126   tNET   FF   1        R23C46[3][A]   hdmi_out/encode_g/n104_s2/I1           
  6.045   0.625   tINS   FR   3        R23C46[3][A]   hdmi_out/encode_g/n104_s2/F            
  6.466   0.421   tNET   RR   1        R24C46[0][B]   hdmi_out/encode_g/n132_s0/I1           
  7.288   0.822   tINS   RF   1        R24C46[0][B]   hdmi_out/encode_g/n132_s0/F            
  7.288   0.000   tNET   FF   1        R24C46[0][B]   hdmi_out/encode_g/shl18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R24C46[0][B]   hdmi_out/encode_g/shl18_3_s0/CLK       
  9.588   -0.400   tSu         1        R24C46[0][B]   hdmi_out/encode_g/shl18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.706 25.406%, 
                    route: 4.551 67.770%, 
                    tC2Q: 0.458 6.825%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path8						
Path Summary:
Slack             : 2.376
Data Arrival Time : 7.212
Data Required Time: 9.588
From              : enc11_0_s2
To                : shr18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.025   1.994   tNET   FF   4        R14C45         hdmi_out/encode_b/dat3_7_s11/RAD[0]    
  3.284   0.259   tINS   FF   8        R14C45         hdmi_out/encode_b/dat3_7_s11/DO[1]     
  4.937   1.654   tNET   FF   1        R2C45[3][A]    hdmi_out/encode_r/n104_s2/I2           
  5.963   1.026   tINS   FR   3        R2C45[3][A]    hdmi_out/encode_r/n104_s2/F            
  6.390   0.427   tNET   RR   1        R3C45[1][A]    hdmi_out/encode_r/n123_s0/I1           
  7.212   0.822   tINS   RF   1        R3C45[1][A]    hdmi_out/encode_r/n123_s0/F            
  7.212   0.000   tNET   FF   1        R3C45[1][A]    hdmi_out/encode_r/shr18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R3C45[1][A]   hdmi_out/encode_r/shr18_3_s0/CLK       
  9.588   -0.400   tSu         1        R3C45[1][A]   hdmi_out/encode_r/shr18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.107 31.734%, 
                    route: 4.075 61.364%, 
                    tC2Q: 0.458 6.902%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path9						
Path Summary:
Slack             : 2.437
Data Arrival Time : 7.151
Data Required Time: 9.588
From              : enc11_0_s2
To                : tmds_pos18_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.685   2.655   tNET   FF   4        R14C40         hdmi_out/encode_b/enc11_0_s7/RAD[0]    
  3.944   0.259   tINS   FF   3        R14C40         hdmi_out/encode_b/enc11_0_s7/DO[2]     
  6.052   2.108   tNET   FF   1        R9C46[0][B]    hdmi_out/encode_b/n154_s2/I0           
  7.151   1.099   tINS   FF   1        R9C46[0][B]    hdmi_out/encode_b/n154_s2/F            
  7.151   0.000   tNET   FF   1        R9C46[0][B]    hdmi_out/encode_b/tmds_pos18_2_s0/D    

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R9C46[0][B]   hdmi_out/encode_b/tmds_pos18_2_s0/CLK  
  9.588   -0.400   tSu         1        R9C46[0][B]   hdmi_out/encode_b/tmds_pos18_2_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 20.643%, 
                    route: 4.763 72.390%, 
                    tC2Q: 0.458 6.966%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path10						
Path Summary:
Slack             : 2.511
Data Arrival Time : 7.077
Data Required Time: 9.588
From              : enc11_0_s2
To                : tmds_even18_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.978   2.675   tNET   FF   1        R22C43[1][B]   hdmi_out/encode_g/n143_s0/I0           
  7.077   1.099   tINS   FF   1        R22C43[1][B]   hdmi_out/encode_g/n143_s0/F            
  7.077   0.000   tNET   FF   1        R22C43[1][B]   hdmi_out/encode_g/tmds_even18_0_s0/D   

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======== ====== ==== ======== ============== ======================================== 
  9.416   9.416                                        active clock edge time                  
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk   
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                   
  9.988   0.242    tNET   RR   1        R22C43[1][B]   hdmi_out/encode_g/tmds_even18_0_s0/CLK  
  9.588   -0.400   tSu         1        R22C43[1][B]   hdmi_out/encode_g/tmds_even18_0_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 20.878%, 
                    route: 4.689 72.076%, 
                    tC2Q: 0.458 7.046%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path11						
Path Summary:
Slack             : 2.511
Data Arrival Time : 7.077
Data Required Time: 9.588
From              : enc11_0_s2
To                : tmds_even18_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.978   2.675   tNET   FF   1        R22C43[1][A]   hdmi_out/encode_g/n144_s0/I0           
  7.077   1.099   tINS   FF   1        R22C43[1][A]   hdmi_out/encode_g/n144_s0/F            
  7.077   0.000   tNET   FF   1        R22C43[1][A]   hdmi_out/encode_g/tmds_even18_1_s0/D   

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======== ====== ==== ======== ============== ======================================== 
  9.416   9.416                                        active clock edge time                  
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk   
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                   
  9.988   0.242    tNET   RR   1        R22C43[1][A]   hdmi_out/encode_g/tmds_even18_1_s0/CLK  
  9.588   -0.400   tSu         1        R22C43[1][A]   hdmi_out/encode_g/tmds_even18_1_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 20.878%, 
                    route: 4.689 72.076%, 
                    tC2Q: 0.458 7.046%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path12						
Path Summary:
Slack             : 2.511
Data Arrival Time : 7.077
Data Required Time: 9.588
From              : enc11_0_s2
To                : tmds_even18_5_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.978   2.675   tNET   FF   1        R22C43[2][B]   hdmi_out/encode_g/n148_s0/I0           
  7.077   1.099   tINS   FF   1        R22C43[2][B]   hdmi_out/encode_g/n148_s0/F            
  7.077   0.000   tNET   FF   1        R22C43[2][B]   hdmi_out/encode_g/tmds_even18_5_s0/D   

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======== ====== ==== ======== ============== ======================================== 
  9.416   9.416                                        active clock edge time                  
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk   
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                   
  9.988   0.242    tNET   RR   1        R22C43[2][B]   hdmi_out/encode_g/tmds_even18_5_s0/CLK  
  9.588   -0.400   tSu         1        R22C43[2][B]   hdmi_out/encode_g/tmds_even18_5_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 20.878%, 
                    route: 4.689 72.076%, 
                    tC2Q: 0.458 7.046%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path13						
Path Summary:
Slack             : 2.511
Data Arrival Time : 7.077
Data Required Time: 9.588
From              : enc11_0_s2
To                : tmds_even18_6_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.978   2.675   tNET   FF   1        R22C43[2][A]   hdmi_out/encode_g/n149_s0/I0           
  7.077   1.099   tINS   FF   1        R22C43[2][A]   hdmi_out/encode_g/n149_s0/F            
  7.077   0.000   tNET   FF   1        R22C43[2][A]   hdmi_out/encode_g/tmds_even18_6_s0/D   

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======== ====== ==== ======== ============== ======================================== 
  9.416   9.416                                        active clock edge time                  
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk   
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                   
  9.988   0.242    tNET   RR   1        R22C43[2][A]   hdmi_out/encode_g/tmds_even18_6_s0/CLK  
  9.588   -0.400   tSu         1        R22C43[2][A]   hdmi_out/encode_g/tmds_even18_6_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 20.878%, 
                    route: 4.689 72.076%, 
                    tC2Q: 0.458 7.046%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path14						
Path Summary:
Slack             : 2.531
Data Arrival Time : 7.058
Data Required Time: 9.588
From              : enc11_0_s2
To                : shl18_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.959   2.655   tNET   FF   1        R23C46[2][A]   hdmi_out/encode_g/n135_s0/I1           
  7.058   1.099   tINS   FF   1        R23C46[2][A]   hdmi_out/encode_g/n135_s0/F            
  7.058   0.000   tNET   FF   1        R23C46[2][A]   hdmi_out/encode_g/shl18_0_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R23C46[2][A]   hdmi_out/encode_g/shl18_0_s0/CLK       
  9.588   -0.400   tSu         1        R23C46[2][A]   hdmi_out/encode_g/shl18_0_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 20.941%, 
                    route: 4.669 71.992%, 
                    tC2Q: 0.458 7.067%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path15						
Path Summary:
Slack             : 2.531
Data Arrival Time : 7.058
Data Required Time: 9.588
From              : enc11_0_s2
To                : shl18_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.959   2.655   tNET   FF   1        R23C46[1][B]   hdmi_out/encode_g/n134_s0/I1           
  7.058   1.099   tINS   FF   1        R23C46[1][B]   hdmi_out/encode_g/n134_s0/F            
  7.058   0.000   tNET   FF   1        R23C46[1][B]   hdmi_out/encode_g/shl18_1_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R23C46[1][B]   hdmi_out/encode_g/shl18_1_s0/CLK       
  9.588   -0.400   tSu         1        R23C46[1][B]   hdmi_out/encode_g/shl18_1_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 20.941%, 
                    route: 4.669 71.992%, 
                    tC2Q: 0.458 7.067%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path16						
Path Summary:
Slack             : 2.531
Data Arrival Time : 7.058
Data Required Time: 9.588
From              : enc11_0_s2
To                : shr18_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.959   2.655   tNET   FF   1        R23C46[2][B]   hdmi_out/encode_g/n126_s1/I1           
  7.058   1.099   tINS   FF   1        R23C46[2][B]   hdmi_out/encode_g/n126_s1/F            
  7.058   0.000   tNET   FF   1        R23C46[2][B]   hdmi_out/encode_g/shr18_0_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R23C46[2][B]   hdmi_out/encode_g/shr18_0_s0/CLK       
  9.588   -0.400   tSu         1        R23C46[2][B]   hdmi_out/encode_g/shr18_0_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 20.941%, 
                    route: 4.669 71.992%, 
                    tC2Q: 0.458 7.067%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path17						
Path Summary:
Slack             : 2.531
Data Arrival Time : 7.058
Data Required Time: 9.588
From              : enc11_0_s2
To                : inv18_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.959   2.655   tNET   FF   1        R23C46[1][A]   hdmi_out/encode_g/n116_s0/I1           
  7.058   1.099   tINS   FF   1        R23C46[1][A]   hdmi_out/encode_g/n116_s0/F            
  7.058   0.000   tNET   FF   1        R23C46[1][A]   hdmi_out/encode_g/inv18_1_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R23C46[1][A]   hdmi_out/encode_g/inv18_1_s0/CLK       
  9.588   -0.400   tSu         1        R23C46[1][A]   hdmi_out/encode_g/inv18_1_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 20.941%, 
                    route: 4.669 71.992%, 
                    tC2Q: 0.458 7.067%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path18						
Path Summary:
Slack             : 2.540
Data Arrival Time : 7.048
Data Required Time: 9.588
From              : enc11_0_s2
To                : shl18_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.949   2.645   tNET   FF   1        R23C45[1][A]   hdmi_out/encode_g/n133_s1/I0           
  7.048   1.099   tINS   FF   1        R23C45[1][A]   hdmi_out/encode_g/n133_s1/F            
  7.048   0.000   tNET   FF   1        R23C45[1][A]   hdmi_out/encode_g/shl18_2_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R23C45[1][A]   hdmi_out/encode_g/shl18_2_s0/CLK       
  9.588   -0.400   tSu         1        R23C45[1][A]   hdmi_out/encode_g/shl18_2_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 20.973%, 
                    route: 4.659 71.949%, 
                    tC2Q: 0.458 7.078%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path19						
Path Summary:
Slack             : 2.560
Data Arrival Time : 7.028
Data Required Time: 9.588
From              : enc11_0_s2
To                : tmds_even18_4_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.929   2.626   tNET   FF   1        R24C43[1][A]   hdmi_out/encode_g/n147_s0/I0           
  7.028   1.099   tINS   FF   1        R24C43[1][A]   hdmi_out/encode_g/n147_s0/F            
  7.028   0.000   tNET   FF   1        R24C43[1][A]   hdmi_out/encode_g/tmds_even18_4_s0/D   

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======== ====== ==== ======== ============== ======================================== 
  9.416   9.416                                        active clock edge time                  
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk   
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                   
  9.988   0.242    tNET   RR   1        R24C43[1][A]   hdmi_out/encode_g/tmds_even18_4_s0/CLK  
  9.588   -0.400   tSu         1        R24C43[1][A]   hdmi_out/encode_g/tmds_even18_4_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 21.037%, 
                    route: 4.640 71.864%, 
                    tC2Q: 0.458 7.099%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path20						
Path Summary:
Slack             : 2.578
Data Arrival Time : 7.367
Data Required Time: 9.945
From              : x_5_s0
To                : y_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C39[2][B]   ds/x_5_s0/CLK                          
  1.030   0.458   tC2Q   RR   5        R13C39[2][B]   ds/x_5_s0/Q                            
  1.454   0.423   tNET   RR   1        R13C39[3][B]   ds/n14_s2/I1                           
  2.553   1.099   tINS   RF   1        R13C39[3][B]   ds/n14_s2/F                            
  3.357   0.804   tNET   FF   1        R14C39[3][B]   ds/n14_s0/I1                           
  4.383   1.026   tINS   FR   27       R14C39[3][B]   ds/n14_s0/F                            
  4.813   0.431   tNET   RR   1        R15C39[3][A]   ds/n77_s1/I0                           
  5.874   1.061   tINS   RR   13       R15C39[3][A]   ds/n77_s1/F                            
  7.367   1.493   tNET   RR   1        R25C41[0][A]   ds/y_0_s0/RESET                        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R25C41[0][A]   ds/y_0_s0/CLK                          
  9.945   -0.043   tSu         1        R25C41[0][A]   ds/y_0_s0                              

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.186 46.887%, 
                    route: 3.151 46.368%, 
                    tC2Q: 0.458 6.745%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path21						
Path Summary:
Slack             : 2.578
Data Arrival Time : 7.010
Data Required Time: 9.588
From              : enc11_0_s2
To                : tmds_even18_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.978   2.675   tNET   FF   1        R22C43[0][B]   hdmi_out/encode_g/n145_s0/I0           
  7.010   1.032   tINS   FF   1        R22C43[0][B]   hdmi_out/encode_g/n145_s0/F            
  7.010   0.000   tNET   FF   1        R22C43[0][B]   hdmi_out/encode_g/tmds_even18_2_s0/D   

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======== ====== ==== ======== ============== ======================================== 
  9.416   9.416                                        active clock edge time                  
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk   
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                   
  9.988   0.242    tNET   RR   1        R22C43[0][B]   hdmi_out/encode_g/tmds_even18_2_s0/CLK  
  9.588   -0.400   tSu         1        R22C43[0][B]   hdmi_out/encode_g/tmds_even18_2_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.291 20.055%, 
                    route: 4.689 72.826%, 
                    tC2Q: 0.458 7.119%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path22						
Path Summary:
Slack             : 2.578
Data Arrival Time : 7.010
Data Required Time: 9.588
From              : enc11_0_s2
To                : tmds_even18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.978   2.675   tNET   FF   1        R22C43[0][A]   hdmi_out/encode_g/n146_s0/I0           
  7.010   1.032   tINS   FF   1        R22C43[0][A]   hdmi_out/encode_g/n146_s0/F            
  7.010   0.000   tNET   FF   1        R22C43[0][A]   hdmi_out/encode_g/tmds_even18_3_s0/D   

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======== ====== ==== ======== ============== ======================================== 
  9.416   9.416                                        active clock edge time                  
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk   
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                   
  9.988   0.242    tNET   RR   1        R22C43[0][A]   hdmi_out/encode_g/tmds_even18_3_s0/CLK  
  9.588   -0.400   tSu         1        R22C43[0][A]   hdmi_out/encode_g/tmds_even18_3_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.291 20.055%, 
                    route: 4.689 72.826%, 
                    tC2Q: 0.458 7.119%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path23						
Path Summary:
Slack             : 2.602
Data Arrival Time : 6.987
Data Required Time: 9.588
From              : enc11_0_s2
To                : tmds_even18_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.685   2.655   tNET   FF   4        R14C40         hdmi_out/encode_b/enc11_0_s7/RAD[0]    
  3.944   0.259   tINS   FF   3        R14C40         hdmi_out/encode_b/enc11_0_s7/DO[2]     
  5.888   1.944   tNET   FF   1        R11C46[0][B]   hdmi_out/encode_b/n145_s0/I1           
  6.987   1.099   tINS   FF   1        R11C46[0][B]   hdmi_out/encode_b/n145_s0/F            
  6.987   0.000   tNET   FF   1        R11C46[0][B]   hdmi_out/encode_b/tmds_even18_2_s0/D   

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======== ====== ==== ======== ============== ======================================== 
  9.416   9.416                                        active clock edge time                  
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk   
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                   
  9.988   0.242    tNET   RR   1        R11C46[0][B]   hdmi_out/encode_b/tmds_even18_2_s0/CLK  
  9.588   -0.400   tSu         1        R11C46[0][B]   hdmi_out/encode_b/tmds_even18_2_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 21.173%, 
                    route: 4.598 71.682%, 
                    tC2Q: 0.458 7.145%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path24						
Path Summary:
Slack             : 2.607
Data Arrival Time : 6.981
Data Required Time: 9.588
From              : enc11_0_s2
To                : shr18_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.949   2.645   tNET   FF   1        R23C45[0][B]   hdmi_out/encode_g/n124_s1/I0           
  6.981   1.032   tINS   FF   1        R23C45[0][B]   hdmi_out/encode_g/n124_s1/F            
  6.981   0.000   tNET   FF   1        R23C45[0][B]   hdmi_out/encode_g/shr18_2_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R23C45[0][B]   hdmi_out/encode_g/shr18_2_s0/CLK       
  9.588   -0.400   tSu         1        R23C45[0][B]   hdmi_out/encode_g/shr18_2_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.291 20.147%, 
                    route: 4.659 72.701%, 
                    tC2Q: 0.458 7.152%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path25						
Path Summary:
Slack             : 2.607
Data Arrival Time : 6.981
Data Required Time: 9.588
From              : enc11_0_s2
To                : inv18_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   31       R13C44[0][B]   hdmi_out/encode_b/enc11_0_s2/Q         
  3.044   2.014   tNET   FF   4        R6C45          hdmi_out/encode_b/par9_s9/RAD[0]       
  3.304   0.259   tINS   FF   21       R6C45          hdmi_out/encode_b/par9_s9/DO[1]        
  5.949   2.645   tNET   FF   1        R23C45[0][A]   hdmi_out/encode_g/n115_s2/I2           
  6.981   1.032   tINS   FF   1        R23C45[0][A]   hdmi_out/encode_g/n115_s2/F            
  6.981   0.000   tNET   FF   1        R23C45[0][A]   hdmi_out/encode_g/inv18_2_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R23C45[0][A]   hdmi_out/encode_g/inv18_2_s0/CLK       
  9.588   -0.400   tSu         1        R23C45[0][A]   hdmi_out/encode_g/inv18_2_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.291 20.147%, 
                    route: 4.659 72.701%, 
                    tC2Q: 0.458 7.152%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.550
Data Arrival Time : 1.078
Data Required Time: 0.528
From              : ctl2_0_s0
To                : ctl3_0_s9
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C46[1][A]   hdmi_out/encode_b/ctl2_0_s0/CLK        
  0.846   0.333   tC2Q   RF   1        R16C46[1][A]   hdmi_out/encode_b/ctl2_0_s0/Q          
  1.078   0.231   tNET   FF   1        R15C46         hdmi_out/encode_b/ctl3_0_s9/DI[0]      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R15C46       hdmi_out/encode_b/ctl3_0_s9/CLK        
  0.528   0.015   tHld        1        R15C46       hdmi_out/encode_b/ctl3_0_s9            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.231 40.960%, 
                    tC2Q: 0.333 59.040%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path2						
Path Summary:
Slack             : 0.553
Data Arrival Time : 1.081
Data Required Time: 0.528
From              : enc10_6_s0
To                : enc11_0_s12
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R14C45[0][A]   hdmi_out/encode_r/enc10_6_s0/CLK       
  0.846   0.333   tC2Q   RF   2        R14C45[0][A]   hdmi_out/encode_r/enc10_6_s0/Q         
  1.081   0.234   tNET   FF   1        R14C44         hdmi_out/encode_b/enc11_0_s12/DI[2]    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R14C44       hdmi_out/encode_b/enc11_0_s12/CLK      
  0.528   0.015   tHld        1        R14C44       hdmi_out/encode_b/enc11_0_s12          

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.234 41.295%, 
                    tC2Q: 0.333 58.705%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path3						
Path Summary:
Slack             : 0.553
Data Arrival Time : 1.081
Data Required Time: 0.528
From              : enc10_4_s0
To                : enc11_0_s8
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R15C43[1][B]   hdmi_out/encode_b/enc10_4_s0/CLK       
  0.846   0.333   tC2Q   RF   2        R15C43[1][B]   hdmi_out/encode_b/enc10_4_s0/Q         
  1.081   0.234   tNET   FF   1        R15C42         hdmi_out/encode_b/enc11_0_s8/DI[0]     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R15C42       hdmi_out/encode_b/enc11_0_s8/CLK       
  0.528   0.015   tHld        1        R15C42       hdmi_out/encode_b/enc11_0_s8           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.234 41.295%, 
                    tC2Q: 0.333 58.705%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path4						
Path Summary:
Slack             : 0.556
Data Arrival Time : 1.084
Data Required Time: 0.528
From              : enc10_1_s0
To                : tpb11_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R2C42[0][A]   hdmi_out/encode_r/enc10_1_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R2C42[0][A]   hdmi_out/encode_r/enc10_1_s0/Q         
  1.084   0.238   tNET   RR   1        R2C42[2][A]   hdmi_out/encode_r/tpb11_1_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R2C42[2][A]   hdmi_out/encode_r/tpb11_1_s0/CLK       
  0.528   0.015   tHld        1        R2C42[2][A]   hdmi_out/encode_r/tpb11_1_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path5						
Path Summary:
Slack             : 0.556
Data Arrival Time : 1.084
Data Required Time: 0.528
From              : enc10_3_s0
To                : tpb11_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C42[0][B]   hdmi_out/encode_r/enc10_3_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R7C42[0][B]   hdmi_out/encode_r/enc10_3_s0/Q         
  1.084   0.238   tNET   RR   1        R7C42[2][A]   hdmi_out/encode_r/tpb11_3_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C42[2][A]   hdmi_out/encode_r/tpb11_3_s0/CLK       
  0.528   0.015   tHld        1        R7C42[2][A]   hdmi_out/encode_r/tpb11_3_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path6						
Path Summary:
Slack             : 0.556
Data Arrival Time : 1.084
Data Required Time: 0.528
From              : enc10_1_s0
To                : tpb11_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C45[2][A]   hdmi_out/encode_b/enc10_1_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R16C45[2][A]   hdmi_out/encode_b/enc10_1_s0/Q         
  1.084   0.238   tNET   RR   1        R16C45[1][A]   hdmi_out/encode_b/tpb11_1_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C45[1][A]   hdmi_out/encode_b/tpb11_1_s0/CLK       
  0.528   0.015   tHld        1        R16C45[1][A]   hdmi_out/encode_b/tpb11_1_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path7						
Path Summary:
Slack             : 0.556
Data Arrival Time : 1.084
Data Required Time: 0.528
From              : enc10_3_s0
To                : tpb11_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C44[2][B]   hdmi_out/encode_b/enc10_3_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R13C44[2][B]   hdmi_out/encode_b/enc10_3_s0/Q         
  1.084   0.238   tNET   RR   1        R13C44[1][B]   hdmi_out/encode_b/tpb11_3_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C44[1][B]   hdmi_out/encode_b/tpb11_3_s0/CLK       
  0.528   0.015   tHld        1        R13C44[1][B]   hdmi_out/encode_b/tpb11_3_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path8						
Path Summary:
Slack             : 0.569
Data Arrival Time : 1.097
Data Required Time: 0.528
From              : enc11_0_s6
To                : den2_s10
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C46[1][A]   hdmi_out/encode_b/enc11_0_s6/CLK       
  0.846   0.333   tC2Q   RF   15       R6C46[1][A]   hdmi_out/encode_b/enc11_0_s6/Q         
  1.097   0.251   tNET   FF   1        R5C46         hdmi_out/encode_r/den2_s10/AD[2]       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C46        hdmi_out/encode_r/den2_s10/CLK         
  0.528   0.015   tHld        1        R5C46        hdmi_out/encode_r/den2_s10             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.251 42.919%, 
                    tC2Q: 0.333 57.081%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path9						
Path Summary:
Slack             : 0.572
Data Arrival Time : 1.100
Data Required Time: 0.528
From              : enc11_0_s4
To                : den2_s10
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C46[1][B]   hdmi_out/encode_b/enc11_0_s4/CLK       
  0.846   0.333   tC2Q   RF   18       R6C46[1][B]   hdmi_out/encode_b/enc11_0_s4/Q         
  1.100   0.254   tNET   FF   1        R5C46         hdmi_out/encode_r/den2_s10/AD[1]       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C46        hdmi_out/encode_r/den2_s10/CLK         
  0.528   0.015   tHld        1        R5C46        hdmi_out/encode_r/den2_s10             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.254 43.233%, 
                    tC2Q: 0.333 56.767%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path10						
Path Summary:
Slack             : 0.584
Data Arrival Time : 1.113
Data Required Time: 0.528
From              : dat4_4_s0
To                : par5_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R18C43[0][B]   hdmi_out/encode_b/dat4_4_s0/CLK        
  0.846   0.333   tC2Q   RR   4        R18C43[0][B]   hdmi_out/encode_b/dat4_4_s0/Q          
  1.113   0.266   tNET   RR   1        R18C45[2][B]   hdmi_out/encode_b/par5_1_s0/SET        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R18C45[2][B]   hdmi_out/encode_b/par5_1_s0/CLK        
  0.528   0.015   tHld        1        R18C45[2][B]   hdmi_out/encode_b/par5_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.266 44.393%, 
                    tC2Q: 0.333 55.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path11						
Path Summary:
Slack             : 0.587
Data Arrival Time : 1.115
Data Required Time: 0.528
From              : ctl3_0_s8
To                : den2_s10
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C46[1][A]   hdmi_out/encode_b/ctl3_0_s8/CLK        
  0.846   0.333   tC2Q   RR   5        R7C46[1][A]   hdmi_out/encode_b/ctl3_0_s8/Q          
  1.115   0.268   tNET   RR   1        R5C46         hdmi_out/encode_r/den2_s10/AD[3]       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C46        hdmi_out/encode_r/den2_s10/CLK         
  0.528   0.015   tHld        1        R5C46        hdmi_out/encode_r/den2_s10             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.268 44.611%, 
                    tC2Q: 0.333 55.389%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path12						
Path Summary:
Slack             : 0.588
Data Arrival Time : 1.116
Data Required Time: 0.528
From              : dat2_2_s0
To                : par3_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R20C46[0][B]   hdmi_out/encode_b/dat2_2_s0/CLK        
  0.846   0.333   tC2Q   RR   4        R20C46[0][B]   hdmi_out/encode_b/dat2_2_s0/Q          
  1.116   0.270   tNET   RR   1        R20C44[2][A]   hdmi_out/encode_b/par3_1_s0/SET        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R20C44[2][A]   hdmi_out/encode_b/par3_1_s0/CLK        
  0.528   0.015   tHld        1        R20C44[2][A]   hdmi_out/encode_b/par3_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.270 44.739%, 
                    tC2Q: 0.333 55.261%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path13						
Path Summary:
Slack             : 0.588
Data Arrival Time : 1.116
Data Required Time: 0.528
From              : dat2_2_s0
To                : par3_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R20C46[0][B]   hdmi_out/encode_b/dat2_2_s0/CLK        
  0.846   0.333   tC2Q   RR   4        R20C46[0][B]   hdmi_out/encode_b/dat2_2_s0/Q          
  1.116   0.270   tNET   RR   1        R20C45[2][A]   hdmi_out/encode_b/par3_2_s0/RESET      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R20C45[2][A]   hdmi_out/encode_b/par3_2_s0/CLK        
  0.528   0.015   tHld        1        R20C45[2][A]   hdmi_out/encode_b/par3_2_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.270 44.739%, 
                    tC2Q: 0.333 55.261%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path14						
Path Summary:
Slack             : 0.708
Data Arrival Time : 1.221
Data Required Time: 0.513
From              : par9_s8
To                : par9_s8
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C45[0][A]   hdmi_out/encode_b/par9_s8/CLK          
  0.846   0.333   tC2Q   RR   3        R8C45[0][A]   hdmi_out/encode_b/par9_s8/Q            
  0.849   0.002   tNET   RR   1        R8C45[0][A]   hdmi_out/encode_b/par9_s13/I3          
  1.221   0.372   tINS   RF   1        R8C45[0][A]   hdmi_out/encode_b/par9_s13/F           
  1.221   0.000   tNET   FF   1        R8C45[0][A]   hdmi_out/encode_b/par9_s8/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C45[0][A]   hdmi_out/encode_b/par9_s8/CLK          
  0.513   0.000   tHld        1        R8C45[0][A]   hdmi_out/encode_b/par9_s8              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path15						
Path Summary:
Slack             : 0.709
Data Arrival Time : 1.222
Data Required Time: 0.513
From              : y_0_s0
To                : y_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R25C41[0][A]   ds/y_0_s0/CLK                          
  0.846   0.333   tC2Q   RR   5        R25C41[0][A]   ds/y_0_s0/Q                            
  0.850   0.004   tNET   RR   1        R25C41[0][A]   ds/n76_s2/I0                           
  1.222   0.372   tINS   RF   1        R25C41[0][A]   ds/n76_s2/F                            
  1.222   0.000   tNET   FF   1        R25C41[0][A]   ds/y_0_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R25C41[0][A]   ds/y_0_s0/CLK                          
  0.513   0.000   tHld        1        R25C41[0][A]   ds/y_0_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path16						
Path Summary:
Slack             : 0.709
Data Arrival Time : 1.222
Data Required Time: 0.513
From              : x_0_s0
To                : x_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C42[1][A]   ds/x_0_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R13C42[1][A]   ds/x_0_s0/Q                            
  0.850   0.004   tNET   RR   1        R13C42[1][A]   ds/n28_s2/I0                           
  1.222   0.372   tINS   RF   1        R13C42[1][A]   ds/n28_s2/F                            
  1.222   0.000   tNET   FF   1        R13C42[1][A]   ds/x_0_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C42[1][A]   ds/x_0_s0/CLK                          
  0.513   0.000   tHld        1        R13C42[1][A]   ds/x_0_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path17						
Path Summary:
Slack             : 0.710
Data Arrival Time : 1.223
Data Required Time: 0.513
From              : ctl3_0_s8
To                : ctl3_0_s8
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C46[1][A]   hdmi_out/encode_b/ctl3_0_s8/CLK        
  0.846   0.333   tC2Q   RR   5        R7C46[1][A]   hdmi_out/encode_b/ctl3_0_s8/Q          
  0.851   0.005   tNET   RR   1        R7C46[1][A]   hdmi_out/encode_r/den2_s14/I3          
  1.223   0.372   tINS   RF   1        R7C46[1][A]   hdmi_out/encode_r/den2_s14/F           
  1.223   0.000   tNET   FF   1        R7C46[1][A]   hdmi_out/encode_b/ctl3_0_s8/D          

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C46[1][A]   hdmi_out/encode_b/ctl3_0_s8/CLK        
  0.513   0.000   tHld        1        R7C46[1][A]   hdmi_out/encode_b/ctl3_0_s8            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path18						
Path Summary:
Slack             : 0.711
Data Arrival Time : 1.224
Data Required Time: 0.513
From              : dat3_7_s6
To                : dat3_7_s6
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C45[1][A]   hdmi_out/encode_b/dat3_7_s6/CLK        
  0.846   0.333   tC2Q   RR   7        R13C45[1][A]   hdmi_out/encode_b/dat3_7_s6/Q          
  0.852   0.006   tNET   RR   1        R13C45[1][A]   hdmi_out/encode_b/dat3_7_s14/I2        
  1.224   0.372   tINS   RF   1        R13C45[1][A]   hdmi_out/encode_b/dat3_7_s14/F         
  1.224   0.000   tNET   FF   1        R13C45[1][A]   hdmi_out/encode_b/dat3_7_s6/D          

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C45[1][A]   hdmi_out/encode_b/dat3_7_s6/CLK        
  0.513   0.000   tHld        1        R13C45[1][A]   hdmi_out/encode_b/dat3_7_s6            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.303%, 
                    route: 0.006 0.830%, 
                    tC2Q: 0.333 46.867%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path19						
Path Summary:
Slack             : 0.714
Data Arrival Time : 1.227
Data Required Time: 0.513
From              : enc11_0_s6
To                : enc11_0_s6
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C46[1][A]   hdmi_out/encode_b/enc11_0_s6/CLK       
  0.846   0.333   tC2Q   RR   15       R6C46[1][A]   hdmi_out/encode_b/enc11_0_s6/Q         
  0.855   0.008   tNET   RR   1        R6C46[1][A]   hdmi_out/encode_r/den2_s13/I2          
  1.227   0.372   tINS   RF   1        R6C46[1][A]   hdmi_out/encode_r/den2_s13/F           
  1.227   0.000   tNET   FF   1        R6C46[1][A]   hdmi_out/encode_b/enc11_0_s6/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C46[1][A]   hdmi_out/encode_b/enc11_0_s6/CLK       
  0.513   0.000   tHld        1        R6C46[1][A]   hdmi_out/encode_b/enc11_0_s6           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.130%, 
                    route: 0.008 1.158%, 
                    tC2Q: 0.333 46.712%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path20						
Path Summary:
Slack             : 0.730
Data Arrival Time : 1.243
Data Required Time: 0.513
From              : y_6_s0
To                : y_6_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R15C40[0][A]   ds/y_6_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R15C40[0][A]   ds/y_6_s0/Q                            
  0.849   0.002   tNET   RR   2        R15C40[0][A]   ds/n70_s/I1                            
  1.243   0.394   tINS   RF   1        R15C40[0][A]   ds/n70_s/SUM                           
  1.243   0.000   tNET   FF   1        R15C40[0][A]   ds/y_6_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R15C40[0][A]   ds/y_6_s0/CLK                          
  0.513   0.000   tHld        1        R15C40[0][A]   ds/y_6_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.995%, 
                    route: 0.002 0.324%, 
                    tC2Q: 0.333 45.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path21						
Path Summary:
Slack             : 0.730
Data Arrival Time : 1.243
Data Required Time: 0.513
From              : y_8_s0
To                : y_8_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R15C40[1][A]   ds/y_8_s0/CLK                          
  0.846   0.333   tC2Q   RR   3        R15C40[1][A]   ds/y_8_s0/Q                            
  0.849   0.002   tNET   RR   2        R15C40[1][A]   ds/n68_s/I1                            
  1.243   0.394   tINS   RF   1        R15C40[1][A]   ds/n68_s/SUM                           
  1.243   0.000   tNET   FF   1        R15C40[1][A]   ds/y_8_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R15C40[1][A]   ds/y_8_s0/CLK                          
  0.513   0.000   tHld        1        R15C40[1][A]   ds/y_8_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.995%, 
                    route: 0.002 0.324%, 
                    tC2Q: 0.333 45.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path22						
Path Summary:
Slack             : 0.730
Data Arrival Time : 1.243
Data Required Time: 0.513
From              : x_2_s0
To                : x_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C39[1][A]   ds/x_2_s0/CLK                          
  0.846   0.333   tC2Q   RR   3        R13C39[1][A]   ds/x_2_s0/Q                            
  0.849   0.002   tNET   RR   2        R13C39[1][A]   ds/n26_s/I1                            
  1.243   0.394   tINS   RF   1        R13C39[1][A]   ds/n26_s/SUM                           
  1.243   0.000   tNET   FF   1        R13C39[1][A]   ds/x_2_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C39[1][A]   ds/x_2_s0/CLK                          
  0.513   0.000   tHld        1        R13C39[1][A]   ds/x_2_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.995%, 
                    route: 0.002 0.324%, 
                    tC2Q: 0.333 45.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path23						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : x_12_s0
To                : x_12_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C41[0][A]   ds/x_12_s0/CLK                         
  0.846   0.333   tC2Q   RR   4        R13C41[0][A]   ds/x_12_s0/Q                           
  0.850   0.004   tNET   RR   2        R13C41[0][A]   ds/n16_s/I1                            
  1.244   0.394   tINS   RF   1        R13C41[0][A]   ds/n16_s/SUM                           
  1.244   0.000   tNET   FF   1        R13C41[0][A]   ds/x_12_s0/D                           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C41[0][A]   ds/x_12_s0/CLK                         
  0.513   0.000   tHld        1        R13C41[0][A]   ds/x_12_s0                             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path24						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : y_12_s0
To                : y_12_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R15C41[0][A]   ds/y_12_s0/CLK                         
  0.846   0.333   tC2Q   RR   4        R15C41[0][A]   ds/y_12_s0/Q                           
  0.850   0.004   tNET   RR   2        R15C41[0][A]   ds/n64_s/I1                            
  1.244   0.394   tINS   RF   1        R15C41[0][A]   ds/n64_s/SUM                           
  1.244   0.000   tNET   FF   1        R15C41[0][A]   ds/y_12_s0/D                           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R15C41[0][A]   ds/y_12_s0/CLK                         
  0.513   0.000   tHld        1        R15C41[0][A]   ds/y_12_s0                             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path25						
Path Summary:
Slack             : 0.732
Data Arrival Time : 1.245
Data Required Time: 0.513
From              : y_2_s0
To                : y_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R15C39[1][A]   ds/y_2_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R15C39[1][A]   ds/y_2_s0/Q                            
  0.851   0.005   tNET   RR   2        R15C39[1][A]   ds/n74_s/I1                            
  1.245   0.394   tINS   RF   1        R15C39[1][A]   ds/n74_s/SUM                           
  1.245   0.000   tNET   FF   1        R15C39[1][A]   ds/y_2_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   632      TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R15C39[1][A]   ds/y_2_s0/CLK                          
  0.513   0.000   tHld        1        R15C39[1][A]   ds/y_2_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.821%, 
                    route: 0.005 0.645%, 
                    tC2Q: 0.333 45.534%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
No recovery paths to report!
3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
No removal paths to report!
3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_11_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/x_11_s0/CLK                         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/x_11_s0/CLK                         

								MPW2
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_9_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/x_9_s0/CLK                          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/x_9_s0/CLK                          

								MPW3
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/x_5_s0/CLK                          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/x_5_s0/CLK                          

								MPW4
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/y_10_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/y_10_s0/CLK                         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/y_10_s0/CLK                         

								MPW5
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/o_x_2_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/o_x_2_s0/CLK                        

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/o_x_2_s0/CLK                        

								MPW6
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/rgb_p_8_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   hdmi_out/rgb_p_8_s0/CLK                

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   hdmi_out/rgb_p_8_s0/CLK                

								MPW7
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_b/par6_2_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   hdmi_out/encode_b/par6_2_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   hdmi_out/encode_b/par6_2_s0/CLK        

								MPW8
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_b/rst0_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   hdmi_out/encode_b/rst0_s0/CLK          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   hdmi_out/encode_b/rst0_s0/CLK          

								MPW9
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_r/enc6_7_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   hdmi_out/encode_r/enc6_7_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   hdmi_out/encode_r/enc6_7_s0/CLK        

								MPW10
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_r/enc5_1_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   hdmi_out/encode_r/enc5_1_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   hdmi_out/encode_r/enc5_1_s0/CLK        

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT     NET NAME     WORST SLACK   MAX DELAY  
 ======== ============== ============= =========== 
  3805     adder_clk[0]   177.418       0.262      
  632      hdmi_clk       1.985         0.659      
  43       not_den18      3.905         5.038      
  31       enc11_0_5      1.985         2.655      
  27       n14_3          2.578         1.971      
  27       den1           7.432         1.482      
  21       par17_23       3.530         1.655      
  21       par17          2.511         2.779      
  21       par17_24       3.839         1.347      
  18       enc11_0_9      3.262         2.186      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R3C42      0.847              
  R3C2       0.833              
  R23C43     0.833              
  R13C43     0.833              
  R6C46      0.819              
  R22C42     0.819              
  R13C40     0.819              
  R2C46      0.806              
  R18C44     0.806              
  R5C43      0.806              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

