{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666264314350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666264314351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 19:11:54 2022 " "Processing started: Thu Oct 20 19:11:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666264314351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666264314351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666264314351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666264314648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/top.v 1 1 " "Found 1 design units, including 1 entities, in source file code/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666264314682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666264314682 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_ctrl.v(26) " "Verilog HDL information at display_ctrl.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1666264314684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/display_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file code/display_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_ctrl " "Found entity 1: display_ctrl" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666264314684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666264314684 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "time_control.v(296) " "Verilog HDL information at time_control.v(296): always construct contains both blocking and non-blocking assignments" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 296 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1666264314686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/time_control.v 1 1 " "Found 1 design units, including 1 entities, in source file code/time_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_control " "Found entity 1: time_control" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666264314686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666264314686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666264314708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_control time_control:time_control_inst " "Elaborating entity \"time_control\" for hierarchy \"time_control:time_control_inst\"" {  } { { "Code/TOP.v" "time_control_inst" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666264314717 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_1s time_control.v(70) " "Verilog HDL or VHDL warning at time_control.v(70): object \"flag_1s\" assigned a value but never read" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666264314718 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_hour_shi time_control.v(206) " "Verilog HDL or VHDL warning at time_control.v(206): object \"flag_hour_shi\" assigned a value but never read" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666264314718 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 time_control.v(64) " "Verilog HDL assignment warning at time_control.v(64): truncated value with size 32 to match size of target (16)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264314718 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 time_control.v(82) " "Verilog HDL assignment warning at time_control.v(82): truncated value with size 32 to match size of target (12)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264314718 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(113) " "Verilog HDL assignment warning at time_control.v(113): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264314718 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 time_control.v(128) " "Verilog HDL assignment warning at time_control.v(128): truncated value with size 4 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264314718 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 time_control.v(137) " "Verilog HDL assignment warning at time_control.v(137): truncated value with size 32 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264314718 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(168) " "Verilog HDL assignment warning at time_control.v(168): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264314719 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 time_control.v(183) " "Verilog HDL assignment warning at time_control.v(183): truncated value with size 4 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264314719 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 time_control.v(192) " "Verilog HDL assignment warning at time_control.v(192): truncated value with size 32 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264314719 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(227) " "Verilog HDL assignment warning at time_control.v(227): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264314719 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 time_control.v(242) " "Verilog HDL assignment warning at time_control.v(242): truncated value with size 4 to match size of target (2)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264314719 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 time_control.v(251) " "Verilog HDL assignment warning at time_control.v(251): truncated value with size 32 to match size of target (2)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264314719 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(308) " "Verilog HDL assignment warning at time_control.v(308): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666264314719 "|TOP|time_control:time_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_ctrl display_ctrl:display_ctrl_inst " "Elaborating entity \"display_ctrl\" for hierarchy \"display_ctrl:display_ctrl_inst\"" {  } { { "Code/TOP.v" "display_ctrl_inst" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666264314720 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sec_shi_r\[3\] GND " "Pin \"sec_shi_r\[3\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666264315032 "|TOP|sec_shi_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_shi_r\[3\] GND " "Pin \"min_shi_r\[3\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666264315032 "|TOP|min_shi_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_shi_r\[2\] GND " "Pin \"hour_shi_r\[2\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666264315032 "|TOP|hour_shi_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_shi_r\[3\] GND " "Pin \"hour_shi_r\[3\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666264315032 "|TOP|hour_shi_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_hour_shi_seg\[1\] GND " "Pin \"out_hour_shi_seg\[1\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666264315032 "|TOP|out_hour_shi_seg[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666264315032 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/Digital_Clock/output_files/Digital_Clock.map.smsg " "Generated suppressed messages file E:/FPGA/Digital_Clock/output_files/Digital_Clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666264315114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666264315180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666264315180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666264315211 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666264315211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666264315211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666264315211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666264315224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 19:11:55 2022 " "Processing ended: Thu Oct 20 19:11:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666264315224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666264315224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666264315224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666264315224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666264316139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666264316139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 19:11:55 2022 " "Processing started: Thu Oct 20 19:11:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666264316139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666264316139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666264316139 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1666264316208 ""}
{ "Info" "0" "" "Project  = Digital_Clock" {  } {  } 0 0 "Project  = Digital_Clock" 0 0 "Fitter" 0 0 1666264316208 ""}
{ "Info" "0" "" "Revision = Digital_Clock" {  } {  } 0 0 "Revision = Digital_Clock" 0 0 "Fitter" 0 0 1666264316208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1666264316266 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Digital_Clock EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Digital_Clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666264316283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666264316307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666264316307 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666264316350 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666264316809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666264316809 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666264316809 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666264316811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666264316811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666264316811 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666264316811 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 87 " "No exact pin location assignment(s) for 24 pins of 87 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_ge_r\[0\] " "Pin sec_ge_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_ge_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_ge_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_ge_r\[1\] " "Pin sec_ge_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_ge_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_ge_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_ge_r\[2\] " "Pin sec_ge_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_ge_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_ge_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_ge_r\[3\] " "Pin sec_ge_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_ge_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_ge_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_shi_r\[0\] " "Pin sec_shi_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_shi_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_shi_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_shi_r\[1\] " "Pin sec_shi_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_shi_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_shi_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_shi_r\[2\] " "Pin sec_shi_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_shi_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_shi_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_shi_r\[3\] " "Pin sec_shi_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_shi_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_shi_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_ge_r\[0\] " "Pin min_ge_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_ge_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_ge_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_ge_r\[1\] " "Pin min_ge_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_ge_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_ge_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_ge_r\[2\] " "Pin min_ge_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_ge_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_ge_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_ge_r\[3\] " "Pin min_ge_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_ge_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_ge_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_shi_r\[0\] " "Pin min_shi_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_shi_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_shi_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_shi_r\[1\] " "Pin min_shi_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_shi_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_shi_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_shi_r\[2\] " "Pin min_shi_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_shi_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_shi_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_shi_r\[3\] " "Pin min_shi_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_shi_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_shi_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_ge_r\[0\] " "Pin hour_ge_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_ge_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_ge_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_ge_r\[1\] " "Pin hour_ge_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_ge_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_ge_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_ge_r\[2\] " "Pin hour_ge_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_ge_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_ge_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_ge_r\[3\] " "Pin hour_ge_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_ge_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_ge_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_shi_r\[0\] " "Pin hour_shi_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_shi_r\[1\] " "Pin hour_shi_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_shi_r\[2\] " "Pin hour_shi_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_shi_r\[3\] " "Pin hour_shi_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666264316838 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1666264316838 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_Clock.sdc " "Synopsys Design Constraints File file not found: 'Digital_Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666264316922 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666264316922 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666264316924 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1666264316936 ""}  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clk } } } { "e:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 3 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666264316936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node rst_n (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1666264316937 ""}  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { rst_n } } } { "e:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 4 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666264316937 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666264316987 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666264316987 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666264316987 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666264316988 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666264316988 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666264316989 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666264316989 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666264316989 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666264317002 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1666264317002 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666264317002 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1666264317005 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1666264317005 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1666264317005 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 20 44 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666264317006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 55 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666264317006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666264317006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666264317006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666264317006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 25 34 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666264317006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 56 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666264317006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 10 46 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666264317006 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1666264317006 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1666264317006 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666264317017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666264317532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666264317623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666264317631 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666264318564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666264318564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666264318614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X43_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } { { "loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} 33 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1666264319252 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666264319252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666264319436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1666264319438 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666264319438 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1666264319444 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666264319446 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "67 " "Found 67 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clock_out 0 " "Pin \"clock_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_ge_r\[0\] 0 " "Pin \"sec_ge_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_ge_r\[1\] 0 " "Pin \"sec_ge_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_ge_r\[2\] 0 " "Pin \"sec_ge_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_ge_r\[3\] 0 " "Pin \"sec_ge_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_shi_r\[0\] 0 " "Pin \"sec_shi_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_shi_r\[1\] 0 " "Pin \"sec_shi_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_shi_r\[2\] 0 " "Pin \"sec_shi_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec_shi_r\[3\] 0 " "Pin \"sec_shi_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_ge_r\[0\] 0 " "Pin \"min_ge_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_ge_r\[1\] 0 " "Pin \"min_ge_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_ge_r\[2\] 0 " "Pin \"min_ge_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_ge_r\[3\] 0 " "Pin \"min_ge_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_shi_r\[0\] 0 " "Pin \"min_shi_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_shi_r\[1\] 0 " "Pin \"min_shi_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_shi_r\[2\] 0 " "Pin \"min_shi_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min_shi_r\[3\] 0 " "Pin \"min_shi_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour_ge_r\[0\] 0 " "Pin \"hour_ge_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour_ge_r\[1\] 0 " "Pin \"hour_ge_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour_ge_r\[2\] 0 " "Pin \"hour_ge_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour_ge_r\[3\] 0 " "Pin \"hour_ge_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour_shi_r\[0\] 0 " "Pin \"hour_shi_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour_shi_r\[1\] 0 " "Pin \"hour_shi_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour_shi_r\[2\] 0 " "Pin \"hour_shi_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour_shi_r\[3\] 0 " "Pin \"hour_shi_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[0\] 0 " "Pin \"out_sec_ge_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[1\] 0 " "Pin \"out_sec_ge_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[2\] 0 " "Pin \"out_sec_ge_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[3\] 0 " "Pin \"out_sec_ge_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[4\] 0 " "Pin \"out_sec_ge_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[5\] 0 " "Pin \"out_sec_ge_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[6\] 0 " "Pin \"out_sec_ge_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[0\] 0 " "Pin \"out_sec_shi_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[1\] 0 " "Pin \"out_sec_shi_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[2\] 0 " "Pin \"out_sec_shi_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[3\] 0 " "Pin \"out_sec_shi_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[4\] 0 " "Pin \"out_sec_shi_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[5\] 0 " "Pin \"out_sec_shi_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[6\] 0 " "Pin \"out_sec_shi_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[0\] 0 " "Pin \"out_min_ge_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[1\] 0 " "Pin \"out_min_ge_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[2\] 0 " "Pin \"out_min_ge_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[3\] 0 " "Pin \"out_min_ge_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[4\] 0 " "Pin \"out_min_ge_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[5\] 0 " "Pin \"out_min_ge_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[6\] 0 " "Pin \"out_min_ge_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[0\] 0 " "Pin \"out_min_shi_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[1\] 0 " "Pin \"out_min_shi_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[2\] 0 " "Pin \"out_min_shi_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[3\] 0 " "Pin \"out_min_shi_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[4\] 0 " "Pin \"out_min_shi_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[5\] 0 " "Pin \"out_min_shi_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[6\] 0 " "Pin \"out_min_shi_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[0\] 0 " "Pin \"out_hour_ge_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[1\] 0 " "Pin \"out_hour_ge_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[2\] 0 " "Pin \"out_hour_ge_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[3\] 0 " "Pin \"out_hour_ge_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[4\] 0 " "Pin \"out_hour_ge_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[5\] 0 " "Pin \"out_hour_ge_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[6\] 0 " "Pin \"out_hour_ge_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[0\] 0 " "Pin \"out_hour_shi_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[1\] 0 " "Pin \"out_hour_shi_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[2\] 0 " "Pin \"out_hour_shi_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[3\] 0 " "Pin \"out_hour_shi_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[4\] 0 " "Pin \"out_hour_shi_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[5\] 0 " "Pin \"out_hour_shi_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[6\] 0 " "Pin \"out_hour_shi_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666264319450 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1666264319450 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666264319522 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666264319537 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666264319611 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666264319855 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1666264319879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/Digital_Clock/output_files/Digital_Clock.fit.smsg " "Generated suppressed messages file E:/FPGA/Digital_Clock/output_files/Digital_Clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666264319938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666264320047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 19:12:00 2022 " "Processing ended: Thu Oct 20 19:12:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666264320047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666264320047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666264320047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666264320047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666264320883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666264320883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 19:12:00 2022 " "Processing started: Thu Oct 20 19:12:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666264320883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666264320883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666264320883 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1666264321921 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666264321974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666264322512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 19:12:02 2022 " "Processing ended: Thu Oct 20 19:12:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666264322512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666264322512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666264322512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666264322512 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666264323091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666264323487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 19:12:03 2022 " "Processing started: Thu Oct 20 19:12:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666264323487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666264323487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Digital_Clock -c Digital_Clock " "Command: quartus_sta Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666264323487 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1666264323559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666264323699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1666264323730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1666264323730 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_Clock.sdc " "Synopsys Design Constraints File file not found: 'Digital_Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1666264323794 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1666264323794 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323795 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323795 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1666264323797 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1666264323803 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1666264323808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.682 " "Worst-case setup slack is -1.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.682       -75.379 clk  " "   -1.682       -75.379 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666264323809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk  " "    0.391         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666264323811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666264323813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666264323815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -85.222 clk  " "   -1.222       -85.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666264323816 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1666264323843 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1666264323844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1666264323855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.266 " "Worst-case setup slack is -0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266        -3.212 clk  " "   -0.266        -3.212 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666264323858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666264323861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666264323863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666264323866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -85.222 clk  " "   -1.222       -85.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666264323868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666264323868 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1666264323899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1666264323915 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1666264323916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666264323954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 19:12:03 2022 " "Processing ended: Thu Oct 20 19:12:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666264323954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666264323954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666264323954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666264323954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666264324805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666264324806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 19:12:04 2022 " "Processing started: Thu Oct 20 19:12:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666264324806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666264324806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666264324806 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Clock.vo E:/FPGA/Digital_Clock/simulation/modelsim/ simulation " "Generated file Digital_Clock.vo in folder \"E:/FPGA/Digital_Clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666264325077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666264325103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 19:12:05 2022 " "Processing ended: Thu Oct 20 19:12:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666264325103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666264325103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666264325103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666264325103 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666264325665 ""}
