

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3'
================================================================
* Date:           Tue Sep  6 19:47:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.908 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|      803|  80.000 ns|  16.060 us|    4|  803|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_3188_3  |        2|      801|         2|          1|          1|  1 ~ 800|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     51|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     63|    -|
|Register         |        -|   -|     17|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     17|    114|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_169_p2                     |         +|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_194                  |       and|   0|  0|   2|           1|           1|
    |axi_last_V_fu_175_p2              |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln3188_fu_163_p2             |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  51|          37|          29|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|   10|         20|
    |j_fu_82                           |   9|          2|   10|         20|
    |m_axis_video_TDATA_blk_n          |   9|          2|    1|          2|
    |out420_blk_n                      |   9|          2|    1|          2|
    |sof_2_reg_139                     |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|   25|         50|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |axi_last_V_reg_225                |   1|   0|    1|          0|
    |icmp_ln3188_reg_221               |   1|   0|    1|          0|
    |j_fu_82                           |  10|   0|   10|          0|
    |sof_2_reg_139                     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  17|   0|   17|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3|  return value|
|out420_dout            |   in|   24|     ap_fifo|                                              out420|       pointer|
|out420_num_data_valid  |   in|    2|     ap_fifo|                                              out420|       pointer|
|out420_fifo_cap        |   in|    2|     ap_fifo|                                              out420|       pointer|
|out420_empty_n         |   in|    1|     ap_fifo|                                              out420|       pointer|
|out420_read            |  out|    1|     ap_fifo|                                              out420|       pointer|
|m_axis_video_TREADY    |   in|    1|        axis|                               m_axis_video_V_data_V|       pointer|
|m_axis_video_TDATA     |  out|   24|        axis|                               m_axis_video_V_data_V|       pointer|
|sof                    |   in|    1|     ap_none|                                                 sof|        scalar|
|cols                   |   in|   10|     ap_none|                                                cols|        scalar|
|sub_i                  |   in|   11|     ap_none|                                               sub_i|        scalar|
|m_axis_video_TVALID    |  out|    1|        axis|                               m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST     |  out|    1|        axis|                               m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP     |  out|    3|        axis|                               m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB     |  out|    3|        axis|                               m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER     |  out|    1|        axis|                               m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST     |  out|    1|        axis|                               m_axis_video_V_last_V|       pointer|
|m_axis_video_TID       |  out|    1|        axis|                                 m_axis_video_V_id_V|       pointer|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

