{
    "code": "module TopModule (\n    input  logic clk,\n    input  logic [7:0] in,\n    output logic [7:0] pedge\n);\n\n    logic [7:0] prev_in;\n\n    always @(posedge clk) begin\n        prev_in <= in;\n    end\n\n    always @(*) begin\n        pedge = (prev_in == 8'b00000000) & (in == 8'b00000001);\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 184,
        "passfail": "R"
    }
}