<stg><name>chacha20_kernel</name>


<trans_list>

<trans id="1738" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %state_4_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_4

]]></Node>
<StgValue><ssdm name="state_4_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %state_0_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_0

]]></Node>
<StgValue><ssdm name="state_0_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %state_12_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_12

]]></Node>
<StgValue><ssdm name="state_12_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53 %state_8_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_8

]]></Node>
<StgValue><ssdm name="state_8_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54 %state_5_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_5

]]></Node>
<StgValue><ssdm name="state_5_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %state_1_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_1

]]></Node>
<StgValue><ssdm name="state_1_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56 %state_13_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_13

]]></Node>
<StgValue><ssdm name="state_13_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57 %state_9_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_9

]]></Node>
<StgValue><ssdm name="state_9_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %state_6_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_6

]]></Node>
<StgValue><ssdm name="state_6_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %state_2_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_2

]]></Node>
<StgValue><ssdm name="state_2_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %state_14_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_14

]]></Node>
<StgValue><ssdm name="state_14_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %state_10_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_10

]]></Node>
<StgValue><ssdm name="state_10_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %state_7_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_7

]]></Node>
<StgValue><ssdm name="state_7_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63 %state_3_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_3

]]></Node>
<StgValue><ssdm name="state_3_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:64 %state_15_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_15

]]></Node>
<StgValue><ssdm name="state_15_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %state_11_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_11

]]></Node>
<StgValue><ssdm name="state_11_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %add_ln8 = add i32 %state_0_read, i32 %state_4_read

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:86 %add_ln8_1 = add i32 %state_1_read, i32 %state_5_read

]]></Node>
<StgValue><ssdm name="add_ln8_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:87 %xor_ln8_1 = xor i32 %state_13_read, i32 %add_ln8_1

]]></Node>
<StgValue><ssdm name="xor_ln8_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="32">
<![CDATA[
entry:88 %trunc_ln8_1 = trunc i32 %xor_ln8_1

]]></Node>
<StgValue><ssdm name="trunc_ln8_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:89 %lshr_ln8_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:106 %add_ln8_2 = add i32 %state_2_read, i32 %state_6_read

]]></Node>
<StgValue><ssdm name="add_ln8_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:126 %add_ln8_3 = add i32 %state_3_read, i32 %state_7_read

]]></Node>
<StgValue><ssdm name="add_ln8_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:127 %xor_ln8_3 = xor i32 %state_15_read, i32 %add_ln8_3

]]></Node>
<StgValue><ssdm name="xor_ln8_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32">
<![CDATA[
entry:128 %trunc_ln8_3 = trunc i32 %xor_ln8_3

]]></Node>
<StgValue><ssdm name="trunc_ln8_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:129 %lshr_ln8_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_3"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:130 %or_ln8_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_3, i16 %lshr_ln8_3

]]></Node>
<StgValue><ssdm name="or_ln8_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:67 %xor_ln8 = xor i32 %state_12_read, i32 %add_ln8

]]></Node>
<StgValue><ssdm name="xor_ln8"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="32">
<![CDATA[
entry:68 %trunc_ln8 = trunc i32 %xor_ln8

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:69 %lshr_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:70 %or_ln8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8, i16 %lshr_ln8

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %add_ln9 = add i32 %state_8_read, i32 %or_ln8

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72 %xor_ln9 = xor i32 %state_4_read, i32 %add_ln9

]]></Node>
<StgValue><ssdm name="xor_ln9"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="20" op_0_bw="32">
<![CDATA[
entry:73 %trunc_ln9 = trunc i32 %xor_ln9

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:74 %lshr_ln9 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:90 %or_ln8_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_1, i16 %lshr_ln8_1

]]></Node>
<StgValue><ssdm name="or_ln8_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %add_ln9_1 = add i32 %state_9_read, i32 %or_ln8_1

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:92 %xor_ln9_1 = xor i32 %state_5_read, i32 %add_ln9_1

]]></Node>
<StgValue><ssdm name="xor_ln9_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="20" op_0_bw="32">
<![CDATA[
entry:93 %trunc_ln9_1 = trunc i32 %xor_ln9_1

]]></Node>
<StgValue><ssdm name="trunc_ln9_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:94 %lshr_ln9_1 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_1, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:95 %or_ln9_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_1, i12 %lshr_ln9_1

]]></Node>
<StgValue><ssdm name="or_ln9_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:96 %add_ln10_1 = add i32 %or_ln9_1, i32 %add_ln8_1

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:107 %xor_ln8_2 = xor i32 %state_14_read, i32 %add_ln8_2

]]></Node>
<StgValue><ssdm name="xor_ln8_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="32">
<![CDATA[
entry:108 %trunc_ln8_2 = trunc i32 %xor_ln8_2

]]></Node>
<StgValue><ssdm name="trunc_ln8_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:109 %lshr_ln8_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:110 %or_ln8_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_2, i16 %lshr_ln8_2

]]></Node>
<StgValue><ssdm name="or_ln8_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:111 %add_ln9_2 = add i32 %state_10_read, i32 %or_ln8_2

]]></Node>
<StgValue><ssdm name="add_ln9_2"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:112 %xor_ln9_2 = xor i32 %state_6_read, i32 %add_ln9_2

]]></Node>
<StgValue><ssdm name="xor_ln9_2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="20" op_0_bw="32">
<![CDATA[
entry:113 %trunc_ln9_2 = trunc i32 %xor_ln9_2

]]></Node>
<StgValue><ssdm name="trunc_ln9_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:114 %lshr_ln9_2 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_2, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:131 %add_ln9_3 = add i32 %state_11_read, i32 %or_ln8_3

]]></Node>
<StgValue><ssdm name="add_ln9_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:132 %xor_ln9_3 = xor i32 %state_7_read, i32 %add_ln9_3

]]></Node>
<StgValue><ssdm name="xor_ln9_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="20" op_0_bw="32">
<![CDATA[
entry:133 %trunc_ln9_3 = trunc i32 %xor_ln9_3

]]></Node>
<StgValue><ssdm name="trunc_ln9_3"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:134 %lshr_ln9_3 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_3, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_3"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:135 %or_ln9_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_3, i12 %lshr_ln9_3

]]></Node>
<StgValue><ssdm name="or_ln9_3"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:136 %add_ln10_3 = add i32 %or_ln9_3, i32 %add_ln8_3

]]></Node>
<StgValue><ssdm name="add_ln10_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:75 %or_ln9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9, i12 %lshr_ln9

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76 %add_ln10 = add i32 %or_ln9, i32 %add_ln8

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %xor_ln10 = xor i32 %add_ln10, i32 %or_ln8

]]></Node>
<StgValue><ssdm name="xor_ln10"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="32">
<![CDATA[
entry:78 %trunc_ln10 = trunc i32 %xor_ln10

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:79 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:80 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10, i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %add_ln11 = add i32 %or_ln, i32 %add_ln9

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:97 %xor_ln10_1 = xor i32 %add_ln10_1, i32 %or_ln8_1

]]></Node>
<StgValue><ssdm name="xor_ln10_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="32">
<![CDATA[
entry:98 %trunc_ln10_1 = trunc i32 %xor_ln10_1

]]></Node>
<StgValue><ssdm name="trunc_ln10_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:99 %lshr_ln10_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:100 %or_ln10_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_1, i8 %lshr_ln10_1

]]></Node>
<StgValue><ssdm name="or_ln10_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101 %add_ln11_1 = add i32 %or_ln10_1, i32 %add_ln9_1

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:102 %xor_ln11_1 = xor i32 %add_ln11_1, i32 %or_ln9_1

]]></Node>
<StgValue><ssdm name="xor_ln11_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="25" op_0_bw="32">
<![CDATA[
entry:103 %trunc_ln11_1 = trunc i32 %xor_ln11_1

]]></Node>
<StgValue><ssdm name="trunc_ln11_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:104 %lshr_ln11_1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_1, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:115 %or_ln9_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_2, i12 %lshr_ln9_2

]]></Node>
<StgValue><ssdm name="or_ln9_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:116 %add_ln10_2 = add i32 %or_ln9_2, i32 %add_ln8_2

]]></Node>
<StgValue><ssdm name="add_ln10_2"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:117 %xor_ln10_2 = xor i32 %add_ln10_2, i32 %or_ln8_2

]]></Node>
<StgValue><ssdm name="xor_ln10_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="32">
<![CDATA[
entry:118 %trunc_ln10_2 = trunc i32 %xor_ln10_2

]]></Node>
<StgValue><ssdm name="trunc_ln10_2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:119 %lshr_ln10_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_2"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:120 %or_ln10_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_2, i8 %lshr_ln10_2

]]></Node>
<StgValue><ssdm name="or_ln10_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121 %add_ln11_2 = add i32 %or_ln10_2, i32 %add_ln9_2

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:137 %xor_ln10_3 = xor i32 %add_ln10_3, i32 %or_ln8_3

]]></Node>
<StgValue><ssdm name="xor_ln10_3"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="32">
<![CDATA[
entry:138 %trunc_ln10_3 = trunc i32 %xor_ln10_3

]]></Node>
<StgValue><ssdm name="trunc_ln10_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:139 %lshr_ln10_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_3"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:140 %or_ln10_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_3, i8 %lshr_ln10_3

]]></Node>
<StgValue><ssdm name="or_ln10_3"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:141 %add_ln11_3 = add i32 %or_ln10_3, i32 %add_ln9_3

]]></Node>
<StgValue><ssdm name="add_ln11_3"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:142 %xor_ln11_3 = xor i32 %add_ln11_3, i32 %or_ln9_3

]]></Node>
<StgValue><ssdm name="xor_ln11_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="25" op_0_bw="32">
<![CDATA[
entry:143 %trunc_ln11_3 = trunc i32 %xor_ln11_3

]]></Node>
<StgValue><ssdm name="trunc_ln11_3"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:144 %lshr_ln11_3 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_3, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82 %xor_ln11 = xor i32 %add_ln11, i32 %or_ln9

]]></Node>
<StgValue><ssdm name="xor_ln11"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="25" op_0_bw="32">
<![CDATA[
entry:83 %trunc_ln11 = trunc i32 %xor_ln11

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:84 %lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:85 %or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11, i7 %lshr_ln1

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:105 %or_ln11_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_1, i7 %lshr_ln11_1

]]></Node>
<StgValue><ssdm name="or_ln11_1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:122 %xor_ln11_2 = xor i32 %add_ln11_2, i32 %or_ln9_2

]]></Node>
<StgValue><ssdm name="xor_ln11_2"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="25" op_0_bw="32">
<![CDATA[
entry:123 %trunc_ln11_2 = trunc i32 %xor_ln11_2

]]></Node>
<StgValue><ssdm name="trunc_ln11_2"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:124 %lshr_ln11_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_2, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_2"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:125 %or_ln11_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_2, i7 %lshr_ln11_2

]]></Node>
<StgValue><ssdm name="or_ln11_2"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:145 %or_ln11_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_3, i7 %lshr_ln11_3

]]></Node>
<StgValue><ssdm name="or_ln11_3"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:146 %add_ln8_4 = add i32 %or_ln11_1, i32 %add_ln10

]]></Node>
<StgValue><ssdm name="add_ln8_4"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:147 %xor_ln8_4 = xor i32 %or_ln10_3, i32 %add_ln8_4

]]></Node>
<StgValue><ssdm name="xor_ln8_4"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="32">
<![CDATA[
entry:148 %trunc_ln8_4 = trunc i32 %xor_ln8_4

]]></Node>
<StgValue><ssdm name="trunc_ln8_4"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:149 %lshr_ln8_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_4, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_4"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:150 %or_ln8_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_4, i16 %lshr_ln8_4

]]></Node>
<StgValue><ssdm name="or_ln8_4"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:151 %add_ln9_4 = add i32 %or_ln8_4, i32 %add_ln11_2

]]></Node>
<StgValue><ssdm name="add_ln9_4"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:166 %add_ln8_5 = add i32 %or_ln11_2, i32 %add_ln10_1

]]></Node>
<StgValue><ssdm name="add_ln8_5"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:167 %xor_ln8_5 = xor i32 %add_ln8_5, i32 %or_ln

]]></Node>
<StgValue><ssdm name="xor_ln8_5"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="32">
<![CDATA[
entry:168 %trunc_ln8_5 = trunc i32 %xor_ln8_5

]]></Node>
<StgValue><ssdm name="trunc_ln8_5"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:169 %lshr_ln8_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_5, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_5"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:170 %or_ln8_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_5, i16 %lshr_ln8_5

]]></Node>
<StgValue><ssdm name="or_ln8_5"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:186 %add_ln8_6 = add i32 %or_ln11_3, i32 %add_ln10_2

]]></Node>
<StgValue><ssdm name="add_ln8_6"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:187 %xor_ln8_6 = xor i32 %add_ln8_6, i32 %or_ln10_1

]]></Node>
<StgValue><ssdm name="xor_ln8_6"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="32">
<![CDATA[
entry:188 %trunc_ln8_6 = trunc i32 %xor_ln8_6

]]></Node>
<StgValue><ssdm name="trunc_ln8_6"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:189 %lshr_ln8_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_6, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_6"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:190 %or_ln8_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_6, i16 %lshr_ln8_6

]]></Node>
<StgValue><ssdm name="or_ln8_6"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:191 %add_ln9_6 = add i32 %or_ln8_6, i32 %add_ln11

]]></Node>
<StgValue><ssdm name="add_ln9_6"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:206 %add_ln8_7 = add i32 %add_ln10_3, i32 %or_ln1

]]></Node>
<StgValue><ssdm name="add_ln8_7"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:207 %xor_ln8_7 = xor i32 %add_ln8_7, i32 %or_ln10_2

]]></Node>
<StgValue><ssdm name="xor_ln8_7"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="32">
<![CDATA[
entry:208 %trunc_ln8_7 = trunc i32 %xor_ln8_7

]]></Node>
<StgValue><ssdm name="trunc_ln8_7"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:209 %lshr_ln8_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_7, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_7"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:210 %or_ln8_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_7, i16 %lshr_ln8_7

]]></Node>
<StgValue><ssdm name="or_ln8_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:152 %xor_ln9_4 = xor i32 %add_ln9_4, i32 %or_ln11_1

]]></Node>
<StgValue><ssdm name="xor_ln9_4"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="20" op_0_bw="32">
<![CDATA[
entry:153 %trunc_ln9_4 = trunc i32 %xor_ln9_4

]]></Node>
<StgValue><ssdm name="trunc_ln9_4"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:154 %lshr_ln9_4 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_4, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_4"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:155 %or_ln9_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_4, i12 %lshr_ln9_4

]]></Node>
<StgValue><ssdm name="or_ln9_4"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:156 %add_ln10_4 = add i32 %or_ln9_4, i32 %add_ln8_4

]]></Node>
<StgValue><ssdm name="add_ln10_4"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:157 %xor_ln10_4 = xor i32 %add_ln10_4, i32 %or_ln8_4

]]></Node>
<StgValue><ssdm name="xor_ln10_4"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="32">
<![CDATA[
entry:158 %trunc_ln10_4 = trunc i32 %xor_ln10_4

]]></Node>
<StgValue><ssdm name="trunc_ln10_4"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:159 %lshr_ln10_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_4"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:160 %or_ln10_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_4, i8 %lshr_ln10_4

]]></Node>
<StgValue><ssdm name="or_ln10_4"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:171 %add_ln9_5 = add i32 %or_ln8_5, i32 %add_ln11_3

]]></Node>
<StgValue><ssdm name="add_ln9_5"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:172 %xor_ln9_5 = xor i32 %add_ln9_5, i32 %or_ln11_2

]]></Node>
<StgValue><ssdm name="xor_ln9_5"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="20" op_0_bw="32">
<![CDATA[
entry:173 %trunc_ln9_5 = trunc i32 %xor_ln9_5

]]></Node>
<StgValue><ssdm name="trunc_ln9_5"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:174 %lshr_ln9_5 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_5, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_5"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:175 %or_ln9_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_5, i12 %lshr_ln9_5

]]></Node>
<StgValue><ssdm name="or_ln9_5"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:176 %add_ln10_5 = add i32 %or_ln9_5, i32 %add_ln8_5

]]></Node>
<StgValue><ssdm name="add_ln10_5"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:192 %xor_ln9_6 = xor i32 %add_ln9_6, i32 %or_ln11_3

]]></Node>
<StgValue><ssdm name="xor_ln9_6"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="20" op_0_bw="32">
<![CDATA[
entry:193 %trunc_ln9_6 = trunc i32 %xor_ln9_6

]]></Node>
<StgValue><ssdm name="trunc_ln9_6"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:194 %lshr_ln9_6 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_6, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_6"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:195 %or_ln9_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_6, i12 %lshr_ln9_6

]]></Node>
<StgValue><ssdm name="or_ln9_6"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:196 %add_ln10_6 = add i32 %or_ln9_6, i32 %add_ln8_6

]]></Node>
<StgValue><ssdm name="add_ln10_6"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:197 %xor_ln10_6 = xor i32 %add_ln10_6, i32 %or_ln8_6

]]></Node>
<StgValue><ssdm name="xor_ln10_6"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="32">
<![CDATA[
entry:198 %trunc_ln10_6 = trunc i32 %xor_ln10_6

]]></Node>
<StgValue><ssdm name="trunc_ln10_6"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:199 %lshr_ln10_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_6, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_6"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:211 %add_ln9_7 = add i32 %or_ln8_7, i32 %add_ln11_1

]]></Node>
<StgValue><ssdm name="add_ln9_7"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:212 %xor_ln9_7 = xor i32 %add_ln9_7, i32 %or_ln1

]]></Node>
<StgValue><ssdm name="xor_ln9_7"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="20" op_0_bw="32">
<![CDATA[
entry:213 %trunc_ln9_7 = trunc i32 %xor_ln9_7

]]></Node>
<StgValue><ssdm name="trunc_ln9_7"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:214 %lshr_ln9_7 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_7, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_7"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:215 %or_ln9_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_7, i12 %lshr_ln9_7

]]></Node>
<StgValue><ssdm name="or_ln9_7"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:216 %add_ln10_7 = add i32 %or_ln9_7, i32 %add_ln8_7

]]></Node>
<StgValue><ssdm name="add_ln10_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="202" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:161 %add_ln11_4 = add i32 %or_ln10_4, i32 %add_ln9_4

]]></Node>
<StgValue><ssdm name="add_ln11_4"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:162 %xor_ln11_4 = xor i32 %add_ln11_4, i32 %or_ln9_4

]]></Node>
<StgValue><ssdm name="xor_ln11_4"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="25" op_0_bw="32">
<![CDATA[
entry:163 %trunc_ln11_4 = trunc i32 %xor_ln11_4

]]></Node>
<StgValue><ssdm name="trunc_ln11_4"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:164 %lshr_ln11_4 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_4, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_4"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:165 %or_ln11_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_4, i7 %lshr_ln11_4

]]></Node>
<StgValue><ssdm name="or_ln11_4"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:177 %xor_ln10_5 = xor i32 %add_ln10_5, i32 %or_ln8_5

]]></Node>
<StgValue><ssdm name="xor_ln10_5"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="32">
<![CDATA[
entry:178 %trunc_ln10_5 = trunc i32 %xor_ln10_5

]]></Node>
<StgValue><ssdm name="trunc_ln10_5"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:179 %lshr_ln10_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_5, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_5"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:180 %or_ln10_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_5, i8 %lshr_ln10_5

]]></Node>
<StgValue><ssdm name="or_ln10_5"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:181 %add_ln11_5 = add i32 %or_ln10_5, i32 %add_ln9_5

]]></Node>
<StgValue><ssdm name="add_ln11_5"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:182 %xor_ln11_5 = xor i32 %add_ln11_5, i32 %or_ln9_5

]]></Node>
<StgValue><ssdm name="xor_ln11_5"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="25" op_0_bw="32">
<![CDATA[
entry:183 %trunc_ln11_5 = trunc i32 %xor_ln11_5

]]></Node>
<StgValue><ssdm name="trunc_ln11_5"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:184 %lshr_ln11_5 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_5, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_5"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:200 %or_ln10_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_6, i8 %lshr_ln10_6

]]></Node>
<StgValue><ssdm name="or_ln10_6"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:201 %add_ln11_6 = add i32 %or_ln10_6, i32 %add_ln9_6

]]></Node>
<StgValue><ssdm name="add_ln11_6"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:202 %xor_ln11_6 = xor i32 %add_ln11_6, i32 %or_ln9_6

]]></Node>
<StgValue><ssdm name="xor_ln11_6"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="25" op_0_bw="32">
<![CDATA[
entry:203 %trunc_ln11_6 = trunc i32 %xor_ln11_6

]]></Node>
<StgValue><ssdm name="trunc_ln11_6"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:204 %lshr_ln11_6 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_6, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_6"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:205 %or_ln11_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_6, i7 %lshr_ln11_6

]]></Node>
<StgValue><ssdm name="or_ln11_6"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:217 %xor_ln10_7 = xor i32 %add_ln10_7, i32 %or_ln8_7

]]></Node>
<StgValue><ssdm name="xor_ln10_7"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="32">
<![CDATA[
entry:218 %trunc_ln10_7 = trunc i32 %xor_ln10_7

]]></Node>
<StgValue><ssdm name="trunc_ln10_7"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:219 %lshr_ln10_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_7, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_7"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:220 %or_ln10_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_7, i8 %lshr_ln10_7

]]></Node>
<StgValue><ssdm name="or_ln10_7"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:221 %add_ln11_7 = add i32 %or_ln10_7, i32 %add_ln9_7

]]></Node>
<StgValue><ssdm name="add_ln11_7"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:222 %xor_ln11_7 = xor i32 %add_ln11_7, i32 %or_ln9_7

]]></Node>
<StgValue><ssdm name="xor_ln11_7"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="25" op_0_bw="32">
<![CDATA[
entry:223 %trunc_ln11_7 = trunc i32 %xor_ln11_7

]]></Node>
<StgValue><ssdm name="trunc_ln11_7"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:224 %lshr_ln11_7 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_7, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_7"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:246 %add_ln8_9 = add i32 %or_ln11_4, i32 %add_ln10_5

]]></Node>
<StgValue><ssdm name="add_ln8_9"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:286 %add_ln8_11 = add i32 %or_ln11_6, i32 %add_ln10_7

]]></Node>
<StgValue><ssdm name="add_ln8_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:185 %or_ln11_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_5, i7 %lshr_ln11_5

]]></Node>
<StgValue><ssdm name="or_ln11_5"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:225 %or_ln11_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_7, i7 %lshr_ln11_7

]]></Node>
<StgValue><ssdm name="or_ln11_7"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:226 %add_ln8_8 = add i32 %or_ln11_7, i32 %add_ln10_4

]]></Node>
<StgValue><ssdm name="add_ln8_8"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:227 %xor_ln8_8 = xor i32 %add_ln8_8, i32 %or_ln10_5

]]></Node>
<StgValue><ssdm name="xor_ln8_8"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="32">
<![CDATA[
entry:228 %trunc_ln8_8 = trunc i32 %xor_ln8_8

]]></Node>
<StgValue><ssdm name="trunc_ln8_8"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:229 %lshr_ln8_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_8, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_8"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:230 %or_ln8_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_8, i16 %lshr_ln8_8

]]></Node>
<StgValue><ssdm name="or_ln8_8"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:231 %add_ln9_8 = add i32 %add_ln11_6, i32 %or_ln8_8

]]></Node>
<StgValue><ssdm name="add_ln9_8"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:247 %xor_ln8_9 = xor i32 %or_ln10_6, i32 %add_ln8_9

]]></Node>
<StgValue><ssdm name="xor_ln8_9"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="32">
<![CDATA[
entry:248 %trunc_ln8_9 = trunc i32 %xor_ln8_9

]]></Node>
<StgValue><ssdm name="trunc_ln8_9"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:249 %lshr_ln8_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_9, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_9"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:250 %or_ln8_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_9, i16 %lshr_ln8_9

]]></Node>
<StgValue><ssdm name="or_ln8_9"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:251 %add_ln9_9 = add i32 %or_ln8_9, i32 %add_ln11_7

]]></Node>
<StgValue><ssdm name="add_ln9_9"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:252 %xor_ln9_9 = xor i32 %add_ln9_9, i32 %or_ln11_4

]]></Node>
<StgValue><ssdm name="xor_ln9_9"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="20" op_0_bw="32">
<![CDATA[
entry:253 %trunc_ln9_9 = trunc i32 %xor_ln9_9

]]></Node>
<StgValue><ssdm name="trunc_ln9_9"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:254 %lshr_ln9_9 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_9, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_9"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:266 %add_ln8_10 = add i32 %or_ln11_5, i32 %add_ln10_6

]]></Node>
<StgValue><ssdm name="add_ln8_10"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:267 %xor_ln8_10 = xor i32 %add_ln8_10, i32 %or_ln10_7

]]></Node>
<StgValue><ssdm name="xor_ln8_10"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="32">
<![CDATA[
entry:268 %trunc_ln8_10 = trunc i32 %xor_ln8_10

]]></Node>
<StgValue><ssdm name="trunc_ln8_10"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:269 %lshr_ln8_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_10, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_s"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:270 %or_ln8_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_10, i16 %lshr_ln8_s

]]></Node>
<StgValue><ssdm name="or_ln8_s"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:271 %add_ln9_10 = add i32 %or_ln8_s, i32 %add_ln11_4

]]></Node>
<StgValue><ssdm name="add_ln9_10"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:287 %xor_ln8_11 = xor i32 %add_ln8_11, i32 %or_ln10_4

]]></Node>
<StgValue><ssdm name="xor_ln8_11"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="32">
<![CDATA[
entry:288 %trunc_ln8_11 = trunc i32 %xor_ln8_11

]]></Node>
<StgValue><ssdm name="trunc_ln8_11"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:289 %lshr_ln8_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_11, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_10"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:290 %or_ln8_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_11, i16 %lshr_ln8_10

]]></Node>
<StgValue><ssdm name="or_ln8_10"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:291 %add_ln9_11 = add i32 %or_ln8_10, i32 %add_ln11_5

]]></Node>
<StgValue><ssdm name="add_ln9_11"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:292 %xor_ln9_11 = xor i32 %add_ln9_11, i32 %or_ln11_6

]]></Node>
<StgValue><ssdm name="xor_ln9_11"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="20" op_0_bw="32">
<![CDATA[
entry:293 %trunc_ln9_11 = trunc i32 %xor_ln9_11

]]></Node>
<StgValue><ssdm name="trunc_ln9_11"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:294 %lshr_ln9_10 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_11, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="261" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:232 %xor_ln9_8 = xor i32 %add_ln9_8, i32 %or_ln11_7

]]></Node>
<StgValue><ssdm name="xor_ln9_8"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="20" op_0_bw="32">
<![CDATA[
entry:233 %trunc_ln9_8 = trunc i32 %xor_ln9_8

]]></Node>
<StgValue><ssdm name="trunc_ln9_8"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:234 %lshr_ln9_8 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_8, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_8"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:235 %or_ln9_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_8, i12 %lshr_ln9_8

]]></Node>
<StgValue><ssdm name="or_ln9_8"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:236 %add_ln10_8 = add i32 %or_ln9_8, i32 %add_ln8_8

]]></Node>
<StgValue><ssdm name="add_ln10_8"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:237 %xor_ln10_8 = xor i32 %add_ln10_8, i32 %or_ln8_8

]]></Node>
<StgValue><ssdm name="xor_ln10_8"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="32">
<![CDATA[
entry:238 %trunc_ln10_8 = trunc i32 %xor_ln10_8

]]></Node>
<StgValue><ssdm name="trunc_ln10_8"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:239 %lshr_ln10_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_8, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_8"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:240 %or_ln10_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_8, i8 %lshr_ln10_8

]]></Node>
<StgValue><ssdm name="or_ln10_8"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:255 %or_ln9_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_9, i12 %lshr_ln9_9

]]></Node>
<StgValue><ssdm name="or_ln9_9"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:256 %add_ln10_9 = add i32 %or_ln9_9, i32 %add_ln8_9

]]></Node>
<StgValue><ssdm name="add_ln10_9"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:257 %xor_ln10_9 = xor i32 %add_ln10_9, i32 %or_ln8_9

]]></Node>
<StgValue><ssdm name="xor_ln10_9"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="32">
<![CDATA[
entry:258 %trunc_ln10_9 = trunc i32 %xor_ln10_9

]]></Node>
<StgValue><ssdm name="trunc_ln10_9"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:259 %lshr_ln10_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_9, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_9"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:260 %or_ln10_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_9, i8 %lshr_ln10_9

]]></Node>
<StgValue><ssdm name="or_ln10_9"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:261 %add_ln11_9 = add i32 %or_ln10_9, i32 %add_ln9_9

]]></Node>
<StgValue><ssdm name="add_ln11_9"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:272 %xor_ln9_10 = xor i32 %add_ln9_10, i32 %or_ln11_5

]]></Node>
<StgValue><ssdm name="xor_ln9_10"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="20" op_0_bw="32">
<![CDATA[
entry:273 %trunc_ln9_10 = trunc i32 %xor_ln9_10

]]></Node>
<StgValue><ssdm name="trunc_ln9_10"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:274 %lshr_ln9_s = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_10, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_s"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:275 %or_ln9_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_10, i12 %lshr_ln9_s

]]></Node>
<StgValue><ssdm name="or_ln9_s"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:276 %add_ln10_10 = add i32 %or_ln9_s, i32 %add_ln8_10

]]></Node>
<StgValue><ssdm name="add_ln10_10"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:277 %xor_ln10_10 = xor i32 %add_ln10_10, i32 %or_ln8_s

]]></Node>
<StgValue><ssdm name="xor_ln10_10"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="32">
<![CDATA[
entry:278 %trunc_ln10_10 = trunc i32 %xor_ln10_10

]]></Node>
<StgValue><ssdm name="trunc_ln10_10"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:279 %lshr_ln10_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_10, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_s"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:295 %or_ln9_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_11, i12 %lshr_ln9_10

]]></Node>
<StgValue><ssdm name="or_ln9_10"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:296 %add_ln10_11 = add i32 %or_ln9_10, i32 %add_ln8_11

]]></Node>
<StgValue><ssdm name="add_ln10_11"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:297 %xor_ln10_11 = xor i32 %add_ln10_11, i32 %or_ln8_10

]]></Node>
<StgValue><ssdm name="xor_ln10_11"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="32">
<![CDATA[
entry:298 %trunc_ln10_11 = trunc i32 %xor_ln10_11

]]></Node>
<StgValue><ssdm name="trunc_ln10_11"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:299 %lshr_ln10_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_11, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_10"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:300 %or_ln10_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_11, i8 %lshr_ln10_10

]]></Node>
<StgValue><ssdm name="or_ln10_10"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:301 %add_ln11_11 = add i32 %or_ln10_10, i32 %add_ln9_11

]]></Node>
<StgValue><ssdm name="add_ln11_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="292" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:241 %add_ln11_8 = add i32 %or_ln10_8, i32 %add_ln9_8

]]></Node>
<StgValue><ssdm name="add_ln11_8"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:242 %xor_ln11_8 = xor i32 %add_ln11_8, i32 %or_ln9_8

]]></Node>
<StgValue><ssdm name="xor_ln11_8"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="25" op_0_bw="32">
<![CDATA[
entry:243 %trunc_ln11_8 = trunc i32 %xor_ln11_8

]]></Node>
<StgValue><ssdm name="trunc_ln11_8"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:244 %lshr_ln11_8 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_8, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_8"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:245 %or_ln11_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_8, i7 %lshr_ln11_8

]]></Node>
<StgValue><ssdm name="or_ln11_8"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:262 %xor_ln11_9 = xor i32 %add_ln11_9, i32 %or_ln9_9

]]></Node>
<StgValue><ssdm name="xor_ln11_9"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="25" op_0_bw="32">
<![CDATA[
entry:263 %trunc_ln11_9 = trunc i32 %xor_ln11_9

]]></Node>
<StgValue><ssdm name="trunc_ln11_9"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:264 %lshr_ln11_9 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_9, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_9"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:265 %or_ln11_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_9, i7 %lshr_ln11_9

]]></Node>
<StgValue><ssdm name="or_ln11_9"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:280 %or_ln10_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_10, i8 %lshr_ln10_s

]]></Node>
<StgValue><ssdm name="or_ln10_s"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:281 %add_ln11_10 = add i32 %or_ln10_s, i32 %add_ln9_10

]]></Node>
<StgValue><ssdm name="add_ln11_10"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:282 %xor_ln11_10 = xor i32 %add_ln11_10, i32 %or_ln9_s

]]></Node>
<StgValue><ssdm name="xor_ln11_10"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="25" op_0_bw="32">
<![CDATA[
entry:283 %trunc_ln11_10 = trunc i32 %xor_ln11_10

]]></Node>
<StgValue><ssdm name="trunc_ln11_10"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:284 %lshr_ln11_s = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_10, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_s"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:285 %or_ln11_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_10, i7 %lshr_ln11_s

]]></Node>
<StgValue><ssdm name="or_ln11_s"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:302 %xor_ln11_11 = xor i32 %add_ln11_11, i32 %or_ln9_10

]]></Node>
<StgValue><ssdm name="xor_ln11_11"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="25" op_0_bw="32">
<![CDATA[
entry:303 %trunc_ln11_11 = trunc i32 %xor_ln11_11

]]></Node>
<StgValue><ssdm name="trunc_ln11_11"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:304 %lshr_ln11_10 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_11, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_10"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:305 %or_ln11_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_11, i7 %lshr_ln11_10

]]></Node>
<StgValue><ssdm name="or_ln11_10"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:306 %add_ln8_12 = add i32 %or_ln11_9, i32 %add_ln10_8

]]></Node>
<StgValue><ssdm name="add_ln8_12"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:307 %xor_ln8_12 = xor i32 %or_ln10_10, i32 %add_ln8_12

]]></Node>
<StgValue><ssdm name="xor_ln8_12"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="32">
<![CDATA[
entry:308 %trunc_ln8_12 = trunc i32 %xor_ln8_12

]]></Node>
<StgValue><ssdm name="trunc_ln8_12"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:309 %lshr_ln8_11 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_12, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_11"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:326 %add_ln8_13 = add i32 %or_ln11_s, i32 %add_ln10_9

]]></Node>
<StgValue><ssdm name="add_ln8_13"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:346 %add_ln8_14 = add i32 %or_ln11_10, i32 %add_ln10_10

]]></Node>
<StgValue><ssdm name="add_ln8_14"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:347 %xor_ln8_14 = xor i32 %add_ln8_14, i32 %or_ln10_9

]]></Node>
<StgValue><ssdm name="xor_ln8_14"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="32">
<![CDATA[
entry:348 %trunc_ln8_14 = trunc i32 %xor_ln8_14

]]></Node>
<StgValue><ssdm name="trunc_ln8_14"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:349 %lshr_ln8_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_14, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_13"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:366 %add_ln8_15 = add i32 %add_ln10_11, i32 %or_ln11_8

]]></Node>
<StgValue><ssdm name="add_ln8_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:310 %or_ln8_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_12, i16 %lshr_ln8_11

]]></Node>
<StgValue><ssdm name="or_ln8_11"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:311 %add_ln9_12 = add i32 %or_ln8_11, i32 %add_ln11_10

]]></Node>
<StgValue><ssdm name="add_ln9_12"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:312 %xor_ln9_12 = xor i32 %add_ln9_12, i32 %or_ln11_9

]]></Node>
<StgValue><ssdm name="xor_ln9_12"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="20" op_0_bw="32">
<![CDATA[
entry:313 %trunc_ln9_12 = trunc i32 %xor_ln9_12

]]></Node>
<StgValue><ssdm name="trunc_ln9_12"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:314 %lshr_ln9_11 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_12, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_11"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:315 %or_ln9_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_12, i12 %lshr_ln9_11

]]></Node>
<StgValue><ssdm name="or_ln9_11"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:316 %add_ln10_12 = add i32 %or_ln9_11, i32 %add_ln8_12

]]></Node>
<StgValue><ssdm name="add_ln10_12"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:327 %xor_ln8_13 = xor i32 %add_ln8_13, i32 %or_ln10_8

]]></Node>
<StgValue><ssdm name="xor_ln8_13"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="32">
<![CDATA[
entry:328 %trunc_ln8_13 = trunc i32 %xor_ln8_13

]]></Node>
<StgValue><ssdm name="trunc_ln8_13"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:329 %lshr_ln8_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_13, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_12"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:330 %or_ln8_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_13, i16 %lshr_ln8_12

]]></Node>
<StgValue><ssdm name="or_ln8_12"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:331 %add_ln9_13 = add i32 %or_ln8_12, i32 %add_ln11_11

]]></Node>
<StgValue><ssdm name="add_ln9_13"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:332 %xor_ln9_13 = xor i32 %add_ln9_13, i32 %or_ln11_s

]]></Node>
<StgValue><ssdm name="xor_ln9_13"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="20" op_0_bw="32">
<![CDATA[
entry:333 %trunc_ln9_13 = trunc i32 %xor_ln9_13

]]></Node>
<StgValue><ssdm name="trunc_ln9_13"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:334 %lshr_ln9_12 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_13, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_12"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:350 %or_ln8_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_14, i16 %lshr_ln8_13

]]></Node>
<StgValue><ssdm name="or_ln8_13"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:351 %add_ln9_14 = add i32 %or_ln8_13, i32 %add_ln11_8

]]></Node>
<StgValue><ssdm name="add_ln9_14"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:352 %xor_ln9_14 = xor i32 %add_ln9_14, i32 %or_ln11_10

]]></Node>
<StgValue><ssdm name="xor_ln9_14"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="20" op_0_bw="32">
<![CDATA[
entry:353 %trunc_ln9_14 = trunc i32 %xor_ln9_14

]]></Node>
<StgValue><ssdm name="trunc_ln9_14"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:354 %lshr_ln9_13 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_14, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_13"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:355 %or_ln9_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_14, i12 %lshr_ln9_13

]]></Node>
<StgValue><ssdm name="or_ln9_13"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:356 %add_ln10_14 = add i32 %or_ln9_13, i32 %add_ln8_14

]]></Node>
<StgValue><ssdm name="add_ln10_14"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:367 %xor_ln8_15 = xor i32 %add_ln8_15, i32 %or_ln10_s

]]></Node>
<StgValue><ssdm name="xor_ln8_15"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="32">
<![CDATA[
entry:368 %trunc_ln8_15 = trunc i32 %xor_ln8_15

]]></Node>
<StgValue><ssdm name="trunc_ln8_15"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:369 %lshr_ln8_14 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_15, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_14"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:370 %or_ln8_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_15, i16 %lshr_ln8_14

]]></Node>
<StgValue><ssdm name="or_ln8_14"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:371 %add_ln9_15 = add i32 %or_ln8_14, i32 %add_ln11_9

]]></Node>
<StgValue><ssdm name="add_ln9_15"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:372 %xor_ln9_15 = xor i32 %add_ln9_15, i32 %or_ln11_8

]]></Node>
<StgValue><ssdm name="xor_ln9_15"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="20" op_0_bw="32">
<![CDATA[
entry:373 %trunc_ln9_15 = trunc i32 %xor_ln9_15

]]></Node>
<StgValue><ssdm name="trunc_ln9_15"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:374 %lshr_ln9_14 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_15, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_14"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:375 %or_ln9_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_15, i12 %lshr_ln9_14

]]></Node>
<StgValue><ssdm name="or_ln9_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="352" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:317 %xor_ln10_12 = xor i32 %add_ln10_12, i32 %or_ln8_11

]]></Node>
<StgValue><ssdm name="xor_ln10_12"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="32">
<![CDATA[
entry:318 %trunc_ln10_12 = trunc i32 %xor_ln10_12

]]></Node>
<StgValue><ssdm name="trunc_ln10_12"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:319 %lshr_ln10_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_12, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_11"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:320 %or_ln10_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_12, i8 %lshr_ln10_11

]]></Node>
<StgValue><ssdm name="or_ln10_11"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:321 %add_ln11_12 = add i32 %or_ln10_11, i32 %add_ln9_12

]]></Node>
<StgValue><ssdm name="add_ln11_12"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:322 %xor_ln11_12 = xor i32 %add_ln11_12, i32 %or_ln9_11

]]></Node>
<StgValue><ssdm name="xor_ln11_12"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="25" op_0_bw="32">
<![CDATA[
entry:323 %trunc_ln11_12 = trunc i32 %xor_ln11_12

]]></Node>
<StgValue><ssdm name="trunc_ln11_12"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:324 %lshr_ln11_11 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_12, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_11"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:335 %or_ln9_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_13, i12 %lshr_ln9_12

]]></Node>
<StgValue><ssdm name="or_ln9_12"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:336 %add_ln10_13 = add i32 %or_ln9_12, i32 %add_ln8_13

]]></Node>
<StgValue><ssdm name="add_ln10_13"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:337 %xor_ln10_13 = xor i32 %add_ln10_13, i32 %or_ln8_12

]]></Node>
<StgValue><ssdm name="xor_ln10_13"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="32">
<![CDATA[
entry:338 %trunc_ln10_13 = trunc i32 %xor_ln10_13

]]></Node>
<StgValue><ssdm name="trunc_ln10_13"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:339 %lshr_ln10_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_13, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_12"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:340 %or_ln10_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_13, i8 %lshr_ln10_12

]]></Node>
<StgValue><ssdm name="or_ln10_12"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:341 %add_ln11_13 = add i32 %or_ln10_12, i32 %add_ln9_13

]]></Node>
<StgValue><ssdm name="add_ln11_13"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:357 %xor_ln10_14 = xor i32 %add_ln10_14, i32 %or_ln8_13

]]></Node>
<StgValue><ssdm name="xor_ln10_14"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="32">
<![CDATA[
entry:358 %trunc_ln10_14 = trunc i32 %xor_ln10_14

]]></Node>
<StgValue><ssdm name="trunc_ln10_14"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:359 %lshr_ln10_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_14, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_13"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:360 %or_ln10_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_14, i8 %lshr_ln10_13

]]></Node>
<StgValue><ssdm name="or_ln10_13"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:361 %add_ln11_14 = add i32 %or_ln10_13, i32 %add_ln9_14

]]></Node>
<StgValue><ssdm name="add_ln11_14"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:362 %xor_ln11_14 = xor i32 %add_ln11_14, i32 %or_ln9_13

]]></Node>
<StgValue><ssdm name="xor_ln11_14"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="25" op_0_bw="32">
<![CDATA[
entry:363 %trunc_ln11_14 = trunc i32 %xor_ln11_14

]]></Node>
<StgValue><ssdm name="trunc_ln11_14"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:364 %lshr_ln11_13 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_14, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_13"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:365 %or_ln11_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_14, i7 %lshr_ln11_13

]]></Node>
<StgValue><ssdm name="or_ln11_13"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:376 %add_ln10_15 = add i32 %or_ln9_14, i32 %add_ln8_15

]]></Node>
<StgValue><ssdm name="add_ln10_15"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:377 %xor_ln10_15 = xor i32 %add_ln10_15, i32 %or_ln8_14

]]></Node>
<StgValue><ssdm name="xor_ln10_15"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="32">
<![CDATA[
entry:378 %trunc_ln10_15 = trunc i32 %xor_ln10_15

]]></Node>
<StgValue><ssdm name="trunc_ln10_15"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:379 %lshr_ln10_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_15, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_14"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:380 %or_ln10_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_15, i8 %lshr_ln10_14

]]></Node>
<StgValue><ssdm name="or_ln10_14"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:381 %add_ln11_15 = add i32 %or_ln10_14, i32 %add_ln9_15

]]></Node>
<StgValue><ssdm name="add_ln11_15"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:325 %or_ln11_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_12, i7 %lshr_ln11_11

]]></Node>
<StgValue><ssdm name="or_ln11_11"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:342 %xor_ln11_13 = xor i32 %add_ln11_13, i32 %or_ln9_12

]]></Node>
<StgValue><ssdm name="xor_ln11_13"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="25" op_0_bw="32">
<![CDATA[
entry:343 %trunc_ln11_13 = trunc i32 %xor_ln11_13

]]></Node>
<StgValue><ssdm name="trunc_ln11_13"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:344 %lshr_ln11_12 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_13, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_12"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:345 %or_ln11_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_13, i7 %lshr_ln11_12

]]></Node>
<StgValue><ssdm name="or_ln11_12"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:382 %xor_ln11_15 = xor i32 %add_ln11_15, i32 %or_ln9_14

]]></Node>
<StgValue><ssdm name="xor_ln11_15"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="25" op_0_bw="32">
<![CDATA[
entry:383 %trunc_ln11_15 = trunc i32 %xor_ln11_15

]]></Node>
<StgValue><ssdm name="trunc_ln11_15"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:384 %lshr_ln11_14 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_15, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_14"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:385 %or_ln11_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_15, i7 %lshr_ln11_14

]]></Node>
<StgValue><ssdm name="or_ln11_14"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:386 %add_ln8_16 = add i32 %or_ln11_14, i32 %add_ln10_12

]]></Node>
<StgValue><ssdm name="add_ln8_16"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:387 %xor_ln8_16 = xor i32 %add_ln8_16, i32 %or_ln10_12

]]></Node>
<StgValue><ssdm name="xor_ln8_16"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="32">
<![CDATA[
entry:388 %trunc_ln8_16 = trunc i32 %xor_ln8_16

]]></Node>
<StgValue><ssdm name="trunc_ln8_16"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:389 %lshr_ln8_15 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_16, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_15"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:406 %add_ln8_17 = add i32 %or_ln11_11, i32 %add_ln10_13

]]></Node>
<StgValue><ssdm name="add_ln8_17"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:407 %xor_ln8_17 = xor i32 %or_ln10_13, i32 %add_ln8_17

]]></Node>
<StgValue><ssdm name="xor_ln8_17"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="32">
<![CDATA[
entry:408 %trunc_ln8_17 = trunc i32 %xor_ln8_17

]]></Node>
<StgValue><ssdm name="trunc_ln8_17"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:409 %lshr_ln8_16 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_17, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_16"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:410 %or_ln8_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_17, i16 %lshr_ln8_16

]]></Node>
<StgValue><ssdm name="or_ln8_16"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:411 %add_ln9_17 = add i32 %or_ln8_16, i32 %add_ln11_15

]]></Node>
<StgValue><ssdm name="add_ln9_17"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:426 %add_ln8_18 = add i32 %or_ln11_12, i32 %add_ln10_14

]]></Node>
<StgValue><ssdm name="add_ln8_18"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:427 %xor_ln8_18 = xor i32 %add_ln8_18, i32 %or_ln10_14

]]></Node>
<StgValue><ssdm name="xor_ln8_18"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="32">
<![CDATA[
entry:428 %trunc_ln8_18 = trunc i32 %xor_ln8_18

]]></Node>
<StgValue><ssdm name="trunc_ln8_18"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:429 %lshr_ln8_17 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_18, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_17"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:446 %add_ln8_19 = add i32 %or_ln11_13, i32 %add_ln10_15

]]></Node>
<StgValue><ssdm name="add_ln8_19"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:447 %xor_ln8_19 = xor i32 %add_ln8_19, i32 %or_ln10_11

]]></Node>
<StgValue><ssdm name="xor_ln8_19"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="32">
<![CDATA[
entry:448 %trunc_ln8_19 = trunc i32 %xor_ln8_19

]]></Node>
<StgValue><ssdm name="trunc_ln8_19"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:449 %lshr_ln8_18 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_19, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_18"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:450 %or_ln8_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_19, i16 %lshr_ln8_18

]]></Node>
<StgValue><ssdm name="or_ln8_18"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:451 %add_ln9_19 = add i32 %or_ln8_18, i32 %add_ln11_13

]]></Node>
<StgValue><ssdm name="add_ln9_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:390 %or_ln8_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_16, i16 %lshr_ln8_15

]]></Node>
<StgValue><ssdm name="or_ln8_15"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:391 %add_ln9_16 = add i32 %add_ln11_14, i32 %or_ln8_15

]]></Node>
<StgValue><ssdm name="add_ln9_16"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:392 %xor_ln9_16 = xor i32 %add_ln9_16, i32 %or_ln11_14

]]></Node>
<StgValue><ssdm name="xor_ln9_16"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="20" op_0_bw="32">
<![CDATA[
entry:393 %trunc_ln9_16 = trunc i32 %xor_ln9_16

]]></Node>
<StgValue><ssdm name="trunc_ln9_16"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:394 %lshr_ln9_15 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_16, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_15"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:395 %or_ln9_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_16, i12 %lshr_ln9_15

]]></Node>
<StgValue><ssdm name="or_ln9_15"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:396 %add_ln10_16 = add i32 %or_ln9_15, i32 %add_ln8_16

]]></Node>
<StgValue><ssdm name="add_ln10_16"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:412 %xor_ln9_17 = xor i32 %add_ln9_17, i32 %or_ln11_11

]]></Node>
<StgValue><ssdm name="xor_ln9_17"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="20" op_0_bw="32">
<![CDATA[
entry:413 %trunc_ln9_17 = trunc i32 %xor_ln9_17

]]></Node>
<StgValue><ssdm name="trunc_ln9_17"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:414 %lshr_ln9_16 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_17, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_16"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:415 %or_ln9_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_17, i12 %lshr_ln9_16

]]></Node>
<StgValue><ssdm name="or_ln9_16"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:416 %add_ln10_17 = add i32 %or_ln9_16, i32 %add_ln8_17

]]></Node>
<StgValue><ssdm name="add_ln10_17"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:417 %xor_ln10_17 = xor i32 %add_ln10_17, i32 %or_ln8_16

]]></Node>
<StgValue><ssdm name="xor_ln10_17"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="32">
<![CDATA[
entry:418 %trunc_ln10_17 = trunc i32 %xor_ln10_17

]]></Node>
<StgValue><ssdm name="trunc_ln10_17"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:419 %lshr_ln10_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_17, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_16"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:420 %or_ln10_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_17, i8 %lshr_ln10_16

]]></Node>
<StgValue><ssdm name="or_ln10_16"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:430 %or_ln8_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_18, i16 %lshr_ln8_17

]]></Node>
<StgValue><ssdm name="or_ln8_17"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:431 %add_ln9_18 = add i32 %or_ln8_17, i32 %add_ln11_12

]]></Node>
<StgValue><ssdm name="add_ln9_18"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:432 %xor_ln9_18 = xor i32 %add_ln9_18, i32 %or_ln11_12

]]></Node>
<StgValue><ssdm name="xor_ln9_18"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="20" op_0_bw="32">
<![CDATA[
entry:433 %trunc_ln9_18 = trunc i32 %xor_ln9_18

]]></Node>
<StgValue><ssdm name="trunc_ln9_18"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:434 %lshr_ln9_17 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_18, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_17"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:435 %or_ln9_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_18, i12 %lshr_ln9_17

]]></Node>
<StgValue><ssdm name="or_ln9_17"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:436 %add_ln10_18 = add i32 %or_ln9_17, i32 %add_ln8_18

]]></Node>
<StgValue><ssdm name="add_ln10_18"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:452 %xor_ln9_19 = xor i32 %add_ln9_19, i32 %or_ln11_13

]]></Node>
<StgValue><ssdm name="xor_ln9_19"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="20" op_0_bw="32">
<![CDATA[
entry:453 %trunc_ln9_19 = trunc i32 %xor_ln9_19

]]></Node>
<StgValue><ssdm name="trunc_ln9_19"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:454 %lshr_ln9_18 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_19, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_18"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:455 %or_ln9_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_19, i12 %lshr_ln9_18

]]></Node>
<StgValue><ssdm name="or_ln9_18"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:456 %add_ln10_19 = add i32 %or_ln9_18, i32 %add_ln8_19

]]></Node>
<StgValue><ssdm name="add_ln10_19"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:457 %xor_ln10_19 = xor i32 %add_ln10_19, i32 %or_ln8_18

]]></Node>
<StgValue><ssdm name="xor_ln10_19"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="24" op_0_bw="32">
<![CDATA[
entry:458 %trunc_ln10_19 = trunc i32 %xor_ln10_19

]]></Node>
<StgValue><ssdm name="trunc_ln10_19"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:459 %lshr_ln10_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_19, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_18"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="442" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:397 %xor_ln10_16 = xor i32 %add_ln10_16, i32 %or_ln8_15

]]></Node>
<StgValue><ssdm name="xor_ln10_16"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="24" op_0_bw="32">
<![CDATA[
entry:398 %trunc_ln10_16 = trunc i32 %xor_ln10_16

]]></Node>
<StgValue><ssdm name="trunc_ln10_16"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:399 %lshr_ln10_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_16, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_15"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:400 %or_ln10_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_16, i8 %lshr_ln10_15

]]></Node>
<StgValue><ssdm name="or_ln10_15"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:401 %add_ln11_16 = add i32 %or_ln10_15, i32 %add_ln9_16

]]></Node>
<StgValue><ssdm name="add_ln11_16"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:402 %xor_ln11_16 = xor i32 %add_ln11_16, i32 %or_ln9_15

]]></Node>
<StgValue><ssdm name="xor_ln11_16"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="25" op_0_bw="32">
<![CDATA[
entry:403 %trunc_ln11_16 = trunc i32 %xor_ln11_16

]]></Node>
<StgValue><ssdm name="trunc_ln11_16"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:404 %lshr_ln11_15 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_16, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_15"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:421 %add_ln11_17 = add i32 %or_ln10_16, i32 %add_ln9_17

]]></Node>
<StgValue><ssdm name="add_ln11_17"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:422 %xor_ln11_17 = xor i32 %add_ln11_17, i32 %or_ln9_16

]]></Node>
<StgValue><ssdm name="xor_ln11_17"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="25" op_0_bw="32">
<![CDATA[
entry:423 %trunc_ln11_17 = trunc i32 %xor_ln11_17

]]></Node>
<StgValue><ssdm name="trunc_ln11_17"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:424 %lshr_ln11_16 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_17, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_16"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:425 %or_ln11_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_17, i7 %lshr_ln11_16

]]></Node>
<StgValue><ssdm name="or_ln11_16"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:437 %xor_ln10_18 = xor i32 %add_ln10_18, i32 %or_ln8_17

]]></Node>
<StgValue><ssdm name="xor_ln10_18"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="32">
<![CDATA[
entry:438 %trunc_ln10_18 = trunc i32 %xor_ln10_18

]]></Node>
<StgValue><ssdm name="trunc_ln10_18"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:439 %lshr_ln10_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_18, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_17"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:440 %or_ln10_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_18, i8 %lshr_ln10_17

]]></Node>
<StgValue><ssdm name="or_ln10_17"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:441 %add_ln11_18 = add i32 %or_ln10_17, i32 %add_ln9_18

]]></Node>
<StgValue><ssdm name="add_ln11_18"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:442 %xor_ln11_18 = xor i32 %add_ln11_18, i32 %or_ln9_17

]]></Node>
<StgValue><ssdm name="xor_ln11_18"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="25" op_0_bw="32">
<![CDATA[
entry:443 %trunc_ln11_18 = trunc i32 %xor_ln11_18

]]></Node>
<StgValue><ssdm name="trunc_ln11_18"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:444 %lshr_ln11_17 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_18, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_17"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:460 %or_ln10_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_19, i8 %lshr_ln10_18

]]></Node>
<StgValue><ssdm name="or_ln10_18"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:461 %add_ln11_19 = add i32 %or_ln10_18, i32 %add_ln9_19

]]></Node>
<StgValue><ssdm name="add_ln11_19"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:462 %xor_ln11_19 = xor i32 %add_ln11_19, i32 %or_ln9_18

]]></Node>
<StgValue><ssdm name="xor_ln11_19"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="25" op_0_bw="32">
<![CDATA[
entry:463 %trunc_ln11_19 = trunc i32 %xor_ln11_19

]]></Node>
<StgValue><ssdm name="trunc_ln11_19"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:464 %lshr_ln11_18 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_19, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_18"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:465 %or_ln11_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_19, i7 %lshr_ln11_18

]]></Node>
<StgValue><ssdm name="or_ln11_18"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:466 %add_ln8_20 = add i32 %or_ln11_16, i32 %add_ln10_16

]]></Node>
<StgValue><ssdm name="add_ln8_20"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:506 %add_ln8_22 = add i32 %or_ln11_18, i32 %add_ln10_18

]]></Node>
<StgValue><ssdm name="add_ln8_22"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="471" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:405 %or_ln11_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_16, i7 %lshr_ln11_15

]]></Node>
<StgValue><ssdm name="or_ln11_15"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:445 %or_ln11_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_18, i7 %lshr_ln11_17

]]></Node>
<StgValue><ssdm name="or_ln11_17"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:467 %xor_ln8_20 = xor i32 %or_ln10_18, i32 %add_ln8_20

]]></Node>
<StgValue><ssdm name="xor_ln8_20"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="32">
<![CDATA[
entry:468 %trunc_ln8_20 = trunc i32 %xor_ln8_20

]]></Node>
<StgValue><ssdm name="trunc_ln8_20"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:469 %lshr_ln8_19 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_20, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_19"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:470 %or_ln8_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_20, i16 %lshr_ln8_19

]]></Node>
<StgValue><ssdm name="or_ln8_19"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:471 %add_ln9_20 = add i32 %or_ln8_19, i32 %add_ln11_18

]]></Node>
<StgValue><ssdm name="add_ln9_20"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:472 %xor_ln9_20 = xor i32 %add_ln9_20, i32 %or_ln11_16

]]></Node>
<StgValue><ssdm name="xor_ln9_20"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="20" op_0_bw="32">
<![CDATA[
entry:473 %trunc_ln9_20 = trunc i32 %xor_ln9_20

]]></Node>
<StgValue><ssdm name="trunc_ln9_20"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:474 %lshr_ln9_19 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_20, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_19"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:486 %add_ln8_21 = add i32 %or_ln11_17, i32 %add_ln10_17

]]></Node>
<StgValue><ssdm name="add_ln8_21"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:487 %xor_ln8_21 = xor i32 %add_ln8_21, i32 %or_ln10_15

]]></Node>
<StgValue><ssdm name="xor_ln8_21"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="32">
<![CDATA[
entry:488 %trunc_ln8_21 = trunc i32 %xor_ln8_21

]]></Node>
<StgValue><ssdm name="trunc_ln8_21"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:489 %lshr_ln8_20 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_21, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_20"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:490 %or_ln8_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_21, i16 %lshr_ln8_20

]]></Node>
<StgValue><ssdm name="or_ln8_20"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:491 %add_ln9_21 = add i32 %or_ln8_20, i32 %add_ln11_19

]]></Node>
<StgValue><ssdm name="add_ln9_21"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:507 %xor_ln8_22 = xor i32 %add_ln8_22, i32 %or_ln10_16

]]></Node>
<StgValue><ssdm name="xor_ln8_22"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="32">
<![CDATA[
entry:508 %trunc_ln8_22 = trunc i32 %xor_ln8_22

]]></Node>
<StgValue><ssdm name="trunc_ln8_22"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:509 %lshr_ln8_21 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_22, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_21"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:510 %or_ln8_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_22, i16 %lshr_ln8_21

]]></Node>
<StgValue><ssdm name="or_ln8_21"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:511 %add_ln9_22 = add i32 %or_ln8_21, i32 %add_ln11_16

]]></Node>
<StgValue><ssdm name="add_ln9_22"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:512 %xor_ln9_22 = xor i32 %add_ln9_22, i32 %or_ln11_18

]]></Node>
<StgValue><ssdm name="xor_ln9_22"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="20" op_0_bw="32">
<![CDATA[
entry:513 %trunc_ln9_22 = trunc i32 %xor_ln9_22

]]></Node>
<StgValue><ssdm name="trunc_ln9_22"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:514 %lshr_ln9_21 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_22, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_21"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:526 %add_ln8_23 = add i32 %add_ln10_19, i32 %or_ln11_15

]]></Node>
<StgValue><ssdm name="add_ln8_23"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:527 %xor_ln8_23 = xor i32 %add_ln8_23, i32 %or_ln10_17

]]></Node>
<StgValue><ssdm name="xor_ln8_23"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="32">
<![CDATA[
entry:528 %trunc_ln8_23 = trunc i32 %xor_ln8_23

]]></Node>
<StgValue><ssdm name="trunc_ln8_23"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:529 %lshr_ln8_22 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_23, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_22"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:530 %or_ln8_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_23, i16 %lshr_ln8_22

]]></Node>
<StgValue><ssdm name="or_ln8_22"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:531 %add_ln9_23 = add i32 %or_ln8_22, i32 %add_ln11_17

]]></Node>
<StgValue><ssdm name="add_ln9_23"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="501" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:475 %or_ln9_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_20, i12 %lshr_ln9_19

]]></Node>
<StgValue><ssdm name="or_ln9_19"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:476 %add_ln10_20 = add i32 %or_ln9_19, i32 %add_ln8_20

]]></Node>
<StgValue><ssdm name="add_ln10_20"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:477 %xor_ln10_20 = xor i32 %add_ln10_20, i32 %or_ln8_19

]]></Node>
<StgValue><ssdm name="xor_ln10_20"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="24" op_0_bw="32">
<![CDATA[
entry:478 %trunc_ln10_20 = trunc i32 %xor_ln10_20

]]></Node>
<StgValue><ssdm name="trunc_ln10_20"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:479 %lshr_ln10_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_20, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_19"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:480 %or_ln10_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_20, i8 %lshr_ln10_19

]]></Node>
<StgValue><ssdm name="or_ln10_19"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:481 %add_ln11_20 = add i32 %or_ln10_19, i32 %add_ln9_20

]]></Node>
<StgValue><ssdm name="add_ln11_20"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:492 %xor_ln9_21 = xor i32 %add_ln9_21, i32 %or_ln11_17

]]></Node>
<StgValue><ssdm name="xor_ln9_21"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="20" op_0_bw="32">
<![CDATA[
entry:493 %trunc_ln9_21 = trunc i32 %xor_ln9_21

]]></Node>
<StgValue><ssdm name="trunc_ln9_21"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:494 %lshr_ln9_20 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_21, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_20"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:495 %or_ln9_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_21, i12 %lshr_ln9_20

]]></Node>
<StgValue><ssdm name="or_ln9_20"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:496 %add_ln10_21 = add i32 %or_ln9_20, i32 %add_ln8_21

]]></Node>
<StgValue><ssdm name="add_ln10_21"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:497 %xor_ln10_21 = xor i32 %add_ln10_21, i32 %or_ln8_20

]]></Node>
<StgValue><ssdm name="xor_ln10_21"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="32">
<![CDATA[
entry:498 %trunc_ln10_21 = trunc i32 %xor_ln10_21

]]></Node>
<StgValue><ssdm name="trunc_ln10_21"/></StgValue>
</operation>

<operation id="515" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:499 %lshr_ln10_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_21, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_20"/></StgValue>
</operation>

<operation id="516" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:500 %or_ln10_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_21, i8 %lshr_ln10_20

]]></Node>
<StgValue><ssdm name="or_ln10_20"/></StgValue>
</operation>

<operation id="517" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:515 %or_ln9_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_22, i12 %lshr_ln9_21

]]></Node>
<StgValue><ssdm name="or_ln9_21"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:516 %add_ln10_22 = add i32 %or_ln9_21, i32 %add_ln8_22

]]></Node>
<StgValue><ssdm name="add_ln10_22"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:517 %xor_ln10_22 = xor i32 %add_ln10_22, i32 %or_ln8_21

]]></Node>
<StgValue><ssdm name="xor_ln10_22"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="24" op_0_bw="32">
<![CDATA[
entry:518 %trunc_ln10_22 = trunc i32 %xor_ln10_22

]]></Node>
<StgValue><ssdm name="trunc_ln10_22"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:519 %lshr_ln10_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_22, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_21"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:520 %or_ln10_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_22, i8 %lshr_ln10_21

]]></Node>
<StgValue><ssdm name="or_ln10_21"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:521 %add_ln11_22 = add i32 %or_ln10_21, i32 %add_ln9_22

]]></Node>
<StgValue><ssdm name="add_ln11_22"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:532 %xor_ln9_23 = xor i32 %add_ln9_23, i32 %or_ln11_15

]]></Node>
<StgValue><ssdm name="xor_ln9_23"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="20" op_0_bw="32">
<![CDATA[
entry:533 %trunc_ln9_23 = trunc i32 %xor_ln9_23

]]></Node>
<StgValue><ssdm name="trunc_ln9_23"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:534 %lshr_ln9_22 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_23, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_22"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:535 %or_ln9_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_23, i12 %lshr_ln9_22

]]></Node>
<StgValue><ssdm name="or_ln9_22"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:536 %add_ln10_23 = add i32 %or_ln9_22, i32 %add_ln8_23

]]></Node>
<StgValue><ssdm name="add_ln10_23"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:537 %xor_ln10_23 = xor i32 %add_ln10_23, i32 %or_ln8_22

]]></Node>
<StgValue><ssdm name="xor_ln10_23"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="32">
<![CDATA[
entry:538 %trunc_ln10_23 = trunc i32 %xor_ln10_23

]]></Node>
<StgValue><ssdm name="trunc_ln10_23"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:539 %lshr_ln10_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_23, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_22"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="532" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:482 %xor_ln11_20 = xor i32 %add_ln11_20, i32 %or_ln9_19

]]></Node>
<StgValue><ssdm name="xor_ln11_20"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="25" op_0_bw="32">
<![CDATA[
entry:483 %trunc_ln11_20 = trunc i32 %xor_ln11_20

]]></Node>
<StgValue><ssdm name="trunc_ln11_20"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:484 %lshr_ln11_19 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_20, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_19"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:485 %or_ln11_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_20, i7 %lshr_ln11_19

]]></Node>
<StgValue><ssdm name="or_ln11_19"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:501 %add_ln11_21 = add i32 %or_ln10_20, i32 %add_ln9_21

]]></Node>
<StgValue><ssdm name="add_ln11_21"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:502 %xor_ln11_21 = xor i32 %add_ln11_21, i32 %or_ln9_20

]]></Node>
<StgValue><ssdm name="xor_ln11_21"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="25" op_0_bw="32">
<![CDATA[
entry:503 %trunc_ln11_21 = trunc i32 %xor_ln11_21

]]></Node>
<StgValue><ssdm name="trunc_ln11_21"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:504 %lshr_ln11_20 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_21, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_20"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:505 %or_ln11_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_21, i7 %lshr_ln11_20

]]></Node>
<StgValue><ssdm name="or_ln11_20"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:522 %xor_ln11_22 = xor i32 %add_ln11_22, i32 %or_ln9_21

]]></Node>
<StgValue><ssdm name="xor_ln11_22"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="25" op_0_bw="32">
<![CDATA[
entry:523 %trunc_ln11_22 = trunc i32 %xor_ln11_22

]]></Node>
<StgValue><ssdm name="trunc_ln11_22"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:524 %lshr_ln11_21 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_22, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_21"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:525 %or_ln11_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_22, i7 %lshr_ln11_21

]]></Node>
<StgValue><ssdm name="or_ln11_21"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:540 %or_ln10_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_23, i8 %lshr_ln10_22

]]></Node>
<StgValue><ssdm name="or_ln10_22"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:541 %add_ln11_23 = add i32 %or_ln10_22, i32 %add_ln9_23

]]></Node>
<StgValue><ssdm name="add_ln11_23"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:542 %xor_ln11_23 = xor i32 %add_ln11_23, i32 %or_ln9_22

]]></Node>
<StgValue><ssdm name="xor_ln11_23"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="25" op_0_bw="32">
<![CDATA[
entry:543 %trunc_ln11_23 = trunc i32 %xor_ln11_23

]]></Node>
<StgValue><ssdm name="trunc_ln11_23"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:544 %lshr_ln11_22 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_23, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_22"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:545 %or_ln11_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_23, i7 %lshr_ln11_22

]]></Node>
<StgValue><ssdm name="or_ln11_22"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:546 %add_ln8_24 = add i32 %or_ln11_22, i32 %add_ln10_20

]]></Node>
<StgValue><ssdm name="add_ln8_24"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:566 %add_ln8_25 = add i32 %or_ln11_19, i32 %add_ln10_21

]]></Node>
<StgValue><ssdm name="add_ln8_25"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:567 %xor_ln8_25 = xor i32 %or_ln10_21, i32 %add_ln8_25

]]></Node>
<StgValue><ssdm name="xor_ln8_25"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="32">
<![CDATA[
entry:568 %trunc_ln8_25 = trunc i32 %xor_ln8_25

]]></Node>
<StgValue><ssdm name="trunc_ln8_25"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:569 %lshr_ln8_24 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_25, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_24"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:586 %add_ln8_26 = add i32 %or_ln11_20, i32 %add_ln10_22

]]></Node>
<StgValue><ssdm name="add_ln8_26"/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:606 %add_ln8_27 = add i32 %or_ln11_21, i32 %add_ln10_23

]]></Node>
<StgValue><ssdm name="add_ln8_27"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:607 %xor_ln8_27 = xor i32 %add_ln8_27, i32 %or_ln10_19

]]></Node>
<StgValue><ssdm name="xor_ln8_27"/></StgValue>
</operation>

<operation id="559" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="32">
<![CDATA[
entry:608 %trunc_ln8_27 = trunc i32 %xor_ln8_27

]]></Node>
<StgValue><ssdm name="trunc_ln8_27"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:609 %lshr_ln8_26 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_27, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_26"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="561" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:547 %xor_ln8_24 = xor i32 %add_ln8_24, i32 %or_ln10_20

]]></Node>
<StgValue><ssdm name="xor_ln8_24"/></StgValue>
</operation>

<operation id="562" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="32">
<![CDATA[
entry:548 %trunc_ln8_24 = trunc i32 %xor_ln8_24

]]></Node>
<StgValue><ssdm name="trunc_ln8_24"/></StgValue>
</operation>

<operation id="563" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:549 %lshr_ln8_23 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_24, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_23"/></StgValue>
</operation>

<operation id="564" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:550 %or_ln8_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_24, i16 %lshr_ln8_23

]]></Node>
<StgValue><ssdm name="or_ln8_23"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:551 %add_ln9_24 = add i32 %add_ln11_22, i32 %or_ln8_23

]]></Node>
<StgValue><ssdm name="add_ln9_24"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:552 %xor_ln9_24 = xor i32 %add_ln9_24, i32 %or_ln11_22

]]></Node>
<StgValue><ssdm name="xor_ln9_24"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="20" op_0_bw="32">
<![CDATA[
entry:553 %trunc_ln9_24 = trunc i32 %xor_ln9_24

]]></Node>
<StgValue><ssdm name="trunc_ln9_24"/></StgValue>
</operation>

<operation id="568" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:554 %lshr_ln9_23 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_24, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_23"/></StgValue>
</operation>

<operation id="569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:555 %or_ln9_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_24, i12 %lshr_ln9_23

]]></Node>
<StgValue><ssdm name="or_ln9_23"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:570 %or_ln8_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_25, i16 %lshr_ln8_24

]]></Node>
<StgValue><ssdm name="or_ln8_24"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:571 %add_ln9_25 = add i32 %or_ln8_24, i32 %add_ln11_23

]]></Node>
<StgValue><ssdm name="add_ln9_25"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:572 %xor_ln9_25 = xor i32 %add_ln9_25, i32 %or_ln11_19

]]></Node>
<StgValue><ssdm name="xor_ln9_25"/></StgValue>
</operation>

<operation id="573" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="20" op_0_bw="32">
<![CDATA[
entry:573 %trunc_ln9_25 = trunc i32 %xor_ln9_25

]]></Node>
<StgValue><ssdm name="trunc_ln9_25"/></StgValue>
</operation>

<operation id="574" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:574 %lshr_ln9_24 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_25, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_24"/></StgValue>
</operation>

<operation id="575" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:575 %or_ln9_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_25, i12 %lshr_ln9_24

]]></Node>
<StgValue><ssdm name="or_ln9_24"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:576 %add_ln10_25 = add i32 %or_ln9_24, i32 %add_ln8_25

]]></Node>
<StgValue><ssdm name="add_ln10_25"/></StgValue>
</operation>

<operation id="577" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:587 %xor_ln8_26 = xor i32 %add_ln8_26, i32 %or_ln10_22

]]></Node>
<StgValue><ssdm name="xor_ln8_26"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="32">
<![CDATA[
entry:588 %trunc_ln8_26 = trunc i32 %xor_ln8_26

]]></Node>
<StgValue><ssdm name="trunc_ln8_26"/></StgValue>
</operation>

<operation id="579" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:589 %lshr_ln8_25 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_26, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_25"/></StgValue>
</operation>

<operation id="580" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:590 %or_ln8_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_26, i16 %lshr_ln8_25

]]></Node>
<StgValue><ssdm name="or_ln8_25"/></StgValue>
</operation>

<operation id="581" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:591 %add_ln9_26 = add i32 %or_ln8_25, i32 %add_ln11_20

]]></Node>
<StgValue><ssdm name="add_ln9_26"/></StgValue>
</operation>

<operation id="582" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:592 %xor_ln9_26 = xor i32 %add_ln9_26, i32 %or_ln11_20

]]></Node>
<StgValue><ssdm name="xor_ln9_26"/></StgValue>
</operation>

<operation id="583" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="20" op_0_bw="32">
<![CDATA[
entry:593 %trunc_ln9_26 = trunc i32 %xor_ln9_26

]]></Node>
<StgValue><ssdm name="trunc_ln9_26"/></StgValue>
</operation>

<operation id="584" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:594 %lshr_ln9_25 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_26, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_25"/></StgValue>
</operation>

<operation id="585" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:610 %or_ln8_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_27, i16 %lshr_ln8_26

]]></Node>
<StgValue><ssdm name="or_ln8_26"/></StgValue>
</operation>

<operation id="586" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:611 %add_ln9_27 = add i32 %or_ln8_26, i32 %add_ln11_21

]]></Node>
<StgValue><ssdm name="add_ln9_27"/></StgValue>
</operation>

<operation id="587" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:612 %xor_ln9_27 = xor i32 %add_ln9_27, i32 %or_ln11_21

]]></Node>
<StgValue><ssdm name="xor_ln9_27"/></StgValue>
</operation>

<operation id="588" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="20" op_0_bw="32">
<![CDATA[
entry:613 %trunc_ln9_27 = trunc i32 %xor_ln9_27

]]></Node>
<StgValue><ssdm name="trunc_ln9_27"/></StgValue>
</operation>

<operation id="589" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:614 %lshr_ln9_26 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_27, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_26"/></StgValue>
</operation>

<operation id="590" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:615 %or_ln9_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_27, i12 %lshr_ln9_26

]]></Node>
<StgValue><ssdm name="or_ln9_26"/></StgValue>
</operation>

<operation id="591" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:616 %add_ln10_27 = add i32 %or_ln9_26, i32 %add_ln8_27

]]></Node>
<StgValue><ssdm name="add_ln10_27"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="592" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:556 %add_ln10_24 = add i32 %or_ln9_23, i32 %add_ln8_24

]]></Node>
<StgValue><ssdm name="add_ln10_24"/></StgValue>
</operation>

<operation id="593" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:557 %xor_ln10_24 = xor i32 %add_ln10_24, i32 %or_ln8_23

]]></Node>
<StgValue><ssdm name="xor_ln10_24"/></StgValue>
</operation>

<operation id="594" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="32">
<![CDATA[
entry:558 %trunc_ln10_24 = trunc i32 %xor_ln10_24

]]></Node>
<StgValue><ssdm name="trunc_ln10_24"/></StgValue>
</operation>

<operation id="595" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:559 %lshr_ln10_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_24, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_23"/></StgValue>
</operation>

<operation id="596" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:560 %or_ln10_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_24, i8 %lshr_ln10_23

]]></Node>
<StgValue><ssdm name="or_ln10_23"/></StgValue>
</operation>

<operation id="597" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:561 %add_ln11_24 = add i32 %or_ln10_23, i32 %add_ln9_24

]]></Node>
<StgValue><ssdm name="add_ln11_24"/></StgValue>
</operation>

<operation id="598" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:577 %xor_ln10_25 = xor i32 %add_ln10_25, i32 %or_ln8_24

]]></Node>
<StgValue><ssdm name="xor_ln10_25"/></StgValue>
</operation>

<operation id="599" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="32">
<![CDATA[
entry:578 %trunc_ln10_25 = trunc i32 %xor_ln10_25

]]></Node>
<StgValue><ssdm name="trunc_ln10_25"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:579 %lshr_ln10_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_25, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_24"/></StgValue>
</operation>

<operation id="601" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:580 %or_ln10_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_25, i8 %lshr_ln10_24

]]></Node>
<StgValue><ssdm name="or_ln10_24"/></StgValue>
</operation>

<operation id="602" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:581 %add_ln11_25 = add i32 %or_ln10_24, i32 %add_ln9_25

]]></Node>
<StgValue><ssdm name="add_ln11_25"/></StgValue>
</operation>

<operation id="603" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:582 %xor_ln11_25 = xor i32 %add_ln11_25, i32 %or_ln9_24

]]></Node>
<StgValue><ssdm name="xor_ln11_25"/></StgValue>
</operation>

<operation id="604" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="25" op_0_bw="32">
<![CDATA[
entry:583 %trunc_ln11_25 = trunc i32 %xor_ln11_25

]]></Node>
<StgValue><ssdm name="trunc_ln11_25"/></StgValue>
</operation>

<operation id="605" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:584 %lshr_ln11_24 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_25, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_24"/></StgValue>
</operation>

<operation id="606" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:585 %or_ln11_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_25, i7 %lshr_ln11_24

]]></Node>
<StgValue><ssdm name="or_ln11_24"/></StgValue>
</operation>

<operation id="607" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:595 %or_ln9_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_26, i12 %lshr_ln9_25

]]></Node>
<StgValue><ssdm name="or_ln9_25"/></StgValue>
</operation>

<operation id="608" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:596 %add_ln10_26 = add i32 %or_ln9_25, i32 %add_ln8_26

]]></Node>
<StgValue><ssdm name="add_ln10_26"/></StgValue>
</operation>

<operation id="609" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:597 %xor_ln10_26 = xor i32 %add_ln10_26, i32 %or_ln8_25

]]></Node>
<StgValue><ssdm name="xor_ln10_26"/></StgValue>
</operation>

<operation id="610" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="24" op_0_bw="32">
<![CDATA[
entry:598 %trunc_ln10_26 = trunc i32 %xor_ln10_26

]]></Node>
<StgValue><ssdm name="trunc_ln10_26"/></StgValue>
</operation>

<operation id="611" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:599 %lshr_ln10_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_26, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_25"/></StgValue>
</operation>

<operation id="612" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:600 %or_ln10_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_26, i8 %lshr_ln10_25

]]></Node>
<StgValue><ssdm name="or_ln10_25"/></StgValue>
</operation>

<operation id="613" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:601 %add_ln11_26 = add i32 %or_ln10_25, i32 %add_ln9_26

]]></Node>
<StgValue><ssdm name="add_ln11_26"/></StgValue>
</operation>

<operation id="614" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:617 %xor_ln10_27 = xor i32 %add_ln10_27, i32 %or_ln8_26

]]></Node>
<StgValue><ssdm name="xor_ln10_27"/></StgValue>
</operation>

<operation id="615" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="32">
<![CDATA[
entry:618 %trunc_ln10_27 = trunc i32 %xor_ln10_27

]]></Node>
<StgValue><ssdm name="trunc_ln10_27"/></StgValue>
</operation>

<operation id="616" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:619 %lshr_ln10_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_27, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_26"/></StgValue>
</operation>

<operation id="617" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:620 %or_ln10_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_27, i8 %lshr_ln10_26

]]></Node>
<StgValue><ssdm name="or_ln10_26"/></StgValue>
</operation>

<operation id="618" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:621 %add_ln11_27 = add i32 %or_ln10_26, i32 %add_ln9_27

]]></Node>
<StgValue><ssdm name="add_ln11_27"/></StgValue>
</operation>

<operation id="619" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:622 %xor_ln11_27 = xor i32 %add_ln11_27, i32 %or_ln9_26

]]></Node>
<StgValue><ssdm name="xor_ln11_27"/></StgValue>
</operation>

<operation id="620" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="25" op_0_bw="32">
<![CDATA[
entry:623 %trunc_ln11_27 = trunc i32 %xor_ln11_27

]]></Node>
<StgValue><ssdm name="trunc_ln11_27"/></StgValue>
</operation>

<operation id="621" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:624 %lshr_ln11_26 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_27, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_26"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="622" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:562 %xor_ln11_24 = xor i32 %add_ln11_24, i32 %or_ln9_23

]]></Node>
<StgValue><ssdm name="xor_ln11_24"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="25" op_0_bw="32">
<![CDATA[
entry:563 %trunc_ln11_24 = trunc i32 %xor_ln11_24

]]></Node>
<StgValue><ssdm name="trunc_ln11_24"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:564 %lshr_ln11_23 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_24, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_23"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:565 %or_ln11_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_24, i7 %lshr_ln11_23

]]></Node>
<StgValue><ssdm name="or_ln11_23"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:602 %xor_ln11_26 = xor i32 %add_ln11_26, i32 %or_ln9_25

]]></Node>
<StgValue><ssdm name="xor_ln11_26"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="25" op_0_bw="32">
<![CDATA[
entry:603 %trunc_ln11_26 = trunc i32 %xor_ln11_26

]]></Node>
<StgValue><ssdm name="trunc_ln11_26"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:604 %lshr_ln11_25 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_26, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_25"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:605 %or_ln11_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_26, i7 %lshr_ln11_25

]]></Node>
<StgValue><ssdm name="or_ln11_25"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:625 %or_ln11_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_27, i7 %lshr_ln11_26

]]></Node>
<StgValue><ssdm name="or_ln11_26"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:626 %add_ln8_28 = add i32 %or_ln11_24, i32 %add_ln10_24

]]></Node>
<StgValue><ssdm name="add_ln8_28"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:627 %xor_ln8_28 = xor i32 %or_ln10_26, i32 %add_ln8_28

]]></Node>
<StgValue><ssdm name="xor_ln8_28"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="32">
<![CDATA[
entry:628 %trunc_ln8_28 = trunc i32 %xor_ln8_28

]]></Node>
<StgValue><ssdm name="trunc_ln8_28"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:629 %lshr_ln8_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_28, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_27"/></StgValue>
</operation>

<operation id="635" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:630 %or_ln8_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_28, i16 %lshr_ln8_27

]]></Node>
<StgValue><ssdm name="or_ln8_27"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:631 %add_ln9_28 = add i32 %or_ln8_27, i32 %add_ln11_26

]]></Node>
<StgValue><ssdm name="add_ln9_28"/></StgValue>
</operation>

<operation id="637" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:646 %add_ln8_29 = add i32 %or_ln11_25, i32 %add_ln10_25

]]></Node>
<StgValue><ssdm name="add_ln8_29"/></StgValue>
</operation>

<operation id="638" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:647 %xor_ln8_29 = xor i32 %add_ln8_29, i32 %or_ln10_23

]]></Node>
<StgValue><ssdm name="xor_ln8_29"/></StgValue>
</operation>

<operation id="639" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="32">
<![CDATA[
entry:648 %trunc_ln8_29 = trunc i32 %xor_ln8_29

]]></Node>
<StgValue><ssdm name="trunc_ln8_29"/></StgValue>
</operation>

<operation id="640" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:649 %lshr_ln8_28 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_29, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_28"/></StgValue>
</operation>

<operation id="641" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:666 %add_ln8_30 = add i32 %or_ln11_26, i32 %add_ln10_26

]]></Node>
<StgValue><ssdm name="add_ln8_30"/></StgValue>
</operation>

<operation id="642" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:667 %xor_ln8_30 = xor i32 %add_ln8_30, i32 %or_ln10_24

]]></Node>
<StgValue><ssdm name="xor_ln8_30"/></StgValue>
</operation>

<operation id="643" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="32">
<![CDATA[
entry:668 %trunc_ln8_30 = trunc i32 %xor_ln8_30

]]></Node>
<StgValue><ssdm name="trunc_ln8_30"/></StgValue>
</operation>

<operation id="644" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:669 %lshr_ln8_29 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_30, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_29"/></StgValue>
</operation>

<operation id="645" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:670 %or_ln8_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_30, i16 %lshr_ln8_29

]]></Node>
<StgValue><ssdm name="or_ln8_29"/></StgValue>
</operation>

<operation id="646" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:671 %add_ln9_30 = add i32 %or_ln8_29, i32 %add_ln11_24

]]></Node>
<StgValue><ssdm name="add_ln9_30"/></StgValue>
</operation>

<operation id="647" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:686 %add_ln8_31 = add i32 %add_ln10_27, i32 %or_ln11_23

]]></Node>
<StgValue><ssdm name="add_ln8_31"/></StgValue>
</operation>

<operation id="648" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:687 %xor_ln8_31 = xor i32 %add_ln8_31, i32 %or_ln10_25

]]></Node>
<StgValue><ssdm name="xor_ln8_31"/></StgValue>
</operation>

<operation id="649" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="32">
<![CDATA[
entry:688 %trunc_ln8_31 = trunc i32 %xor_ln8_31

]]></Node>
<StgValue><ssdm name="trunc_ln8_31"/></StgValue>
</operation>

<operation id="650" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:689 %lshr_ln8_30 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_31, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_30"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="651" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:632 %xor_ln9_28 = xor i32 %add_ln9_28, i32 %or_ln11_24

]]></Node>
<StgValue><ssdm name="xor_ln9_28"/></StgValue>
</operation>

<operation id="652" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="20" op_0_bw="32">
<![CDATA[
entry:633 %trunc_ln9_28 = trunc i32 %xor_ln9_28

]]></Node>
<StgValue><ssdm name="trunc_ln9_28"/></StgValue>
</operation>

<operation id="653" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:634 %lshr_ln9_27 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_28, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_27"/></StgValue>
</operation>

<operation id="654" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:635 %or_ln9_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_28, i12 %lshr_ln9_27

]]></Node>
<StgValue><ssdm name="or_ln9_27"/></StgValue>
</operation>

<operation id="655" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:636 %add_ln10_28 = add i32 %or_ln9_27, i32 %add_ln8_28

]]></Node>
<StgValue><ssdm name="add_ln10_28"/></StgValue>
</operation>

<operation id="656" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:637 %xor_ln10_28 = xor i32 %add_ln10_28, i32 %or_ln8_27

]]></Node>
<StgValue><ssdm name="xor_ln10_28"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="24" op_0_bw="32">
<![CDATA[
entry:638 %trunc_ln10_28 = trunc i32 %xor_ln10_28

]]></Node>
<StgValue><ssdm name="trunc_ln10_28"/></StgValue>
</operation>

<operation id="658" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:639 %lshr_ln10_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_28, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_27"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:640 %or_ln10_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_28, i8 %lshr_ln10_27

]]></Node>
<StgValue><ssdm name="or_ln10_27"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:650 %or_ln8_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_29, i16 %lshr_ln8_28

]]></Node>
<StgValue><ssdm name="or_ln8_28"/></StgValue>
</operation>

<operation id="661" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:651 %add_ln9_29 = add i32 %or_ln8_28, i32 %add_ln11_27

]]></Node>
<StgValue><ssdm name="add_ln9_29"/></StgValue>
</operation>

<operation id="662" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:652 %xor_ln9_29 = xor i32 %add_ln9_29, i32 %or_ln11_25

]]></Node>
<StgValue><ssdm name="xor_ln9_29"/></StgValue>
</operation>

<operation id="663" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="20" op_0_bw="32">
<![CDATA[
entry:653 %trunc_ln9_29 = trunc i32 %xor_ln9_29

]]></Node>
<StgValue><ssdm name="trunc_ln9_29"/></StgValue>
</operation>

<operation id="664" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:654 %lshr_ln9_28 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_29, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_28"/></StgValue>
</operation>

<operation id="665" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:655 %or_ln9_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_29, i12 %lshr_ln9_28

]]></Node>
<StgValue><ssdm name="or_ln9_28"/></StgValue>
</operation>

<operation id="666" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:656 %add_ln10_29 = add i32 %or_ln9_28, i32 %add_ln8_29

]]></Node>
<StgValue><ssdm name="add_ln10_29"/></StgValue>
</operation>

<operation id="667" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:672 %xor_ln9_30 = xor i32 %add_ln9_30, i32 %or_ln11_26

]]></Node>
<StgValue><ssdm name="xor_ln9_30"/></StgValue>
</operation>

<operation id="668" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="20" op_0_bw="32">
<![CDATA[
entry:673 %trunc_ln9_30 = trunc i32 %xor_ln9_30

]]></Node>
<StgValue><ssdm name="trunc_ln9_30"/></StgValue>
</operation>

<operation id="669" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:674 %lshr_ln9_29 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_30, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_29"/></StgValue>
</operation>

<operation id="670" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:675 %or_ln9_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_30, i12 %lshr_ln9_29

]]></Node>
<StgValue><ssdm name="or_ln9_29"/></StgValue>
</operation>

<operation id="671" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:676 %add_ln10_30 = add i32 %or_ln9_29, i32 %add_ln8_30

]]></Node>
<StgValue><ssdm name="add_ln10_30"/></StgValue>
</operation>

<operation id="672" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:677 %xor_ln10_30 = xor i32 %add_ln10_30, i32 %or_ln8_29

]]></Node>
<StgValue><ssdm name="xor_ln10_30"/></StgValue>
</operation>

<operation id="673" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="24" op_0_bw="32">
<![CDATA[
entry:678 %trunc_ln10_30 = trunc i32 %xor_ln10_30

]]></Node>
<StgValue><ssdm name="trunc_ln10_30"/></StgValue>
</operation>

<operation id="674" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:679 %lshr_ln10_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_30, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_29"/></StgValue>
</operation>

<operation id="675" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:690 %or_ln8_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_31, i16 %lshr_ln8_30

]]></Node>
<StgValue><ssdm name="or_ln8_30"/></StgValue>
</operation>

<operation id="676" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:691 %add_ln9_31 = add i32 %or_ln8_30, i32 %add_ln11_25

]]></Node>
<StgValue><ssdm name="add_ln9_31"/></StgValue>
</operation>

<operation id="677" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:692 %xor_ln9_31 = xor i32 %add_ln9_31, i32 %or_ln11_23

]]></Node>
<StgValue><ssdm name="xor_ln9_31"/></StgValue>
</operation>

<operation id="678" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="20" op_0_bw="32">
<![CDATA[
entry:693 %trunc_ln9_31 = trunc i32 %xor_ln9_31

]]></Node>
<StgValue><ssdm name="trunc_ln9_31"/></StgValue>
</operation>

<operation id="679" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:694 %lshr_ln9_30 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_31, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_30"/></StgValue>
</operation>

<operation id="680" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:695 %or_ln9_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_31, i12 %lshr_ln9_30

]]></Node>
<StgValue><ssdm name="or_ln9_30"/></StgValue>
</operation>

<operation id="681" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:696 %add_ln10_31 = add i32 %or_ln9_30, i32 %add_ln8_31

]]></Node>
<StgValue><ssdm name="add_ln10_31"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="682" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:641 %add_ln11_28 = add i32 %or_ln10_27, i32 %add_ln9_28

]]></Node>
<StgValue><ssdm name="add_ln11_28"/></StgValue>
</operation>

<operation id="683" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:642 %xor_ln11_28 = xor i32 %add_ln11_28, i32 %or_ln9_27

]]></Node>
<StgValue><ssdm name="xor_ln11_28"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="25" op_0_bw="32">
<![CDATA[
entry:643 %trunc_ln11_28 = trunc i32 %xor_ln11_28

]]></Node>
<StgValue><ssdm name="trunc_ln11_28"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:644 %lshr_ln11_27 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_28, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_27"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:645 %or_ln11_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_28, i7 %lshr_ln11_27

]]></Node>
<StgValue><ssdm name="or_ln11_27"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:657 %xor_ln10_29 = xor i32 %add_ln10_29, i32 %or_ln8_28

]]></Node>
<StgValue><ssdm name="xor_ln10_29"/></StgValue>
</operation>

<operation id="688" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="24" op_0_bw="32">
<![CDATA[
entry:658 %trunc_ln10_29 = trunc i32 %xor_ln10_29

]]></Node>
<StgValue><ssdm name="trunc_ln10_29"/></StgValue>
</operation>

<operation id="689" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:659 %lshr_ln10_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_29, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_28"/></StgValue>
</operation>

<operation id="690" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:660 %or_ln10_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_29, i8 %lshr_ln10_28

]]></Node>
<StgValue><ssdm name="or_ln10_28"/></StgValue>
</operation>

<operation id="691" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:661 %add_ln11_29 = add i32 %or_ln10_28, i32 %add_ln9_29

]]></Node>
<StgValue><ssdm name="add_ln11_29"/></StgValue>
</operation>

<operation id="692" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:662 %xor_ln11_29 = xor i32 %add_ln11_29, i32 %or_ln9_28

]]></Node>
<StgValue><ssdm name="xor_ln11_29"/></StgValue>
</operation>

<operation id="693" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="25" op_0_bw="32">
<![CDATA[
entry:663 %trunc_ln11_29 = trunc i32 %xor_ln11_29

]]></Node>
<StgValue><ssdm name="trunc_ln11_29"/></StgValue>
</operation>

<operation id="694" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:664 %lshr_ln11_28 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_29, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_28"/></StgValue>
</operation>

<operation id="695" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:680 %or_ln10_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_30, i8 %lshr_ln10_29

]]></Node>
<StgValue><ssdm name="or_ln10_29"/></StgValue>
</operation>

<operation id="696" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:681 %add_ln11_30 = add i32 %or_ln10_29, i32 %add_ln9_30

]]></Node>
<StgValue><ssdm name="add_ln11_30"/></StgValue>
</operation>

<operation id="697" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:682 %xor_ln11_30 = xor i32 %add_ln11_30, i32 %or_ln9_29

]]></Node>
<StgValue><ssdm name="xor_ln11_30"/></StgValue>
</operation>

<operation id="698" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="25" op_0_bw="32">
<![CDATA[
entry:683 %trunc_ln11_30 = trunc i32 %xor_ln11_30

]]></Node>
<StgValue><ssdm name="trunc_ln11_30"/></StgValue>
</operation>

<operation id="699" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:684 %lshr_ln11_29 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_30, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_29"/></StgValue>
</operation>

<operation id="700" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:685 %or_ln11_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_30, i7 %lshr_ln11_29

]]></Node>
<StgValue><ssdm name="or_ln11_29"/></StgValue>
</operation>

<operation id="701" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:697 %xor_ln10_31 = xor i32 %add_ln10_31, i32 %or_ln8_30

]]></Node>
<StgValue><ssdm name="xor_ln10_31"/></StgValue>
</operation>

<operation id="702" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="24" op_0_bw="32">
<![CDATA[
entry:698 %trunc_ln10_31 = trunc i32 %xor_ln10_31

]]></Node>
<StgValue><ssdm name="trunc_ln10_31"/></StgValue>
</operation>

<operation id="703" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:699 %lshr_ln10_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_31, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_30"/></StgValue>
</operation>

<operation id="704" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:700 %or_ln10_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_31, i8 %lshr_ln10_30

]]></Node>
<StgValue><ssdm name="or_ln10_30"/></StgValue>
</operation>

<operation id="705" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:701 %add_ln11_31 = add i32 %or_ln10_30, i32 %add_ln9_31

]]></Node>
<StgValue><ssdm name="add_ln11_31"/></StgValue>
</operation>

<operation id="706" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:702 %xor_ln11_31 = xor i32 %add_ln11_31, i32 %or_ln9_30

]]></Node>
<StgValue><ssdm name="xor_ln11_31"/></StgValue>
</operation>

<operation id="707" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="25" op_0_bw="32">
<![CDATA[
entry:703 %trunc_ln11_31 = trunc i32 %xor_ln11_31

]]></Node>
<StgValue><ssdm name="trunc_ln11_31"/></StgValue>
</operation>

<operation id="708" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:704 %lshr_ln11_30 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_31, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_30"/></StgValue>
</operation>

<operation id="709" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:726 %add_ln8_33 = add i32 %or_ln11_27, i32 %add_ln10_29

]]></Node>
<StgValue><ssdm name="add_ln8_33"/></StgValue>
</operation>

<operation id="710" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:766 %add_ln8_35 = add i32 %or_ln11_29, i32 %add_ln10_31

]]></Node>
<StgValue><ssdm name="add_ln8_35"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="711" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:665 %or_ln11_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_29, i7 %lshr_ln11_28

]]></Node>
<StgValue><ssdm name="or_ln11_28"/></StgValue>
</operation>

<operation id="712" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:705 %or_ln11_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_31, i7 %lshr_ln11_30

]]></Node>
<StgValue><ssdm name="or_ln11_30"/></StgValue>
</operation>

<operation id="713" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:706 %add_ln8_32 = add i32 %or_ln11_30, i32 %add_ln10_28

]]></Node>
<StgValue><ssdm name="add_ln8_32"/></StgValue>
</operation>

<operation id="714" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:707 %xor_ln8_32 = xor i32 %add_ln8_32, i32 %or_ln10_28

]]></Node>
<StgValue><ssdm name="xor_ln8_32"/></StgValue>
</operation>

<operation id="715" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="32">
<![CDATA[
entry:708 %trunc_ln8_32 = trunc i32 %xor_ln8_32

]]></Node>
<StgValue><ssdm name="trunc_ln8_32"/></StgValue>
</operation>

<operation id="716" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:709 %lshr_ln8_31 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_32, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_31"/></StgValue>
</operation>

<operation id="717" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:710 %or_ln8_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_32, i16 %lshr_ln8_31

]]></Node>
<StgValue><ssdm name="or_ln8_31"/></StgValue>
</operation>

<operation id="718" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:711 %add_ln9_32 = add i32 %add_ln11_30, i32 %or_ln8_31

]]></Node>
<StgValue><ssdm name="add_ln9_32"/></StgValue>
</operation>

<operation id="719" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:727 %xor_ln8_33 = xor i32 %or_ln10_29, i32 %add_ln8_33

]]></Node>
<StgValue><ssdm name="xor_ln8_33"/></StgValue>
</operation>

<operation id="720" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="32">
<![CDATA[
entry:728 %trunc_ln8_33 = trunc i32 %xor_ln8_33

]]></Node>
<StgValue><ssdm name="trunc_ln8_33"/></StgValue>
</operation>

<operation id="721" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:729 %lshr_ln8_32 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_33, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_32"/></StgValue>
</operation>

<operation id="722" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:730 %or_ln8_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_33, i16 %lshr_ln8_32

]]></Node>
<StgValue><ssdm name="or_ln8_32"/></StgValue>
</operation>

<operation id="723" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:731 %add_ln9_33 = add i32 %or_ln8_32, i32 %add_ln11_31

]]></Node>
<StgValue><ssdm name="add_ln9_33"/></StgValue>
</operation>

<operation id="724" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:732 %xor_ln9_33 = xor i32 %add_ln9_33, i32 %or_ln11_27

]]></Node>
<StgValue><ssdm name="xor_ln9_33"/></StgValue>
</operation>

<operation id="725" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="20" op_0_bw="32">
<![CDATA[
entry:733 %trunc_ln9_33 = trunc i32 %xor_ln9_33

]]></Node>
<StgValue><ssdm name="trunc_ln9_33"/></StgValue>
</operation>

<operation id="726" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:734 %lshr_ln9_32 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_33, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_32"/></StgValue>
</operation>

<operation id="727" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:735 %or_ln9_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_33, i12 %lshr_ln9_32

]]></Node>
<StgValue><ssdm name="or_ln9_32"/></StgValue>
</operation>

<operation id="728" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:746 %add_ln8_34 = add i32 %or_ln11_28, i32 %add_ln10_30

]]></Node>
<StgValue><ssdm name="add_ln8_34"/></StgValue>
</operation>

<operation id="729" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:747 %xor_ln8_34 = xor i32 %add_ln8_34, i32 %or_ln10_30

]]></Node>
<StgValue><ssdm name="xor_ln8_34"/></StgValue>
</operation>

<operation id="730" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="32">
<![CDATA[
entry:748 %trunc_ln8_34 = trunc i32 %xor_ln8_34

]]></Node>
<StgValue><ssdm name="trunc_ln8_34"/></StgValue>
</operation>

<operation id="731" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:749 %lshr_ln8_33 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_34, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_33"/></StgValue>
</operation>

<operation id="732" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:750 %or_ln8_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_34, i16 %lshr_ln8_33

]]></Node>
<StgValue><ssdm name="or_ln8_33"/></StgValue>
</operation>

<operation id="733" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:751 %add_ln9_34 = add i32 %or_ln8_33, i32 %add_ln11_28

]]></Node>
<StgValue><ssdm name="add_ln9_34"/></StgValue>
</operation>

<operation id="734" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:767 %xor_ln8_35 = xor i32 %add_ln8_35, i32 %or_ln10_27

]]></Node>
<StgValue><ssdm name="xor_ln8_35"/></StgValue>
</operation>

<operation id="735" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="32">
<![CDATA[
entry:768 %trunc_ln8_35 = trunc i32 %xor_ln8_35

]]></Node>
<StgValue><ssdm name="trunc_ln8_35"/></StgValue>
</operation>

<operation id="736" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:769 %lshr_ln8_34 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_35, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_34"/></StgValue>
</operation>

<operation id="737" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:770 %or_ln8_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_35, i16 %lshr_ln8_34

]]></Node>
<StgValue><ssdm name="or_ln8_34"/></StgValue>
</operation>

<operation id="738" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:771 %add_ln9_35 = add i32 %or_ln8_34, i32 %add_ln11_29

]]></Node>
<StgValue><ssdm name="add_ln9_35"/></StgValue>
</operation>

<operation id="739" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:772 %xor_ln9_35 = xor i32 %add_ln9_35, i32 %or_ln11_29

]]></Node>
<StgValue><ssdm name="xor_ln9_35"/></StgValue>
</operation>

<operation id="740" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="20" op_0_bw="32">
<![CDATA[
entry:773 %trunc_ln9_35 = trunc i32 %xor_ln9_35

]]></Node>
<StgValue><ssdm name="trunc_ln9_35"/></StgValue>
</operation>

<operation id="741" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:774 %lshr_ln9_34 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_35, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_34"/></StgValue>
</operation>

<operation id="742" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:775 %or_ln9_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_35, i12 %lshr_ln9_34

]]></Node>
<StgValue><ssdm name="or_ln9_34"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="743" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:712 %xor_ln9_32 = xor i32 %add_ln9_32, i32 %or_ln11_30

]]></Node>
<StgValue><ssdm name="xor_ln9_32"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="20" op_0_bw="32">
<![CDATA[
entry:713 %trunc_ln9_32 = trunc i32 %xor_ln9_32

]]></Node>
<StgValue><ssdm name="trunc_ln9_32"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:714 %lshr_ln9_31 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_32, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_31"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:715 %or_ln9_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_32, i12 %lshr_ln9_31

]]></Node>
<StgValue><ssdm name="or_ln9_31"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:716 %add_ln10_32 = add i32 %or_ln9_31, i32 %add_ln8_32

]]></Node>
<StgValue><ssdm name="add_ln10_32"/></StgValue>
</operation>

<operation id="748" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:717 %xor_ln10_32 = xor i32 %add_ln10_32, i32 %or_ln8_31

]]></Node>
<StgValue><ssdm name="xor_ln10_32"/></StgValue>
</operation>

<operation id="749" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="24" op_0_bw="32">
<![CDATA[
entry:718 %trunc_ln10_32 = trunc i32 %xor_ln10_32

]]></Node>
<StgValue><ssdm name="trunc_ln10_32"/></StgValue>
</operation>

<operation id="750" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:719 %lshr_ln10_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_32, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_31"/></StgValue>
</operation>

<operation id="751" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:736 %add_ln10_33 = add i32 %or_ln9_32, i32 %add_ln8_33

]]></Node>
<StgValue><ssdm name="add_ln10_33"/></StgValue>
</operation>

<operation id="752" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:737 %xor_ln10_33 = xor i32 %add_ln10_33, i32 %or_ln8_32

]]></Node>
<StgValue><ssdm name="xor_ln10_33"/></StgValue>
</operation>

<operation id="753" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="32">
<![CDATA[
entry:738 %trunc_ln10_33 = trunc i32 %xor_ln10_33

]]></Node>
<StgValue><ssdm name="trunc_ln10_33"/></StgValue>
</operation>

<operation id="754" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:739 %lshr_ln10_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_33, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_32"/></StgValue>
</operation>

<operation id="755" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:740 %or_ln10_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_33, i8 %lshr_ln10_32

]]></Node>
<StgValue><ssdm name="or_ln10_32"/></StgValue>
</operation>

<operation id="756" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:741 %add_ln11_33 = add i32 %or_ln10_32, i32 %add_ln9_33

]]></Node>
<StgValue><ssdm name="add_ln11_33"/></StgValue>
</operation>

<operation id="757" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:752 %xor_ln9_34 = xor i32 %add_ln9_34, i32 %or_ln11_28

]]></Node>
<StgValue><ssdm name="xor_ln9_34"/></StgValue>
</operation>

<operation id="758" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="20" op_0_bw="32">
<![CDATA[
entry:753 %trunc_ln9_34 = trunc i32 %xor_ln9_34

]]></Node>
<StgValue><ssdm name="trunc_ln9_34"/></StgValue>
</operation>

<operation id="759" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:754 %lshr_ln9_33 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_34, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_33"/></StgValue>
</operation>

<operation id="760" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:755 %or_ln9_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_34, i12 %lshr_ln9_33

]]></Node>
<StgValue><ssdm name="or_ln9_33"/></StgValue>
</operation>

<operation id="761" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:756 %add_ln10_34 = add i32 %or_ln9_33, i32 %add_ln8_34

]]></Node>
<StgValue><ssdm name="add_ln10_34"/></StgValue>
</operation>

<operation id="762" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:757 %xor_ln10_34 = xor i32 %add_ln10_34, i32 %or_ln8_33

]]></Node>
<StgValue><ssdm name="xor_ln10_34"/></StgValue>
</operation>

<operation id="763" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="24" op_0_bw="32">
<![CDATA[
entry:758 %trunc_ln10_34 = trunc i32 %xor_ln10_34

]]></Node>
<StgValue><ssdm name="trunc_ln10_34"/></StgValue>
</operation>

<operation id="764" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:759 %lshr_ln10_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_34, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_33"/></StgValue>
</operation>

<operation id="765" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:776 %add_ln10_35 = add i32 %or_ln9_34, i32 %add_ln8_35

]]></Node>
<StgValue><ssdm name="add_ln10_35"/></StgValue>
</operation>

<operation id="766" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:777 %xor_ln10_35 = xor i32 %add_ln10_35, i32 %or_ln8_34

]]></Node>
<StgValue><ssdm name="xor_ln10_35"/></StgValue>
</operation>

<operation id="767" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="24" op_0_bw="32">
<![CDATA[
entry:778 %trunc_ln10_35 = trunc i32 %xor_ln10_35

]]></Node>
<StgValue><ssdm name="trunc_ln10_35"/></StgValue>
</operation>

<operation id="768" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:779 %lshr_ln10_34 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_35, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_34"/></StgValue>
</operation>

<operation id="769" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:780 %or_ln10_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_35, i8 %lshr_ln10_34

]]></Node>
<StgValue><ssdm name="or_ln10_34"/></StgValue>
</operation>

<operation id="770" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:781 %add_ln11_35 = add i32 %or_ln10_34, i32 %add_ln9_35

]]></Node>
<StgValue><ssdm name="add_ln11_35"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="771" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:720 %or_ln10_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_32, i8 %lshr_ln10_31

]]></Node>
<StgValue><ssdm name="or_ln10_31"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:721 %add_ln11_32 = add i32 %or_ln10_31, i32 %add_ln9_32

]]></Node>
<StgValue><ssdm name="add_ln11_32"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:722 %xor_ln11_32 = xor i32 %add_ln11_32, i32 %or_ln9_31

]]></Node>
<StgValue><ssdm name="xor_ln11_32"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="25" op_0_bw="32">
<![CDATA[
entry:723 %trunc_ln11_32 = trunc i32 %xor_ln11_32

]]></Node>
<StgValue><ssdm name="trunc_ln11_32"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:724 %lshr_ln11_31 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_32, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_31"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:725 %or_ln11_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_32, i7 %lshr_ln11_31

]]></Node>
<StgValue><ssdm name="or_ln11_31"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:742 %xor_ln11_33 = xor i32 %add_ln11_33, i32 %or_ln9_32

]]></Node>
<StgValue><ssdm name="xor_ln11_33"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="25" op_0_bw="32">
<![CDATA[
entry:743 %trunc_ln11_33 = trunc i32 %xor_ln11_33

]]></Node>
<StgValue><ssdm name="trunc_ln11_33"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:744 %lshr_ln11_32 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_33, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_32"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:745 %or_ln11_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_33, i7 %lshr_ln11_32

]]></Node>
<StgValue><ssdm name="or_ln11_32"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:760 %or_ln10_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_34, i8 %lshr_ln10_33

]]></Node>
<StgValue><ssdm name="or_ln10_33"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:761 %add_ln11_34 = add i32 %or_ln10_33, i32 %add_ln9_34

]]></Node>
<StgValue><ssdm name="add_ln11_34"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:762 %xor_ln11_34 = xor i32 %add_ln11_34, i32 %or_ln9_33

]]></Node>
<StgValue><ssdm name="xor_ln11_34"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="25" op_0_bw="32">
<![CDATA[
entry:763 %trunc_ln11_34 = trunc i32 %xor_ln11_34

]]></Node>
<StgValue><ssdm name="trunc_ln11_34"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:764 %lshr_ln11_33 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_34, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_33"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:765 %or_ln11_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_34, i7 %lshr_ln11_33

]]></Node>
<StgValue><ssdm name="or_ln11_33"/></StgValue>
</operation>

<operation id="787" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:782 %xor_ln11_35 = xor i32 %add_ln11_35, i32 %or_ln9_34

]]></Node>
<StgValue><ssdm name="xor_ln11_35"/></StgValue>
</operation>

<operation id="788" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="25" op_0_bw="32">
<![CDATA[
entry:783 %trunc_ln11_35 = trunc i32 %xor_ln11_35

]]></Node>
<StgValue><ssdm name="trunc_ln11_35"/></StgValue>
</operation>

<operation id="789" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:784 %lshr_ln11_34 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_35, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_34"/></StgValue>
</operation>

<operation id="790" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:785 %or_ln11_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_35, i7 %lshr_ln11_34

]]></Node>
<StgValue><ssdm name="or_ln11_34"/></StgValue>
</operation>

<operation id="791" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:786 %add_ln8_36 = add i32 %or_ln11_32, i32 %add_ln10_32

]]></Node>
<StgValue><ssdm name="add_ln8_36"/></StgValue>
</operation>

<operation id="792" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:787 %xor_ln8_36 = xor i32 %or_ln10_34, i32 %add_ln8_36

]]></Node>
<StgValue><ssdm name="xor_ln8_36"/></StgValue>
</operation>

<operation id="793" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="32">
<![CDATA[
entry:788 %trunc_ln8_36 = trunc i32 %xor_ln8_36

]]></Node>
<StgValue><ssdm name="trunc_ln8_36"/></StgValue>
</operation>

<operation id="794" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:789 %lshr_ln8_35 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_36, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_35"/></StgValue>
</operation>

<operation id="795" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:806 %add_ln8_37 = add i32 %or_ln11_33, i32 %add_ln10_33

]]></Node>
<StgValue><ssdm name="add_ln8_37"/></StgValue>
</operation>

<operation id="796" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:826 %add_ln8_38 = add i32 %or_ln11_34, i32 %add_ln10_34

]]></Node>
<StgValue><ssdm name="add_ln8_38"/></StgValue>
</operation>

<operation id="797" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:827 %xor_ln8_38 = xor i32 %add_ln8_38, i32 %or_ln10_32

]]></Node>
<StgValue><ssdm name="xor_ln8_38"/></StgValue>
</operation>

<operation id="798" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="32">
<![CDATA[
entry:828 %trunc_ln8_38 = trunc i32 %xor_ln8_38

]]></Node>
<StgValue><ssdm name="trunc_ln8_38"/></StgValue>
</operation>

<operation id="799" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:829 %lshr_ln8_37 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_38, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_37"/></StgValue>
</operation>

<operation id="800" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:846 %add_ln8_39 = add i32 %add_ln10_35, i32 %or_ln11_31

]]></Node>
<StgValue><ssdm name="add_ln8_39"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="801" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:790 %or_ln8_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_36, i16 %lshr_ln8_35

]]></Node>
<StgValue><ssdm name="or_ln8_35"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:791 %add_ln9_36 = add i32 %or_ln8_35, i32 %add_ln11_34

]]></Node>
<StgValue><ssdm name="add_ln9_36"/></StgValue>
</operation>

<operation id="803" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:792 %xor_ln9_36 = xor i32 %add_ln9_36, i32 %or_ln11_32

]]></Node>
<StgValue><ssdm name="xor_ln9_36"/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="20" op_0_bw="32">
<![CDATA[
entry:793 %trunc_ln9_36 = trunc i32 %xor_ln9_36

]]></Node>
<StgValue><ssdm name="trunc_ln9_36"/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:794 %lshr_ln9_35 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_36, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_35"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:795 %or_ln9_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_36, i12 %lshr_ln9_35

]]></Node>
<StgValue><ssdm name="or_ln9_35"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:796 %add_ln10_36 = add i32 %or_ln9_35, i32 %add_ln8_36

]]></Node>
<StgValue><ssdm name="add_ln10_36"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:807 %xor_ln8_37 = xor i32 %add_ln8_37, i32 %or_ln10_31

]]></Node>
<StgValue><ssdm name="xor_ln8_37"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="32">
<![CDATA[
entry:808 %trunc_ln8_37 = trunc i32 %xor_ln8_37

]]></Node>
<StgValue><ssdm name="trunc_ln8_37"/></StgValue>
</operation>

<operation id="810" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:809 %lshr_ln8_36 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_37, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_36"/></StgValue>
</operation>

<operation id="811" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:810 %or_ln8_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_37, i16 %lshr_ln8_36

]]></Node>
<StgValue><ssdm name="or_ln8_36"/></StgValue>
</operation>

<operation id="812" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:811 %add_ln9_37 = add i32 %or_ln8_36, i32 %add_ln11_35

]]></Node>
<StgValue><ssdm name="add_ln9_37"/></StgValue>
</operation>

<operation id="813" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:812 %xor_ln9_37 = xor i32 %add_ln9_37, i32 %or_ln11_33

]]></Node>
<StgValue><ssdm name="xor_ln9_37"/></StgValue>
</operation>

<operation id="814" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="20" op_0_bw="32">
<![CDATA[
entry:813 %trunc_ln9_37 = trunc i32 %xor_ln9_37

]]></Node>
<StgValue><ssdm name="trunc_ln9_37"/></StgValue>
</operation>

<operation id="815" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:814 %lshr_ln9_36 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_37, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_36"/></StgValue>
</operation>

<operation id="816" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:830 %or_ln8_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_38, i16 %lshr_ln8_37

]]></Node>
<StgValue><ssdm name="or_ln8_37"/></StgValue>
</operation>

<operation id="817" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:831 %add_ln9_38 = add i32 %or_ln8_37, i32 %add_ln11_32

]]></Node>
<StgValue><ssdm name="add_ln9_38"/></StgValue>
</operation>

<operation id="818" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:832 %xor_ln9_38 = xor i32 %add_ln9_38, i32 %or_ln11_34

]]></Node>
<StgValue><ssdm name="xor_ln9_38"/></StgValue>
</operation>

<operation id="819" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="20" op_0_bw="32">
<![CDATA[
entry:833 %trunc_ln9_38 = trunc i32 %xor_ln9_38

]]></Node>
<StgValue><ssdm name="trunc_ln9_38"/></StgValue>
</operation>

<operation id="820" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:834 %lshr_ln9_37 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_38, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_37"/></StgValue>
</operation>

<operation id="821" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:835 %or_ln9_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_38, i12 %lshr_ln9_37

]]></Node>
<StgValue><ssdm name="or_ln9_37"/></StgValue>
</operation>

<operation id="822" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:836 %add_ln10_38 = add i32 %or_ln9_37, i32 %add_ln8_38

]]></Node>
<StgValue><ssdm name="add_ln10_38"/></StgValue>
</operation>

<operation id="823" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:847 %xor_ln8_39 = xor i32 %add_ln8_39, i32 %or_ln10_33

]]></Node>
<StgValue><ssdm name="xor_ln8_39"/></StgValue>
</operation>

<operation id="824" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="32">
<![CDATA[
entry:848 %trunc_ln8_39 = trunc i32 %xor_ln8_39

]]></Node>
<StgValue><ssdm name="trunc_ln8_39"/></StgValue>
</operation>

<operation id="825" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:849 %lshr_ln8_38 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_39, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_38"/></StgValue>
</operation>

<operation id="826" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:850 %or_ln8_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_39, i16 %lshr_ln8_38

]]></Node>
<StgValue><ssdm name="or_ln8_38"/></StgValue>
</operation>

<operation id="827" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:851 %add_ln9_39 = add i32 %or_ln8_38, i32 %add_ln11_33

]]></Node>
<StgValue><ssdm name="add_ln9_39"/></StgValue>
</operation>

<operation id="828" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:852 %xor_ln9_39 = xor i32 %add_ln9_39, i32 %or_ln11_31

]]></Node>
<StgValue><ssdm name="xor_ln9_39"/></StgValue>
</operation>

<operation id="829" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="20" op_0_bw="32">
<![CDATA[
entry:853 %trunc_ln9_39 = trunc i32 %xor_ln9_39

]]></Node>
<StgValue><ssdm name="trunc_ln9_39"/></StgValue>
</operation>

<operation id="830" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:854 %lshr_ln9_38 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_39, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_38"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="831" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:797 %xor_ln10_36 = xor i32 %add_ln10_36, i32 %or_ln8_35

]]></Node>
<StgValue><ssdm name="xor_ln10_36"/></StgValue>
</operation>

<operation id="832" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="24" op_0_bw="32">
<![CDATA[
entry:798 %trunc_ln10_36 = trunc i32 %xor_ln10_36

]]></Node>
<StgValue><ssdm name="trunc_ln10_36"/></StgValue>
</operation>

<operation id="833" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:799 %lshr_ln10_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_36, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_35"/></StgValue>
</operation>

<operation id="834" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:800 %or_ln10_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_36, i8 %lshr_ln10_35

]]></Node>
<StgValue><ssdm name="or_ln10_35"/></StgValue>
</operation>

<operation id="835" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:801 %add_ln11_36 = add i32 %or_ln10_35, i32 %add_ln9_36

]]></Node>
<StgValue><ssdm name="add_ln11_36"/></StgValue>
</operation>

<operation id="836" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:802 %xor_ln11_36 = xor i32 %add_ln11_36, i32 %or_ln9_35

]]></Node>
<StgValue><ssdm name="xor_ln11_36"/></StgValue>
</operation>

<operation id="837" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="25" op_0_bw="32">
<![CDATA[
entry:803 %trunc_ln11_36 = trunc i32 %xor_ln11_36

]]></Node>
<StgValue><ssdm name="trunc_ln11_36"/></StgValue>
</operation>

<operation id="838" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:804 %lshr_ln11_35 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_36, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_35"/></StgValue>
</operation>

<operation id="839" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:815 %or_ln9_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_37, i12 %lshr_ln9_36

]]></Node>
<StgValue><ssdm name="or_ln9_36"/></StgValue>
</operation>

<operation id="840" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:816 %add_ln10_37 = add i32 %or_ln9_36, i32 %add_ln8_37

]]></Node>
<StgValue><ssdm name="add_ln10_37"/></StgValue>
</operation>

<operation id="841" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:817 %xor_ln10_37 = xor i32 %add_ln10_37, i32 %or_ln8_36

]]></Node>
<StgValue><ssdm name="xor_ln10_37"/></StgValue>
</operation>

<operation id="842" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="24" op_0_bw="32">
<![CDATA[
entry:818 %trunc_ln10_37 = trunc i32 %xor_ln10_37

]]></Node>
<StgValue><ssdm name="trunc_ln10_37"/></StgValue>
</operation>

<operation id="843" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:819 %lshr_ln10_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_37, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_36"/></StgValue>
</operation>

<operation id="844" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:820 %or_ln10_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_37, i8 %lshr_ln10_36

]]></Node>
<StgValue><ssdm name="or_ln10_36"/></StgValue>
</operation>

<operation id="845" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:821 %add_ln11_37 = add i32 %or_ln10_36, i32 %add_ln9_37

]]></Node>
<StgValue><ssdm name="add_ln11_37"/></StgValue>
</operation>

<operation id="846" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:837 %xor_ln10_38 = xor i32 %add_ln10_38, i32 %or_ln8_37

]]></Node>
<StgValue><ssdm name="xor_ln10_38"/></StgValue>
</operation>

<operation id="847" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="24" op_0_bw="32">
<![CDATA[
entry:838 %trunc_ln10_38 = trunc i32 %xor_ln10_38

]]></Node>
<StgValue><ssdm name="trunc_ln10_38"/></StgValue>
</operation>

<operation id="848" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:839 %lshr_ln10_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_38, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_37"/></StgValue>
</operation>

<operation id="849" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:840 %or_ln10_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_38, i8 %lshr_ln10_37

]]></Node>
<StgValue><ssdm name="or_ln10_37"/></StgValue>
</operation>

<operation id="850" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:841 %add_ln11_38 = add i32 %or_ln10_37, i32 %add_ln9_38

]]></Node>
<StgValue><ssdm name="add_ln11_38"/></StgValue>
</operation>

<operation id="851" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:842 %xor_ln11_38 = xor i32 %add_ln11_38, i32 %or_ln9_37

]]></Node>
<StgValue><ssdm name="xor_ln11_38"/></StgValue>
</operation>

<operation id="852" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="25" op_0_bw="32">
<![CDATA[
entry:843 %trunc_ln11_38 = trunc i32 %xor_ln11_38

]]></Node>
<StgValue><ssdm name="trunc_ln11_38"/></StgValue>
</operation>

<operation id="853" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:844 %lshr_ln11_37 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_38, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_37"/></StgValue>
</operation>

<operation id="854" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:855 %or_ln9_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_39, i12 %lshr_ln9_38

]]></Node>
<StgValue><ssdm name="or_ln9_38"/></StgValue>
</operation>

<operation id="855" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:856 %add_ln10_39 = add i32 %or_ln9_38, i32 %add_ln8_39

]]></Node>
<StgValue><ssdm name="add_ln10_39"/></StgValue>
</operation>

<operation id="856" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:857 %xor_ln10_39 = xor i32 %add_ln10_39, i32 %or_ln8_38

]]></Node>
<StgValue><ssdm name="xor_ln10_39"/></StgValue>
</operation>

<operation id="857" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="24" op_0_bw="32">
<![CDATA[
entry:858 %trunc_ln10_39 = trunc i32 %xor_ln10_39

]]></Node>
<StgValue><ssdm name="trunc_ln10_39"/></StgValue>
</operation>

<operation id="858" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:859 %lshr_ln10_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_39, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_38"/></StgValue>
</operation>

<operation id="859" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:860 %or_ln10_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_39, i8 %lshr_ln10_38

]]></Node>
<StgValue><ssdm name="or_ln10_38"/></StgValue>
</operation>

<operation id="860" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:861 %add_ln11_39 = add i32 %or_ln10_38, i32 %add_ln9_39

]]></Node>
<StgValue><ssdm name="add_ln11_39"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="861" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:805 %or_ln11_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_36, i7 %lshr_ln11_35

]]></Node>
<StgValue><ssdm name="or_ln11_35"/></StgValue>
</operation>

<operation id="862" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:822 %xor_ln11_37 = xor i32 %add_ln11_37, i32 %or_ln9_36

]]></Node>
<StgValue><ssdm name="xor_ln11_37"/></StgValue>
</operation>

<operation id="863" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="25" op_0_bw="32">
<![CDATA[
entry:823 %trunc_ln11_37 = trunc i32 %xor_ln11_37

]]></Node>
<StgValue><ssdm name="trunc_ln11_37"/></StgValue>
</operation>

<operation id="864" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:824 %lshr_ln11_36 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_37, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_36"/></StgValue>
</operation>

<operation id="865" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:825 %or_ln11_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_37, i7 %lshr_ln11_36

]]></Node>
<StgValue><ssdm name="or_ln11_36"/></StgValue>
</operation>

<operation id="866" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:845 %or_ln11_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_38, i7 %lshr_ln11_37

]]></Node>
<StgValue><ssdm name="or_ln11_37"/></StgValue>
</operation>

<operation id="867" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:862 %xor_ln11_39 = xor i32 %add_ln11_39, i32 %or_ln9_38

]]></Node>
<StgValue><ssdm name="xor_ln11_39"/></StgValue>
</operation>

<operation id="868" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="25" op_0_bw="32">
<![CDATA[
entry:863 %trunc_ln11_39 = trunc i32 %xor_ln11_39

]]></Node>
<StgValue><ssdm name="trunc_ln11_39"/></StgValue>
</operation>

<operation id="869" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:864 %lshr_ln11_38 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_39, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_38"/></StgValue>
</operation>

<operation id="870" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:865 %or_ln11_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_39, i7 %lshr_ln11_38

]]></Node>
<StgValue><ssdm name="or_ln11_38"/></StgValue>
</operation>

<operation id="871" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:866 %add_ln8_40 = add i32 %or_ln11_38, i32 %add_ln10_36

]]></Node>
<StgValue><ssdm name="add_ln8_40"/></StgValue>
</operation>

<operation id="872" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:867 %xor_ln8_40 = xor i32 %add_ln8_40, i32 %or_ln10_36

]]></Node>
<StgValue><ssdm name="xor_ln8_40"/></StgValue>
</operation>

<operation id="873" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="32">
<![CDATA[
entry:868 %trunc_ln8_40 = trunc i32 %xor_ln8_40

]]></Node>
<StgValue><ssdm name="trunc_ln8_40"/></StgValue>
</operation>

<operation id="874" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:869 %lshr_ln8_39 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_40, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_39"/></StgValue>
</operation>

<operation id="875" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:870 %or_ln8_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_40, i16 %lshr_ln8_39

]]></Node>
<StgValue><ssdm name="or_ln8_39"/></StgValue>
</operation>

<operation id="876" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:886 %add_ln8_41 = add i32 %or_ln11_35, i32 %add_ln10_37

]]></Node>
<StgValue><ssdm name="add_ln8_41"/></StgValue>
</operation>

<operation id="877" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:887 %xor_ln8_41 = xor i32 %or_ln10_37, i32 %add_ln8_41

]]></Node>
<StgValue><ssdm name="xor_ln8_41"/></StgValue>
</operation>

<operation id="878" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="32">
<![CDATA[
entry:888 %trunc_ln8_41 = trunc i32 %xor_ln8_41

]]></Node>
<StgValue><ssdm name="trunc_ln8_41"/></StgValue>
</operation>

<operation id="879" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:889 %lshr_ln8_40 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_41, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_40"/></StgValue>
</operation>

<operation id="880" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:890 %or_ln8_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_41, i16 %lshr_ln8_40

]]></Node>
<StgValue><ssdm name="or_ln8_40"/></StgValue>
</operation>

<operation id="881" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:891 %add_ln9_41 = add i32 %or_ln8_40, i32 %add_ln11_39

]]></Node>
<StgValue><ssdm name="add_ln9_41"/></StgValue>
</operation>

<operation id="882" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:906 %add_ln8_42 = add i32 %or_ln11_36, i32 %add_ln10_38

]]></Node>
<StgValue><ssdm name="add_ln8_42"/></StgValue>
</operation>

<operation id="883" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:907 %xor_ln8_42 = xor i32 %add_ln8_42, i32 %or_ln10_38

]]></Node>
<StgValue><ssdm name="xor_ln8_42"/></StgValue>
</operation>

<operation id="884" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="32">
<![CDATA[
entry:908 %trunc_ln8_42 = trunc i32 %xor_ln8_42

]]></Node>
<StgValue><ssdm name="trunc_ln8_42"/></StgValue>
</operation>

<operation id="885" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:909 %lshr_ln8_41 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_42, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_41"/></StgValue>
</operation>

<operation id="886" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:910 %or_ln8_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_42, i16 %lshr_ln8_41

]]></Node>
<StgValue><ssdm name="or_ln8_41"/></StgValue>
</operation>

<operation id="887" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:926 %add_ln8_43 = add i32 %or_ln11_37, i32 %add_ln10_39

]]></Node>
<StgValue><ssdm name="add_ln8_43"/></StgValue>
</operation>

<operation id="888" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:927 %xor_ln8_43 = xor i32 %add_ln8_43, i32 %or_ln10_35

]]></Node>
<StgValue><ssdm name="xor_ln8_43"/></StgValue>
</operation>

<operation id="889" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="32">
<![CDATA[
entry:928 %trunc_ln8_43 = trunc i32 %xor_ln8_43

]]></Node>
<StgValue><ssdm name="trunc_ln8_43"/></StgValue>
</operation>

<operation id="890" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:929 %lshr_ln8_42 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_43, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_42"/></StgValue>
</operation>

<operation id="891" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:930 %or_ln8_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_43, i16 %lshr_ln8_42

]]></Node>
<StgValue><ssdm name="or_ln8_42"/></StgValue>
</operation>

<operation id="892" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:931 %add_ln9_43 = add i32 %or_ln8_42, i32 %add_ln11_37

]]></Node>
<StgValue><ssdm name="add_ln9_43"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="893" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:871 %add_ln9_40 = add i32 %add_ln11_38, i32 %or_ln8_39

]]></Node>
<StgValue><ssdm name="add_ln9_40"/></StgValue>
</operation>

<operation id="894" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:872 %xor_ln9_40 = xor i32 %add_ln9_40, i32 %or_ln11_38

]]></Node>
<StgValue><ssdm name="xor_ln9_40"/></StgValue>
</operation>

<operation id="895" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="20" op_0_bw="32">
<![CDATA[
entry:873 %trunc_ln9_40 = trunc i32 %xor_ln9_40

]]></Node>
<StgValue><ssdm name="trunc_ln9_40"/></StgValue>
</operation>

<operation id="896" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:874 %lshr_ln9_39 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_40, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_39"/></StgValue>
</operation>

<operation id="897" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:875 %or_ln9_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_40, i12 %lshr_ln9_39

]]></Node>
<StgValue><ssdm name="or_ln9_39"/></StgValue>
</operation>

<operation id="898" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:876 %add_ln10_40 = add i32 %or_ln9_39, i32 %add_ln8_40

]]></Node>
<StgValue><ssdm name="add_ln10_40"/></StgValue>
</operation>

<operation id="899" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:892 %xor_ln9_41 = xor i32 %add_ln9_41, i32 %or_ln11_35

]]></Node>
<StgValue><ssdm name="xor_ln9_41"/></StgValue>
</operation>

<operation id="900" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="20" op_0_bw="32">
<![CDATA[
entry:893 %trunc_ln9_41 = trunc i32 %xor_ln9_41

]]></Node>
<StgValue><ssdm name="trunc_ln9_41"/></StgValue>
</operation>

<operation id="901" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:894 %lshr_ln9_40 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_41, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_40"/></StgValue>
</operation>

<operation id="902" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:895 %or_ln9_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_41, i12 %lshr_ln9_40

]]></Node>
<StgValue><ssdm name="or_ln9_40"/></StgValue>
</operation>

<operation id="903" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:896 %add_ln10_41 = add i32 %or_ln9_40, i32 %add_ln8_41

]]></Node>
<StgValue><ssdm name="add_ln10_41"/></StgValue>
</operation>

<operation id="904" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:897 %xor_ln10_41 = xor i32 %add_ln10_41, i32 %or_ln8_40

]]></Node>
<StgValue><ssdm name="xor_ln10_41"/></StgValue>
</operation>

<operation id="905" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="24" op_0_bw="32">
<![CDATA[
entry:898 %trunc_ln10_41 = trunc i32 %xor_ln10_41

]]></Node>
<StgValue><ssdm name="trunc_ln10_41"/></StgValue>
</operation>

<operation id="906" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:899 %lshr_ln10_40 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_41, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_40"/></StgValue>
</operation>

<operation id="907" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:900 %or_ln10_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_41, i8 %lshr_ln10_40

]]></Node>
<StgValue><ssdm name="or_ln10_40"/></StgValue>
</operation>

<operation id="908" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:911 %add_ln9_42 = add i32 %or_ln8_41, i32 %add_ln11_36

]]></Node>
<StgValue><ssdm name="add_ln9_42"/></StgValue>
</operation>

<operation id="909" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:912 %xor_ln9_42 = xor i32 %add_ln9_42, i32 %or_ln11_36

]]></Node>
<StgValue><ssdm name="xor_ln9_42"/></StgValue>
</operation>

<operation id="910" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="20" op_0_bw="32">
<![CDATA[
entry:913 %trunc_ln9_42 = trunc i32 %xor_ln9_42

]]></Node>
<StgValue><ssdm name="trunc_ln9_42"/></StgValue>
</operation>

<operation id="911" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:914 %lshr_ln9_41 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_42, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_41"/></StgValue>
</operation>

<operation id="912" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:915 %or_ln9_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_42, i12 %lshr_ln9_41

]]></Node>
<StgValue><ssdm name="or_ln9_41"/></StgValue>
</operation>

<operation id="913" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:916 %add_ln10_42 = add i32 %or_ln9_41, i32 %add_ln8_42

]]></Node>
<StgValue><ssdm name="add_ln10_42"/></StgValue>
</operation>

<operation id="914" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:932 %xor_ln9_43 = xor i32 %add_ln9_43, i32 %or_ln11_37

]]></Node>
<StgValue><ssdm name="xor_ln9_43"/></StgValue>
</operation>

<operation id="915" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="20" op_0_bw="32">
<![CDATA[
entry:933 %trunc_ln9_43 = trunc i32 %xor_ln9_43

]]></Node>
<StgValue><ssdm name="trunc_ln9_43"/></StgValue>
</operation>

<operation id="916" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:934 %lshr_ln9_42 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_43, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_42"/></StgValue>
</operation>

<operation id="917" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:935 %or_ln9_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_43, i12 %lshr_ln9_42

]]></Node>
<StgValue><ssdm name="or_ln9_42"/></StgValue>
</operation>

<operation id="918" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:936 %add_ln10_43 = add i32 %or_ln9_42, i32 %add_ln8_43

]]></Node>
<StgValue><ssdm name="add_ln10_43"/></StgValue>
</operation>

<operation id="919" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:937 %xor_ln10_43 = xor i32 %add_ln10_43, i32 %or_ln8_42

]]></Node>
<StgValue><ssdm name="xor_ln10_43"/></StgValue>
</operation>

<operation id="920" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="24" op_0_bw="32">
<![CDATA[
entry:938 %trunc_ln10_43 = trunc i32 %xor_ln10_43

]]></Node>
<StgValue><ssdm name="trunc_ln10_43"/></StgValue>
</operation>

<operation id="921" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:939 %lshr_ln10_42 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_43, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_42"/></StgValue>
</operation>

<operation id="922" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:940 %or_ln10_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_43, i8 %lshr_ln10_42

]]></Node>
<StgValue><ssdm name="or_ln10_42"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="923" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:877 %xor_ln10_40 = xor i32 %add_ln10_40, i32 %or_ln8_39

]]></Node>
<StgValue><ssdm name="xor_ln10_40"/></StgValue>
</operation>

<operation id="924" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="24" op_0_bw="32">
<![CDATA[
entry:878 %trunc_ln10_40 = trunc i32 %xor_ln10_40

]]></Node>
<StgValue><ssdm name="trunc_ln10_40"/></StgValue>
</operation>

<operation id="925" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:879 %lshr_ln10_39 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_40, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_39"/></StgValue>
</operation>

<operation id="926" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:880 %or_ln10_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_40, i8 %lshr_ln10_39

]]></Node>
<StgValue><ssdm name="or_ln10_39"/></StgValue>
</operation>

<operation id="927" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:881 %add_ln11_40 = add i32 %or_ln10_39, i32 %add_ln9_40

]]></Node>
<StgValue><ssdm name="add_ln11_40"/></StgValue>
</operation>

<operation id="928" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:882 %xor_ln11_40 = xor i32 %add_ln11_40, i32 %or_ln9_39

]]></Node>
<StgValue><ssdm name="xor_ln11_40"/></StgValue>
</operation>

<operation id="929" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="25" op_0_bw="32">
<![CDATA[
entry:883 %trunc_ln11_40 = trunc i32 %xor_ln11_40

]]></Node>
<StgValue><ssdm name="trunc_ln11_40"/></StgValue>
</operation>

<operation id="930" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:884 %lshr_ln11_39 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_40, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_39"/></StgValue>
</operation>

<operation id="931" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:901 %add_ln11_41 = add i32 %or_ln10_40, i32 %add_ln9_41

]]></Node>
<StgValue><ssdm name="add_ln11_41"/></StgValue>
</operation>

<operation id="932" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:902 %xor_ln11_41 = xor i32 %add_ln11_41, i32 %or_ln9_40

]]></Node>
<StgValue><ssdm name="xor_ln11_41"/></StgValue>
</operation>

<operation id="933" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="25" op_0_bw="32">
<![CDATA[
entry:903 %trunc_ln11_41 = trunc i32 %xor_ln11_41

]]></Node>
<StgValue><ssdm name="trunc_ln11_41"/></StgValue>
</operation>

<operation id="934" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:904 %lshr_ln11_40 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_41, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_40"/></StgValue>
</operation>

<operation id="935" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:905 %or_ln11_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_41, i7 %lshr_ln11_40

]]></Node>
<StgValue><ssdm name="or_ln11_40"/></StgValue>
</operation>

<operation id="936" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:917 %xor_ln10_42 = xor i32 %add_ln10_42, i32 %or_ln8_41

]]></Node>
<StgValue><ssdm name="xor_ln10_42"/></StgValue>
</operation>

<operation id="937" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="24" op_0_bw="32">
<![CDATA[
entry:918 %trunc_ln10_42 = trunc i32 %xor_ln10_42

]]></Node>
<StgValue><ssdm name="trunc_ln10_42"/></StgValue>
</operation>

<operation id="938" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:919 %lshr_ln10_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_42, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_41"/></StgValue>
</operation>

<operation id="939" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:920 %or_ln10_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_42, i8 %lshr_ln10_41

]]></Node>
<StgValue><ssdm name="or_ln10_41"/></StgValue>
</operation>

<operation id="940" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:921 %add_ln11_42 = add i32 %or_ln10_41, i32 %add_ln9_42

]]></Node>
<StgValue><ssdm name="add_ln11_42"/></StgValue>
</operation>

<operation id="941" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:922 %xor_ln11_42 = xor i32 %add_ln11_42, i32 %or_ln9_41

]]></Node>
<StgValue><ssdm name="xor_ln11_42"/></StgValue>
</operation>

<operation id="942" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="25" op_0_bw="32">
<![CDATA[
entry:923 %trunc_ln11_42 = trunc i32 %xor_ln11_42

]]></Node>
<StgValue><ssdm name="trunc_ln11_42"/></StgValue>
</operation>

<operation id="943" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:924 %lshr_ln11_41 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_42, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_41"/></StgValue>
</operation>

<operation id="944" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:941 %add_ln11_43 = add i32 %or_ln10_42, i32 %add_ln9_43

]]></Node>
<StgValue><ssdm name="add_ln11_43"/></StgValue>
</operation>

<operation id="945" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:942 %xor_ln11_43 = xor i32 %add_ln11_43, i32 %or_ln9_42

]]></Node>
<StgValue><ssdm name="xor_ln11_43"/></StgValue>
</operation>

<operation id="946" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="25" op_0_bw="32">
<![CDATA[
entry:943 %trunc_ln11_43 = trunc i32 %xor_ln11_43

]]></Node>
<StgValue><ssdm name="trunc_ln11_43"/></StgValue>
</operation>

<operation id="947" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:944 %lshr_ln11_42 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_43, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_42"/></StgValue>
</operation>

<operation id="948" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:945 %or_ln11_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_43, i7 %lshr_ln11_42

]]></Node>
<StgValue><ssdm name="or_ln11_42"/></StgValue>
</operation>

<operation id="949" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:946 %add_ln8_44 = add i32 %or_ln11_40, i32 %add_ln10_40

]]></Node>
<StgValue><ssdm name="add_ln8_44"/></StgValue>
</operation>

<operation id="950" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:986 %add_ln8_46 = add i32 %or_ln11_42, i32 %add_ln10_42

]]></Node>
<StgValue><ssdm name="add_ln8_46"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="951" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:885 %or_ln11_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_40, i7 %lshr_ln11_39

]]></Node>
<StgValue><ssdm name="or_ln11_39"/></StgValue>
</operation>

<operation id="952" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:925 %or_ln11_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_42, i7 %lshr_ln11_41

]]></Node>
<StgValue><ssdm name="or_ln11_41"/></StgValue>
</operation>

<operation id="953" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:947 %xor_ln8_44 = xor i32 %or_ln10_42, i32 %add_ln8_44

]]></Node>
<StgValue><ssdm name="xor_ln8_44"/></StgValue>
</operation>

<operation id="954" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="32">
<![CDATA[
entry:948 %trunc_ln8_44 = trunc i32 %xor_ln8_44

]]></Node>
<StgValue><ssdm name="trunc_ln8_44"/></StgValue>
</operation>

<operation id="955" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:949 %lshr_ln8_43 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_44, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_43"/></StgValue>
</operation>

<operation id="956" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:950 %or_ln8_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_44, i16 %lshr_ln8_43

]]></Node>
<StgValue><ssdm name="or_ln8_43"/></StgValue>
</operation>

<operation id="957" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:951 %add_ln9_44 = add i32 %or_ln8_43, i32 %add_ln11_42

]]></Node>
<StgValue><ssdm name="add_ln9_44"/></StgValue>
</operation>

<operation id="958" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:952 %xor_ln9_44 = xor i32 %add_ln9_44, i32 %or_ln11_40

]]></Node>
<StgValue><ssdm name="xor_ln9_44"/></StgValue>
</operation>

<operation id="959" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="20" op_0_bw="32">
<![CDATA[
entry:953 %trunc_ln9_44 = trunc i32 %xor_ln9_44

]]></Node>
<StgValue><ssdm name="trunc_ln9_44"/></StgValue>
</operation>

<operation id="960" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:954 %lshr_ln9_43 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_44, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_43"/></StgValue>
</operation>

<operation id="961" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:955 %or_ln9_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_44, i12 %lshr_ln9_43

]]></Node>
<StgValue><ssdm name="or_ln9_43"/></StgValue>
</operation>

<operation id="962" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:966 %add_ln8_45 = add i32 %or_ln11_41, i32 %add_ln10_41

]]></Node>
<StgValue><ssdm name="add_ln8_45"/></StgValue>
</operation>

<operation id="963" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:967 %xor_ln8_45 = xor i32 %add_ln8_45, i32 %or_ln10_39

]]></Node>
<StgValue><ssdm name="xor_ln8_45"/></StgValue>
</operation>

<operation id="964" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="32">
<![CDATA[
entry:968 %trunc_ln8_45 = trunc i32 %xor_ln8_45

]]></Node>
<StgValue><ssdm name="trunc_ln8_45"/></StgValue>
</operation>

<operation id="965" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:969 %lshr_ln8_44 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_45, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_44"/></StgValue>
</operation>

<operation id="966" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:970 %or_ln8_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_45, i16 %lshr_ln8_44

]]></Node>
<StgValue><ssdm name="or_ln8_44"/></StgValue>
</operation>

<operation id="967" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:971 %add_ln9_45 = add i32 %or_ln8_44, i32 %add_ln11_43

]]></Node>
<StgValue><ssdm name="add_ln9_45"/></StgValue>
</operation>

<operation id="968" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:987 %xor_ln8_46 = xor i32 %add_ln8_46, i32 %or_ln10_40

]]></Node>
<StgValue><ssdm name="xor_ln8_46"/></StgValue>
</operation>

<operation id="969" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="32">
<![CDATA[
entry:988 %trunc_ln8_46 = trunc i32 %xor_ln8_46

]]></Node>
<StgValue><ssdm name="trunc_ln8_46"/></StgValue>
</operation>

<operation id="970" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:989 %lshr_ln8_45 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_46, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_45"/></StgValue>
</operation>

<operation id="971" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:990 %or_ln8_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_46, i16 %lshr_ln8_45

]]></Node>
<StgValue><ssdm name="or_ln8_45"/></StgValue>
</operation>

<operation id="972" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:991 %add_ln9_46 = add i32 %or_ln8_45, i32 %add_ln11_40

]]></Node>
<StgValue><ssdm name="add_ln9_46"/></StgValue>
</operation>

<operation id="973" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:992 %xor_ln9_46 = xor i32 %add_ln9_46, i32 %or_ln11_42

]]></Node>
<StgValue><ssdm name="xor_ln9_46"/></StgValue>
</operation>

<operation id="974" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="20" op_0_bw="32">
<![CDATA[
entry:993 %trunc_ln9_46 = trunc i32 %xor_ln9_46

]]></Node>
<StgValue><ssdm name="trunc_ln9_46"/></StgValue>
</operation>

<operation id="975" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:994 %lshr_ln9_45 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_46, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_45"/></StgValue>
</operation>

<operation id="976" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1006 %add_ln8_47 = add i32 %add_ln10_43, i32 %or_ln11_39

]]></Node>
<StgValue><ssdm name="add_ln8_47"/></StgValue>
</operation>

<operation id="977" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1007 %xor_ln8_47 = xor i32 %add_ln8_47, i32 %or_ln10_41

]]></Node>
<StgValue><ssdm name="xor_ln8_47"/></StgValue>
</operation>

<operation id="978" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="32">
<![CDATA[
entry:1008 %trunc_ln8_47 = trunc i32 %xor_ln8_47

]]></Node>
<StgValue><ssdm name="trunc_ln8_47"/></StgValue>
</operation>

<operation id="979" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1009 %lshr_ln8_46 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_47, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_46"/></StgValue>
</operation>

<operation id="980" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1010 %or_ln8_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_47, i16 %lshr_ln8_46

]]></Node>
<StgValue><ssdm name="or_ln8_46"/></StgValue>
</operation>

<operation id="981" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1011 %add_ln9_47 = add i32 %or_ln8_46, i32 %add_ln11_41

]]></Node>
<StgValue><ssdm name="add_ln9_47"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="982" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:956 %add_ln10_44 = add i32 %or_ln9_43, i32 %add_ln8_44

]]></Node>
<StgValue><ssdm name="add_ln10_44"/></StgValue>
</operation>

<operation id="983" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:957 %xor_ln10_44 = xor i32 %add_ln10_44, i32 %or_ln8_43

]]></Node>
<StgValue><ssdm name="xor_ln10_44"/></StgValue>
</operation>

<operation id="984" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="24" op_0_bw="32">
<![CDATA[
entry:958 %trunc_ln10_44 = trunc i32 %xor_ln10_44

]]></Node>
<StgValue><ssdm name="trunc_ln10_44"/></StgValue>
</operation>

<operation id="985" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:959 %lshr_ln10_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_44, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_43"/></StgValue>
</operation>

<operation id="986" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:972 %xor_ln9_45 = xor i32 %add_ln9_45, i32 %or_ln11_41

]]></Node>
<StgValue><ssdm name="xor_ln9_45"/></StgValue>
</operation>

<operation id="987" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="20" op_0_bw="32">
<![CDATA[
entry:973 %trunc_ln9_45 = trunc i32 %xor_ln9_45

]]></Node>
<StgValue><ssdm name="trunc_ln9_45"/></StgValue>
</operation>

<operation id="988" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:974 %lshr_ln9_44 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_45, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_44"/></StgValue>
</operation>

<operation id="989" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:975 %or_ln9_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_45, i12 %lshr_ln9_44

]]></Node>
<StgValue><ssdm name="or_ln9_44"/></StgValue>
</operation>

<operation id="990" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:976 %add_ln10_45 = add i32 %or_ln9_44, i32 %add_ln8_45

]]></Node>
<StgValue><ssdm name="add_ln10_45"/></StgValue>
</operation>

<operation id="991" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:977 %xor_ln10_45 = xor i32 %add_ln10_45, i32 %or_ln8_44

]]></Node>
<StgValue><ssdm name="xor_ln10_45"/></StgValue>
</operation>

<operation id="992" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="24" op_0_bw="32">
<![CDATA[
entry:978 %trunc_ln10_45 = trunc i32 %xor_ln10_45

]]></Node>
<StgValue><ssdm name="trunc_ln10_45"/></StgValue>
</operation>

<operation id="993" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:979 %lshr_ln10_44 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_45, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_44"/></StgValue>
</operation>

<operation id="994" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:995 %or_ln9_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_46, i12 %lshr_ln9_45

]]></Node>
<StgValue><ssdm name="or_ln9_45"/></StgValue>
</operation>

<operation id="995" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:996 %add_ln10_46 = add i32 %or_ln9_45, i32 %add_ln8_46

]]></Node>
<StgValue><ssdm name="add_ln10_46"/></StgValue>
</operation>

<operation id="996" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:997 %xor_ln10_46 = xor i32 %add_ln10_46, i32 %or_ln8_45

]]></Node>
<StgValue><ssdm name="xor_ln10_46"/></StgValue>
</operation>

<operation id="997" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="24" op_0_bw="32">
<![CDATA[
entry:998 %trunc_ln10_46 = trunc i32 %xor_ln10_46

]]></Node>
<StgValue><ssdm name="trunc_ln10_46"/></StgValue>
</operation>

<operation id="998" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:999 %lshr_ln10_45 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_46, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_45"/></StgValue>
</operation>

<operation id="999" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1000 %or_ln10_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_46, i8 %lshr_ln10_45

]]></Node>
<StgValue><ssdm name="or_ln10_45"/></StgValue>
</operation>

<operation id="1000" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1001 %add_ln11_46 = add i32 %or_ln10_45, i32 %add_ln9_46

]]></Node>
<StgValue><ssdm name="add_ln11_46"/></StgValue>
</operation>

<operation id="1001" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1012 %xor_ln9_47 = xor i32 %add_ln9_47, i32 %or_ln11_39

]]></Node>
<StgValue><ssdm name="xor_ln9_47"/></StgValue>
</operation>

<operation id="1002" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="20" op_0_bw="32">
<![CDATA[
entry:1013 %trunc_ln9_47 = trunc i32 %xor_ln9_47

]]></Node>
<StgValue><ssdm name="trunc_ln9_47"/></StgValue>
</operation>

<operation id="1003" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1014 %lshr_ln9_46 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_47, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_46"/></StgValue>
</operation>

<operation id="1004" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1015 %or_ln9_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_47, i12 %lshr_ln9_46

]]></Node>
<StgValue><ssdm name="or_ln9_46"/></StgValue>
</operation>

<operation id="1005" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1016 %add_ln10_47 = add i32 %or_ln9_46, i32 %add_ln8_47

]]></Node>
<StgValue><ssdm name="add_ln10_47"/></StgValue>
</operation>

<operation id="1006" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1017 %xor_ln10_47 = xor i32 %add_ln10_47, i32 %or_ln8_46

]]></Node>
<StgValue><ssdm name="xor_ln10_47"/></StgValue>
</operation>

<operation id="1007" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="24" op_0_bw="32">
<![CDATA[
entry:1018 %trunc_ln10_47 = trunc i32 %xor_ln10_47

]]></Node>
<StgValue><ssdm name="trunc_ln10_47"/></StgValue>
</operation>

<operation id="1008" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1019 %lshr_ln10_46 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_47, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_46"/></StgValue>
</operation>

<operation id="1009" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1020 %or_ln10_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_47, i8 %lshr_ln10_46

]]></Node>
<StgValue><ssdm name="or_ln10_46"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1010" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:960 %or_ln10_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_44, i8 %lshr_ln10_43

]]></Node>
<StgValue><ssdm name="or_ln10_43"/></StgValue>
</operation>

<operation id="1011" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:961 %add_ln11_44 = add i32 %or_ln10_43, i32 %add_ln9_44

]]></Node>
<StgValue><ssdm name="add_ln11_44"/></StgValue>
</operation>

<operation id="1012" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:962 %xor_ln11_44 = xor i32 %add_ln11_44, i32 %or_ln9_43

]]></Node>
<StgValue><ssdm name="xor_ln11_44"/></StgValue>
</operation>

<operation id="1013" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="25" op_0_bw="32">
<![CDATA[
entry:963 %trunc_ln11_44 = trunc i32 %xor_ln11_44

]]></Node>
<StgValue><ssdm name="trunc_ln11_44"/></StgValue>
</operation>

<operation id="1014" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:964 %lshr_ln11_43 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_44, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_43"/></StgValue>
</operation>

<operation id="1015" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:965 %or_ln11_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_44, i7 %lshr_ln11_43

]]></Node>
<StgValue><ssdm name="or_ln11_43"/></StgValue>
</operation>

<operation id="1016" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:980 %or_ln10_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_45, i8 %lshr_ln10_44

]]></Node>
<StgValue><ssdm name="or_ln10_44"/></StgValue>
</operation>

<operation id="1017" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:981 %add_ln11_45 = add i32 %or_ln10_44, i32 %add_ln9_45

]]></Node>
<StgValue><ssdm name="add_ln11_45"/></StgValue>
</operation>

<operation id="1018" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:982 %xor_ln11_45 = xor i32 %add_ln11_45, i32 %or_ln9_44

]]></Node>
<StgValue><ssdm name="xor_ln11_45"/></StgValue>
</operation>

<operation id="1019" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="25" op_0_bw="32">
<![CDATA[
entry:983 %trunc_ln11_45 = trunc i32 %xor_ln11_45

]]></Node>
<StgValue><ssdm name="trunc_ln11_45"/></StgValue>
</operation>

<operation id="1020" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:984 %lshr_ln11_44 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_45, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_44"/></StgValue>
</operation>

<operation id="1021" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:985 %or_ln11_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_45, i7 %lshr_ln11_44

]]></Node>
<StgValue><ssdm name="or_ln11_44"/></StgValue>
</operation>

<operation id="1022" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1002 %xor_ln11_46 = xor i32 %add_ln11_46, i32 %or_ln9_45

]]></Node>
<StgValue><ssdm name="xor_ln11_46"/></StgValue>
</operation>

<operation id="1023" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="25" op_0_bw="32">
<![CDATA[
entry:1003 %trunc_ln11_46 = trunc i32 %xor_ln11_46

]]></Node>
<StgValue><ssdm name="trunc_ln11_46"/></StgValue>
</operation>

<operation id="1024" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1004 %lshr_ln11_45 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_46, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_45"/></StgValue>
</operation>

<operation id="1025" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1005 %or_ln11_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_46, i7 %lshr_ln11_45

]]></Node>
<StgValue><ssdm name="or_ln11_45"/></StgValue>
</operation>

<operation id="1026" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1021 %add_ln11_47 = add i32 %or_ln10_46, i32 %add_ln9_47

]]></Node>
<StgValue><ssdm name="add_ln11_47"/></StgValue>
</operation>

<operation id="1027" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1022 %xor_ln11_47 = xor i32 %add_ln11_47, i32 %or_ln9_46

]]></Node>
<StgValue><ssdm name="xor_ln11_47"/></StgValue>
</operation>

<operation id="1028" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="25" op_0_bw="32">
<![CDATA[
entry:1023 %trunc_ln11_47 = trunc i32 %xor_ln11_47

]]></Node>
<StgValue><ssdm name="trunc_ln11_47"/></StgValue>
</operation>

<operation id="1029" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1024 %lshr_ln11_46 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_47, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_46"/></StgValue>
</operation>

<operation id="1030" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1025 %or_ln11_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_47, i7 %lshr_ln11_46

]]></Node>
<StgValue><ssdm name="or_ln11_46"/></StgValue>
</operation>

<operation id="1031" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1026 %add_ln8_48 = add i32 %or_ln11_46, i32 %add_ln10_44

]]></Node>
<StgValue><ssdm name="add_ln8_48"/></StgValue>
</operation>

<operation id="1032" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1046 %add_ln8_49 = add i32 %or_ln11_43, i32 %add_ln10_45

]]></Node>
<StgValue><ssdm name="add_ln8_49"/></StgValue>
</operation>

<operation id="1033" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1066 %add_ln8_50 = add i32 %or_ln11_44, i32 %add_ln10_46

]]></Node>
<StgValue><ssdm name="add_ln8_50"/></StgValue>
</operation>

<operation id="1034" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1086 %add_ln8_51 = add i32 %or_ln11_45, i32 %add_ln10_47

]]></Node>
<StgValue><ssdm name="add_ln8_51"/></StgValue>
</operation>

<operation id="1035" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1087 %xor_ln8_51 = xor i32 %add_ln8_51, i32 %or_ln10_43

]]></Node>
<StgValue><ssdm name="xor_ln8_51"/></StgValue>
</operation>

<operation id="1036" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="32">
<![CDATA[
entry:1088 %trunc_ln8_51 = trunc i32 %xor_ln8_51

]]></Node>
<StgValue><ssdm name="trunc_ln8_51"/></StgValue>
</operation>

<operation id="1037" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1089 %lshr_ln8_50 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_51, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_50"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1038" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1027 %xor_ln8_48 = xor i32 %add_ln8_48, i32 %or_ln10_44

]]></Node>
<StgValue><ssdm name="xor_ln8_48"/></StgValue>
</operation>

<operation id="1039" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="32">
<![CDATA[
entry:1028 %trunc_ln8_48 = trunc i32 %xor_ln8_48

]]></Node>
<StgValue><ssdm name="trunc_ln8_48"/></StgValue>
</operation>

<operation id="1040" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1029 %lshr_ln8_47 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_48, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_47"/></StgValue>
</operation>

<operation id="1041" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1030 %or_ln8_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_48, i16 %lshr_ln8_47

]]></Node>
<StgValue><ssdm name="or_ln8_47"/></StgValue>
</operation>

<operation id="1042" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1031 %add_ln9_48 = add i32 %add_ln11_46, i32 %or_ln8_47

]]></Node>
<StgValue><ssdm name="add_ln9_48"/></StgValue>
</operation>

<operation id="1043" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1032 %xor_ln9_48 = xor i32 %add_ln9_48, i32 %or_ln11_46

]]></Node>
<StgValue><ssdm name="xor_ln9_48"/></StgValue>
</operation>

<operation id="1044" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="20" op_0_bw="32">
<![CDATA[
entry:1033 %trunc_ln9_48 = trunc i32 %xor_ln9_48

]]></Node>
<StgValue><ssdm name="trunc_ln9_48"/></StgValue>
</operation>

<operation id="1045" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1034 %lshr_ln9_47 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_48, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_47"/></StgValue>
</operation>

<operation id="1046" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1035 %or_ln9_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_48, i12 %lshr_ln9_47

]]></Node>
<StgValue><ssdm name="or_ln9_47"/></StgValue>
</operation>

<operation id="1047" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1047 %xor_ln8_49 = xor i32 %or_ln10_45, i32 %add_ln8_49

]]></Node>
<StgValue><ssdm name="xor_ln8_49"/></StgValue>
</operation>

<operation id="1048" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="32">
<![CDATA[
entry:1048 %trunc_ln8_49 = trunc i32 %xor_ln8_49

]]></Node>
<StgValue><ssdm name="trunc_ln8_49"/></StgValue>
</operation>

<operation id="1049" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1049 %lshr_ln8_48 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_49, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_48"/></StgValue>
</operation>

<operation id="1050" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1050 %or_ln8_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_49, i16 %lshr_ln8_48

]]></Node>
<StgValue><ssdm name="or_ln8_48"/></StgValue>
</operation>

<operation id="1051" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1051 %add_ln9_49 = add i32 %or_ln8_48, i32 %add_ln11_47

]]></Node>
<StgValue><ssdm name="add_ln9_49"/></StgValue>
</operation>

<operation id="1052" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1052 %xor_ln9_49 = xor i32 %add_ln9_49, i32 %or_ln11_43

]]></Node>
<StgValue><ssdm name="xor_ln9_49"/></StgValue>
</operation>

<operation id="1053" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="20" op_0_bw="32">
<![CDATA[
entry:1053 %trunc_ln9_49 = trunc i32 %xor_ln9_49

]]></Node>
<StgValue><ssdm name="trunc_ln9_49"/></StgValue>
</operation>

<operation id="1054" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1054 %lshr_ln9_48 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_49, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_48"/></StgValue>
</operation>

<operation id="1055" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1067 %xor_ln8_50 = xor i32 %add_ln8_50, i32 %or_ln10_46

]]></Node>
<StgValue><ssdm name="xor_ln8_50"/></StgValue>
</operation>

<operation id="1056" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="32">
<![CDATA[
entry:1068 %trunc_ln8_50 = trunc i32 %xor_ln8_50

]]></Node>
<StgValue><ssdm name="trunc_ln8_50"/></StgValue>
</operation>

<operation id="1057" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1069 %lshr_ln8_49 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_50, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_49"/></StgValue>
</operation>

<operation id="1058" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1070 %or_ln8_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_50, i16 %lshr_ln8_49

]]></Node>
<StgValue><ssdm name="or_ln8_49"/></StgValue>
</operation>

<operation id="1059" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1071 %add_ln9_50 = add i32 %or_ln8_49, i32 %add_ln11_44

]]></Node>
<StgValue><ssdm name="add_ln9_50"/></StgValue>
</operation>

<operation id="1060" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1072 %xor_ln9_50 = xor i32 %add_ln9_50, i32 %or_ln11_44

]]></Node>
<StgValue><ssdm name="xor_ln9_50"/></StgValue>
</operation>

<operation id="1061" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="20" op_0_bw="32">
<![CDATA[
entry:1073 %trunc_ln9_50 = trunc i32 %xor_ln9_50

]]></Node>
<StgValue><ssdm name="trunc_ln9_50"/></StgValue>
</operation>

<operation id="1062" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1074 %lshr_ln9_49 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_50, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_49"/></StgValue>
</operation>

<operation id="1063" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1090 %or_ln8_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_51, i16 %lshr_ln8_50

]]></Node>
<StgValue><ssdm name="or_ln8_50"/></StgValue>
</operation>

<operation id="1064" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1091 %add_ln9_51 = add i32 %or_ln8_50, i32 %add_ln11_45

]]></Node>
<StgValue><ssdm name="add_ln9_51"/></StgValue>
</operation>

<operation id="1065" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1092 %xor_ln9_51 = xor i32 %add_ln9_51, i32 %or_ln11_45

]]></Node>
<StgValue><ssdm name="xor_ln9_51"/></StgValue>
</operation>

<operation id="1066" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="20" op_0_bw="32">
<![CDATA[
entry:1093 %trunc_ln9_51 = trunc i32 %xor_ln9_51

]]></Node>
<StgValue><ssdm name="trunc_ln9_51"/></StgValue>
</operation>

<operation id="1067" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1094 %lshr_ln9_50 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_51, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_50"/></StgValue>
</operation>

<operation id="1068" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1095 %or_ln9_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_51, i12 %lshr_ln9_50

]]></Node>
<StgValue><ssdm name="or_ln9_50"/></StgValue>
</operation>

<operation id="1069" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1096 %add_ln10_51 = add i32 %or_ln9_50, i32 %add_ln8_51

]]></Node>
<StgValue><ssdm name="add_ln10_51"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1070" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1036 %add_ln10_48 = add i32 %or_ln9_47, i32 %add_ln8_48

]]></Node>
<StgValue><ssdm name="add_ln10_48"/></StgValue>
</operation>

<operation id="1071" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1037 %xor_ln10_48 = xor i32 %add_ln10_48, i32 %or_ln8_47

]]></Node>
<StgValue><ssdm name="xor_ln10_48"/></StgValue>
</operation>

<operation id="1072" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="24" op_0_bw="32">
<![CDATA[
entry:1038 %trunc_ln10_48 = trunc i32 %xor_ln10_48

]]></Node>
<StgValue><ssdm name="trunc_ln10_48"/></StgValue>
</operation>

<operation id="1073" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1039 %lshr_ln10_47 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_48, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_47"/></StgValue>
</operation>

<operation id="1074" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1040 %or_ln10_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_48, i8 %lshr_ln10_47

]]></Node>
<StgValue><ssdm name="or_ln10_47"/></StgValue>
</operation>

<operation id="1075" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1041 %add_ln11_48 = add i32 %or_ln10_47, i32 %add_ln9_48

]]></Node>
<StgValue><ssdm name="add_ln11_48"/></StgValue>
</operation>

<operation id="1076" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1055 %or_ln9_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_49, i12 %lshr_ln9_48

]]></Node>
<StgValue><ssdm name="or_ln9_48"/></StgValue>
</operation>

<operation id="1077" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1056 %add_ln10_49 = add i32 %or_ln9_48, i32 %add_ln8_49

]]></Node>
<StgValue><ssdm name="add_ln10_49"/></StgValue>
</operation>

<operation id="1078" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1057 %xor_ln10_49 = xor i32 %add_ln10_49, i32 %or_ln8_48

]]></Node>
<StgValue><ssdm name="xor_ln10_49"/></StgValue>
</operation>

<operation id="1079" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="24" op_0_bw="32">
<![CDATA[
entry:1058 %trunc_ln10_49 = trunc i32 %xor_ln10_49

]]></Node>
<StgValue><ssdm name="trunc_ln10_49"/></StgValue>
</operation>

<operation id="1080" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1059 %lshr_ln10_48 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_49, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_48"/></StgValue>
</operation>

<operation id="1081" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1060 %or_ln10_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_49, i8 %lshr_ln10_48

]]></Node>
<StgValue><ssdm name="or_ln10_48"/></StgValue>
</operation>

<operation id="1082" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1061 %add_ln11_49 = add i32 %or_ln10_48, i32 %add_ln9_49

]]></Node>
<StgValue><ssdm name="add_ln11_49"/></StgValue>
</operation>

<operation id="1083" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1075 %or_ln9_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_50, i12 %lshr_ln9_49

]]></Node>
<StgValue><ssdm name="or_ln9_49"/></StgValue>
</operation>

<operation id="1084" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1076 %add_ln10_50 = add i32 %or_ln9_49, i32 %add_ln8_50

]]></Node>
<StgValue><ssdm name="add_ln10_50"/></StgValue>
</operation>

<operation id="1085" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1077 %xor_ln10_50 = xor i32 %add_ln10_50, i32 %or_ln8_49

]]></Node>
<StgValue><ssdm name="xor_ln10_50"/></StgValue>
</operation>

<operation id="1086" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="24" op_0_bw="32">
<![CDATA[
entry:1078 %trunc_ln10_50 = trunc i32 %xor_ln10_50

]]></Node>
<StgValue><ssdm name="trunc_ln10_50"/></StgValue>
</operation>

<operation id="1087" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1079 %lshr_ln10_49 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_50, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_49"/></StgValue>
</operation>

<operation id="1088" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1080 %or_ln10_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_50, i8 %lshr_ln10_49

]]></Node>
<StgValue><ssdm name="or_ln10_49"/></StgValue>
</operation>

<operation id="1089" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1081 %add_ln11_50 = add i32 %or_ln10_49, i32 %add_ln9_50

]]></Node>
<StgValue><ssdm name="add_ln11_50"/></StgValue>
</operation>

<operation id="1090" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1097 %xor_ln10_51 = xor i32 %add_ln10_51, i32 %or_ln8_50

]]></Node>
<StgValue><ssdm name="xor_ln10_51"/></StgValue>
</operation>

<operation id="1091" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="24" op_0_bw="32">
<![CDATA[
entry:1098 %trunc_ln10_51 = trunc i32 %xor_ln10_51

]]></Node>
<StgValue><ssdm name="trunc_ln10_51"/></StgValue>
</operation>

<operation id="1092" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1099 %lshr_ln10_50 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_51, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_50"/></StgValue>
</operation>

<operation id="1093" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1100 %or_ln10_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_51, i8 %lshr_ln10_50

]]></Node>
<StgValue><ssdm name="or_ln10_50"/></StgValue>
</operation>

<operation id="1094" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1101 %add_ln11_51 = add i32 %or_ln10_50, i32 %add_ln9_51

]]></Node>
<StgValue><ssdm name="add_ln11_51"/></StgValue>
</operation>

<operation id="1095" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1102 %xor_ln11_51 = xor i32 %add_ln11_51, i32 %or_ln9_50

]]></Node>
<StgValue><ssdm name="xor_ln11_51"/></StgValue>
</operation>

<operation id="1096" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="25" op_0_bw="32">
<![CDATA[
entry:1103 %trunc_ln11_51 = trunc i32 %xor_ln11_51

]]></Node>
<StgValue><ssdm name="trunc_ln11_51"/></StgValue>
</operation>

<operation id="1097" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1104 %lshr_ln11_50 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_51, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_50"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1098" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1042 %xor_ln11_48 = xor i32 %add_ln11_48, i32 %or_ln9_47

]]></Node>
<StgValue><ssdm name="xor_ln11_48"/></StgValue>
</operation>

<operation id="1099" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="25" op_0_bw="32">
<![CDATA[
entry:1043 %trunc_ln11_48 = trunc i32 %xor_ln11_48

]]></Node>
<StgValue><ssdm name="trunc_ln11_48"/></StgValue>
</operation>

<operation id="1100" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1044 %lshr_ln11_47 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_48, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_47"/></StgValue>
</operation>

<operation id="1101" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1045 %or_ln11_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_48, i7 %lshr_ln11_47

]]></Node>
<StgValue><ssdm name="or_ln11_47"/></StgValue>
</operation>

<operation id="1102" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1062 %xor_ln11_49 = xor i32 %add_ln11_49, i32 %or_ln9_48

]]></Node>
<StgValue><ssdm name="xor_ln11_49"/></StgValue>
</operation>

<operation id="1103" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="25" op_0_bw="32">
<![CDATA[
entry:1063 %trunc_ln11_49 = trunc i32 %xor_ln11_49

]]></Node>
<StgValue><ssdm name="trunc_ln11_49"/></StgValue>
</operation>

<operation id="1104" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1064 %lshr_ln11_48 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_49, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_48"/></StgValue>
</operation>

<operation id="1105" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1065 %or_ln11_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_49, i7 %lshr_ln11_48

]]></Node>
<StgValue><ssdm name="or_ln11_48"/></StgValue>
</operation>

<operation id="1106" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1082 %xor_ln11_50 = xor i32 %add_ln11_50, i32 %or_ln9_49

]]></Node>
<StgValue><ssdm name="xor_ln11_50"/></StgValue>
</operation>

<operation id="1107" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="25" op_0_bw="32">
<![CDATA[
entry:1083 %trunc_ln11_50 = trunc i32 %xor_ln11_50

]]></Node>
<StgValue><ssdm name="trunc_ln11_50"/></StgValue>
</operation>

<operation id="1108" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1084 %lshr_ln11_49 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_50, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_49"/></StgValue>
</operation>

<operation id="1109" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1085 %or_ln11_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_50, i7 %lshr_ln11_49

]]></Node>
<StgValue><ssdm name="or_ln11_49"/></StgValue>
</operation>

<operation id="1110" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1105 %or_ln11_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_51, i7 %lshr_ln11_50

]]></Node>
<StgValue><ssdm name="or_ln11_50"/></StgValue>
</operation>

<operation id="1111" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1106 %add_ln8_52 = add i32 %or_ln11_48, i32 %add_ln10_48

]]></Node>
<StgValue><ssdm name="add_ln8_52"/></StgValue>
</operation>

<operation id="1112" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1107 %xor_ln8_52 = xor i32 %or_ln10_50, i32 %add_ln8_52

]]></Node>
<StgValue><ssdm name="xor_ln8_52"/></StgValue>
</operation>

<operation id="1113" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="32">
<![CDATA[
entry:1108 %trunc_ln8_52 = trunc i32 %xor_ln8_52

]]></Node>
<StgValue><ssdm name="trunc_ln8_52"/></StgValue>
</operation>

<operation id="1114" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1109 %lshr_ln8_51 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_52, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_51"/></StgValue>
</operation>

<operation id="1115" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1110 %or_ln8_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_52, i16 %lshr_ln8_51

]]></Node>
<StgValue><ssdm name="or_ln8_51"/></StgValue>
</operation>

<operation id="1116" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1126 %add_ln8_53 = add i32 %or_ln11_49, i32 %add_ln10_49

]]></Node>
<StgValue><ssdm name="add_ln8_53"/></StgValue>
</operation>

<operation id="1117" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1127 %xor_ln8_53 = xor i32 %add_ln8_53, i32 %or_ln10_47

]]></Node>
<StgValue><ssdm name="xor_ln8_53"/></StgValue>
</operation>

<operation id="1118" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="32">
<![CDATA[
entry:1128 %trunc_ln8_53 = trunc i32 %xor_ln8_53

]]></Node>
<StgValue><ssdm name="trunc_ln8_53"/></StgValue>
</operation>

<operation id="1119" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1129 %lshr_ln8_52 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_53, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_52"/></StgValue>
</operation>

<operation id="1120" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1146 %add_ln8_54 = add i32 %or_ln11_50, i32 %add_ln10_50

]]></Node>
<StgValue><ssdm name="add_ln8_54"/></StgValue>
</operation>

<operation id="1121" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1147 %xor_ln8_54 = xor i32 %add_ln8_54, i32 %or_ln10_48

]]></Node>
<StgValue><ssdm name="xor_ln8_54"/></StgValue>
</operation>

<operation id="1122" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="32">
<![CDATA[
entry:1148 %trunc_ln8_54 = trunc i32 %xor_ln8_54

]]></Node>
<StgValue><ssdm name="trunc_ln8_54"/></StgValue>
</operation>

<operation id="1123" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1149 %lshr_ln8_53 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_54, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_53"/></StgValue>
</operation>

<operation id="1124" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1150 %or_ln8_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_54, i16 %lshr_ln8_53

]]></Node>
<StgValue><ssdm name="or_ln8_53"/></StgValue>
</operation>

<operation id="1125" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1151 %add_ln9_54 = add i32 %or_ln8_53, i32 %add_ln11_48

]]></Node>
<StgValue><ssdm name="add_ln9_54"/></StgValue>
</operation>

<operation id="1126" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1166 %add_ln8_55 = add i32 %add_ln10_51, i32 %or_ln11_47

]]></Node>
<StgValue><ssdm name="add_ln8_55"/></StgValue>
</operation>

<operation id="1127" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1167 %xor_ln8_55 = xor i32 %add_ln8_55, i32 %or_ln10_49

]]></Node>
<StgValue><ssdm name="xor_ln8_55"/></StgValue>
</operation>

<operation id="1128" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="32">
<![CDATA[
entry:1168 %trunc_ln8_55 = trunc i32 %xor_ln8_55

]]></Node>
<StgValue><ssdm name="trunc_ln8_55"/></StgValue>
</operation>

<operation id="1129" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1169 %lshr_ln8_54 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_55, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_54"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1130" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1111 %add_ln9_52 = add i32 %or_ln8_51, i32 %add_ln11_50

]]></Node>
<StgValue><ssdm name="add_ln9_52"/></StgValue>
</operation>

<operation id="1131" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1112 %xor_ln9_52 = xor i32 %add_ln9_52, i32 %or_ln11_48

]]></Node>
<StgValue><ssdm name="xor_ln9_52"/></StgValue>
</operation>

<operation id="1132" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="20" op_0_bw="32">
<![CDATA[
entry:1113 %trunc_ln9_52 = trunc i32 %xor_ln9_52

]]></Node>
<StgValue><ssdm name="trunc_ln9_52"/></StgValue>
</operation>

<operation id="1133" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1114 %lshr_ln9_51 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_52, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_51"/></StgValue>
</operation>

<operation id="1134" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1115 %or_ln9_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_52, i12 %lshr_ln9_51

]]></Node>
<StgValue><ssdm name="or_ln9_51"/></StgValue>
</operation>

<operation id="1135" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1116 %add_ln10_52 = add i32 %or_ln9_51, i32 %add_ln8_52

]]></Node>
<StgValue><ssdm name="add_ln10_52"/></StgValue>
</operation>

<operation id="1136" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1130 %or_ln8_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_53, i16 %lshr_ln8_52

]]></Node>
<StgValue><ssdm name="or_ln8_52"/></StgValue>
</operation>

<operation id="1137" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1131 %add_ln9_53 = add i32 %or_ln8_52, i32 %add_ln11_51

]]></Node>
<StgValue><ssdm name="add_ln9_53"/></StgValue>
</operation>

<operation id="1138" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1132 %xor_ln9_53 = xor i32 %add_ln9_53, i32 %or_ln11_49

]]></Node>
<StgValue><ssdm name="xor_ln9_53"/></StgValue>
</operation>

<operation id="1139" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="20" op_0_bw="32">
<![CDATA[
entry:1133 %trunc_ln9_53 = trunc i32 %xor_ln9_53

]]></Node>
<StgValue><ssdm name="trunc_ln9_53"/></StgValue>
</operation>

<operation id="1140" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1134 %lshr_ln9_52 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_53, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_52"/></StgValue>
</operation>

<operation id="1141" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1135 %or_ln9_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_53, i12 %lshr_ln9_52

]]></Node>
<StgValue><ssdm name="or_ln9_52"/></StgValue>
</operation>

<operation id="1142" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1136 %add_ln10_53 = add i32 %or_ln9_52, i32 %add_ln8_53

]]></Node>
<StgValue><ssdm name="add_ln10_53"/></StgValue>
</operation>

<operation id="1143" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1152 %xor_ln9_54 = xor i32 %add_ln9_54, i32 %or_ln11_50

]]></Node>
<StgValue><ssdm name="xor_ln9_54"/></StgValue>
</operation>

<operation id="1144" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="20" op_0_bw="32">
<![CDATA[
entry:1153 %trunc_ln9_54 = trunc i32 %xor_ln9_54

]]></Node>
<StgValue><ssdm name="trunc_ln9_54"/></StgValue>
</operation>

<operation id="1145" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1154 %lshr_ln9_53 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_54, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_53"/></StgValue>
</operation>

<operation id="1146" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1155 %or_ln9_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_54, i12 %lshr_ln9_53

]]></Node>
<StgValue><ssdm name="or_ln9_53"/></StgValue>
</operation>

<operation id="1147" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1156 %add_ln10_54 = add i32 %or_ln9_53, i32 %add_ln8_54

]]></Node>
<StgValue><ssdm name="add_ln10_54"/></StgValue>
</operation>

<operation id="1148" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1157 %xor_ln10_54 = xor i32 %add_ln10_54, i32 %or_ln8_53

]]></Node>
<StgValue><ssdm name="xor_ln10_54"/></StgValue>
</operation>

<operation id="1149" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="24" op_0_bw="32">
<![CDATA[
entry:1158 %trunc_ln10_54 = trunc i32 %xor_ln10_54

]]></Node>
<StgValue><ssdm name="trunc_ln10_54"/></StgValue>
</operation>

<operation id="1150" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1159 %lshr_ln10_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_54, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_53"/></StgValue>
</operation>

<operation id="1151" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1170 %or_ln8_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_55, i16 %lshr_ln8_54

]]></Node>
<StgValue><ssdm name="or_ln8_54"/></StgValue>
</operation>

<operation id="1152" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1171 %add_ln9_55 = add i32 %or_ln8_54, i32 %add_ln11_49

]]></Node>
<StgValue><ssdm name="add_ln9_55"/></StgValue>
</operation>

<operation id="1153" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1172 %xor_ln9_55 = xor i32 %add_ln9_55, i32 %or_ln11_47

]]></Node>
<StgValue><ssdm name="xor_ln9_55"/></StgValue>
</operation>

<operation id="1154" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="20" op_0_bw="32">
<![CDATA[
entry:1173 %trunc_ln9_55 = trunc i32 %xor_ln9_55

]]></Node>
<StgValue><ssdm name="trunc_ln9_55"/></StgValue>
</operation>

<operation id="1155" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1174 %lshr_ln9_54 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_55, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_54"/></StgValue>
</operation>

<operation id="1156" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1175 %or_ln9_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_55, i12 %lshr_ln9_54

]]></Node>
<StgValue><ssdm name="or_ln9_54"/></StgValue>
</operation>

<operation id="1157" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1176 %add_ln10_55 = add i32 %or_ln9_54, i32 %add_ln8_55

]]></Node>
<StgValue><ssdm name="add_ln10_55"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1158" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1117 %xor_ln10_52 = xor i32 %add_ln10_52, i32 %or_ln8_51

]]></Node>
<StgValue><ssdm name="xor_ln10_52"/></StgValue>
</operation>

<operation id="1159" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="24" op_0_bw="32">
<![CDATA[
entry:1118 %trunc_ln10_52 = trunc i32 %xor_ln10_52

]]></Node>
<StgValue><ssdm name="trunc_ln10_52"/></StgValue>
</operation>

<operation id="1160" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1119 %lshr_ln10_51 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_52, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_51"/></StgValue>
</operation>

<operation id="1161" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1120 %or_ln10_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_52, i8 %lshr_ln10_51

]]></Node>
<StgValue><ssdm name="or_ln10_51"/></StgValue>
</operation>

<operation id="1162" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1121 %add_ln11_52 = add i32 %or_ln10_51, i32 %add_ln9_52

]]></Node>
<StgValue><ssdm name="add_ln11_52"/></StgValue>
</operation>

<operation id="1163" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1122 %xor_ln11_52 = xor i32 %add_ln11_52, i32 %or_ln9_51

]]></Node>
<StgValue><ssdm name="xor_ln11_52"/></StgValue>
</operation>

<operation id="1164" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="25" op_0_bw="32">
<![CDATA[
entry:1123 %trunc_ln11_52 = trunc i32 %xor_ln11_52

]]></Node>
<StgValue><ssdm name="trunc_ln11_52"/></StgValue>
</operation>

<operation id="1165" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1124 %lshr_ln11_51 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_52, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_51"/></StgValue>
</operation>

<operation id="1166" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1137 %xor_ln10_53 = xor i32 %add_ln10_53, i32 %or_ln8_52

]]></Node>
<StgValue><ssdm name="xor_ln10_53"/></StgValue>
</operation>

<operation id="1167" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="24" op_0_bw="32">
<![CDATA[
entry:1138 %trunc_ln10_53 = trunc i32 %xor_ln10_53

]]></Node>
<StgValue><ssdm name="trunc_ln10_53"/></StgValue>
</operation>

<operation id="1168" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1139 %lshr_ln10_52 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_53, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_52"/></StgValue>
</operation>

<operation id="1169" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1140 %or_ln10_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_53, i8 %lshr_ln10_52

]]></Node>
<StgValue><ssdm name="or_ln10_52"/></StgValue>
</operation>

<operation id="1170" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1141 %add_ln11_53 = add i32 %or_ln10_52, i32 %add_ln9_53

]]></Node>
<StgValue><ssdm name="add_ln11_53"/></StgValue>
</operation>

<operation id="1171" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1142 %xor_ln11_53 = xor i32 %add_ln11_53, i32 %or_ln9_52

]]></Node>
<StgValue><ssdm name="xor_ln11_53"/></StgValue>
</operation>

<operation id="1172" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="25" op_0_bw="32">
<![CDATA[
entry:1143 %trunc_ln11_53 = trunc i32 %xor_ln11_53

]]></Node>
<StgValue><ssdm name="trunc_ln11_53"/></StgValue>
</operation>

<operation id="1173" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1144 %lshr_ln11_52 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_53, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_52"/></StgValue>
</operation>

<operation id="1174" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1160 %or_ln10_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_54, i8 %lshr_ln10_53

]]></Node>
<StgValue><ssdm name="or_ln10_53"/></StgValue>
</operation>

<operation id="1175" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1161 %add_ln11_54 = add i32 %or_ln10_53, i32 %add_ln9_54

]]></Node>
<StgValue><ssdm name="add_ln11_54"/></StgValue>
</operation>

<operation id="1176" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1162 %xor_ln11_54 = xor i32 %add_ln11_54, i32 %or_ln9_53

]]></Node>
<StgValue><ssdm name="xor_ln11_54"/></StgValue>
</operation>

<operation id="1177" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="25" op_0_bw="32">
<![CDATA[
entry:1163 %trunc_ln11_54 = trunc i32 %xor_ln11_54

]]></Node>
<StgValue><ssdm name="trunc_ln11_54"/></StgValue>
</operation>

<operation id="1178" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1164 %lshr_ln11_53 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_54, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_53"/></StgValue>
</operation>

<operation id="1179" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1165 %or_ln11_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_54, i7 %lshr_ln11_53

]]></Node>
<StgValue><ssdm name="or_ln11_53"/></StgValue>
</operation>

<operation id="1180" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1177 %xor_ln10_55 = xor i32 %add_ln10_55, i32 %or_ln8_54

]]></Node>
<StgValue><ssdm name="xor_ln10_55"/></StgValue>
</operation>

<operation id="1181" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="24" op_0_bw="32">
<![CDATA[
entry:1178 %trunc_ln10_55 = trunc i32 %xor_ln10_55

]]></Node>
<StgValue><ssdm name="trunc_ln10_55"/></StgValue>
</operation>

<operation id="1182" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1179 %lshr_ln10_54 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_55, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_54"/></StgValue>
</operation>

<operation id="1183" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1180 %or_ln10_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_55, i8 %lshr_ln10_54

]]></Node>
<StgValue><ssdm name="or_ln10_54"/></StgValue>
</operation>

<operation id="1184" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1181 %add_ln11_55 = add i32 %or_ln10_54, i32 %add_ln9_55

]]></Node>
<StgValue><ssdm name="add_ln11_55"/></StgValue>
</operation>

<operation id="1185" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1182 %xor_ln11_55 = xor i32 %add_ln11_55, i32 %or_ln9_54

]]></Node>
<StgValue><ssdm name="xor_ln11_55"/></StgValue>
</operation>

<operation id="1186" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="25" op_0_bw="32">
<![CDATA[
entry:1183 %trunc_ln11_55 = trunc i32 %xor_ln11_55

]]></Node>
<StgValue><ssdm name="trunc_ln11_55"/></StgValue>
</operation>

<operation id="1187" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1184 %lshr_ln11_54 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_55, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_54"/></StgValue>
</operation>

<operation id="1188" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1246 %add_ln8_59 = add i32 %or_ln11_53, i32 %add_ln10_55

]]></Node>
<StgValue><ssdm name="add_ln8_59"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1189" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1125 %or_ln11_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_52, i7 %lshr_ln11_51

]]></Node>
<StgValue><ssdm name="or_ln11_51"/></StgValue>
</operation>

<operation id="1190" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1145 %or_ln11_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_53, i7 %lshr_ln11_52

]]></Node>
<StgValue><ssdm name="or_ln11_52"/></StgValue>
</operation>

<operation id="1191" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1185 %or_ln11_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_55, i7 %lshr_ln11_54

]]></Node>
<StgValue><ssdm name="or_ln11_54"/></StgValue>
</operation>

<operation id="1192" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1186 %add_ln8_56 = add i32 %or_ln11_54, i32 %add_ln10_52

]]></Node>
<StgValue><ssdm name="add_ln8_56"/></StgValue>
</operation>

<operation id="1193" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1187 %xor_ln8_56 = xor i32 %add_ln8_56, i32 %or_ln10_52

]]></Node>
<StgValue><ssdm name="xor_ln8_56"/></StgValue>
</operation>

<operation id="1194" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="32">
<![CDATA[
entry:1188 %trunc_ln8_56 = trunc i32 %xor_ln8_56

]]></Node>
<StgValue><ssdm name="trunc_ln8_56"/></StgValue>
</operation>

<operation id="1195" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1189 %lshr_ln8_55 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_56, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_55"/></StgValue>
</operation>

<operation id="1196" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1190 %or_ln8_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_56, i16 %lshr_ln8_55

]]></Node>
<StgValue><ssdm name="or_ln8_55"/></StgValue>
</operation>

<operation id="1197" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1191 %add_ln9_56 = add i32 %add_ln11_54, i32 %or_ln8_55

]]></Node>
<StgValue><ssdm name="add_ln9_56"/></StgValue>
</operation>

<operation id="1198" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1206 %add_ln8_57 = add i32 %or_ln11_51, i32 %add_ln10_53

]]></Node>
<StgValue><ssdm name="add_ln8_57"/></StgValue>
</operation>

<operation id="1199" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1207 %xor_ln8_57 = xor i32 %or_ln10_53, i32 %add_ln8_57

]]></Node>
<StgValue><ssdm name="xor_ln8_57"/></StgValue>
</operation>

<operation id="1200" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="32">
<![CDATA[
entry:1208 %trunc_ln8_57 = trunc i32 %xor_ln8_57

]]></Node>
<StgValue><ssdm name="trunc_ln8_57"/></StgValue>
</operation>

<operation id="1201" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1209 %lshr_ln8_56 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_57, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_56"/></StgValue>
</operation>

<operation id="1202" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1210 %or_ln8_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_57, i16 %lshr_ln8_56

]]></Node>
<StgValue><ssdm name="or_ln8_56"/></StgValue>
</operation>

<operation id="1203" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1211 %add_ln9_57 = add i32 %or_ln8_56, i32 %add_ln11_55

]]></Node>
<StgValue><ssdm name="add_ln9_57"/></StgValue>
</operation>

<operation id="1204" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1226 %add_ln8_58 = add i32 %or_ln11_52, i32 %add_ln10_54

]]></Node>
<StgValue><ssdm name="add_ln8_58"/></StgValue>
</operation>

<operation id="1205" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1227 %xor_ln8_58 = xor i32 %add_ln8_58, i32 %or_ln10_54

]]></Node>
<StgValue><ssdm name="xor_ln8_58"/></StgValue>
</operation>

<operation id="1206" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="32">
<![CDATA[
entry:1228 %trunc_ln8_58 = trunc i32 %xor_ln8_58

]]></Node>
<StgValue><ssdm name="trunc_ln8_58"/></StgValue>
</operation>

<operation id="1207" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1229 %lshr_ln8_57 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_58, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_57"/></StgValue>
</operation>

<operation id="1208" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1230 %or_ln8_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_58, i16 %lshr_ln8_57

]]></Node>
<StgValue><ssdm name="or_ln8_57"/></StgValue>
</operation>

<operation id="1209" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1231 %add_ln9_58 = add i32 %or_ln8_57, i32 %add_ln11_52

]]></Node>
<StgValue><ssdm name="add_ln9_58"/></StgValue>
</operation>

<operation id="1210" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1247 %xor_ln8_59 = xor i32 %add_ln8_59, i32 %or_ln10_51

]]></Node>
<StgValue><ssdm name="xor_ln8_59"/></StgValue>
</operation>

<operation id="1211" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="32">
<![CDATA[
entry:1248 %trunc_ln8_59 = trunc i32 %xor_ln8_59

]]></Node>
<StgValue><ssdm name="trunc_ln8_59"/></StgValue>
</operation>

<operation id="1212" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1249 %lshr_ln8_58 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_59, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_58"/></StgValue>
</operation>

<operation id="1213" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1250 %or_ln8_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_59, i16 %lshr_ln8_58

]]></Node>
<StgValue><ssdm name="or_ln8_58"/></StgValue>
</operation>

<operation id="1214" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1251 %add_ln9_59 = add i32 %or_ln8_58, i32 %add_ln11_53

]]></Node>
<StgValue><ssdm name="add_ln9_59"/></StgValue>
</operation>

<operation id="1215" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1252 %xor_ln9_59 = xor i32 %add_ln9_59, i32 %or_ln11_53

]]></Node>
<StgValue><ssdm name="xor_ln9_59"/></StgValue>
</operation>

<operation id="1216" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="20" op_0_bw="32">
<![CDATA[
entry:1253 %trunc_ln9_59 = trunc i32 %xor_ln9_59

]]></Node>
<StgValue><ssdm name="trunc_ln9_59"/></StgValue>
</operation>

<operation id="1217" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1254 %lshr_ln9_58 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_59, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_58"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1218" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1192 %xor_ln9_56 = xor i32 %add_ln9_56, i32 %or_ln11_54

]]></Node>
<StgValue><ssdm name="xor_ln9_56"/></StgValue>
</operation>

<operation id="1219" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="20" op_0_bw="32">
<![CDATA[
entry:1193 %trunc_ln9_56 = trunc i32 %xor_ln9_56

]]></Node>
<StgValue><ssdm name="trunc_ln9_56"/></StgValue>
</operation>

<operation id="1220" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1194 %lshr_ln9_55 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_56, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_55"/></StgValue>
</operation>

<operation id="1221" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1195 %or_ln9_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_56, i12 %lshr_ln9_55

]]></Node>
<StgValue><ssdm name="or_ln9_55"/></StgValue>
</operation>

<operation id="1222" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1196 %add_ln10_56 = add i32 %or_ln9_55, i32 %add_ln8_56

]]></Node>
<StgValue><ssdm name="add_ln10_56"/></StgValue>
</operation>

<operation id="1223" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1197 %xor_ln10_56 = xor i32 %add_ln10_56, i32 %or_ln8_55

]]></Node>
<StgValue><ssdm name="xor_ln10_56"/></StgValue>
</operation>

<operation id="1224" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="24" op_0_bw="32">
<![CDATA[
entry:1198 %trunc_ln10_56 = trunc i32 %xor_ln10_56

]]></Node>
<StgValue><ssdm name="trunc_ln10_56"/></StgValue>
</operation>

<operation id="1225" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1199 %lshr_ln10_55 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_56, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_55"/></StgValue>
</operation>

<operation id="1226" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1200 %or_ln10_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_56, i8 %lshr_ln10_55

]]></Node>
<StgValue><ssdm name="or_ln10_55"/></StgValue>
</operation>

<operation id="1227" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1212 %xor_ln9_57 = xor i32 %add_ln9_57, i32 %or_ln11_51

]]></Node>
<StgValue><ssdm name="xor_ln9_57"/></StgValue>
</operation>

<operation id="1228" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="20" op_0_bw="32">
<![CDATA[
entry:1213 %trunc_ln9_57 = trunc i32 %xor_ln9_57

]]></Node>
<StgValue><ssdm name="trunc_ln9_57"/></StgValue>
</operation>

<operation id="1229" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1214 %lshr_ln9_56 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_57, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_56"/></StgValue>
</operation>

<operation id="1230" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1215 %or_ln9_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_57, i12 %lshr_ln9_56

]]></Node>
<StgValue><ssdm name="or_ln9_56"/></StgValue>
</operation>

<operation id="1231" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1216 %add_ln10_57 = add i32 %or_ln9_56, i32 %add_ln8_57

]]></Node>
<StgValue><ssdm name="add_ln10_57"/></StgValue>
</operation>

<operation id="1232" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1217 %xor_ln10_57 = xor i32 %add_ln10_57, i32 %or_ln8_56

]]></Node>
<StgValue><ssdm name="xor_ln10_57"/></StgValue>
</operation>

<operation id="1233" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="24" op_0_bw="32">
<![CDATA[
entry:1218 %trunc_ln10_57 = trunc i32 %xor_ln10_57

]]></Node>
<StgValue><ssdm name="trunc_ln10_57"/></StgValue>
</operation>

<operation id="1234" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1219 %lshr_ln10_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_57, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_56"/></StgValue>
</operation>

<operation id="1235" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1232 %xor_ln9_58 = xor i32 %add_ln9_58, i32 %or_ln11_52

]]></Node>
<StgValue><ssdm name="xor_ln9_58"/></StgValue>
</operation>

<operation id="1236" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="20" op_0_bw="32">
<![CDATA[
entry:1233 %trunc_ln9_58 = trunc i32 %xor_ln9_58

]]></Node>
<StgValue><ssdm name="trunc_ln9_58"/></StgValue>
</operation>

<operation id="1237" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1234 %lshr_ln9_57 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_58, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_57"/></StgValue>
</operation>

<operation id="1238" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1235 %or_ln9_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_58, i12 %lshr_ln9_57

]]></Node>
<StgValue><ssdm name="or_ln9_57"/></StgValue>
</operation>

<operation id="1239" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1236 %add_ln10_58 = add i32 %or_ln9_57, i32 %add_ln8_58

]]></Node>
<StgValue><ssdm name="add_ln10_58"/></StgValue>
</operation>

<operation id="1240" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1237 %xor_ln10_58 = xor i32 %add_ln10_58, i32 %or_ln8_57

]]></Node>
<StgValue><ssdm name="xor_ln10_58"/></StgValue>
</operation>

<operation id="1241" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="24" op_0_bw="32">
<![CDATA[
entry:1238 %trunc_ln10_58 = trunc i32 %xor_ln10_58

]]></Node>
<StgValue><ssdm name="trunc_ln10_58"/></StgValue>
</operation>

<operation id="1242" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1239 %lshr_ln10_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_58, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_57"/></StgValue>
</operation>

<operation id="1243" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1255 %or_ln9_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_59, i12 %lshr_ln9_58

]]></Node>
<StgValue><ssdm name="or_ln9_58"/></StgValue>
</operation>

<operation id="1244" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1256 %add_ln10_59 = add i32 %or_ln9_58, i32 %add_ln8_59

]]></Node>
<StgValue><ssdm name="add_ln10_59"/></StgValue>
</operation>

<operation id="1245" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1257 %xor_ln10_59 = xor i32 %add_ln10_59, i32 %or_ln8_58

]]></Node>
<StgValue><ssdm name="xor_ln10_59"/></StgValue>
</operation>

<operation id="1246" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="24" op_0_bw="32">
<![CDATA[
entry:1258 %trunc_ln10_59 = trunc i32 %xor_ln10_59

]]></Node>
<StgValue><ssdm name="trunc_ln10_59"/></StgValue>
</operation>

<operation id="1247" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1259 %lshr_ln10_58 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_59, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_58"/></StgValue>
</operation>

<operation id="1248" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1260 %or_ln10_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_59, i8 %lshr_ln10_58

]]></Node>
<StgValue><ssdm name="or_ln10_58"/></StgValue>
</operation>

<operation id="1249" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1261 %add_ln11_59 = add i32 %or_ln10_58, i32 %add_ln9_59

]]></Node>
<StgValue><ssdm name="add_ln11_59"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1250" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1201 %add_ln11_56 = add i32 %or_ln10_55, i32 %add_ln9_56

]]></Node>
<StgValue><ssdm name="add_ln11_56"/></StgValue>
</operation>

<operation id="1251" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1202 %xor_ln11_56 = xor i32 %add_ln11_56, i32 %or_ln9_55

]]></Node>
<StgValue><ssdm name="xor_ln11_56"/></StgValue>
</operation>

<operation id="1252" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="25" op_0_bw="32">
<![CDATA[
entry:1203 %trunc_ln11_56 = trunc i32 %xor_ln11_56

]]></Node>
<StgValue><ssdm name="trunc_ln11_56"/></StgValue>
</operation>

<operation id="1253" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1204 %lshr_ln11_55 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_56, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_55"/></StgValue>
</operation>

<operation id="1254" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1205 %or_ln11_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_56, i7 %lshr_ln11_55

]]></Node>
<StgValue><ssdm name="or_ln11_55"/></StgValue>
</operation>

<operation id="1255" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1220 %or_ln10_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_57, i8 %lshr_ln10_56

]]></Node>
<StgValue><ssdm name="or_ln10_56"/></StgValue>
</operation>

<operation id="1256" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1221 %add_ln11_57 = add i32 %or_ln10_56, i32 %add_ln9_57

]]></Node>
<StgValue><ssdm name="add_ln11_57"/></StgValue>
</operation>

<operation id="1257" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1222 %xor_ln11_57 = xor i32 %add_ln11_57, i32 %or_ln9_56

]]></Node>
<StgValue><ssdm name="xor_ln11_57"/></StgValue>
</operation>

<operation id="1258" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="25" op_0_bw="32">
<![CDATA[
entry:1223 %trunc_ln11_57 = trunc i32 %xor_ln11_57

]]></Node>
<StgValue><ssdm name="trunc_ln11_57"/></StgValue>
</operation>

<operation id="1259" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1224 %lshr_ln11_56 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_57, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_56"/></StgValue>
</operation>

<operation id="1260" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1225 %or_ln11_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_57, i7 %lshr_ln11_56

]]></Node>
<StgValue><ssdm name="or_ln11_56"/></StgValue>
</operation>

<operation id="1261" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1240 %or_ln10_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_58, i8 %lshr_ln10_57

]]></Node>
<StgValue><ssdm name="or_ln10_57"/></StgValue>
</operation>

<operation id="1262" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1241 %add_ln11_58 = add i32 %or_ln10_57, i32 %add_ln9_58

]]></Node>
<StgValue><ssdm name="add_ln11_58"/></StgValue>
</operation>

<operation id="1263" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1242 %xor_ln11_58 = xor i32 %add_ln11_58, i32 %or_ln9_57

]]></Node>
<StgValue><ssdm name="xor_ln11_58"/></StgValue>
</operation>

<operation id="1264" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="25" op_0_bw="32">
<![CDATA[
entry:1243 %trunc_ln11_58 = trunc i32 %xor_ln11_58

]]></Node>
<StgValue><ssdm name="trunc_ln11_58"/></StgValue>
</operation>

<operation id="1265" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1244 %lshr_ln11_57 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_58, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_57"/></StgValue>
</operation>

<operation id="1266" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1245 %or_ln11_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_58, i7 %lshr_ln11_57

]]></Node>
<StgValue><ssdm name="or_ln11_57"/></StgValue>
</operation>

<operation id="1267" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1262 %xor_ln11_59 = xor i32 %add_ln11_59, i32 %or_ln9_58

]]></Node>
<StgValue><ssdm name="xor_ln11_59"/></StgValue>
</operation>

<operation id="1268" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="25" op_0_bw="32">
<![CDATA[
entry:1263 %trunc_ln11_59 = trunc i32 %xor_ln11_59

]]></Node>
<StgValue><ssdm name="trunc_ln11_59"/></StgValue>
</operation>

<operation id="1269" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1264 %lshr_ln11_58 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_59, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_58"/></StgValue>
</operation>

<operation id="1270" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1265 %or_ln11_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_59, i7 %lshr_ln11_58

]]></Node>
<StgValue><ssdm name="or_ln11_58"/></StgValue>
</operation>

<operation id="1271" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1266 %add_ln8_60 = add i32 %or_ln11_56, i32 %add_ln10_56

]]></Node>
<StgValue><ssdm name="add_ln8_60"/></StgValue>
</operation>

<operation id="1272" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1286 %add_ln8_61 = add i32 %or_ln11_57, i32 %add_ln10_57

]]></Node>
<StgValue><ssdm name="add_ln8_61"/></StgValue>
</operation>

<operation id="1273" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1306 %add_ln8_62 = add i32 %or_ln11_58, i32 %add_ln10_58

]]></Node>
<StgValue><ssdm name="add_ln8_62"/></StgValue>
</operation>

<operation id="1274" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1307 %xor_ln8_62 = xor i32 %add_ln8_62, i32 %or_ln10_56

]]></Node>
<StgValue><ssdm name="xor_ln8_62"/></StgValue>
</operation>

<operation id="1275" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="32">
<![CDATA[
entry:1308 %trunc_ln8_62 = trunc i32 %xor_ln8_62

]]></Node>
<StgValue><ssdm name="trunc_ln8_62"/></StgValue>
</operation>

<operation id="1276" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1309 %lshr_ln8_61 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_62, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_61"/></StgValue>
</operation>

<operation id="1277" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1326 %add_ln8_63 = add i32 %add_ln10_59, i32 %or_ln11_55

]]></Node>
<StgValue><ssdm name="add_ln8_63"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1278" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1267 %xor_ln8_60 = xor i32 %or_ln10_58, i32 %add_ln8_60

]]></Node>
<StgValue><ssdm name="xor_ln8_60"/></StgValue>
</operation>

<operation id="1279" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="32">
<![CDATA[
entry:1268 %trunc_ln8_60 = trunc i32 %xor_ln8_60

]]></Node>
<StgValue><ssdm name="trunc_ln8_60"/></StgValue>
</operation>

<operation id="1280" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1269 %lshr_ln8_59 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_60, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_59"/></StgValue>
</operation>

<operation id="1281" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1270 %or_ln8_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_60, i16 %lshr_ln8_59

]]></Node>
<StgValue><ssdm name="or_ln8_59"/></StgValue>
</operation>

<operation id="1282" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1271 %add_ln9_60 = add i32 %or_ln8_59, i32 %add_ln11_58

]]></Node>
<StgValue><ssdm name="add_ln9_60"/></StgValue>
</operation>

<operation id="1283" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1272 %xor_ln9_60 = xor i32 %add_ln9_60, i32 %or_ln11_56

]]></Node>
<StgValue><ssdm name="xor_ln9_60"/></StgValue>
</operation>

<operation id="1284" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="20" op_0_bw="32">
<![CDATA[
entry:1273 %trunc_ln9_60 = trunc i32 %xor_ln9_60

]]></Node>
<StgValue><ssdm name="trunc_ln9_60"/></StgValue>
</operation>

<operation id="1285" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1274 %lshr_ln9_59 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_60, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_59"/></StgValue>
</operation>

<operation id="1286" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1287 %xor_ln8_61 = xor i32 %add_ln8_61, i32 %or_ln10_55

]]></Node>
<StgValue><ssdm name="xor_ln8_61"/></StgValue>
</operation>

<operation id="1287" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="32">
<![CDATA[
entry:1288 %trunc_ln8_61 = trunc i32 %xor_ln8_61

]]></Node>
<StgValue><ssdm name="trunc_ln8_61"/></StgValue>
</operation>

<operation id="1288" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1289 %lshr_ln8_60 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_61, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_60"/></StgValue>
</operation>

<operation id="1289" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1290 %or_ln8_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_61, i16 %lshr_ln8_60

]]></Node>
<StgValue><ssdm name="or_ln8_60"/></StgValue>
</operation>

<operation id="1290" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1291 %add_ln9_61 = add i32 %or_ln8_60, i32 %add_ln11_59

]]></Node>
<StgValue><ssdm name="add_ln9_61"/></StgValue>
</operation>

<operation id="1291" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1292 %xor_ln9_61 = xor i32 %add_ln9_61, i32 %or_ln11_57

]]></Node>
<StgValue><ssdm name="xor_ln9_61"/></StgValue>
</operation>

<operation id="1292" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="20" op_0_bw="32">
<![CDATA[
entry:1293 %trunc_ln9_61 = trunc i32 %xor_ln9_61

]]></Node>
<StgValue><ssdm name="trunc_ln9_61"/></StgValue>
</operation>

<operation id="1293" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1294 %lshr_ln9_60 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_61, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_60"/></StgValue>
</operation>

<operation id="1294" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1310 %or_ln8_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_62, i16 %lshr_ln8_61

]]></Node>
<StgValue><ssdm name="or_ln8_61"/></StgValue>
</operation>

<operation id="1295" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1311 %add_ln9_62 = add i32 %or_ln8_61, i32 %add_ln11_56

]]></Node>
<StgValue><ssdm name="add_ln9_62"/></StgValue>
</operation>

<operation id="1296" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1312 %xor_ln9_62 = xor i32 %add_ln9_62, i32 %or_ln11_58

]]></Node>
<StgValue><ssdm name="xor_ln9_62"/></StgValue>
</operation>

<operation id="1297" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="20" op_0_bw="32">
<![CDATA[
entry:1313 %trunc_ln9_62 = trunc i32 %xor_ln9_62

]]></Node>
<StgValue><ssdm name="trunc_ln9_62"/></StgValue>
</operation>

<operation id="1298" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1314 %lshr_ln9_61 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_62, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_61"/></StgValue>
</operation>

<operation id="1299" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1315 %or_ln9_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_62, i12 %lshr_ln9_61

]]></Node>
<StgValue><ssdm name="or_ln9_61"/></StgValue>
</operation>

<operation id="1300" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1316 %add_ln10_62 = add i32 %or_ln9_61, i32 %add_ln8_62

]]></Node>
<StgValue><ssdm name="add_ln10_62"/></StgValue>
</operation>

<operation id="1301" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1327 %xor_ln8_63 = xor i32 %add_ln8_63, i32 %or_ln10_57

]]></Node>
<StgValue><ssdm name="xor_ln8_63"/></StgValue>
</operation>

<operation id="1302" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="32">
<![CDATA[
entry:1328 %trunc_ln8_63 = trunc i32 %xor_ln8_63

]]></Node>
<StgValue><ssdm name="trunc_ln8_63"/></StgValue>
</operation>

<operation id="1303" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1329 %lshr_ln8_62 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_63, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_62"/></StgValue>
</operation>

<operation id="1304" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1330 %or_ln8_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_63, i16 %lshr_ln8_62

]]></Node>
<StgValue><ssdm name="or_ln8_62"/></StgValue>
</operation>

<operation id="1305" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1331 %add_ln9_63 = add i32 %or_ln8_62, i32 %add_ln11_57

]]></Node>
<StgValue><ssdm name="add_ln9_63"/></StgValue>
</operation>

<operation id="1306" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1332 %xor_ln9_63 = xor i32 %add_ln9_63, i32 %or_ln11_55

]]></Node>
<StgValue><ssdm name="xor_ln9_63"/></StgValue>
</operation>

<operation id="1307" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="20" op_0_bw="32">
<![CDATA[
entry:1333 %trunc_ln9_63 = trunc i32 %xor_ln9_63

]]></Node>
<StgValue><ssdm name="trunc_ln9_63"/></StgValue>
</operation>

<operation id="1308" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1334 %lshr_ln9_62 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_63, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_62"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1309" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1275 %or_ln9_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_60, i12 %lshr_ln9_59

]]></Node>
<StgValue><ssdm name="or_ln9_59"/></StgValue>
</operation>

<operation id="1310" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1276 %add_ln10_60 = add i32 %or_ln9_59, i32 %add_ln8_60

]]></Node>
<StgValue><ssdm name="add_ln10_60"/></StgValue>
</operation>

<operation id="1311" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1277 %xor_ln10_60 = xor i32 %add_ln10_60, i32 %or_ln8_59

]]></Node>
<StgValue><ssdm name="xor_ln10_60"/></StgValue>
</operation>

<operation id="1312" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="24" op_0_bw="32">
<![CDATA[
entry:1278 %trunc_ln10_60 = trunc i32 %xor_ln10_60

]]></Node>
<StgValue><ssdm name="trunc_ln10_60"/></StgValue>
</operation>

<operation id="1313" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1279 %lshr_ln10_59 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_60, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_59"/></StgValue>
</operation>

<operation id="1314" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1280 %or_ln10_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_60, i8 %lshr_ln10_59

]]></Node>
<StgValue><ssdm name="or_ln10_59"/></StgValue>
</operation>

<operation id="1315" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1281 %add_ln11_60 = add i32 %or_ln10_59, i32 %add_ln9_60

]]></Node>
<StgValue><ssdm name="add_ln11_60"/></StgValue>
</operation>

<operation id="1316" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1295 %or_ln9_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_61, i12 %lshr_ln9_60

]]></Node>
<StgValue><ssdm name="or_ln9_60"/></StgValue>
</operation>

<operation id="1317" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1296 %add_ln10_61 = add i32 %or_ln9_60, i32 %add_ln8_61

]]></Node>
<StgValue><ssdm name="add_ln10_61"/></StgValue>
</operation>

<operation id="1318" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1297 %xor_ln10_61 = xor i32 %add_ln10_61, i32 %or_ln8_60

]]></Node>
<StgValue><ssdm name="xor_ln10_61"/></StgValue>
</operation>

<operation id="1319" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="24" op_0_bw="32">
<![CDATA[
entry:1298 %trunc_ln10_61 = trunc i32 %xor_ln10_61

]]></Node>
<StgValue><ssdm name="trunc_ln10_61"/></StgValue>
</operation>

<operation id="1320" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1299 %lshr_ln10_60 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_61, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_60"/></StgValue>
</operation>

<operation id="1321" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1300 %or_ln10_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_61, i8 %lshr_ln10_60

]]></Node>
<StgValue><ssdm name="or_ln10_60"/></StgValue>
</operation>

<operation id="1322" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1301 %add_ln11_61 = add i32 %or_ln10_60, i32 %add_ln9_61

]]></Node>
<StgValue><ssdm name="add_ln11_61"/></StgValue>
</operation>

<operation id="1323" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1317 %xor_ln10_62 = xor i32 %add_ln10_62, i32 %or_ln8_61

]]></Node>
<StgValue><ssdm name="xor_ln10_62"/></StgValue>
</operation>

<operation id="1324" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="24" op_0_bw="32">
<![CDATA[
entry:1318 %trunc_ln10_62 = trunc i32 %xor_ln10_62

]]></Node>
<StgValue><ssdm name="trunc_ln10_62"/></StgValue>
</operation>

<operation id="1325" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1319 %lshr_ln10_61 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_62, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_61"/></StgValue>
</operation>

<operation id="1326" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1320 %or_ln10_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_62, i8 %lshr_ln10_61

]]></Node>
<StgValue><ssdm name="or_ln10_61"/></StgValue>
</operation>

<operation id="1327" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1321 %add_ln11_62 = add i32 %or_ln10_61, i32 %add_ln9_62

]]></Node>
<StgValue><ssdm name="add_ln11_62"/></StgValue>
</operation>

<operation id="1328" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1322 %xor_ln11_62 = xor i32 %add_ln11_62, i32 %or_ln9_61

]]></Node>
<StgValue><ssdm name="xor_ln11_62"/></StgValue>
</operation>

<operation id="1329" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="25" op_0_bw="32">
<![CDATA[
entry:1323 %trunc_ln11_62 = trunc i32 %xor_ln11_62

]]></Node>
<StgValue><ssdm name="trunc_ln11_62"/></StgValue>
</operation>

<operation id="1330" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1324 %lshr_ln11_61 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_62, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_61"/></StgValue>
</operation>

<operation id="1331" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1335 %or_ln9_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_63, i12 %lshr_ln9_62

]]></Node>
<StgValue><ssdm name="or_ln9_62"/></StgValue>
</operation>

<operation id="1332" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1336 %add_ln10_63 = add i32 %or_ln9_62, i32 %add_ln8_63

]]></Node>
<StgValue><ssdm name="add_ln10_63"/></StgValue>
</operation>

<operation id="1333" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1337 %xor_ln10_63 = xor i32 %add_ln10_63, i32 %or_ln8_62

]]></Node>
<StgValue><ssdm name="xor_ln10_63"/></StgValue>
</operation>

<operation id="1334" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="24" op_0_bw="32">
<![CDATA[
entry:1338 %trunc_ln10_63 = trunc i32 %xor_ln10_63

]]></Node>
<StgValue><ssdm name="trunc_ln10_63"/></StgValue>
</operation>

<operation id="1335" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1339 %lshr_ln10_62 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_63, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_62"/></StgValue>
</operation>

<operation id="1336" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1340 %or_ln10_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_63, i8 %lshr_ln10_62

]]></Node>
<StgValue><ssdm name="or_ln10_62"/></StgValue>
</operation>

<operation id="1337" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1341 %add_ln11_63 = add i32 %or_ln10_62, i32 %add_ln9_63

]]></Node>
<StgValue><ssdm name="add_ln11_63"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1338" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1282 %xor_ln11_60 = xor i32 %add_ln11_60, i32 %or_ln9_59

]]></Node>
<StgValue><ssdm name="xor_ln11_60"/></StgValue>
</operation>

<operation id="1339" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="25" op_0_bw="32">
<![CDATA[
entry:1283 %trunc_ln11_60 = trunc i32 %xor_ln11_60

]]></Node>
<StgValue><ssdm name="trunc_ln11_60"/></StgValue>
</operation>

<operation id="1340" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1284 %lshr_ln11_59 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_60, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_59"/></StgValue>
</operation>

<operation id="1341" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1285 %or_ln11_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_60, i7 %lshr_ln11_59

]]></Node>
<StgValue><ssdm name="or_ln11_59"/></StgValue>
</operation>

<operation id="1342" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1302 %xor_ln11_61 = xor i32 %add_ln11_61, i32 %or_ln9_60

]]></Node>
<StgValue><ssdm name="xor_ln11_61"/></StgValue>
</operation>

<operation id="1343" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="25" op_0_bw="32">
<![CDATA[
entry:1303 %trunc_ln11_61 = trunc i32 %xor_ln11_61

]]></Node>
<StgValue><ssdm name="trunc_ln11_61"/></StgValue>
</operation>

<operation id="1344" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1304 %lshr_ln11_60 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_61, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_60"/></StgValue>
</operation>

<operation id="1345" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1305 %or_ln11_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_61, i7 %lshr_ln11_60

]]></Node>
<StgValue><ssdm name="or_ln11_60"/></StgValue>
</operation>

<operation id="1346" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1325 %or_ln11_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_62, i7 %lshr_ln11_61

]]></Node>
<StgValue><ssdm name="or_ln11_61"/></StgValue>
</operation>

<operation id="1347" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1342 %xor_ln11_63 = xor i32 %add_ln11_63, i32 %or_ln9_62

]]></Node>
<StgValue><ssdm name="xor_ln11_63"/></StgValue>
</operation>

<operation id="1348" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="25" op_0_bw="32">
<![CDATA[
entry:1343 %trunc_ln11_63 = trunc i32 %xor_ln11_63

]]></Node>
<StgValue><ssdm name="trunc_ln11_63"/></StgValue>
</operation>

<operation id="1349" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1344 %lshr_ln11_62 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_63, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_62"/></StgValue>
</operation>

<operation id="1350" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1345 %or_ln11_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_63, i7 %lshr_ln11_62

]]></Node>
<StgValue><ssdm name="or_ln11_62"/></StgValue>
</operation>

<operation id="1351" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1346 %add_ln8_64 = add i32 %or_ln11_62, i32 %add_ln10_60

]]></Node>
<StgValue><ssdm name="add_ln8_64"/></StgValue>
</operation>

<operation id="1352" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1347 %xor_ln8_64 = xor i32 %add_ln8_64, i32 %or_ln10_60

]]></Node>
<StgValue><ssdm name="xor_ln8_64"/></StgValue>
</operation>

<operation id="1353" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="32">
<![CDATA[
entry:1348 %trunc_ln8_64 = trunc i32 %xor_ln8_64

]]></Node>
<StgValue><ssdm name="trunc_ln8_64"/></StgValue>
</operation>

<operation id="1354" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1349 %lshr_ln8_63 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_64, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_63"/></StgValue>
</operation>

<operation id="1355" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1366 %add_ln8_65 = add i32 %or_ln11_59, i32 %add_ln10_61

]]></Node>
<StgValue><ssdm name="add_ln8_65"/></StgValue>
</operation>

<operation id="1356" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1367 %xor_ln8_65 = xor i32 %or_ln10_61, i32 %add_ln8_65

]]></Node>
<StgValue><ssdm name="xor_ln8_65"/></StgValue>
</operation>

<operation id="1357" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="32">
<![CDATA[
entry:1368 %trunc_ln8_65 = trunc i32 %xor_ln8_65

]]></Node>
<StgValue><ssdm name="trunc_ln8_65"/></StgValue>
</operation>

<operation id="1358" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1369 %lshr_ln8_64 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_65, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_64"/></StgValue>
</operation>

<operation id="1359" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1370 %or_ln8_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_65, i16 %lshr_ln8_64

]]></Node>
<StgValue><ssdm name="or_ln8_64"/></StgValue>
</operation>

<operation id="1360" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1386 %add_ln8_66 = add i32 %or_ln11_60, i32 %add_ln10_62

]]></Node>
<StgValue><ssdm name="add_ln8_66"/></StgValue>
</operation>

<operation id="1361" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1387 %xor_ln8_66 = xor i32 %add_ln8_66, i32 %or_ln10_62

]]></Node>
<StgValue><ssdm name="xor_ln8_66"/></StgValue>
</operation>

<operation id="1362" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="32">
<![CDATA[
entry:1388 %trunc_ln8_66 = trunc i32 %xor_ln8_66

]]></Node>
<StgValue><ssdm name="trunc_ln8_66"/></StgValue>
</operation>

<operation id="1363" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1389 %lshr_ln8_65 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_66, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_65"/></StgValue>
</operation>

<operation id="1364" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1406 %add_ln8_67 = add i32 %or_ln11_61, i32 %add_ln10_63

]]></Node>
<StgValue><ssdm name="add_ln8_67"/></StgValue>
</operation>

<operation id="1365" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1407 %xor_ln8_67 = xor i32 %add_ln8_67, i32 %or_ln10_59

]]></Node>
<StgValue><ssdm name="xor_ln8_67"/></StgValue>
</operation>

<operation id="1366" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="32">
<![CDATA[
entry:1408 %trunc_ln8_67 = trunc i32 %xor_ln8_67

]]></Node>
<StgValue><ssdm name="trunc_ln8_67"/></StgValue>
</operation>

<operation id="1367" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1409 %lshr_ln8_66 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_67, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_66"/></StgValue>
</operation>

<operation id="1368" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1410 %or_ln8_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_67, i16 %lshr_ln8_66

]]></Node>
<StgValue><ssdm name="or_ln8_66"/></StgValue>
</operation>

<operation id="1369" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1411 %add_ln9_67 = add i32 %or_ln8_66, i32 %add_ln11_61

]]></Node>
<StgValue><ssdm name="add_ln9_67"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1370" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1350 %or_ln8_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_64, i16 %lshr_ln8_63

]]></Node>
<StgValue><ssdm name="or_ln8_63"/></StgValue>
</operation>

<operation id="1371" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1351 %add_ln9_64 = add i32 %add_ln11_62, i32 %or_ln8_63

]]></Node>
<StgValue><ssdm name="add_ln9_64"/></StgValue>
</operation>

<operation id="1372" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1352 %xor_ln9_64 = xor i32 %add_ln9_64, i32 %or_ln11_62

]]></Node>
<StgValue><ssdm name="xor_ln9_64"/></StgValue>
</operation>

<operation id="1373" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="20" op_0_bw="32">
<![CDATA[
entry:1353 %trunc_ln9_64 = trunc i32 %xor_ln9_64

]]></Node>
<StgValue><ssdm name="trunc_ln9_64"/></StgValue>
</operation>

<operation id="1374" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1354 %lshr_ln9_63 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_64, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_63"/></StgValue>
</operation>

<operation id="1375" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1355 %or_ln9_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_64, i12 %lshr_ln9_63

]]></Node>
<StgValue><ssdm name="or_ln9_63"/></StgValue>
</operation>

<operation id="1376" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1356 %add_ln10_64 = add i32 %or_ln9_63, i32 %add_ln8_64

]]></Node>
<StgValue><ssdm name="add_ln10_64"/></StgValue>
</operation>

<operation id="1377" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1371 %add_ln9_65 = add i32 %or_ln8_64, i32 %add_ln11_63

]]></Node>
<StgValue><ssdm name="add_ln9_65"/></StgValue>
</operation>

<operation id="1378" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1372 %xor_ln9_65 = xor i32 %add_ln9_65, i32 %or_ln11_59

]]></Node>
<StgValue><ssdm name="xor_ln9_65"/></StgValue>
</operation>

<operation id="1379" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="20" op_0_bw="32">
<![CDATA[
entry:1373 %trunc_ln9_65 = trunc i32 %xor_ln9_65

]]></Node>
<StgValue><ssdm name="trunc_ln9_65"/></StgValue>
</operation>

<operation id="1380" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1374 %lshr_ln9_64 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_65, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_64"/></StgValue>
</operation>

<operation id="1381" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1375 %or_ln9_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_65, i12 %lshr_ln9_64

]]></Node>
<StgValue><ssdm name="or_ln9_64"/></StgValue>
</operation>

<operation id="1382" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1376 %add_ln10_65 = add i32 %or_ln9_64, i32 %add_ln8_65

]]></Node>
<StgValue><ssdm name="add_ln10_65"/></StgValue>
</operation>

<operation id="1383" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1390 %or_ln8_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_66, i16 %lshr_ln8_65

]]></Node>
<StgValue><ssdm name="or_ln8_65"/></StgValue>
</operation>

<operation id="1384" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1391 %add_ln9_66 = add i32 %or_ln8_65, i32 %add_ln11_60

]]></Node>
<StgValue><ssdm name="add_ln9_66"/></StgValue>
</operation>

<operation id="1385" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1392 %xor_ln9_66 = xor i32 %add_ln9_66, i32 %or_ln11_60

]]></Node>
<StgValue><ssdm name="xor_ln9_66"/></StgValue>
</operation>

<operation id="1386" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="20" op_0_bw="32">
<![CDATA[
entry:1393 %trunc_ln9_66 = trunc i32 %xor_ln9_66

]]></Node>
<StgValue><ssdm name="trunc_ln9_66"/></StgValue>
</operation>

<operation id="1387" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1394 %lshr_ln9_65 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_66, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_65"/></StgValue>
</operation>

<operation id="1388" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1395 %or_ln9_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_66, i12 %lshr_ln9_65

]]></Node>
<StgValue><ssdm name="or_ln9_65"/></StgValue>
</operation>

<operation id="1389" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1396 %add_ln10_66 = add i32 %or_ln9_65, i32 %add_ln8_66

]]></Node>
<StgValue><ssdm name="add_ln10_66"/></StgValue>
</operation>

<operation id="1390" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1412 %xor_ln9_67 = xor i32 %add_ln9_67, i32 %or_ln11_61

]]></Node>
<StgValue><ssdm name="xor_ln9_67"/></StgValue>
</operation>

<operation id="1391" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="20" op_0_bw="32">
<![CDATA[
entry:1413 %trunc_ln9_67 = trunc i32 %xor_ln9_67

]]></Node>
<StgValue><ssdm name="trunc_ln9_67"/></StgValue>
</operation>

<operation id="1392" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1414 %lshr_ln9_66 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_67, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_66"/></StgValue>
</operation>

<operation id="1393" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1415 %or_ln9_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_67, i12 %lshr_ln9_66

]]></Node>
<StgValue><ssdm name="or_ln9_66"/></StgValue>
</operation>

<operation id="1394" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1416 %add_ln10_67 = add i32 %or_ln9_66, i32 %add_ln8_67

]]></Node>
<StgValue><ssdm name="add_ln10_67"/></StgValue>
</operation>

<operation id="1395" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1417 %xor_ln10_67 = xor i32 %add_ln10_67, i32 %or_ln8_66

]]></Node>
<StgValue><ssdm name="xor_ln10_67"/></StgValue>
</operation>

<operation id="1396" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="24" op_0_bw="32">
<![CDATA[
entry:1418 %trunc_ln10_67 = trunc i32 %xor_ln10_67

]]></Node>
<StgValue><ssdm name="trunc_ln10_67"/></StgValue>
</operation>

<operation id="1397" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1419 %lshr_ln10_66 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_67, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_66"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1398" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1357 %xor_ln10_64 = xor i32 %add_ln10_64, i32 %or_ln8_63

]]></Node>
<StgValue><ssdm name="xor_ln10_64"/></StgValue>
</operation>

<operation id="1399" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="24" op_0_bw="32">
<![CDATA[
entry:1358 %trunc_ln10_64 = trunc i32 %xor_ln10_64

]]></Node>
<StgValue><ssdm name="trunc_ln10_64"/></StgValue>
</operation>

<operation id="1400" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1359 %lshr_ln10_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_64, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_63"/></StgValue>
</operation>

<operation id="1401" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1360 %or_ln10_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_64, i8 %lshr_ln10_63

]]></Node>
<StgValue><ssdm name="or_ln10_63"/></StgValue>
</operation>

<operation id="1402" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1361 %add_ln11_64 = add i32 %or_ln10_63, i32 %add_ln9_64

]]></Node>
<StgValue><ssdm name="add_ln11_64"/></StgValue>
</operation>

<operation id="1403" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1362 %xor_ln11_64 = xor i32 %add_ln11_64, i32 %or_ln9_63

]]></Node>
<StgValue><ssdm name="xor_ln11_64"/></StgValue>
</operation>

<operation id="1404" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="25" op_0_bw="32">
<![CDATA[
entry:1363 %trunc_ln11_64 = trunc i32 %xor_ln11_64

]]></Node>
<StgValue><ssdm name="trunc_ln11_64"/></StgValue>
</operation>

<operation id="1405" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1364 %lshr_ln11_63 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_64, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_63"/></StgValue>
</operation>

<operation id="1406" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1377 %xor_ln10_65 = xor i32 %add_ln10_65, i32 %or_ln8_64

]]></Node>
<StgValue><ssdm name="xor_ln10_65"/></StgValue>
</operation>

<operation id="1407" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="24" op_0_bw="32">
<![CDATA[
entry:1378 %trunc_ln10_65 = trunc i32 %xor_ln10_65

]]></Node>
<StgValue><ssdm name="trunc_ln10_65"/></StgValue>
</operation>

<operation id="1408" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1379 %lshr_ln10_64 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_65, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_64"/></StgValue>
</operation>

<operation id="1409" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1380 %or_ln10_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_65, i8 %lshr_ln10_64

]]></Node>
<StgValue><ssdm name="or_ln10_64"/></StgValue>
</operation>

<operation id="1410" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1381 %add_ln11_65 = add i32 %or_ln10_64, i32 %add_ln9_65

]]></Node>
<StgValue><ssdm name="add_ln11_65"/></StgValue>
</operation>

<operation id="1411" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1382 %xor_ln11_65 = xor i32 %add_ln11_65, i32 %or_ln9_64

]]></Node>
<StgValue><ssdm name="xor_ln11_65"/></StgValue>
</operation>

<operation id="1412" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="25" op_0_bw="32">
<![CDATA[
entry:1383 %trunc_ln11_65 = trunc i32 %xor_ln11_65

]]></Node>
<StgValue><ssdm name="trunc_ln11_65"/></StgValue>
</operation>

<operation id="1413" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1384 %lshr_ln11_64 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_65, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_64"/></StgValue>
</operation>

<operation id="1414" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1397 %xor_ln10_66 = xor i32 %add_ln10_66, i32 %or_ln8_65

]]></Node>
<StgValue><ssdm name="xor_ln10_66"/></StgValue>
</operation>

<operation id="1415" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="24" op_0_bw="32">
<![CDATA[
entry:1398 %trunc_ln10_66 = trunc i32 %xor_ln10_66

]]></Node>
<StgValue><ssdm name="trunc_ln10_66"/></StgValue>
</operation>

<operation id="1416" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1399 %lshr_ln10_65 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_66, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_65"/></StgValue>
</operation>

<operation id="1417" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1400 %or_ln10_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_66, i8 %lshr_ln10_65

]]></Node>
<StgValue><ssdm name="or_ln10_65"/></StgValue>
</operation>

<operation id="1418" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1401 %add_ln11_66 = add i32 %or_ln10_65, i32 %add_ln9_66

]]></Node>
<StgValue><ssdm name="add_ln11_66"/></StgValue>
</operation>

<operation id="1419" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1402 %xor_ln11_66 = xor i32 %add_ln11_66, i32 %or_ln9_65

]]></Node>
<StgValue><ssdm name="xor_ln11_66"/></StgValue>
</operation>

<operation id="1420" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="25" op_0_bw="32">
<![CDATA[
entry:1403 %trunc_ln11_66 = trunc i32 %xor_ln11_66

]]></Node>
<StgValue><ssdm name="trunc_ln11_66"/></StgValue>
</operation>

<operation id="1421" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1404 %lshr_ln11_65 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_66, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_65"/></StgValue>
</operation>

<operation id="1422" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1420 %or_ln10_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_67, i8 %lshr_ln10_66

]]></Node>
<StgValue><ssdm name="or_ln10_66"/></StgValue>
</operation>

<operation id="1423" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1421 %add_ln11_67 = add i32 %or_ln10_66, i32 %add_ln9_67

]]></Node>
<StgValue><ssdm name="add_ln11_67"/></StgValue>
</operation>

<operation id="1424" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1422 %xor_ln11_67 = xor i32 %add_ln11_67, i32 %or_ln9_66

]]></Node>
<StgValue><ssdm name="xor_ln11_67"/></StgValue>
</operation>

<operation id="1425" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="25" op_0_bw="32">
<![CDATA[
entry:1423 %trunc_ln11_67 = trunc i32 %xor_ln11_67

]]></Node>
<StgValue><ssdm name="trunc_ln11_67"/></StgValue>
</operation>

<operation id="1426" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1424 %lshr_ln11_66 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_67, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_66"/></StgValue>
</operation>

<operation id="1427" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1425 %or_ln11_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_67, i7 %lshr_ln11_66

]]></Node>
<StgValue><ssdm name="or_ln11_66"/></StgValue>
</operation>

<operation id="1428" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1466 %add_ln8_70 = add i32 %or_ln11_66, i32 %add_ln10_66

]]></Node>
<StgValue><ssdm name="add_ln8_70"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1429" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1365 %or_ln11_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_64, i7 %lshr_ln11_63

]]></Node>
<StgValue><ssdm name="or_ln11_63"/></StgValue>
</operation>

<operation id="1430" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1385 %or_ln11_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_65, i7 %lshr_ln11_64

]]></Node>
<StgValue><ssdm name="or_ln11_64"/></StgValue>
</operation>

<operation id="1431" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1405 %or_ln11_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_66, i7 %lshr_ln11_65

]]></Node>
<StgValue><ssdm name="or_ln11_65"/></StgValue>
</operation>

<operation id="1432" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1426 %add_ln8_68 = add i32 %or_ln11_64, i32 %add_ln10_64

]]></Node>
<StgValue><ssdm name="add_ln8_68"/></StgValue>
</operation>

<operation id="1433" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1427 %xor_ln8_68 = xor i32 %or_ln10_66, i32 %add_ln8_68

]]></Node>
<StgValue><ssdm name="xor_ln8_68"/></StgValue>
</operation>

<operation id="1434" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="32">
<![CDATA[
entry:1428 %trunc_ln8_68 = trunc i32 %xor_ln8_68

]]></Node>
<StgValue><ssdm name="trunc_ln8_68"/></StgValue>
</operation>

<operation id="1435" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1429 %lshr_ln8_67 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_68, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_67"/></StgValue>
</operation>

<operation id="1436" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1430 %or_ln8_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_68, i16 %lshr_ln8_67

]]></Node>
<StgValue><ssdm name="or_ln8_67"/></StgValue>
</operation>

<operation id="1437" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1431 %add_ln9_68 = add i32 %or_ln8_67, i32 %add_ln11_66

]]></Node>
<StgValue><ssdm name="add_ln9_68"/></StgValue>
</operation>

<operation id="1438" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1446 %add_ln8_69 = add i32 %or_ln11_65, i32 %add_ln10_65

]]></Node>
<StgValue><ssdm name="add_ln8_69"/></StgValue>
</operation>

<operation id="1439" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1447 %xor_ln8_69 = xor i32 %add_ln8_69, i32 %or_ln10_63

]]></Node>
<StgValue><ssdm name="xor_ln8_69"/></StgValue>
</operation>

<operation id="1440" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="32">
<![CDATA[
entry:1448 %trunc_ln8_69 = trunc i32 %xor_ln8_69

]]></Node>
<StgValue><ssdm name="trunc_ln8_69"/></StgValue>
</operation>

<operation id="1441" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1449 %lshr_ln8_68 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_69, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_68"/></StgValue>
</operation>

<operation id="1442" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1450 %or_ln8_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_69, i16 %lshr_ln8_68

]]></Node>
<StgValue><ssdm name="or_ln8_68"/></StgValue>
</operation>

<operation id="1443" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1451 %add_ln9_69 = add i32 %or_ln8_68, i32 %add_ln11_67

]]></Node>
<StgValue><ssdm name="add_ln9_69"/></StgValue>
</operation>

<operation id="1444" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1467 %xor_ln8_70 = xor i32 %add_ln8_70, i32 %or_ln10_64

]]></Node>
<StgValue><ssdm name="xor_ln8_70"/></StgValue>
</operation>

<operation id="1445" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="32">
<![CDATA[
entry:1468 %trunc_ln8_70 = trunc i32 %xor_ln8_70

]]></Node>
<StgValue><ssdm name="trunc_ln8_70"/></StgValue>
</operation>

<operation id="1446" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1469 %lshr_ln8_69 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_70, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_69"/></StgValue>
</operation>

<operation id="1447" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1470 %or_ln8_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_70, i16 %lshr_ln8_69

]]></Node>
<StgValue><ssdm name="or_ln8_69"/></StgValue>
</operation>

<operation id="1448" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1471 %add_ln9_70 = add i32 %or_ln8_69, i32 %add_ln11_64

]]></Node>
<StgValue><ssdm name="add_ln9_70"/></StgValue>
</operation>

<operation id="1449" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1472 %xor_ln9_70 = xor i32 %add_ln9_70, i32 %or_ln11_66

]]></Node>
<StgValue><ssdm name="xor_ln9_70"/></StgValue>
</operation>

<operation id="1450" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="20" op_0_bw="32">
<![CDATA[
entry:1473 %trunc_ln9_70 = trunc i32 %xor_ln9_70

]]></Node>
<StgValue><ssdm name="trunc_ln9_70"/></StgValue>
</operation>

<operation id="1451" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1474 %lshr_ln9_69 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_70, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_69"/></StgValue>
</operation>

<operation id="1452" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1486 %add_ln8_71 = add i32 %add_ln10_67, i32 %or_ln11_63

]]></Node>
<StgValue><ssdm name="add_ln8_71"/></StgValue>
</operation>

<operation id="1453" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1487 %xor_ln8_71 = xor i32 %add_ln8_71, i32 %or_ln10_65

]]></Node>
<StgValue><ssdm name="xor_ln8_71"/></StgValue>
</operation>

<operation id="1454" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="32">
<![CDATA[
entry:1488 %trunc_ln8_71 = trunc i32 %xor_ln8_71

]]></Node>
<StgValue><ssdm name="trunc_ln8_71"/></StgValue>
</operation>

<operation id="1455" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1489 %lshr_ln8_70 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_71, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_70"/></StgValue>
</operation>

<operation id="1456" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1490 %or_ln8_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_71, i16 %lshr_ln8_70

]]></Node>
<StgValue><ssdm name="or_ln8_70"/></StgValue>
</operation>

<operation id="1457" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1491 %add_ln9_71 = add i32 %or_ln8_70, i32 %add_ln11_65

]]></Node>
<StgValue><ssdm name="add_ln9_71"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1458" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1432 %xor_ln9_68 = xor i32 %add_ln9_68, i32 %or_ln11_64

]]></Node>
<StgValue><ssdm name="xor_ln9_68"/></StgValue>
</operation>

<operation id="1459" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="20" op_0_bw="32">
<![CDATA[
entry:1433 %trunc_ln9_68 = trunc i32 %xor_ln9_68

]]></Node>
<StgValue><ssdm name="trunc_ln9_68"/></StgValue>
</operation>

<operation id="1460" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1434 %lshr_ln9_67 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_68, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_67"/></StgValue>
</operation>

<operation id="1461" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1435 %or_ln9_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_68, i12 %lshr_ln9_67

]]></Node>
<StgValue><ssdm name="or_ln9_67"/></StgValue>
</operation>

<operation id="1462" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1436 %add_ln10_68 = add i32 %or_ln9_67, i32 %add_ln8_68

]]></Node>
<StgValue><ssdm name="add_ln10_68"/></StgValue>
</operation>

<operation id="1463" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1437 %xor_ln10_68 = xor i32 %add_ln10_68, i32 %or_ln8_67

]]></Node>
<StgValue><ssdm name="xor_ln10_68"/></StgValue>
</operation>

<operation id="1464" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="24" op_0_bw="32">
<![CDATA[
entry:1438 %trunc_ln10_68 = trunc i32 %xor_ln10_68

]]></Node>
<StgValue><ssdm name="trunc_ln10_68"/></StgValue>
</operation>

<operation id="1465" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1439 %lshr_ln10_67 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_68, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_67"/></StgValue>
</operation>

<operation id="1466" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1452 %xor_ln9_69 = xor i32 %add_ln9_69, i32 %or_ln11_65

]]></Node>
<StgValue><ssdm name="xor_ln9_69"/></StgValue>
</operation>

<operation id="1467" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="20" op_0_bw="32">
<![CDATA[
entry:1453 %trunc_ln9_69 = trunc i32 %xor_ln9_69

]]></Node>
<StgValue><ssdm name="trunc_ln9_69"/></StgValue>
</operation>

<operation id="1468" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1454 %lshr_ln9_68 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_69, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_68"/></StgValue>
</operation>

<operation id="1469" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1455 %or_ln9_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_69, i12 %lshr_ln9_68

]]></Node>
<StgValue><ssdm name="or_ln9_68"/></StgValue>
</operation>

<operation id="1470" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1456 %add_ln10_69 = add i32 %or_ln9_68, i32 %add_ln8_69

]]></Node>
<StgValue><ssdm name="add_ln10_69"/></StgValue>
</operation>

<operation id="1471" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1457 %xor_ln10_69 = xor i32 %add_ln10_69, i32 %or_ln8_68

]]></Node>
<StgValue><ssdm name="xor_ln10_69"/></StgValue>
</operation>

<operation id="1472" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="24" op_0_bw="32">
<![CDATA[
entry:1458 %trunc_ln10_69 = trunc i32 %xor_ln10_69

]]></Node>
<StgValue><ssdm name="trunc_ln10_69"/></StgValue>
</operation>

<operation id="1473" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1459 %lshr_ln10_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_69, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_68"/></StgValue>
</operation>

<operation id="1474" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1475 %or_ln9_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_70, i12 %lshr_ln9_69

]]></Node>
<StgValue><ssdm name="or_ln9_69"/></StgValue>
</operation>

<operation id="1475" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1476 %add_ln10_70 = add i32 %or_ln9_69, i32 %add_ln8_70

]]></Node>
<StgValue><ssdm name="add_ln10_70"/></StgValue>
</operation>

<operation id="1476" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1477 %xor_ln10_70 = xor i32 %add_ln10_70, i32 %or_ln8_69

]]></Node>
<StgValue><ssdm name="xor_ln10_70"/></StgValue>
</operation>

<operation id="1477" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="24" op_0_bw="32">
<![CDATA[
entry:1478 %trunc_ln10_70 = trunc i32 %xor_ln10_70

]]></Node>
<StgValue><ssdm name="trunc_ln10_70"/></StgValue>
</operation>

<operation id="1478" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1479 %lshr_ln10_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_70, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_69"/></StgValue>
</operation>

<operation id="1479" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1480 %or_ln10_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_70, i8 %lshr_ln10_69

]]></Node>
<StgValue><ssdm name="or_ln10_69"/></StgValue>
</operation>

<operation id="1480" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1481 %add_ln11_70 = add i32 %or_ln10_69, i32 %add_ln9_70

]]></Node>
<StgValue><ssdm name="add_ln11_70"/></StgValue>
</operation>

<operation id="1481" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1492 %xor_ln9_71 = xor i32 %add_ln9_71, i32 %or_ln11_63

]]></Node>
<StgValue><ssdm name="xor_ln9_71"/></StgValue>
</operation>

<operation id="1482" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="20" op_0_bw="32">
<![CDATA[
entry:1493 %trunc_ln9_71 = trunc i32 %xor_ln9_71

]]></Node>
<StgValue><ssdm name="trunc_ln9_71"/></StgValue>
</operation>

<operation id="1483" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1494 %lshr_ln9_70 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_71, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_70"/></StgValue>
</operation>

<operation id="1484" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1495 %or_ln9_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_71, i12 %lshr_ln9_70

]]></Node>
<StgValue><ssdm name="or_ln9_70"/></StgValue>
</operation>

<operation id="1485" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1496 %add_ln10_71 = add i32 %or_ln9_70, i32 %add_ln8_71

]]></Node>
<StgValue><ssdm name="add_ln10_71"/></StgValue>
</operation>

<operation id="1486" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1497 %xor_ln10_71 = xor i32 %add_ln10_71, i32 %or_ln8_70

]]></Node>
<StgValue><ssdm name="xor_ln10_71"/></StgValue>
</operation>

<operation id="1487" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="24" op_0_bw="32">
<![CDATA[
entry:1498 %trunc_ln10_71 = trunc i32 %xor_ln10_71

]]></Node>
<StgValue><ssdm name="trunc_ln10_71"/></StgValue>
</operation>

<operation id="1488" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1499 %lshr_ln10_70 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_71, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_70"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1489" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1440 %or_ln10_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_68, i8 %lshr_ln10_67

]]></Node>
<StgValue><ssdm name="or_ln10_67"/></StgValue>
</operation>

<operation id="1490" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1441 %add_ln11_68 = add i32 %or_ln10_67, i32 %add_ln9_68

]]></Node>
<StgValue><ssdm name="add_ln11_68"/></StgValue>
</operation>

<operation id="1491" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1442 %xor_ln11_68 = xor i32 %add_ln11_68, i32 %or_ln9_67

]]></Node>
<StgValue><ssdm name="xor_ln11_68"/></StgValue>
</operation>

<operation id="1492" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="25" op_0_bw="32">
<![CDATA[
entry:1443 %trunc_ln11_68 = trunc i32 %xor_ln11_68

]]></Node>
<StgValue><ssdm name="trunc_ln11_68"/></StgValue>
</operation>

<operation id="1493" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1444 %lshr_ln11_67 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_68, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_67"/></StgValue>
</operation>

<operation id="1494" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1445 %or_ln11_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_68, i7 %lshr_ln11_67

]]></Node>
<StgValue><ssdm name="or_ln11_67"/></StgValue>
</operation>

<operation id="1495" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1460 %or_ln10_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_69, i8 %lshr_ln10_68

]]></Node>
<StgValue><ssdm name="or_ln10_68"/></StgValue>
</operation>

<operation id="1496" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1461 %add_ln11_69 = add i32 %or_ln10_68, i32 %add_ln9_69

]]></Node>
<StgValue><ssdm name="add_ln11_69"/></StgValue>
</operation>

<operation id="1497" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1462 %xor_ln11_69 = xor i32 %add_ln11_69, i32 %or_ln9_68

]]></Node>
<StgValue><ssdm name="xor_ln11_69"/></StgValue>
</operation>

<operation id="1498" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="25" op_0_bw="32">
<![CDATA[
entry:1463 %trunc_ln11_69 = trunc i32 %xor_ln11_69

]]></Node>
<StgValue><ssdm name="trunc_ln11_69"/></StgValue>
</operation>

<operation id="1499" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1464 %lshr_ln11_68 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_69, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_68"/></StgValue>
</operation>

<operation id="1500" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1465 %or_ln11_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_69, i7 %lshr_ln11_68

]]></Node>
<StgValue><ssdm name="or_ln11_68"/></StgValue>
</operation>

<operation id="1501" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1482 %xor_ln11_70 = xor i32 %add_ln11_70, i32 %or_ln9_69

]]></Node>
<StgValue><ssdm name="xor_ln11_70"/></StgValue>
</operation>

<operation id="1502" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="25" op_0_bw="32">
<![CDATA[
entry:1483 %trunc_ln11_70 = trunc i32 %xor_ln11_70

]]></Node>
<StgValue><ssdm name="trunc_ln11_70"/></StgValue>
</operation>

<operation id="1503" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1484 %lshr_ln11_69 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_70, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_69"/></StgValue>
</operation>

<operation id="1504" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1485 %or_ln11_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_70, i7 %lshr_ln11_69

]]></Node>
<StgValue><ssdm name="or_ln11_69"/></StgValue>
</operation>

<operation id="1505" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1500 %or_ln10_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_71, i8 %lshr_ln10_70

]]></Node>
<StgValue><ssdm name="or_ln10_70"/></StgValue>
</operation>

<operation id="1506" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1501 %add_ln11_71 = add i32 %or_ln10_70, i32 %add_ln9_71

]]></Node>
<StgValue><ssdm name="add_ln11_71"/></StgValue>
</operation>

<operation id="1507" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1502 %xor_ln11_71 = xor i32 %add_ln11_71, i32 %or_ln9_70

]]></Node>
<StgValue><ssdm name="xor_ln11_71"/></StgValue>
</operation>

<operation id="1508" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="25" op_0_bw="32">
<![CDATA[
entry:1503 %trunc_ln11_71 = trunc i32 %xor_ln11_71

]]></Node>
<StgValue><ssdm name="trunc_ln11_71"/></StgValue>
</operation>

<operation id="1509" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1504 %lshr_ln11_70 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_71, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_70"/></StgValue>
</operation>

<operation id="1510" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1505 %or_ln11_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_71, i7 %lshr_ln11_70

]]></Node>
<StgValue><ssdm name="or_ln11_70"/></StgValue>
</operation>

<operation id="1511" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1506 %add_ln8_72 = add i32 %or_ln11_70, i32 %add_ln10_68

]]></Node>
<StgValue><ssdm name="add_ln8_72"/></StgValue>
</operation>

<operation id="1512" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1526 %add_ln8_73 = add i32 %or_ln11_67, i32 %add_ln10_69

]]></Node>
<StgValue><ssdm name="add_ln8_73"/></StgValue>
</operation>

<operation id="1513" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1546 %add_ln8_74 = add i32 %or_ln11_68, i32 %add_ln10_70

]]></Node>
<StgValue><ssdm name="add_ln8_74"/></StgValue>
</operation>

<operation id="1514" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1566 %add_ln8_75 = add i32 %or_ln11_69, i32 %add_ln10_71

]]></Node>
<StgValue><ssdm name="add_ln8_75"/></StgValue>
</operation>

<operation id="1515" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1567 %xor_ln8_75 = xor i32 %add_ln8_75, i32 %or_ln10_67

]]></Node>
<StgValue><ssdm name="xor_ln8_75"/></StgValue>
</operation>

<operation id="1516" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="32">
<![CDATA[
entry:1568 %trunc_ln8_75 = trunc i32 %xor_ln8_75

]]></Node>
<StgValue><ssdm name="trunc_ln8_75"/></StgValue>
</operation>

<operation id="1517" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1569 %lshr_ln8_74 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_75, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_74"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1518" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1507 %xor_ln8_72 = xor i32 %add_ln8_72, i32 %or_ln10_68

]]></Node>
<StgValue><ssdm name="xor_ln8_72"/></StgValue>
</operation>

<operation id="1519" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="32">
<![CDATA[
entry:1508 %trunc_ln8_72 = trunc i32 %xor_ln8_72

]]></Node>
<StgValue><ssdm name="trunc_ln8_72"/></StgValue>
</operation>

<operation id="1520" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1509 %lshr_ln8_71 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_72, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_71"/></StgValue>
</operation>

<operation id="1521" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1510 %or_ln8_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_72, i16 %lshr_ln8_71

]]></Node>
<StgValue><ssdm name="or_ln8_71"/></StgValue>
</operation>

<operation id="1522" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1511 %add_ln9_72 = add i32 %add_ln11_70, i32 %or_ln8_71

]]></Node>
<StgValue><ssdm name="add_ln9_72"/></StgValue>
</operation>

<operation id="1523" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1512 %xor_ln9_72 = xor i32 %add_ln9_72, i32 %or_ln11_70

]]></Node>
<StgValue><ssdm name="xor_ln9_72"/></StgValue>
</operation>

<operation id="1524" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="20" op_0_bw="32">
<![CDATA[
entry:1513 %trunc_ln9_72 = trunc i32 %xor_ln9_72

]]></Node>
<StgValue><ssdm name="trunc_ln9_72"/></StgValue>
</operation>

<operation id="1525" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1514 %lshr_ln9_71 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_72, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_71"/></StgValue>
</operation>

<operation id="1526" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1527 %xor_ln8_73 = xor i32 %or_ln10_69, i32 %add_ln8_73

]]></Node>
<StgValue><ssdm name="xor_ln8_73"/></StgValue>
</operation>

<operation id="1527" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="32">
<![CDATA[
entry:1528 %trunc_ln8_73 = trunc i32 %xor_ln8_73

]]></Node>
<StgValue><ssdm name="trunc_ln8_73"/></StgValue>
</operation>

<operation id="1528" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1529 %lshr_ln8_72 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_73, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_72"/></StgValue>
</operation>

<operation id="1529" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1530 %or_ln8_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_73, i16 %lshr_ln8_72

]]></Node>
<StgValue><ssdm name="or_ln8_72"/></StgValue>
</operation>

<operation id="1530" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1531 %add_ln9_73 = add i32 %or_ln8_72, i32 %add_ln11_71

]]></Node>
<StgValue><ssdm name="add_ln9_73"/></StgValue>
</operation>

<operation id="1531" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1532 %xor_ln9_73 = xor i32 %add_ln9_73, i32 %or_ln11_67

]]></Node>
<StgValue><ssdm name="xor_ln9_73"/></StgValue>
</operation>

<operation id="1532" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="20" op_0_bw="32">
<![CDATA[
entry:1533 %trunc_ln9_73 = trunc i32 %xor_ln9_73

]]></Node>
<StgValue><ssdm name="trunc_ln9_73"/></StgValue>
</operation>

<operation id="1533" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1534 %lshr_ln9_72 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_73, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_72"/></StgValue>
</operation>

<operation id="1534" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1547 %xor_ln8_74 = xor i32 %add_ln8_74, i32 %or_ln10_70

]]></Node>
<StgValue><ssdm name="xor_ln8_74"/></StgValue>
</operation>

<operation id="1535" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="32">
<![CDATA[
entry:1548 %trunc_ln8_74 = trunc i32 %xor_ln8_74

]]></Node>
<StgValue><ssdm name="trunc_ln8_74"/></StgValue>
</operation>

<operation id="1536" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1549 %lshr_ln8_73 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_74, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_73"/></StgValue>
</operation>

<operation id="1537" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1550 %or_ln8_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_74, i16 %lshr_ln8_73

]]></Node>
<StgValue><ssdm name="or_ln8_73"/></StgValue>
</operation>

<operation id="1538" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1551 %add_ln9_74 = add i32 %or_ln8_73, i32 %add_ln11_68

]]></Node>
<StgValue><ssdm name="add_ln9_74"/></StgValue>
</operation>

<operation id="1539" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1552 %xor_ln9_74 = xor i32 %add_ln9_74, i32 %or_ln11_68

]]></Node>
<StgValue><ssdm name="xor_ln9_74"/></StgValue>
</operation>

<operation id="1540" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="20" op_0_bw="32">
<![CDATA[
entry:1553 %trunc_ln9_74 = trunc i32 %xor_ln9_74

]]></Node>
<StgValue><ssdm name="trunc_ln9_74"/></StgValue>
</operation>

<operation id="1541" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1554 %lshr_ln9_73 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_74, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_73"/></StgValue>
</operation>

<operation id="1542" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1570 %or_ln8_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_75, i16 %lshr_ln8_74

]]></Node>
<StgValue><ssdm name="or_ln8_74"/></StgValue>
</operation>

<operation id="1543" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1571 %add_ln9_75 = add i32 %or_ln8_74, i32 %add_ln11_69

]]></Node>
<StgValue><ssdm name="add_ln9_75"/></StgValue>
</operation>

<operation id="1544" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1572 %xor_ln9_75 = xor i32 %add_ln9_75, i32 %or_ln11_69

]]></Node>
<StgValue><ssdm name="xor_ln9_75"/></StgValue>
</operation>

<operation id="1545" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="20" op_0_bw="32">
<![CDATA[
entry:1573 %trunc_ln9_75 = trunc i32 %xor_ln9_75

]]></Node>
<StgValue><ssdm name="trunc_ln9_75"/></StgValue>
</operation>

<operation id="1546" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1574 %lshr_ln9_74 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_75, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_74"/></StgValue>
</operation>

<operation id="1547" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1575 %or_ln9_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_75, i12 %lshr_ln9_74

]]></Node>
<StgValue><ssdm name="or_ln9_74"/></StgValue>
</operation>

<operation id="1548" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1576 %add_ln10_75 = add i32 %or_ln9_74, i32 %add_ln8_75

]]></Node>
<StgValue><ssdm name="add_ln10_75"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1549" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1515 %or_ln9_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_72, i12 %lshr_ln9_71

]]></Node>
<StgValue><ssdm name="or_ln9_71"/></StgValue>
</operation>

<operation id="1550" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1516 %add_ln10_72 = add i32 %or_ln9_71, i32 %add_ln8_72

]]></Node>
<StgValue><ssdm name="add_ln10_72"/></StgValue>
</operation>

<operation id="1551" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1517 %xor_ln10_72 = xor i32 %add_ln10_72, i32 %or_ln8_71

]]></Node>
<StgValue><ssdm name="xor_ln10_72"/></StgValue>
</operation>

<operation id="1552" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="24" op_0_bw="32">
<![CDATA[
entry:1518 %trunc_ln10_72 = trunc i32 %xor_ln10_72

]]></Node>
<StgValue><ssdm name="trunc_ln10_72"/></StgValue>
</operation>

<operation id="1553" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1519 %lshr_ln10_71 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_72, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_71"/></StgValue>
</operation>

<operation id="1554" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1520 %or_ln10_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_72, i8 %lshr_ln10_71

]]></Node>
<StgValue><ssdm name="or_ln10_71"/></StgValue>
</operation>

<operation id="1555" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1521 %add_ln11_72 = add i32 %or_ln10_71, i32 %add_ln9_72

]]></Node>
<StgValue><ssdm name="add_ln11_72"/></StgValue>
</operation>

<operation id="1556" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1535 %or_ln9_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_73, i12 %lshr_ln9_72

]]></Node>
<StgValue><ssdm name="or_ln9_72"/></StgValue>
</operation>

<operation id="1557" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1536 %add_ln10_73 = add i32 %or_ln9_72, i32 %add_ln8_73

]]></Node>
<StgValue><ssdm name="add_ln10_73"/></StgValue>
</operation>

<operation id="1558" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1537 %xor_ln10_73 = xor i32 %add_ln10_73, i32 %or_ln8_72

]]></Node>
<StgValue><ssdm name="xor_ln10_73"/></StgValue>
</operation>

<operation id="1559" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="24" op_0_bw="32">
<![CDATA[
entry:1538 %trunc_ln10_73 = trunc i32 %xor_ln10_73

]]></Node>
<StgValue><ssdm name="trunc_ln10_73"/></StgValue>
</operation>

<operation id="1560" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1539 %lshr_ln10_72 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_73, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_72"/></StgValue>
</operation>

<operation id="1561" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1540 %or_ln10_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_73, i8 %lshr_ln10_72

]]></Node>
<StgValue><ssdm name="or_ln10_72"/></StgValue>
</operation>

<operation id="1562" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1541 %add_ln11_73 = add i32 %or_ln10_72, i32 %add_ln9_73

]]></Node>
<StgValue><ssdm name="add_ln11_73"/></StgValue>
</operation>

<operation id="1563" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1555 %or_ln9_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_74, i12 %lshr_ln9_73

]]></Node>
<StgValue><ssdm name="or_ln9_73"/></StgValue>
</operation>

<operation id="1564" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1556 %add_ln10_74 = add i32 %or_ln9_73, i32 %add_ln8_74

]]></Node>
<StgValue><ssdm name="add_ln10_74"/></StgValue>
</operation>

<operation id="1565" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1557 %xor_ln10_74 = xor i32 %add_ln10_74, i32 %or_ln8_73

]]></Node>
<StgValue><ssdm name="xor_ln10_74"/></StgValue>
</operation>

<operation id="1566" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="24" op_0_bw="32">
<![CDATA[
entry:1558 %trunc_ln10_74 = trunc i32 %xor_ln10_74

]]></Node>
<StgValue><ssdm name="trunc_ln10_74"/></StgValue>
</operation>

<operation id="1567" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1559 %lshr_ln10_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_74, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_73"/></StgValue>
</operation>

<operation id="1568" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1560 %or_ln10_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_74, i8 %lshr_ln10_73

]]></Node>
<StgValue><ssdm name="or_ln10_73"/></StgValue>
</operation>

<operation id="1569" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1561 %add_ln11_74 = add i32 %or_ln10_73, i32 %add_ln9_74

]]></Node>
<StgValue><ssdm name="add_ln11_74"/></StgValue>
</operation>

<operation id="1570" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1577 %xor_ln10_75 = xor i32 %add_ln10_75, i32 %or_ln8_74

]]></Node>
<StgValue><ssdm name="xor_ln10_75"/></StgValue>
</operation>

<operation id="1571" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="24" op_0_bw="32">
<![CDATA[
entry:1578 %trunc_ln10_75 = trunc i32 %xor_ln10_75

]]></Node>
<StgValue><ssdm name="trunc_ln10_75"/></StgValue>
</operation>

<operation id="1572" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1579 %lshr_ln10_74 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_75, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_74"/></StgValue>
</operation>

<operation id="1573" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1580 %or_ln10_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_75, i8 %lshr_ln10_74

]]></Node>
<StgValue><ssdm name="or_ln10_74"/></StgValue>
</operation>

<operation id="1574" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1581 %add_ln11_75 = add i32 %or_ln10_74, i32 %add_ln9_75

]]></Node>
<StgValue><ssdm name="add_ln11_75"/></StgValue>
</operation>

<operation id="1575" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1582 %xor_ln11_75 = xor i32 %add_ln11_75, i32 %or_ln9_74

]]></Node>
<StgValue><ssdm name="xor_ln11_75"/></StgValue>
</operation>

<operation id="1576" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="25" op_0_bw="32">
<![CDATA[
entry:1583 %trunc_ln11_75 = trunc i32 %xor_ln11_75

]]></Node>
<StgValue><ssdm name="trunc_ln11_75"/></StgValue>
</operation>

<operation id="1577" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1584 %lshr_ln11_74 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_75, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_74"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1578" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1522 %xor_ln11_72 = xor i32 %add_ln11_72, i32 %or_ln9_71

]]></Node>
<StgValue><ssdm name="xor_ln11_72"/></StgValue>
</operation>

<operation id="1579" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="25" op_0_bw="32">
<![CDATA[
entry:1523 %trunc_ln11_72 = trunc i32 %xor_ln11_72

]]></Node>
<StgValue><ssdm name="trunc_ln11_72"/></StgValue>
</operation>

<operation id="1580" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1524 %lshr_ln11_71 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_72, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_71"/></StgValue>
</operation>

<operation id="1581" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1525 %or_ln11_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_72, i7 %lshr_ln11_71

]]></Node>
<StgValue><ssdm name="or_ln11_71"/></StgValue>
</operation>

<operation id="1582" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1542 %xor_ln11_73 = xor i32 %add_ln11_73, i32 %or_ln9_72

]]></Node>
<StgValue><ssdm name="xor_ln11_73"/></StgValue>
</operation>

<operation id="1583" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="25" op_0_bw="32">
<![CDATA[
entry:1543 %trunc_ln11_73 = trunc i32 %xor_ln11_73

]]></Node>
<StgValue><ssdm name="trunc_ln11_73"/></StgValue>
</operation>

<operation id="1584" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1544 %lshr_ln11_72 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_73, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_72"/></StgValue>
</operation>

<operation id="1585" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1545 %or_ln11_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_73, i7 %lshr_ln11_72

]]></Node>
<StgValue><ssdm name="or_ln11_72"/></StgValue>
</operation>

<operation id="1586" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1562 %xor_ln11_74 = xor i32 %add_ln11_74, i32 %or_ln9_73

]]></Node>
<StgValue><ssdm name="xor_ln11_74"/></StgValue>
</operation>

<operation id="1587" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="25" op_0_bw="32">
<![CDATA[
entry:1563 %trunc_ln11_74 = trunc i32 %xor_ln11_74

]]></Node>
<StgValue><ssdm name="trunc_ln11_74"/></StgValue>
</operation>

<operation id="1588" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1564 %lshr_ln11_73 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_74, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_73"/></StgValue>
</operation>

<operation id="1589" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1565 %or_ln11_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_74, i7 %lshr_ln11_73

]]></Node>
<StgValue><ssdm name="or_ln11_73"/></StgValue>
</operation>

<operation id="1590" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1585 %or_ln11_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_75, i7 %lshr_ln11_74

]]></Node>
<StgValue><ssdm name="or_ln11_74"/></StgValue>
</operation>

<operation id="1591" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1586 %add_ln8_76 = add i32 %or_ln11_72, i32 %add_ln10_72

]]></Node>
<StgValue><ssdm name="add_ln8_76"/></StgValue>
</operation>

<operation id="1592" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1587 %xor_ln8_76 = xor i32 %or_ln10_74, i32 %add_ln8_76

]]></Node>
<StgValue><ssdm name="xor_ln8_76"/></StgValue>
</operation>

<operation id="1593" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="32">
<![CDATA[
entry:1588 %trunc_ln8_76 = trunc i32 %xor_ln8_76

]]></Node>
<StgValue><ssdm name="trunc_ln8_76"/></StgValue>
</operation>

<operation id="1594" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1589 %lshr_ln8_75 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_76, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_75"/></StgValue>
</operation>

<operation id="1595" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1606 %add_ln8_77 = add i32 %or_ln11_73, i32 %add_ln10_73

]]></Node>
<StgValue><ssdm name="add_ln8_77"/></StgValue>
</operation>

<operation id="1596" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1607 %xor_ln8_77 = xor i32 %add_ln8_77, i32 %or_ln10_71

]]></Node>
<StgValue><ssdm name="xor_ln8_77"/></StgValue>
</operation>

<operation id="1597" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="32">
<![CDATA[
entry:1608 %trunc_ln8_77 = trunc i32 %xor_ln8_77

]]></Node>
<StgValue><ssdm name="trunc_ln8_77"/></StgValue>
</operation>

<operation id="1598" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1609 %lshr_ln8_76 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_77, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_76"/></StgValue>
</operation>

<operation id="1599" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1626 %add_ln8_78 = add i32 %or_ln11_74, i32 %add_ln10_74

]]></Node>
<StgValue><ssdm name="add_ln8_78"/></StgValue>
</operation>

<operation id="1600" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1627 %xor_ln8_78 = xor i32 %add_ln8_78, i32 %or_ln10_72

]]></Node>
<StgValue><ssdm name="xor_ln8_78"/></StgValue>
</operation>

<operation id="1601" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="16" op_0_bw="32">
<![CDATA[
entry:1628 %trunc_ln8_78 = trunc i32 %xor_ln8_78

]]></Node>
<StgValue><ssdm name="trunc_ln8_78"/></StgValue>
</operation>

<operation id="1602" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1629 %lshr_ln8_77 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_78, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_77"/></StgValue>
</operation>

<operation id="1603" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1630 %or_ln8_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_78, i16 %lshr_ln8_77

]]></Node>
<StgValue><ssdm name="or_ln8_77"/></StgValue>
</operation>

<operation id="1604" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1631 %add_ln9_78 = add i32 %or_ln8_77, i32 %add_ln11_72

]]></Node>
<StgValue><ssdm name="add_ln9_78"/></StgValue>
</operation>

<operation id="1605" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1646 %add_ln8_79 = add i32 %add_ln10_75, i32 %or_ln11_71

]]></Node>
<StgValue><ssdm name="add_ln8_79"/></StgValue>
</operation>

<operation id="1606" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1647 %xor_ln8_79 = xor i32 %add_ln8_79, i32 %or_ln10_73

]]></Node>
<StgValue><ssdm name="xor_ln8_79"/></StgValue>
</operation>

<operation id="1607" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="16" op_0_bw="32">
<![CDATA[
entry:1648 %trunc_ln8_79 = trunc i32 %xor_ln8_79

]]></Node>
<StgValue><ssdm name="trunc_ln8_79"/></StgValue>
</operation>

<operation id="1608" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1649 %lshr_ln8_78 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_79, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8_78"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1609" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1590 %or_ln8_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_76, i16 %lshr_ln8_75

]]></Node>
<StgValue><ssdm name="or_ln8_75"/></StgValue>
</operation>

<operation id="1610" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1591 %add_ln9_76 = add i32 %or_ln8_75, i32 %add_ln11_74

]]></Node>
<StgValue><ssdm name="add_ln9_76"/></StgValue>
</operation>

<operation id="1611" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1592 %xor_ln9_76 = xor i32 %add_ln9_76, i32 %or_ln11_72

]]></Node>
<StgValue><ssdm name="xor_ln9_76"/></StgValue>
</operation>

<operation id="1612" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="20" op_0_bw="32">
<![CDATA[
entry:1593 %trunc_ln9_76 = trunc i32 %xor_ln9_76

]]></Node>
<StgValue><ssdm name="trunc_ln9_76"/></StgValue>
</operation>

<operation id="1613" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1594 %lshr_ln9_75 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_76, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_75"/></StgValue>
</operation>

<operation id="1614" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1595 %or_ln9_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_76, i12 %lshr_ln9_75

]]></Node>
<StgValue><ssdm name="or_ln9_75"/></StgValue>
</operation>

<operation id="1615" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1596 %add_ln10_76 = add i32 %or_ln9_75, i32 %add_ln8_76

]]></Node>
<StgValue><ssdm name="add_ln10_76"/></StgValue>
</operation>

<operation id="1616" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1610 %or_ln8_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_77, i16 %lshr_ln8_76

]]></Node>
<StgValue><ssdm name="or_ln8_76"/></StgValue>
</operation>

<operation id="1617" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1611 %add_ln9_77 = add i32 %or_ln8_76, i32 %add_ln11_75

]]></Node>
<StgValue><ssdm name="add_ln9_77"/></StgValue>
</operation>

<operation id="1618" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1612 %xor_ln9_77 = xor i32 %add_ln9_77, i32 %or_ln11_73

]]></Node>
<StgValue><ssdm name="xor_ln9_77"/></StgValue>
</operation>

<operation id="1619" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="20" op_0_bw="32">
<![CDATA[
entry:1613 %trunc_ln9_77 = trunc i32 %xor_ln9_77

]]></Node>
<StgValue><ssdm name="trunc_ln9_77"/></StgValue>
</operation>

<operation id="1620" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1614 %lshr_ln9_76 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_77, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_76"/></StgValue>
</operation>

<operation id="1621" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1615 %or_ln9_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_77, i12 %lshr_ln9_76

]]></Node>
<StgValue><ssdm name="or_ln9_76"/></StgValue>
</operation>

<operation id="1622" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1616 %add_ln10_77 = add i32 %or_ln9_76, i32 %add_ln8_77

]]></Node>
<StgValue><ssdm name="add_ln10_77"/></StgValue>
</operation>

<operation id="1623" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1632 %xor_ln9_78 = xor i32 %add_ln9_78, i32 %or_ln11_74

]]></Node>
<StgValue><ssdm name="xor_ln9_78"/></StgValue>
</operation>

<operation id="1624" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="20" op_0_bw="32">
<![CDATA[
entry:1633 %trunc_ln9_78 = trunc i32 %xor_ln9_78

]]></Node>
<StgValue><ssdm name="trunc_ln9_78"/></StgValue>
</operation>

<operation id="1625" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1634 %lshr_ln9_77 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_78, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_77"/></StgValue>
</operation>

<operation id="1626" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1635 %or_ln9_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_78, i12 %lshr_ln9_77

]]></Node>
<StgValue><ssdm name="or_ln9_77"/></StgValue>
</operation>

<operation id="1627" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1636 %add_ln10_78 = add i32 %or_ln9_77, i32 %add_ln8_78

]]></Node>
<StgValue><ssdm name="add_ln10_78"/></StgValue>
</operation>

<operation id="1628" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1650 %or_ln8_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_79, i16 %lshr_ln8_78

]]></Node>
<StgValue><ssdm name="or_ln8_78"/></StgValue>
</operation>

<operation id="1629" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1651 %add_ln9_79 = add i32 %or_ln8_78, i32 %add_ln11_73

]]></Node>
<StgValue><ssdm name="add_ln9_79"/></StgValue>
</operation>

<operation id="1630" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1652 %xor_ln9_79 = xor i32 %add_ln9_79, i32 %or_ln11_71

]]></Node>
<StgValue><ssdm name="xor_ln9_79"/></StgValue>
</operation>

<operation id="1631" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="20" op_0_bw="32">
<![CDATA[
entry:1653 %trunc_ln9_79 = trunc i32 %xor_ln9_79

]]></Node>
<StgValue><ssdm name="trunc_ln9_79"/></StgValue>
</operation>

<operation id="1632" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1654 %lshr_ln9_78 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_79, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9_78"/></StgValue>
</operation>

<operation id="1633" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:1655 %or_ln9_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_79, i12 %lshr_ln9_78

]]></Node>
<StgValue><ssdm name="or_ln9_78"/></StgValue>
</operation>

<operation id="1634" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1656 %add_ln10_79 = add i32 %or_ln9_78, i32 %add_ln8_79

]]></Node>
<StgValue><ssdm name="add_ln10_79"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1635" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19

]]></Node>
<StgValue><ssdm name="spectopmodule_ln14"/></StgValue>
</operation>

<operation id="1636" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1637" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1638" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1639" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1640" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1641" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1642" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1643" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1644" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1645" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1646" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1647" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1648" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1649" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_4, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1650" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_4, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1651" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1652" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_5, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1653" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_5, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1654" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1655" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_6, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1656" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_6, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1657" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1658" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_7, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1659" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_7, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1660" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1661" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_8, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1662" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_8, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1663" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1664" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_9, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1665" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_9, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1666" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1667" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_10, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1668" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_10, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1669" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1670" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_11, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1671" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_11, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1672" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1673" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_12, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1674" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_12, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1675" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1676" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_13, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1677" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_13, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1678" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1679" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_14, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1680" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_14, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1681" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1682" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_15, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1683" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_15, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1684" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1685" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1597 %xor_ln10_76 = xor i32 %add_ln10_76, i32 %or_ln8_75

]]></Node>
<StgValue><ssdm name="xor_ln10_76"/></StgValue>
</operation>

<operation id="1686" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="24" op_0_bw="32">
<![CDATA[
entry:1598 %trunc_ln10_76 = trunc i32 %xor_ln10_76

]]></Node>
<StgValue><ssdm name="trunc_ln10_76"/></StgValue>
</operation>

<operation id="1687" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1599 %lshr_ln10_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_76, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_75"/></StgValue>
</operation>

<operation id="1688" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1600 %or_ln10_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_76, i8 %lshr_ln10_75

]]></Node>
<StgValue><ssdm name="or_ln10_75"/></StgValue>
</operation>

<operation id="1689" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1601 %add_ln11_76 = add i32 %or_ln10_75, i32 %add_ln9_76

]]></Node>
<StgValue><ssdm name="add_ln11_76"/></StgValue>
</operation>

<operation id="1690" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1602 %xor_ln11_76 = xor i32 %add_ln11_76, i32 %or_ln9_75

]]></Node>
<StgValue><ssdm name="xor_ln11_76"/></StgValue>
</operation>

<operation id="1691" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="25" op_0_bw="32">
<![CDATA[
entry:1603 %trunc_ln11_76 = trunc i32 %xor_ln11_76

]]></Node>
<StgValue><ssdm name="trunc_ln11_76"/></StgValue>
</operation>

<operation id="1692" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1604 %lshr_ln11_75 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_76, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_75"/></StgValue>
</operation>

<operation id="1693" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1605 %or_ln11_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_76, i7 %lshr_ln11_75

]]></Node>
<StgValue><ssdm name="or_ln11_75"/></StgValue>
</operation>

<operation id="1694" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1617 %xor_ln10_77 = xor i32 %add_ln10_77, i32 %or_ln8_76

]]></Node>
<StgValue><ssdm name="xor_ln10_77"/></StgValue>
</operation>

<operation id="1695" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="24" op_0_bw="32">
<![CDATA[
entry:1618 %trunc_ln10_77 = trunc i32 %xor_ln10_77

]]></Node>
<StgValue><ssdm name="trunc_ln10_77"/></StgValue>
</operation>

<operation id="1696" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1619 %lshr_ln10_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_77, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_76"/></StgValue>
</operation>

<operation id="1697" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1620 %or_ln10_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_77, i8 %lshr_ln10_76

]]></Node>
<StgValue><ssdm name="or_ln10_76"/></StgValue>
</operation>

<operation id="1698" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1621 %add_ln11_77 = add i32 %or_ln10_76, i32 %add_ln9_77

]]></Node>
<StgValue><ssdm name="add_ln11_77"/></StgValue>
</operation>

<operation id="1699" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1622 %xor_ln11_77 = xor i32 %add_ln11_77, i32 %or_ln9_76

]]></Node>
<StgValue><ssdm name="xor_ln11_77"/></StgValue>
</operation>

<operation id="1700" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="25" op_0_bw="32">
<![CDATA[
entry:1623 %trunc_ln11_77 = trunc i32 %xor_ln11_77

]]></Node>
<StgValue><ssdm name="trunc_ln11_77"/></StgValue>
</operation>

<operation id="1701" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1624 %lshr_ln11_76 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_77, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_76"/></StgValue>
</operation>

<operation id="1702" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1625 %or_ln11_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_77, i7 %lshr_ln11_76

]]></Node>
<StgValue><ssdm name="or_ln11_76"/></StgValue>
</operation>

<operation id="1703" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1637 %xor_ln10_78 = xor i32 %add_ln10_78, i32 %or_ln8_77

]]></Node>
<StgValue><ssdm name="xor_ln10_78"/></StgValue>
</operation>

<operation id="1704" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="24" op_0_bw="32">
<![CDATA[
entry:1638 %trunc_ln10_78 = trunc i32 %xor_ln10_78

]]></Node>
<StgValue><ssdm name="trunc_ln10_78"/></StgValue>
</operation>

<operation id="1705" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1639 %lshr_ln10_77 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_78, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_77"/></StgValue>
</operation>

<operation id="1706" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1640 %or_ln10_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_78, i8 %lshr_ln10_77

]]></Node>
<StgValue><ssdm name="or_ln10_77"/></StgValue>
</operation>

<operation id="1707" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1641 %add_ln11_78 = add i32 %or_ln10_77, i32 %add_ln9_78

]]></Node>
<StgValue><ssdm name="add_ln11_78"/></StgValue>
</operation>

<operation id="1708" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1642 %xor_ln11_78 = xor i32 %add_ln11_78, i32 %or_ln9_77

]]></Node>
<StgValue><ssdm name="xor_ln11_78"/></StgValue>
</operation>

<operation id="1709" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="25" op_0_bw="32">
<![CDATA[
entry:1643 %trunc_ln11_78 = trunc i32 %xor_ln11_78

]]></Node>
<StgValue><ssdm name="trunc_ln11_78"/></StgValue>
</operation>

<operation id="1710" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1644 %lshr_ln11_77 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_78, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_77"/></StgValue>
</operation>

<operation id="1711" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1645 %or_ln11_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_78, i7 %lshr_ln11_77

]]></Node>
<StgValue><ssdm name="or_ln11_77"/></StgValue>
</operation>

<operation id="1712" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1657 %xor_ln10_79 = xor i32 %add_ln10_79, i32 %or_ln8_78

]]></Node>
<StgValue><ssdm name="xor_ln10_79"/></StgValue>
</operation>

<operation id="1713" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="24" op_0_bw="32">
<![CDATA[
entry:1658 %trunc_ln10_79 = trunc i32 %xor_ln10_79

]]></Node>
<StgValue><ssdm name="trunc_ln10_79"/></StgValue>
</operation>

<operation id="1714" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1659 %lshr_ln10_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_79, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln10_78"/></StgValue>
</operation>

<operation id="1715" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
entry:1660 %or_ln10_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_79, i8 %lshr_ln10_78

]]></Node>
<StgValue><ssdm name="or_ln10_78"/></StgValue>
</operation>

<operation id="1716" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1661 %add_ln11_79 = add i32 %or_ln10_78, i32 %add_ln9_79

]]></Node>
<StgValue><ssdm name="add_ln11_79"/></StgValue>
</operation>

<operation id="1717" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1662 %xor_ln11_79 = xor i32 %add_ln11_79, i32 %or_ln9_78

]]></Node>
<StgValue><ssdm name="xor_ln11_79"/></StgValue>
</operation>

<operation id="1718" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="25" op_0_bw="32">
<![CDATA[
entry:1663 %trunc_ln11_79 = trunc i32 %xor_ln11_79

]]></Node>
<StgValue><ssdm name="trunc_ln11_79"/></StgValue>
</operation>

<operation id="1719" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1664 %lshr_ln11_78 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_79, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln11_78"/></StgValue>
</operation>

<operation id="1720" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1665 %or_ln11_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_79, i7 %lshr_ln11_78

]]></Node>
<StgValue><ssdm name="or_ln11_78"/></StgValue>
</operation>

<operation id="1721" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1666 %write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_4, i32 %or_ln11_78

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="1722" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1667 %write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_0, i32 %add_ln10_76

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="1723" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1668 %write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_12, i32 %or_ln10_76

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="1724" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1669 %write_ln9 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_8, i32 %add_ln11_78

]]></Node>
<StgValue><ssdm name="write_ln9"/></StgValue>
</operation>

<operation id="1725" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1670 %write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_5, i32 %or_ln11_75

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="1726" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1671 %write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_1, i32 %add_ln10_77

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="1727" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1672 %write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_13, i32 %or_ln10_77

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="1728" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1673 %write_ln9 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_9, i32 %add_ln11_79

]]></Node>
<StgValue><ssdm name="write_ln9"/></StgValue>
</operation>

<operation id="1729" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1674 %write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_6, i32 %or_ln11_76

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="1730" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1675 %write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_2, i32 %add_ln10_78

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="1731" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1676 %write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_14, i32 %or_ln10_78

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="1732" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1677 %write_ln9 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_10, i32 %add_ln11_76

]]></Node>
<StgValue><ssdm name="write_ln9"/></StgValue>
</operation>

<operation id="1733" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1678 %write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_7, i32 %or_ln11_77

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="1734" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1679 %write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_3, i32 %add_ln10_79

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="1735" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1680 %write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_15, i32 %or_ln10_75

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="1736" st_id="54" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1681 %write_ln9 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_11, i32 %add_ln11_77

]]></Node>
<StgValue><ssdm name="write_ln9"/></StgValue>
</operation>

<operation id="1737" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="0">
<![CDATA[
entry:1682 %ret_ln35 = ret

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
