###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 06:33:59 2023
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.410
- Arrival Time                  1.976
= Slack Time                    7.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.434 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.115 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.641 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.331 | 
     | U0_ALU/\ALU_OUT_reg[2]    | RN ^       | SDFFRQX1M | 1.068 | 0.079 |   1.976 |    9.410 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.434 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.434 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -7.434 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.410
- Arrival Time                  1.976
= Slack Time                    7.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.434 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.116 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.641 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.332 | 
     | U0_ALU/\ALU_OUT_reg[1]    | RN ^       | SDFFRQX1M | 1.068 | 0.078 |   1.976 |    9.410 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.434 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.434 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -7.434 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  1.979
= Slack Time                    7.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.439 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.121 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.646 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.337 | 
     | U0_ALU/\ALU_OUT_reg[9]    | RN ^       | SDFFRQX2M | 1.070 | 0.081 |   1.979 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.439 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.439 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.439 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  1.979
= Slack Time                    7.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.439 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.121 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.646 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.337 | 
     | U0_ALU/\ALU_OUT_reg[12]   | RN ^       | SDFFRQX2M | 1.070 | 0.081 |   1.979 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.439 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.439 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.439 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  1.979
= Slack Time                    7.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.439 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.121 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.646 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.337 | 
     | U0_ALU/\ALU_OUT_reg[13]   | RN ^       | SDFFRQX2M | 1.070 | 0.081 |   1.979 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.439 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.439 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.439 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  1.979
= Slack Time                    7.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.439 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.121 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.646 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.337 | 
     | U0_ALU/\ALU_OUT_reg[14]   | RN ^       | SDFFRQX2M | 1.070 | 0.081 |   1.979 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.439 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.439 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.439 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  1.978
= Slack Time                    7.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.439 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.121 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.646 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.337 | 
     | U0_ALU/\ALU_OUT_reg[11]   | RN ^       | SDFFRQX2M | 1.070 | 0.081 |   1.978 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.439 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.439 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.439 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  1.978
= Slack Time                    7.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.440 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.121 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.646 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.337 | 
     | U0_ALU/\ALU_OUT_reg[10]   | RN ^       | SDFFRQX2M | 1.070 | 0.081 |   1.978 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.440 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.440 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.440 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  1.978
= Slack Time                    7.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.440 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.121 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.646 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.337 | 
     | U0_ALU/\ALU_OUT_reg[15]   | RN ^       | SDFFRQX2M | 1.070 | 0.081 |   1.978 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.440 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.440 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.440 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  1.978
= Slack Time                    7.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.440 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.121 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.646 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.337 | 
     | U0_ALU/\ALU_OUT_reg[7]    | RN ^       | SDFFRQX2M | 1.070 | 0.081 |   1.978 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.440 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.440 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.440 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  1.978
= Slack Time                    7.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.440 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.121 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.646 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.337 | 
     | U0_ALU/\ALU_OUT_reg[8]    | RN ^       | SDFFRQX2M | 1.070 | 0.081 |   1.978 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.440 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.440 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.440 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  1.977
= Slack Time                    7.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.440 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.122 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.647 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.338 | 
     | U0_ALU/\ALU_OUT_reg[6]    | RN ^       | SDFFRQX2M | 1.070 | 0.080 |   1.977 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.440 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.440 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.440 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  1.977
= Slack Time                    7.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.441 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.123 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.648 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.339 | 
     | U0_ALU/\ALU_OUT_reg[5]    | RN ^       | SDFFRQX2M | 1.069 | 0.079 |   1.977 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.441 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.441 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.441 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  1.976
= Slack Time                    7.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.442 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.123 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.648 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.339 | 
     | U0_ALU/\ALU_OUT_reg[4]    | RN ^       | SDFFRQX2M | 1.069 | 0.079 |   1.976 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.442 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.442 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.442 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.418
- Arrival Time                  1.976
= Slack Time                    7.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.442 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    8.123 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |    8.648 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |    9.339 | 
     | U0_ALU/\ALU_OUT_reg[3]    | RN ^       | SDFFRQX2M | 1.069 | 0.079 |   1.976 |    9.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.442 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.442 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.442 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.061
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.739
- Arrival Time                  1.979
= Slack Time                    7.760
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |            | 0.000 |       |   0.000 |    7.760 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 1.029 | 0.681 |   0.682 |    8.442 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M  | 0.554 | 0.525 |   1.207 |    8.967 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M  | 1.017 | 0.691 |   1.897 |    9.658 | 
     | U0_ALU/\ALU_OUT_reg[0]    | RN ^       | SDFFRHQX1M | 1.070 | 0.082 |   1.979 |    9.739 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -7.760 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -7.760 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -7.760 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.420
- Arrival Time                  0.694
= Slack Time                    8.726
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |    8.726 | 
     | U5_mux2X1/U1         | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.682 |    9.408 | 
     | U0_ALU/OUT_VALID_reg | RN ^       | SDFFRQX2M | 1.029 | 0.012 |   0.694 |    9.420 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -8.726 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -8.726 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -8.726 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.330
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.470
- Arrival Time                  0.240
= Slack Time                    9.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    9.230 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.263 | 0.239 |   0.239 |    9.469 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.263 | 0.001 |   0.240 |    9.470 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -9.230 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -9.230 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -9.230 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.322
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  0.239
= Slack Time                    9.238
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    9.238 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.263 | 0.239 |   0.239 |    9.477 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.263 | 0.000 |   0.239 |    9.478 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -9.238 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -9.238 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -9.238 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  0.002
= Slack Time                    9.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |   Arc   |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |         |            |       |       |  Time   |   Time   | 
     |------------------------+---------+------------+-------+-------+---------+----------| 
     |                        | SI[3] v |            | 0.000 |       |   0.000 |    9.402 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI v    | SDFFRHQX1M | 0.000 | 0.002 |   0.002 |    9.404 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -9.402 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -9.402 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -9.402 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.727
= Slack Time                   96.693
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.693 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.375 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.900 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.590 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.402 | 
     | U0_RegFile/\regArr_reg[8][1] | RN ^       | SDFFRQX2M | 1.035 | 0.018 |   2.727 |   99.420 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.693 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.693 | 
     | U0_RegFile/\regArr_reg[8][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.693 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.727
= Slack Time                   96.693
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.693 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.375 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.900 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.590 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.402 | 
     | U0_RegFile/\regArr_reg[9][1] | RN ^       | SDFFRQX2M | 1.035 | 0.018 |   2.727 |   99.420 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.693 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.693 | 
     | U0_RegFile/\regArr_reg[9][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.693 | 
     +--------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.727
= Slack Time                   96.693
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.693 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.375 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.900 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.591 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.402 | 
     | U0_RegFile/\regArr_reg[8][0] | RN ^       | SDFFRQX2M | 1.035 | 0.018 |   2.727 |   99.420 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.693 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.693 | 
     | U0_RegFile/\regArr_reg[8][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.693 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.727
= Slack Time                   96.693
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.693 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.375 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.900 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.591 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.402 | 
     | U0_RegFile/\regArr_reg[10][1] | RN ^       | SDFFRQX2M | 1.035 | 0.018 |   2.727 |   99.420 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.693 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.693 | 
     | U0_RegFile/\regArr_reg[10][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.693 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.727
= Slack Time                   96.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.694 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.375 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.900 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.591 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.402 | 
     | U0_RegFile/\regArr_reg[11][7] | RN ^       | SDFFRQX2M | 1.035 | 0.018 |   2.727 |   99.420 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.694 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.694 | 
     | U0_RegFile/\regArr_reg[11][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.694 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.726
= Slack Time                   96.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.694 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.375 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.900 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.591 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.402 | 
     | U0_RegFile/\regArr_reg[9][0] | RN ^       | SDFFRQX2M | 1.035 | 0.018 |   2.726 |   99.420 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.694 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.694 | 
     | U0_RegFile/\regArr_reg[9][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.694 | 
     +--------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.726
= Slack Time                   96.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.694 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.375 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.900 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.591 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.403 | 
     | U0_RegFile/\regArr_reg[11][0] | RN ^       | SDFFRQX2M | 1.035 | 0.018 |   2.726 |   99.420 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.694 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.694 | 
     | U0_RegFile/\regArr_reg[11][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.694 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.726
= Slack Time                   96.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.694 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.376 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.901 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.592 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.403 | 
     | U0_RegFile/\regArr_reg[10][0] | RN ^       | SDFFRQX2M | 1.035 | 0.017 |   2.726 |   99.420 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.694 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.694 | 
     | U0_RegFile/\regArr_reg[10][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.694 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.726
= Slack Time                   96.695
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.695 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.376 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.901 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.592 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.403 | 
     | U0_RegFile/\regArr_reg[3][2] | RN ^       | SDFFRQX2M | 1.035 | 0.017 |   2.726 |   99.420 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.695 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.695 | 
     | U0_RegFile/\regArr_reg[3][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.695 | 
     +--------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.725
= Slack Time                   96.695
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.695 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.376 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.901 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.592 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.404 | 
     | U0_RegFile/\regArr_reg[10][7] | RN ^       | SDFFRQX2M | 1.035 | 0.017 |   2.725 |   99.420 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.695 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.695 | 
     | U0_RegFile/\regArr_reg[10][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.695 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.725
= Slack Time                   96.695
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.695 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.376 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.901 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.592 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.404 | 
     | U0_RegFile/\regArr_reg[9][7] | RN ^       | SDFFRQX2M | 1.035 | 0.017 |   2.725 |   99.420 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.695 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.695 | 
     | U0_RegFile/\regArr_reg[9][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.695 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.725
= Slack Time                   96.695
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.695 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.376 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.902 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.592 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.404 | 
     | U0_RegFile/\regArr_reg[3][4] | RN ^       | SDFFRQX2M | 1.035 | 0.016 |   2.725 |   99.420 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.695 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.695 | 
     | U0_RegFile/\regArr_reg[3][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.695 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.725
= Slack Time                   96.695
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.695 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.376 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.902 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.592 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.404 | 
     | U0_RegFile/\regArr_reg[3][0] | RN ^       | SDFFRQX2M | 1.035 | 0.016 |   2.725 |   99.420 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.695 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.695 | 
     | U0_RegFile/\regArr_reg[3][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.695 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.725
= Slack Time                   96.695
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.695 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.377 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.902 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.593 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.404 | 
     | U0_RegFile/\regArr_reg[3][3] | RN ^       | SDFFRQX2M | 1.035 | 0.016 |   2.725 |   99.420 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.695 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.695 | 
     | U0_RegFile/\regArr_reg[3][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.695 | 
     +--------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.725
= Slack Time                   96.696
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.696 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.377 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.902 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.593 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.404 | 
     | U0_RegFile/\RdData_reg[2] | RN ^       | SDFFRQX2M | 1.035 | 0.016 |   2.725 |   99.420 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.696 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.696 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.696 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.724
= Slack Time                   96.696
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.696 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.377 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.902 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.593 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.404 | 
     | U0_RegFile/\regArr_reg[3][1] | RN ^       | SDFFRQX2M | 1.035 | 0.016 |   2.724 |   99.420 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.696 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.696 | 
     | U0_RegFile/\regArr_reg[3][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.696 | 
     +--------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.723
= Slack Time                   96.697
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.697 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.379 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.904 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.594 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.406 | 
     | U0_RegFile/\RdData_reg[7] | RN ^       | SDFFRQX2M | 1.035 | 0.014 |   2.723 |   99.420 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.697 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.697 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.697 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.721
= Slack Time                   96.699
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.699 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.380 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.905 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.596 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.407 | 
     | U0_RegFile/\RdData_reg[5] | RN ^       | SDFFRQX2M | 1.035 | 0.013 |   2.721 |   99.420 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.699 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.699 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.699 | 
     +-----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.720
= Slack Time                   96.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.700 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.382 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.907 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.597 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.409 | 
     | U0_RegFile/\RdData_reg[0] | RN ^       | SDFFRQX2M | 1.035 | 0.011 |   2.720 |   99.420 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.700 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.700 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.700 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.720
= Slack Time                   96.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.700 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.382 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.907 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.598 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.409 | 
     | U0_RegFile/\RdData_reg[3] | RN ^       | SDFFRQX2M | 1.035 | 0.011 |   2.720 |   99.420 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.700 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.700 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.700 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.720
= Slack Time                   96.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.700 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.382 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.907 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.598 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.409 | 
     | U0_RegFile/\RdData_reg[6] | RN ^       | SDFFRQX2M | 1.035 | 0.011 |   2.720 |   99.420 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.700 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.700 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.700 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.719
= Slack Time                   96.701
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.701 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.382 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.908 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.598 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.410 | 
     | U0_RegFile/\RdData_reg[4] | RN ^       | SDFFRQX2M | 1.035 | 0.010 |   2.719 |   99.420 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.701 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.701 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.701 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.718
= Slack Time                   96.702
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.702 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.384 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.909 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.600 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.411 | 
     | U0_RegFile/\regArr_reg[2][5] | RN ^       | SDFFRQX2M | 1.035 | 0.009 |   2.718 |   99.420 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.702 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.702 | 
     | U0_RegFile/\regArr_reg[2][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.702 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.718
= Slack Time                   96.702
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.702 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.384 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.909 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.600 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.411 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[0] | RN ^       | SDFFRQX2M | 1.035 | 0.009 |   2.718 |   99.420 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.702 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.702 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.702 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.718
= Slack Time                   96.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.702 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.384 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.909 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.600 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.411 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[1] | RN ^       | SDFFRQX2M | 1.035 | 0.009 |   2.718 |   99.420 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.703 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.703 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.703 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.717
= Slack Time                   96.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.704 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.385 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.910 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.601 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.412 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[2] | RN ^       | SDFFRQX2M | 1.035 | 0.008 |   2.717 |   99.420 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.704 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.704 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.704 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.716
= Slack Time                   96.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.704 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.385 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.911 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.601 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.413 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[4] | RN ^       | SDFFRQX2M | 1.035 | 0.007 |   2.716 |   99.420 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.704 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.704 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.704 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.716
= Slack Time                   96.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.704 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.386 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.911 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.601 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.413 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[5] | RN ^       | SDFFRQX2M | 1.035 | 0.007 |   2.716 |   99.420 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.704 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.704 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.704 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.714
= Slack Time                   96.706
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.706 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.388 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.913 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.604 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.415 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[3] | RN ^       | SDFFRQX2M | 1.035 | 0.005 |   2.714 |   99.420 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.706 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.706 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.706 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.420
- Arrival Time                  2.711
= Slack Time                   96.710
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.710 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.029 | 0.681 |   0.681 |   97.391 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.554 | 0.525 |   1.207 |   97.916 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.017 | 0.691 |   1.897 |   98.607 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.035 | 0.812 |   2.709 |   99.418 | 
     | U0_RegFile/\regArr_reg[2][4] | RN ^       | SDFFRQX2M | 1.035 | 0.002 |   2.711 |   99.420 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.710 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.710 | 
     | U0_RegFile/\regArr_reg[2][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.710 | 
     +--------------------------------------------------------------------------------------------+ 

