Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:32 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_generator_0'

1. Summary
----------

SUCCESS in the update of fifo_generator_0 (xilinx.com:ip:fifo_generator:13.2 (Rev. 10)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:29 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'cordic_0'

1. Summary
----------

SUCCESS in the update of cordic_0 (xilinx.com:ip:cordic:6.0 (Rev. 22)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:28 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'clk_wiz_0'

1. Summary
----------

SUCCESS in the update of clk_wiz_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 14)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:25 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_9'

1. Summary
----------

SUCCESS in the update of blk_mem_gen_9 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 8)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:23 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_8'

1. Summary
----------

SUCCESS in the update of blk_mem_gen_8 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 8)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:22 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_7'

1. Summary
----------

SUCCESS in the update of blk_mem_gen_7 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 8)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:20 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_6'

1. Summary
----------

SUCCESS in the update of blk_mem_gen_6 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 8)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:17 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_5'

1. Summary
----------

SUCCESS in the update of blk_mem_gen_5 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 8)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:16 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_4'

1. Summary
----------

SUCCESS in the update of blk_mem_gen_4 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 8)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:14 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_3'

1. Summary
----------

SUCCESS in the update of blk_mem_gen_3 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 8)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:12 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_2'

1. Summary
----------

SUCCESS in the update of blk_mem_gen_2 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 8)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:11 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_12'

1. Summary
----------

SUCCESS in the update of blk_mem_gen_12 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 8)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:09 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_11'

1. Summary
----------

SUCCESS in the update of blk_mem_gen_11 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 8)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:07 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_10'

1. Summary
----------

SUCCESS in the update of blk_mem_gen_10 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 8)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:06 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_1'

1. Summary
----------

SUCCESS in the update of blk_mem_gen_1 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 8)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 13:02:04 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_0'

1. Summary
----------

SUCCESS in the update of blk_mem_gen_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 8)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:57 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_generator_0'

1. Summary
----------

SUCCESS in the upgrade of fifo_generator_0 (xilinx.com:ip:fifo_generator:13.2) from (Rev. 2) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:56 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'cordic_0'

1. Summary
----------

SUCCESS in the upgrade of cordic_0 (xilinx.com:ip:cordic:6.0) from (Rev. 14) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:55 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'clk_wiz_0'

1. Summary
----------

SUCCESS in the upgrade of clk_wiz_0 from xilinx.com:ip:clk_wiz:5.4 (Rev. 2) to xilinx.com:ip:clk_wiz:6.0 (Rev. 14)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:46 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_9'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_9 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with current value 'no_coe_file_loaded' for IP 'blk_mem_gen_9'. No COE file loaded
. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name blk_mem_gen_9
set_property -dict "\
  CONFIG.AXILite_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXILite_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXILite_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXILite_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXILite_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTA.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTB.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../fc_mac5_w.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {blk_mem_gen_9} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {16} \
  CONFIG.Read_Width_B {16} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {150} \
  CONFIG.Write_Width_A {16} \
  CONFIG.Write_Width_B {16} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips blk_mem_gen_9]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:44 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_8'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_8 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with current value 'no_coe_file_loaded' for IP 'blk_mem_gen_8'. No COE file loaded
. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name blk_mem_gen_8
set_property -dict "\
  CONFIG.AXILite_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXILite_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXILite_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXILite_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXILite_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTA.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTB.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../cov2_6_core.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {blk_mem_gen_8} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {16} \
  CONFIG.Read_Width_B {16} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {25} \
  CONFIG.Write_Width_A {16} \
  CONFIG.Write_Width_B {16} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips blk_mem_gen_8]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:42 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_7'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_7 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with current value 'no_coe_file_loaded' for IP 'blk_mem_gen_7'. No COE file loaded
. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name blk_mem_gen_7
set_property -dict "\
  CONFIG.AXILite_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXILite_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXILite_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXILite_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXILite_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTA.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTB.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../cov2_5_core.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {blk_mem_gen_7} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {16} \
  CONFIG.Read_Width_B {16} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {25} \
  CONFIG.Write_Width_A {16} \
  CONFIG.Write_Width_B {16} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips blk_mem_gen_7]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:40 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_6'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_6 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with current value 'no_coe_file_loaded' for IP 'blk_mem_gen_6'. No COE file loaded
. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name blk_mem_gen_6
set_property -dict "\
  CONFIG.AXILite_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXILite_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXILite_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXILite_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXILite_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTA.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTB.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../cov2_4_core.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {blk_mem_gen_6} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {16} \
  CONFIG.Read_Width_B {16} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {25} \
  CONFIG.Write_Width_A {16} \
  CONFIG.Write_Width_B {16} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips blk_mem_gen_6]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:38 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_5'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_5 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with current value 'no_coe_file_loaded' for IP 'blk_mem_gen_5'. No COE file loaded
. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name blk_mem_gen_5
set_property -dict "\
  CONFIG.AXILite_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXILite_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXILite_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXILite_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXILite_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTA.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTB.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../cov2_3_core.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {blk_mem_gen_5} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {16} \
  CONFIG.Read_Width_B {16} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {25} \
  CONFIG.Write_Width_A {16} \
  CONFIG.Write_Width_B {16} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips blk_mem_gen_5]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:36 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_4'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_4 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with current value 'no_coe_file_loaded' for IP 'blk_mem_gen_4'. No COE file loaded
. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name blk_mem_gen_4
set_property -dict "\
  CONFIG.AXILite_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXILite_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXILite_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXILite_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXILite_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTA.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTB.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../cov2_2_core.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {blk_mem_gen_4} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {16} \
  CONFIG.Read_Width_B {16} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {25} \
  CONFIG.Write_Width_A {16} \
  CONFIG.Write_Width_B {16} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips blk_mem_gen_4]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:33 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_3 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with current value 'no_coe_file_loaded' for IP 'blk_mem_gen_3'. No COE file loaded
. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name blk_mem_gen_3
set_property -dict "\
  CONFIG.AXILite_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXILite_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXILite_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXILite_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXILite_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTA.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTB.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../cov2_1_core.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {blk_mem_gen_3} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {16} \
  CONFIG.Read_Width_B {16} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {25} \
  CONFIG.Write_Width_A {16} \
  CONFIG.Write_Width_B {16} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips blk_mem_gen_3]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:31 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_2 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with current value 'no_coe_file_loaded' for IP 'blk_mem_gen_2'. No COE file loaded
. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name blk_mem_gen_2
set_property -dict "\
  CONFIG.AXILite_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXILite_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXILite_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXILite_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXILite_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTA.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTB.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../cov1_2_core.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {blk_mem_gen_2} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {16} \
  CONFIG.Read_Width_B {16} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {25} \
  CONFIG.Write_Width_A {16} \
  CONFIG.Write_Width_B {16} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips blk_mem_gen_2]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:29 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_12'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_12 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with current value 'no_coe_file_loaded' for IP 'blk_mem_gen_12'. No COE file loaded
. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name blk_mem_gen_12
set_property -dict "\
  CONFIG.AXILite_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXILite_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXILite_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXILite_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXILite_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTA.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTB.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../fc_mac8_w.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {blk_mem_gen_12} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {16} \
  CONFIG.Read_Width_B {16} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {150} \
  CONFIG.Write_Width_A {16} \
  CONFIG.Write_Width_B {16} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips blk_mem_gen_12]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:27 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_11'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_11 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with current value 'no_coe_file_loaded' for IP 'blk_mem_gen_11'. No COE file loaded
. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name blk_mem_gen_11
set_property -dict "\
  CONFIG.AXILite_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXILite_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXILite_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXILite_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXILite_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTA.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTB.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../fc_mac7_w.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {blk_mem_gen_11} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {16} \
  CONFIG.Read_Width_B {16} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {150} \
  CONFIG.Write_Width_A {16} \
  CONFIG.Write_Width_B {16} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips blk_mem_gen_11]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:26 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_10'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_10 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with current value 'no_coe_file_loaded' for IP 'blk_mem_gen_10'. No COE file loaded
. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name blk_mem_gen_10
set_property -dict "\
  CONFIG.AXILite_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXILite_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXILite_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXILite_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXILite_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTA.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTB.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../fc_mac6_w.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {blk_mem_gen_10} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {16} \
  CONFIG.Read_Width_B {16} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {150} \
  CONFIG.Write_Width_A {16} \
  CONFIG.Write_Width_B {16} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips blk_mem_gen_10]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:25 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_1 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with current value 'no_coe_file_loaded' for IP 'blk_mem_gen_1'. No COE file loaded
. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name blk_mem_gen_1
set_property -dict "\
  CONFIG.AXILite_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXILite_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXILite_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXILite_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXILite_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTA.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTB.MEM_ADDRESS_MODE {BYTE_ADDRESS} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../cov1_1_core.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {blk_mem_gen_1} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {0} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {16} \
  CONFIG.Read_Width_B {16} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {25} \
  CONFIG.Write_Width_A {16} \
  CONFIG.Write_Width_B {16} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips blk_mem_gen_1]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 11 11:14:23 2025
| Host         : LAPTOP-SLS57AAL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_0'

1. Summary
----------

SUCCESS in the upgrade of blk_mem_gen_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 8)

