// Seed: 1365801744
module module_0;
  tri1 id_1;
  wire id_2;
  assign id_2 = id_2;
  id_3 :
  assert property (@(1'h0 - 1) id_1)
  else;
  wire id_4;
  assign id_2 = id_2;
  wire id_5;
  wire id_6;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_1 = 1;
  end
endmodule
