// Seed: 819446786
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4
);
  assign id_1 = 1;
  integer id_6;
  assign id_6 = id_3 == id_2;
  assign module_1.id_5 = 0;
  assign id_1 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri id_8
);
  assign id_6 = id_7;
  logic id_10;
  tri1 [1 : -1] id_11 = (id_0) !== -1'h0;
  logic id_12;
  supply1 id_13;
  ;
  assign id_6 = !(1 ? id_3 : {-1, 1'b0}) ? id_12 : -1;
  wire  id_14;
  logic id_15;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_3,
      id_3,
      id_6
  );
  assign id_13 = 1 == 1'b0;
endmodule
