

================================================================
== Vivado HLS Report for 'Timer_on_clock'
================================================================
* Date:           Mon Dec 25 00:09:29 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lab3
* Solution:       solution
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.29|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 7.29ns
ST_1: StgValue_2 (11)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_i), !map !124

ST_1: StgValue_3 (12)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rst_i), !map !128

ST_1: StgValue_4 (13)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %en_i), !map !132

ST_1: StgValue_5 (14)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i13* %addr_bi), !map !136

ST_1: StgValue_6 (15)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_bi), !map !140

ST_1: StgValue_7 (16)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %we_bi), !map !144

ST_1: StgValue_8 (17)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %data_bo), !map !148

ST_1: StgValue_9 (18)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Timer_m_tmr_V), !map !152

ST_1: StgValue_10 (19)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Timer_m_tval_V), !map !156

ST_1: StgValue_11 (20)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Timer_m_tconf_V), !map !160

ST_1: StgValue_12 (21)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:25
:10  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clk_i) nounwind

ST_1: StgValue_13 (22)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:26
:11  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [6 x i8]* @p_str4, i32 0, i32 0, i1* %rst_i) nounwind

ST_1: StgValue_14 (23)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:27
:12  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [5 x i8]* @p_str5, i32 0, i32 0, i1* %en_i) nounwind

ST_1: StgValue_15 (24)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:28
:13  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [12 x i8]* @p_str6, [8 x i8]* @p_str7, i32 0, i32 0, i13* %addr_bi) nounwind

ST_1: StgValue_16 (25)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:29
:14  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [6 x i8]* @p_str8, [8 x i8]* @p_str9, i32 0, i32 0, i32* %data_bi) nounwind

ST_1: StgValue_17 (26)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:30
:15  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [11 x i8]* @p_str10, [6 x i8]* @p_str11, i32 0, i32 0, i4* %we_bi) nounwind

ST_1: StgValue_18 (27)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:31
:16  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 1, [11 x i8]* @p_str12, [8 x i8]* @p_str13, i32 0, i32 0, i16* %data_bo) nounwind

ST_1: StgValue_19 (28)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:32
:17  call void (...)* @_ssdm_op_SpecProcessDef([6 x i8]* @p_str, i32 0, [9 x i8]* @p_str1) nounwind

ST_1: tmp_3 (29)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:32
:18  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str18)

ST_1: StgValue_21 (30)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:32
:19  call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind

ST_1: tmp (31)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:26
:20  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %en_i)

ST_1: Timer_m_tmr_V_read (32)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:50
:21  %Timer_m_tmr_V_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %Timer_m_tmr_V)

ST_1: t_V (33)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:58
:22  %t_V = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %Timer_m_tval_V)

ST_1: StgValue_25 (34)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:26
:23  br i1 %tmp, label %1, label %5

ST_1: tmp_5 (36)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:42
:0  %tmp_5 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %rst_i)

ST_1: StgValue_27 (37)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:42
:1  br i1 %tmp_5, label %6, label %7

ST_1: Timer_m_tconf_V_read (39)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:48
:0  %Timer_m_tconf_V_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %Timer_m_tconf_V)

ST_1: tmp_8 (40)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:48
:1  %tmp_8 = trunc i32 %Timer_m_tconf_V_read to i1

ST_1: tmp_10 (41)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:48
:2  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %Timer_m_tconf_V_read, i32 1)

ST_1: StgValue_31 (42)  [1/1] 1.97ns  loc: ../lab1/src/Timer.cpp:48
:3  br i1 %tmp_10, label %._crit_edge, label %_ifconv

ST_1: tmp_9 (44)  [1/1] 3.25ns  loc: ../lab1/src/Timer.cpp:58
_ifconv:0  %tmp_9 = icmp eq i32 %t_V, 0

ST_1: tmp_1 (45)  [1/1] 2.89ns  loc: ../lab1/src/Timer.cpp:59
_ifconv:1  %tmp_1 = add i32 %t_V, -1

ST_1: Timer_m_tmr_V_load_t (46)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:58 (grouped into LUT with out node storemerge2)
_ifconv:2  %Timer_m_tmr_V_load_t = select i1 %tmp_9, i32 %Timer_m_tmr_V_read, i32 %tmp_1

ST_1: tmp_s (47)  [1/1] 3.25ns  loc: ../lab1/src/Timer.cpp:50
_ifconv:3  %tmp_s = icmp ult i32 %t_V, %Timer_m_tmr_V_read

ST_1: tmp_4 (48)  [1/1] 2.89ns  loc: ../lab1/src/Timer.cpp:51
_ifconv:4  %tmp_4 = add i32 %t_V, 1

ST_1: tmp_4_s (49)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:50 (grouped into LUT with out node storemerge2)
_ifconv:5  %tmp_4_s = select i1 %tmp_s, i32 %tmp_4, i32 0

ST_1: storemerge2 (50)  [1/1] 2.07ns  loc: ../lab1/src/Timer.cpp:48 (out node of the LUT)
_ifconv:6  %storemerge2 = select i1 %tmp_8, i32 %tmp_4_s, i32 %Timer_m_tmr_V_load_t

ST_1: StgValue_39 (51)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:62
_ifconv:7  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tval_V, i32 %storemerge2)

ST_1: StgValue_40 (52)  [1/1] 1.97ns  loc: ../lab1/src/Timer.cpp:65
_ifconv:8  br label %._crit_edge

ST_1: StgValue_41 (54)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:43
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tval_V, i32 0)

ST_1: StgValue_42 (55)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:44
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tmr_V, i32 0)

ST_1: StgValue_43 (56)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:45
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tconf_V, i32 0)

ST_1: StgValue_44 (57)  [1/1] 1.97ns  loc: ../lab1/src/Timer.cpp:46
:3  br label %._crit_edge

ST_1: tmp_12 (59)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:27
:0  %tmp_12 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %data_bi)

ST_1: val_V (60)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:28
:1  %val_V = call i13 @_ssdm_op_Read.ap_auto.volatile.i13P(i13* %addr_bi)

ST_1: StgValue_47 (61)  [1/1] 2.93ns  loc: ../lab1/src/Timer.cpp:30
:2  switch i13 %val_V, label %._crit_edge [
    i13 0, label %2
    i13 4, label %3
    i13 8, label %4
  ]

ST_1: StgValue_48 (63)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:38
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tconf_V, i32 %tmp_12)

ST_1: StgValue_49 (64)  [1/1] 1.97ns  loc: ../lab1/src/Timer.cpp:39
:1  br label %._crit_edge

ST_1: tmp_7 (66)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:35
:0  %tmp_7 = trunc i32 %tmp_12 to i16

ST_1: p_1 (67)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:35
:1  %p_1 = zext i16 %tmp_7 to i32

ST_1: StgValue_52 (68)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:35
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tval_V, i32 %p_1)

ST_1: StgValue_53 (69)  [1/1] 1.97ns  loc: ../lab1/src/Timer.cpp:36
:3  br label %._crit_edge

ST_1: tmp_6 (71)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:32
:0  %tmp_6 = trunc i32 %tmp_12 to i16

ST_1: p_s (72)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:32
:1  %p_s = zext i16 %tmp_6 to i32

ST_1: StgValue_56 (73)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:32
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tmr_V, i32 %p_s)

ST_1: StgValue_57 (74)  [1/1] 1.97ns  loc: ../lab1/src/Timer.cpp:33
:3  br label %._crit_edge

ST_1: Timer_m_tval_V_loc_3 (76)  [1/1] 0.00ns
._crit_edge:0  %Timer_m_tval_V_loc_3 = phi i32 [ %t_V, %1 ], [ %t_V, %4 ], [ %p_1, %3 ], [ %t_V, %2 ], [ 0, %6 ], [ %storemerge2, %_ifconv ], [ %t_V, %7 ]

ST_1: v (77)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:67
._crit_edge:1  %v = trunc i32 %Timer_m_tval_V_loc_3 to i16

ST_1: StgValue_60 (78)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:67
._crit_edge:2  call void @_ssdm_op_Write.ap_auto.volatile.i16P(i16* %data_bo, i16 %v)

ST_1: empty (79)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:67
._crit_edge:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str18, i32 %tmp_3)

ST_1: StgValue_62 (80)  [1/1] 0.00ns  loc: ../lab1/src/Timer.cpp:67
._crit_edge:4  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.29ns
The critical path consists of the following:
	wire read on port 'Timer_m_tmr_V' (../lab1/src/Timer.cpp:50) [32]  (0 ns)
	'icmp' operation ('tmp_s', ../lab1/src/Timer.cpp:50) [47]  (3.25 ns)
	'select' operation ('tmp_4_s', ../lab1/src/Timer.cpp:50) [49]  (0 ns)
	'select' operation ('storemerge2', ../lab1/src/Timer.cpp:48) [50]  (2.07 ns)
	multiplexor before 'phi' operation ('t.V') with incoming values : ('t.V', ../lab1/src/Timer.cpp:58) ('storemerge2', ../lab1/src/Timer.cpp:48) ('p_1', ../lab1/src/Timer.cpp:35) [76]  (1.97 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
