`timescale 1ns / 1ps

module alu_rf_tb()

	reg clk;
	reg[5:0] alucont;
	reg [4:0] ra1;

	Datapath banana(clk);

	always
	begin
		clk <= 1; #5; clk <= 0; #5;	
	end

endmodule 