#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000011f6fcaaa80 .scope module, "mooreTb" "mooreTb" 2 3;
 .timescale -9 -12;
v0000011f6fd4aab0_0 .var "clk", 0 0;
v0000011f6fd49070_0 .var/i "i", 31 0;
v0000011f6fd4ab50_0 .var "in", 0 0;
v0000011f6fd4add0_0 .net "out", 2 0, L_0000011f6fd4a510;  1 drivers
v0000011f6fd4abf0_0 .var "reset", 0 0;
v0000011f6fd49cf0_0 .var "state", 2 0;
E_0000011f6fce4f30 .event anyedge, v0000011f6fcec310_0, v0000011f6fcec090_0, v0000011f6fcec3b0_0;
S_0000011f6fcea450 .scope module, "dat" "mooreSM" 2 10, 3 16 0, S_0000011f6fcaaa80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 3 "out";
L_0000011f6fcfcbf0 .functor NOT 1, v0000011f6fcec630_0, C4<0>, C4<0>, C4<0>;
L_0000011f6fcfc9c0 .functor NOT 1, v0000011f6fcec450_0, C4<0>, C4<0>, C4<0>;
L_0000011f6fcfce20 .functor NOT 1, v0000011f6fd4ab50_0, C4<0>, C4<0>, C4<0>;
L_0000011f6fcfce90 .functor AND 1, v0000011f6fcec450_0, L_0000011f6fcfce20, C4<1>, C4<1>;
L_0000011f6fcfcf00 .functor AND 1, v0000011f6fd4ab50_0, v0000011f6fcec630_0, C4<1>, C4<1>;
L_0000011f6fd53b80 .functor OR 1, L_0000011f6fcfce90, L_0000011f6fcfcf00, C4<0>, C4<0>;
L_0000011f6fd531e0 .functor XOR 1, v0000011f6fd4ab50_0, v0000011f6fcec630_0, C4<0>, C4<0>;
L_0000011f6fd539c0 .functor AND 1, v0000011f6fd4ab50_0, L_0000011f6fcfc9c0, C4<1>, C4<1>;
L_0000011f6fd532c0 .functor OR 1, L_0000011f6fd531e0, L_0000011f6fd539c0, C4<0>, C4<0>;
L_0000011f6fd53640 .functor AND 1, v0000011f6fcec450_0, L_0000011f6fcfcbf0, C4<1>, C4<1>;
L_0000011f6fd53c60 .functor BUFZ 1, v0000011f6fcec630_0, C4<0>, C4<0>, C4<0>;
L_0000011f6fd53bf0 .functor XOR 1, v0000011f6fcec630_0, v0000011f6fcec450_0, C4<0>, C4<0>;
L_0000011f6fd535d0 .functor NOT 1, L_0000011f6fd53bf0, C4<0>, C4<0>, C4<0>;
v0000011f6fcec4f0_0 .net *"_ivl_10", 0 0, L_0000011f6fd53640;  1 drivers
v0000011f6fcec810_0 .net *"_ivl_15", 0 0, L_0000011f6fd53c60;  1 drivers
v0000011f6fcec270_0 .net *"_ivl_19", 0 0, L_0000011f6fd53bf0;  1 drivers
v0000011f6fcebe10_0 .net *"_ivl_21", 0 0, L_0000011f6fd535d0;  1 drivers
v0000011f6fcec8b0_0 .net "bot_ns0", 0 0, L_0000011f6fd539c0;  1 drivers
v0000011f6fceca90_0 .net "bot_ns1", 0 0, L_0000011f6fcfcf00;  1 drivers
v0000011f6fcebeb0_0 .net "clk", 0 0, v0000011f6fd4aab0_0;  1 drivers
v0000011f6fcec310_0 .net "in", 0 0, v0000011f6fd4ab50_0;  1 drivers
v0000011f6fcec950_0 .net "in_bar", 0 0, L_0000011f6fcfce20;  1 drivers
v0000011f6fcebf50_0 .net "ns0", 0 0, L_0000011f6fd532c0;  1 drivers
v0000011f6fcec9f0_0 .net "ns1", 0 0, L_0000011f6fd53b80;  1 drivers
v0000011f6fcec3b0_0 .net "out", 2 0, L_0000011f6fd4a510;  alias, 1 drivers
v0000011f6fcecb30_0 .net "ps0", 0 0, v0000011f6fcec630_0;  1 drivers
v0000011f6fcec1d0_0 .net "ps0_bar", 0 0, L_0000011f6fcfcbf0;  1 drivers
v0000011f6fcecbd0_0 .net "ps1", 0 0, v0000011f6fcec450_0;  1 drivers
v0000011f6fcecc70_0 .net "ps1_bar", 0 0, L_0000011f6fcfc9c0;  1 drivers
v0000011f6fcebd70_0 .net "reset", 0 0, v0000011f6fd4abf0_0;  1 drivers
v0000011f6fd4ad30_0 .net "top_ns0", 0 0, L_0000011f6fd531e0;  1 drivers
v0000011f6fd4aa10_0 .net "top_ns1", 0 0, L_0000011f6fcfce90;  1 drivers
L_0000011f6fd4a510 .concat8 [ 1 1 1 0], L_0000011f6fd535d0, L_0000011f6fd53c60, L_0000011f6fd53640;
S_0000011f6fcea5e0 .scope module, "d0" "dFF" 3 39, 3 3 0, S_0000011f6fcea450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0000011f6fcebff0_0 .net "D", 0 0, L_0000011f6fd532c0;  alias, 1 drivers
v0000011f6fcec630_0 .var "Q", 0 0;
v0000011f6fcec130_0 .net "clk", 0 0, v0000011f6fd4aab0_0;  alias, 1 drivers
v0000011f6fcec090_0 .net "reset", 0 0, v0000011f6fd4abf0_0;  alias, 1 drivers
E_0000011f6fce5270 .event posedge, v0000011f6fcec130_0;
S_0000011f6fcf58a0 .scope module, "d1" "dFF" 3 40, 3 3 0, S_0000011f6fcea450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0000011f6fcec590_0 .net "D", 0 0, L_0000011f6fd53b80;  alias, 1 drivers
v0000011f6fcec450_0 .var "Q", 0 0;
v0000011f6fcec6d0_0 .net "clk", 0 0, v0000011f6fd4aab0_0;  alias, 1 drivers
v0000011f6fcec770_0 .net "reset", 0 0, v0000011f6fd4abf0_0;  alias, 1 drivers
    .scope S_0000011f6fcea5e0;
T_0 ;
    %wait E_0000011f6fce5270;
    %load/vec4 v0000011f6fcec090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f6fcec630_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000011f6fcebff0_0;
    %assign/vec4 v0000011f6fcec630_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000011f6fcf58a0;
T_1 ;
    %wait E_0000011f6fce5270;
    %load/vec4 v0000011f6fcec770_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011f6fcec450_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000011f6fcec590_0;
    %assign/vec4 v0000011f6fcec450_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000011f6fcaaa80;
T_2 ;
    %vpi_call 2 13 "$dumpfile", "wave1.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000011f6fcaaa80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011f6fd4aab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011f6fd4abf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011f6fd4ab50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011f6fd4abf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011f6fd49070_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000011f6fd49070_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 10000, 0;
    %load/vec4 v0000011f6fd4aab0_0;
    %inv;
    %store/vec4 v0000011f6fd4aab0_0, 0, 1;
    %load/vec4 v0000011f6fd49070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011f6fd49070_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0000011f6fcaaa80;
T_3 ;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011f6fd4ab50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011f6fd4ab50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011f6fd4abf0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011f6fd4abf0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011f6fd4ab50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011f6fd4ab50_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000011f6fcaaa80;
T_4 ;
    %wait E_0000011f6fce4f30;
    %load/vec4 v0000011f6fd4add0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000011f6fd49cf0_0, 0;
    %vpi_call 2 35 "$monitor", "state:%d\011\011out:%d\011in: %d     reset: %d", v0000011f6fd49cf0_0, v0000011f6fd4add0_0, v0000011f6fd4ab50_0, v0000011f6fd4abf0_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tb1.v";
    ".\part1.v";
