{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.468464",
   "Default View_TopLeft":"-1428,2",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 3 -x 1050 -y 760 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 3 -x 1050 -y 780 -defaultsOSRD
preplace port FPGA_GPIO_OUT -pg 1 -lvl 3 -x 1050 -y 150 -defaultsOSRD
preplace port PSS_PMC_UART -pg 1 -lvl 3 -x 1050 -y 290 -defaultsOSRD
preplace port FPGA_GPIO_IN -pg 1 -lvl 3 -x 1050 -y 170 -defaultsOSRD
preplace port ESP_PSS_UART -pg 1 -lvl 3 -x 1050 -y 610 -defaultsOSRD
preplace port SDIO_1_0 -pg 1 -lvl 3 -x 1050 -y 800 -defaultsOSRD
preplace port sen_ddr_clk -pg 1 -lvl 0 -x -10 -y 440 -defaultsOSRD
preplace port sen_data_0_0 -pg 1 -lvl 0 -x -10 -y 460 -defaultsOSRD
preplace port port-id_ETH_CLK25M -pg 1 -lvl 3 -x 1050 -y 1700 -defaultsOSRD
preplace port port-id_USB_REFCLK -pg 1 -lvl 3 -x 1050 -y 1720 -defaultsOSRD
preplace port port-id_BADC_SPI_SCLK -pg 1 -lvl 3 -x 1050 -y 1470 -defaultsOSRD
preplace port port-id_BADC_SPI_MISO -pg 1 -lvl 0 -x -10 -y 1380 -defaultsOSRD
preplace port port-id_DISP_SPI_MOSI -pg 1 -lvl 3 -x 1050 -y 1130 -defaultsOSRD
preplace port port-id_DISP_SPI_SCLK -pg 1 -lvl 3 -x 1050 -y 1190 -defaultsOSRD
preplace port port-id_SENSOR_CLK -pg 1 -lvl 3 -x 1050 -y 1780 -defaultsOSRD
preplace portBus USB_NRST -pg 1 -lvl 3 -x 1050 -y 1680 -defaultsOSRD
preplace portBus ETH_NRST -pg 1 -lvl 3 -x 1050 -y 1660 -defaultsOSRD
preplace portBus BADC_SPI_NCS -pg 1 -lvl 3 -x 1050 -y 1510 -defaultsOSRD
preplace portBus DISP_SPI_NCS -pg 1 -lvl 3 -x 1050 -y 1230 -defaultsOSRD
preplace portBus sen_data_p -pg 1 -lvl 0 -x -10 -y 40 -defaultsOSRD
preplace portBus sen_data_n -pg 1 -lvl 0 -x -10 -y 20 -defaultsOSRD
preplace portBus ddr_clk_0 -pg 1 -lvl 3 -x 1050 -y 440 -defaultsOSRD
preplace portBus ddr_clk_ser_0 -pg 1 -lvl 3 -x 1050 -y 460 -defaultsOSRD
preplace portBus ddr_data_0 -pg 1 -lvl 3 -x 1050 -y 480 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 770 -y 850 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 2 -x 770 -y 160 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 1 -x 240 -y 220 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 240 -y 1270 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 2 -x 770 -y 300 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 2 -x 770 -y 1460 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 240 -y 1750 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 2 -x 770 -y 1170 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 770 -y 1630 -defaultsOSRD
preplace inst axi_uartlite_1 -pg 1 -lvl 2 -x 770 -y 620 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 240 -y 1070 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 1 -x 240 -y 840 -defaultsOSRD
preplace inst sensor_bd_0 -pg 1 -lvl 2 -x 770 -y 460 -defaultsOSRD
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 0 3 60 1170 460J 1310 1010
preplace netloc axi_quad_spi_0_sck_o 1 2 1 NJ 1470
preplace netloc axi_quad_spi_0_ss_o 1 2 1 NJ 1510
preplace netloc axi_quad_spi_1_io0_o 1 2 1 NJ 1130
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 0 3 30 1370 520J 1320 1000
preplace netloc axi_quad_spi_1_sck_o 1 2 1 NJ 1190
preplace netloc axi_quad_spi_1_ss_o 1 2 1 NJ 1230
preplace netloc axi_uartlite_0_interrupt 1 0 3 60 710 420J 60 1030
preplace netloc axi_uartlite_1_interrupt 1 0 3 50 700 NJ 700 1000
preplace netloc clk_wiz_0_badc_spi_clk 1 1 1 540 1450n
preplace netloc clk_wiz_0_disp_spi_clk 1 1 1 530 1160n
preplace netloc clk_wiz_0_eth_clk 1 1 2 NJ 1700 NJ
preplace netloc clk_wiz_0_sensor_clk 1 1 2 NJ 1780 NJ
preplace netloc clk_wiz_0_usb_clk 1 1 2 NJ 1720 NJ
preplace netloc io1_i_0_1 1 0 3 NJ 1380 540J 1330 1000
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 0 3 40 970 420J 1000 1000
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 10 470 510 70 1020
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 0 3 20 480 450 1690 1000J
preplace netloc xlconcat_0_dout 1 1 1 500 890n
preplace netloc xlconstant_0_dout 1 2 1 1020 1110n
preplace netloc sensor_bd_0_ddr_clk 1 2 1 NJ 440
preplace netloc sensor_bd_0_ddr_clk_ser 1 2 1 NJ 460
preplace netloc sensor_bd_0_ddr_data 1 2 1 NJ 480
preplace netloc S_AXI_0_1 1 1 1 490 270n
preplace netloc axi_gpio_0_GPIO 1 2 1 NJ 150
preplace netloc axi_gpio_0_GPIO2 1 2 1 NJ 170
preplace netloc axi_mem_intercon_M00_AXI 1 1 1 420 830n
preplace netloc axi_uartlite_0_UART 1 2 1 NJ 290
preplace netloc axi_uartlite_1_UART 1 2 1 NJ 610
preplace netloc diff_clk_in_0_0_1 1 0 2 NJ 440 NJ
preplace netloc processing_system7_0_DDR 1 2 1 NJ 760
preplace netloc processing_system7_0_FIXED_IO 1 2 1 NJ 780
preplace netloc processing_system7_0_M_AXI_GP0 1 0 3 60 450 430J 80 1010
preplace netloc processing_system7_0_SDIO_1 1 2 1 NJ 800
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 1 440 140n
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 1 530 190n
preplace netloc ps7_0_axi_periph_M02_AXI 1 1 1 470 210n
preplace netloc ps7_0_axi_periph_M03_AXI 1 1 1 480 230n
preplace netloc ps7_0_axi_periph_M04_AXI 1 1 1 500 250n
preplace netloc sen_data_0_0_1 1 0 2 NJ 460 NJ
levelinfo -pg 1 -10 240 770 1050
pagesize -pg 1 -db -bbox -sgen -190 0 1240 1860
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"5",
   "da_clkrst_cnt":"1",
   "da_ps7_cnt":"1"
}
