{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 22:27:16 2013 " "Info: Processing started: Tue Mar 19 22:27:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 3ph -c 3ph " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 3ph -c 3ph" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "3ph EP3C16Q240C8 " "Info: Selected device EP3C16Q240C8 for design \"3ph\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Info: Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/code/FPGA/3ph_copy/db/pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 10 0 0 " "Info: Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/code/FPGA/3ph_copy/db/pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "F:/code/FPGA/3ph_copy/db/pll_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 19059 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 19061 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 19063 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 19065 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 19067 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "F:/code/FPGA/3ph_copy/db/pll_altpll.v" 77 -1 0 } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 818 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "F:/code/FPGA/3ph_copy/db/pll_altpll.v" 77 -1 0 } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 818 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "3ph.sdc " "Critical Warning: Synopsys Design Constraints File file not found: '3ph.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 EC " "Extra Info: Packed 12 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] CLK2~output " "Warning: PLL \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"CLK2~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "F:/code/FPGA/3ph_copy/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "PLL.vhd" "" { Text "F:/code/FPGA/3ph_copy/PLL.vhd" 141 0 0 } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 264 -120 120 440 "inst" "" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 984 992 1168 1000 "CLK2" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWMC " "Warning: Node \"PWMC\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWMC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Info: Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Info: Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Info: Average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 32% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Info: Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "63 " "Warning: 63 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA15 3.3-V LVTTL 43 " "Info: Pin XA15 uses I/O standard 3.3-V LVTTL at 43" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { XA15 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XA15" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 536 -312 -144 552 "XA15" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1875 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA14 3.3-V LVTTL 44 " "Info: Pin XA14 uses I/O standard 3.3-V LVTTL at 44" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { XA14 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XA14" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 568 -312 -144 584 "XA14" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1876 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA13 3.3-V LVTTL 45 " "Info: Pin XA13 uses I/O standard 3.3-V LVTTL at 45" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { XA13 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XA13" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 608 -312 -144 624 "XA13" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1877 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA12 3.3-V LVTTL 46 " "Info: Pin XA12 uses I/O standard 3.3-V LVTTL at 46" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { XA12 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XA12" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 648 -312 -144 664 "XA12" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1878 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA16 3.3-V LVTTL 41 " "Info: Pin XA16 uses I/O standard 3.3-V LVTTL at 41" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { XA16 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XA16" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1056 -376 -208 1072 "XA16" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1879 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA11 3.3-V LVTTL 49 " "Info: Pin XA11 uses I/O standard 3.3-V LVTTL at 49" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { XA11 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XA11" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1080 -376 -208 1096 "XA11" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1880 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA10 3.3-V LVTTL 50 " "Info: Pin XA10 uses I/O standard 3.3-V LVTTL at 50" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { XA10 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XA10" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1104 -376 -208 1120 "XA10" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1881 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA9 3.3-V LVTTL 51 " "Info: Pin XA9 uses I/O standard 3.3-V LVTTL at 51" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { XA9 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XA9" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1128 -376 -208 1144 "XA9" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1882 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA8 3.3-V LVTTL 52 " "Info: Pin XA8 uses I/O standard 3.3-V LVTTL at 52" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { XA8 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XA8" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1152 -376 -208 1168 "XA8" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1883 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[15\] 3.3-V LVTTL 102 " "Info: Pin Data\[15\] uses I/O standard 3.3-V LVTTL at 102" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[15] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[15\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1759 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[14\] 3.3-V LVTTL 101 " "Info: Pin Data\[14\] uses I/O standard 3.3-V LVTTL at 101" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[14] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[14\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1760 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[13\] 3.3-V LVTTL 100 " "Info: Pin Data\[13\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[13] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[13\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1761 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[12\] 3.3-V LVTTL 99 " "Info: Pin Data\[12\] uses I/O standard 3.3-V LVTTL at 99" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[12] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[12\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1762 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[11\] 3.3-V LVTTL 98 " "Info: Pin Data\[11\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[11] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[11\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1763 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[10\] 3.3-V LVTTL 95 " "Info: Pin Data\[10\] uses I/O standard 3.3-V LVTTL at 95" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[10] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[10\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1764 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[9\] 3.3-V LVTTL 94 " "Info: Pin Data\[9\] uses I/O standard 3.3-V LVTTL at 94" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[9] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[9\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1765 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[8\] 3.3-V LVTTL 93 " "Info: Pin Data\[8\] uses I/O standard 3.3-V LVTTL at 93" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[8] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[8\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1766 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[7\] 3.3-V LVTTL 88 " "Info: Pin Data\[7\] uses I/O standard 3.3-V LVTTL at 88" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[7] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[7\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1767 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[6\] 3.3-V LVTTL 87 " "Info: Pin Data\[6\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[6] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[6\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1768 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[5\] 3.3-V LVTTL 86 " "Info: Pin Data\[5\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[5] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[5\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1769 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[4\] 3.3-V LVTTL 85 " "Info: Pin Data\[4\] uses I/O standard 3.3-V LVTTL at 85" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[4] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[4\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1770 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[3\] 3.3-V LVTTL 84 " "Info: Pin Data\[3\] uses I/O standard 3.3-V LVTTL at 84" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[3] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[3\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1771 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[2\] 3.3-V LVTTL 83 " "Info: Pin Data\[2\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[2] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[2\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1772 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[1\] 3.3-V LVTTL 82 " "Info: Pin Data\[1\] uses I/O standard 3.3-V LVTTL at 82" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[1] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[1\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1773 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[0\] 3.3-V LVTTL 81 " "Info: Pin Data\[0\] uses I/O standard 3.3-V LVTTL at 81" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Data[0] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[0\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -208 -296 -120 -192 "Data\[15..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1774 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[23\] 3.3-V LVTTL 139 " "Info: Pin IO1\[23\] uses I/O standard 3.3-V LVTTL at 139" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[23] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[23\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1775 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[22\] 3.3-V LVTTL 137 " "Info: Pin IO1\[22\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[22] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[22\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1776 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[21\] 3.3-V LVTTL 135 " "Info: Pin IO1\[21\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[21] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[21\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1777 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[20\] 3.3-V LVTTL 134 " "Info: Pin IO1\[20\] uses I/O standard 3.3-V LVTTL at 134" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[20] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[20\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1778 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[19\] 3.3-V LVTTL 133 " "Info: Pin IO1\[19\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[19] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[19\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1779 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[18\] 3.3-V LVTTL 132 " "Info: Pin IO1\[18\] uses I/O standard 3.3-V LVTTL at 132" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[18] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[18\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1780 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[17\] 3.3-V LVTTL 131 " "Info: Pin IO1\[17\] uses I/O standard 3.3-V LVTTL at 131" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[17] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[17\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1781 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[16\] 3.3-V LVTTL 128 " "Info: Pin IO1\[16\] uses I/O standard 3.3-V LVTTL at 128" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[16] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[16\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1782 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[15\] 3.3-V LVTTL 127 " "Info: Pin IO1\[15\] uses I/O standard 3.3-V LVTTL at 127" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[15] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[15\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1783 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[14\] 3.3-V LVTTL 126 " "Info: Pin IO1\[14\] uses I/O standard 3.3-V LVTTL at 126" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[14] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[14\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1784 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[13\] 3.3-V LVTTL 120 " "Info: Pin IO1\[13\] uses I/O standard 3.3-V LVTTL at 120" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[13] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[13\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1785 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[12\] 3.3-V LVTTL 119 " "Info: Pin IO1\[12\] uses I/O standard 3.3-V LVTTL at 119" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[12] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[12\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1786 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[11\] 3.3-V LVTTL 118 " "Info: Pin IO1\[11\] uses I/O standard 3.3-V LVTTL at 118" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[11] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[11\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1787 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[10\] 3.3-V LVTTL 117 " "Info: Pin IO1\[10\] uses I/O standard 3.3-V LVTTL at 117" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[10] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[10\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1788 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[9\] 3.3-V LVTTL 114 " "Info: Pin IO1\[9\] uses I/O standard 3.3-V LVTTL at 114" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[9] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[9\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1789 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[8\] 3.3-V LVTTL 113 " "Info: Pin IO1\[8\] uses I/O standard 3.3-V LVTTL at 113" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[8] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[8\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1790 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[7\] 3.3-V LVTTL 112 " "Info: Pin IO1\[7\] uses I/O standard 3.3-V LVTTL at 112" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[7] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[7\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1791 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[6\] 3.3-V LVTTL 111 " "Info: Pin IO1\[6\] uses I/O standard 3.3-V LVTTL at 111" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[6] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[6\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1792 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[5\] 3.3-V LVTTL 110 " "Info: Pin IO1\[5\] uses I/O standard 3.3-V LVTTL at 110" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[5] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[5\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1793 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[4\] 3.3-V LVTTL 109 " "Info: Pin IO1\[4\] uses I/O standard 3.3-V LVTTL at 109" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[4] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[4\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1794 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[3\] 3.3-V LVTTL 108 " "Info: Pin IO1\[3\] uses I/O standard 3.3-V LVTTL at 108" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[3] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[3\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1795 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[2\] 3.3-V LVTTL 107 " "Info: Pin IO1\[2\] uses I/O standard 3.3-V LVTTL at 107" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[2] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[2\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1796 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[1\] 3.3-V LVTTL 106 " "Info: Pin IO1\[1\] uses I/O standard 3.3-V LVTTL at 106" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[1] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[1\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1797 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[0\] 3.3-V LVTTL 103 " "Info: Pin IO1\[0\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { IO1[0] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO1\[0\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1240 976 1152 1256 "IO1\[23..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1798 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST2 3.3-V LVTTL 39 " "Info: Pin RST2 uses I/O standard 3.3-V LVTTL at 39" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { RST2 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST2" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 920 -352 -184 936 "RST2" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1866 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST 3.3-V LVTTL 38 " "Info: Pin RST uses I/O standard 3.3-V LVTTL at 38" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { RST } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 1336 -328 -160 1352 "RST" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1868 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_ 3.3-V LVTTL 31 " "Info: Pin clk_ uses I/O standard 3.3-V LVTTL at 31" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { clk_ } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 408 -312 -144 424 "clk_" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1863 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xwe 3.3-V LVTTL 80 " "Info: Pin xwe uses I/O standard 3.3-V LVTTL at 80" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { xwe } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xwe" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -56 -296 -128 -40 "xwe" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xwe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1864 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xzcs2 3.3-V LVTTL 70 " "Info: Pin xzcs2 uses I/O standard 3.3-V LVTTL at 70" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { xzcs2 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xzcs2" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -40 -296 -128 -24 "xzcs2" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xzcs2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1865 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDr7 3.3-V LVTTL 55 " "Info: Pin ADDr7 uses I/O standard 3.3-V LVTTL at 55" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { ADDr7 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDr7" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -312 -232 -64 -296 "ADDr7" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDr7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1862 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDr5 3.3-V LVTTL 57 " "Info: Pin ADDr5 uses I/O standard 3.3-V LVTTL at 57" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { ADDr5 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDr5" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -344 -232 -64 -328 "ADDr5" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDr5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1860 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDr6 3.3-V LVTTL 56 " "Info: Pin ADDr6 uses I/O standard 3.3-V LVTTL at 56" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { ADDr6 } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDr6" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -328 -232 -64 -312 "ADDr6" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDr6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1861 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[4\] 3.3-V LVTTL 63 " "Info: Pin address\[4\] uses I/O standard 3.3-V LVTTL at 63" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { address[4] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "address\[4\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -24 -296 -128 -8 "address\[4..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1754 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[0\] 3.3-V LVTTL 69 " "Info: Pin address\[0\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { address[0] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "address\[0\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -24 -296 -128 -8 "address\[4..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1758 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[1\] 3.3-V LVTTL 68 " "Info: Pin address\[1\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { address[1] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "address\[1\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -24 -296 -128 -8 "address\[4..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1757 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[2\] 3.3-V LVTTL 65 " "Info: Pin address\[2\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { address[2] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "address\[2\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -24 -296 -128 -8 "address\[4..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1756 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[3\] 3.3-V LVTTL 64 " "Info: Pin address\[3\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { address[3] } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "address\[3\]" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { -24 -296 -128 -8 "address\[4..0\]" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1755 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xrd 3.3-V LVTTL 71 " "Info: Pin xrd uses I/O standard 3.3-V LVTTL at 71" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { xrd } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xrd" } } } } { "3ph.bdf" "" { Schematic "F:/code/FPGA/3ph_copy/3ph.bdf" { { 88 -296 -128 104 "xrd" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xrd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/code/FPGA/3ph_copy/" 0 { } { { 0 { 0 ""} 0 1867 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/code/FPGA/3ph_copy/3ph.fit.smsg " "Info: Generated suppressed messages file F:/code/FPGA/3ph_copy/3ph.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Info: Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 22:28:37 2013 " "Info: Processing ended: Tue Mar 19 22:28:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Info: Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Info: Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
