module sequencedetect(input clk , reset,din, output reg detected);
  parameter idle=2'b00;
  parameter s1=2'b01;
  parameter s2=2'b10;
  parameter s3=2'b11;
  reg [1:0] ps, ns;
  
  always @(posedge clk)
    begin
      if(reset)
        begin
          ps<=idle;
        end
      else 
        ps<=ns;
    end
      
  always@(*)
    begin
      case(ps)
        idle: begin
          detected=0;
          if(din==0)
            begin
              ns=idle;
            end
          else
            ns=s1;
        end
        
        s1:begin
          if(din==0)
            begin
              ns=s2;
            end
          else
            ns=s1;
        end
        
        s2:begin
          if(din==0)
            ns=idle;
          else
            ns=s3;
        end
        
        s3:begin
          if(din==0)
            begin
              ns=idle;
              detected=1;
            end
          else
            ns=s1;
        end
      endcase
    end
  
endmodule
