<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2552052</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Wed May 13 08:07:09 2020</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2019.1 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>4feec950f6e54cbd97161b3ef8338fc2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>5</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>bda0d39721be541b9ba90b4d437cfa64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>bda0d39721be541b9ba90b4d437cfa64</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xczu3eg</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>zynquplus</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>sbva484</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>1268.753 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 16.04.6 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>25.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>basedialog_cancel=4</TD>
   <TD>basedialog_ok=8</TD>
   <TD>basedialog_yes=4</TD>
   <TD>cmdmsgdialog_ok=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>customizecoredialog_ip_location=1</TD>
   <TD>filesetpanel_file_set_panel_tree=9</TD>
   <TD>flownavigatortreepanel_flow_navigator_tree=13</TD>
   <TD>gettingstartedview_open_project=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>hacgccombobox_value_of_specified_parameter=4</TD>
   <TD>hacgccombobox_value_of_specified_parameter_manual=4</TD>
   <TD>hcodeeditor_search_text_combo_box=1</TD>
   <TD>hpopuptitle_close=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>ipstatussectionpanel_upgrade_selected=1</TD>
   <TD>mainmenumgr_checkpoint=3</TD>
   <TD>mainmenumgr_export=4</TD>
   <TD>mainmenumgr_file=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_ip=3</TD>
   <TD>mainmenumgr_project=3</TD>
   <TD>mainmenumgr_text_editor=3</TD>
   <TD>mainmenumgr_tools=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_window=2</TD>
   <TD>netlistschematicview_show_io_ports_in_this_schematic=1</TD>
   <TD>newexporthardwaredialog_include_bitstream=2</TD>
   <TD>pacommandnames_export_hardware=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_launch_hardware=1</TD>
   <TD>pacommandnames_toggle_view_nav=1</TD>
   <TD>paviews_code=1</TD>
   <TD>paviews_ip_catalog=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_project_summary=4</TD>
   <TD>planaheadtab_show_flow_navigator=1</TD>
   <TD>psspanelclockingpage_tabbed_pane=1</TD>
   <TD>psstreetablepanelbuilder_adv_clk_tree=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>psstreetablepanelbuilder_clk_tree=3</TD>
   <TD>psstreetablepanelbuilder_general_tree=9</TD>
   <TD>psstreetablepanelbuilder_mio_tree=12</TD>
   <TD>rdicommands_run_script=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>reportipstatusinfodialog_report_ip_status=1</TD>
   <TD>simpleoutputproductdialog_close_dialog_unsaved_changes_will=1</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>customizersbblock=13</TD>
   <TD>newexporthardware=2</TD>
   <TD>newlaunchhardware=1</TD>
   <TD>openblockdesign=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>openproject=6</TD>
   <TD>reportipstatus=1</TD>
   <TD>runbitgen=5</TD>
   <TD>runschematic=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>runscript=1</TD>
   <TD>runsynthesis=1</TD>
   <TD>saversbdesign=1</TD>
   <TD>toggleviewnavigator=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>upgradeip=1</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=9</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=0</TD>
   <TD>export_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=0</TD>
   <TD>export_simulation_questa=0</TD>
   <TD>export_simulation_riviera=0</TD>
   <TD>export_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=0</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=2</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=13</TD>
   <TD>totalsynthesisruns=13</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bitslice_control=1</TD>
    <TD>bufg_ps=1</TD>
    <TD>bufgce=4</TD>
    <TD>carry8=157</TD>
</TR><TR ALIGN='LEFT'>    <TD>dphy_diffinbuf=3</TD>
    <TD>fdce=139</TD>
    <TD>fdpe=77</TD>
    <TD>fdre=10618</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=283</TD>
    <TD>gnd=509</TD>
    <TD>ibufctrl=3</TD>
    <TD>lut1=1079</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=1206</TD>
    <TD>lut3=1553</TD>
    <TD>lut4=1235</TD>
    <TD>lut5=1977</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=2697</TD>
    <TD>mmcme4_adv=1</TD>
    <TD>muxf7=79</TD>
    <TD>muxf8=17</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle4_adv=1</TD>
    <TD>ps8=1</TD>
    <TD>ramb18e2=1</TD>
    <TD>ramb36e2=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32=210</TD>
    <TD>rams32=30</TD>
    <TD>rx_bitslice=3</TD>
    <TD>srl16e=255</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=36</TD>
    <TD>vcc=464</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bitslice_control=1</TD>
    <TD>bufg_ps=1</TD>
    <TD>bufgce=4</TD>
    <TD>carry8=157</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=139</TD>
    <TD>fdpe=77</TD>
    <TD>fdre=10618</TD>
    <TD>fdse=283</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=509</TD>
    <TD>ibuf=1</TD>
    <TD>ibufds_dphy=3</TD>
    <TD>lut1=1079</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=1206</TD>
    <TD>lut3=1553</TD>
    <TD>lut4=1235</TD>
    <TD>lut5=1977</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=2697</TD>
    <TD>mmcme4_adv=1</TD>
    <TD>muxf7=79</TD>
    <TD>muxf8=17</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle4_adv=1</TD>
    <TD>ps8=1</TD>
    <TD>ram32m16=15</TD>
    <TD>ramb18e2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2=9</TD>
    <TD>rx_bitslice=3</TD>
    <TD>srl16e=255</TD>
    <TD>srlc32e=36</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=464</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=3</TD>
    <TD>bram_ports_newly_gated=0</TD>
    <TD>bram_ports_total=20</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=9045</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=289</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=SBD</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=4</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=0</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=4</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=bd_d10d</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=15</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=5</TD>
    <TD>numhlsblks=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=10</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=design_1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_20_axi_crossbar/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x000000100000000c00000010</TD>
    <TD>c_m_axi_base_addr=0x00000000a002000000000000a001000000000000a0000000</TD>
    <TD>c_m_axi_read_connectivity=0x000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x000000010000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=3</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_thread_id_width=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_19_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_data_width=32</TD>
    <TD>c_max_split_beats=256</TD>
    <TD>c_packing_level=1</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=128</TD>
    <TD>c_s_axi_id_width=16</TD>
    <TD>c_supports_id=1</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=19</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_19_axi_protocol_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=1</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=19</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_vdma/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_dlytmr_resolution=125</TD>
    <TD>c_dynamic_resolution=1</TD>
    <TD>c_enable_debug_all=0</TD>
    <TD>c_enable_debug_info_0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_debug_info_1=0</TD>
    <TD>c_enable_debug_info_10=0</TD>
    <TD>c_enable_debug_info_11=0</TD>
    <TD>c_enable_debug_info_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_debug_info_13=0</TD>
    <TD>c_enable_debug_info_14=1</TD>
    <TD>c_enable_debug_info_15=1</TD>
    <TD>c_enable_debug_info_2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_debug_info_3=0</TD>
    <TD>c_enable_debug_info_4=0</TD>
    <TD>c_enable_debug_info_5=0</TD>
    <TD>c_enable_debug_info_6=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_debug_info_7=1</TD>
    <TD>c_enable_debug_info_8=0</TD>
    <TD>c_enable_debug_info_9=0</TD>
    <TD>c_enable_vert_flip=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_vidprmtr_reads=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_flush_on_fsync=1</TD>
    <TD>c_include_internal_genlock=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_mm2s=0</TD>
    <TD>c_include_mm2s_dre=0</TD>
    <TD>c_include_mm2s_sf=0</TD>
    <TD>c_include_s2mm=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_s2mm_dre=0</TD>
    <TD>c_include_s2mm_sf=1</TD>
    <TD>c_include_sg=0</TD>
    <TD>c_instance=axi_vdma</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mm2s_addr_width=32</TD>
    <TD>c_m_axi_mm2s_data_width=64</TD>
    <TD>c_m_axi_s2mm_addr_width=32</TD>
    <TD>c_m_axi_s2mm_data_width=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_sg_addr_width=32</TD>
    <TD>c_m_axi_sg_data_width=32</TD>
    <TD>c_m_axis_mm2s_tdata_width=32</TD>
    <TD>c_m_axis_mm2s_tuser_bits=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mm2s_genlock_mode=0</TD>
    <TD>c_mm2s_genlock_num_masters=1</TD>
    <TD>c_mm2s_genlock_repeat_en=0</TD>
    <TD>c_mm2s_linebuffer_depth=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mm2s_linebuffer_thresh=4</TD>
    <TD>c_mm2s_max_burst_length=8</TD>
    <TD>c_mm2s_sof_enable=1</TD>
    <TD>c_num_fstores=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prmry_is_aclk_async=0</TD>
    <TD>c_s2mm_genlock_mode=2</TD>
    <TD>c_s2mm_genlock_num_masters=1</TD>
    <TD>c_s2mm_genlock_repeat_en=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s2mm_linebuffer_depth=512</TD>
    <TD>c_s2mm_linebuffer_thresh=4</TD>
    <TD>c_s2mm_max_burst_length=8</TD>
    <TD>c_s2mm_sof_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_lite_addr_width=9</TD>
    <TD>c_s_axi_lite_data_width=32</TD>
    <TD>c_s_axis_s2mm_tdata_width=24</TD>
    <TD>c_s_axis_s2mm_tuser_bits=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_select_xpm=0</TD>
    <TD>c_use_fsync=1</TD>
    <TD>c_use_mm2s_fsync=0</TD>
    <TD>c_use_s2mm_fsync=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_vdma</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=6.3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_d10d/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axis_tdata_width=32</TD>
    <TD>axis_tdest_width=4</TD>
    <TD>axis_tuser_width=96</TD>
    <TD>c_cal_mode=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_clk_io_swap=false</TD>
    <TD>c_clk_lane_io_position=13</TD>
    <TD>c_clk_lp_io_swap=false</TD>
    <TD>c_csi2rx_dbg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_csi_en_activelanes=false</TD>
    <TD>c_csi_en_crc=true</TD>
    <TD>c_csi_filter_userdatatype=false</TD>
    <TD>c_csi_opt1_regs=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_lane0_io_position=15</TD>
    <TD>c_data_lane1_io_position=17</TD>
    <TD>c_data_lane2_io_position=51</TD>
    <TD>c_data_lane3_io_position=51</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dl0_io_swap=false</TD>
    <TD>c_dl0_lp_io_swap=false</TD>
    <TD>c_dl1_io_swap=false</TD>
    <TD>c_dl1_lp_io_swap=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dl2_io_swap=false</TD>
    <TD>c_dl2_lp_io_swap=false</TD>
    <TD>c_dl3_io_swap=false</TD>
    <TD>c_dl3_lp_io_swap=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dphy_lanes=2</TD>
    <TD>c_dphy_mode=SLAVE</TD>
    <TD>c_en_bg0_pin0=false</TD>
    <TD>c_en_bg0_pin6=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bg1_pin0=false</TD>
    <TD>c_en_bg1_pin6=false</TD>
    <TD>c_en_bg2_pin0=false</TD>
    <TD>c_en_bg2_pin6=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bg3_pin0=false</TD>
    <TD>c_en_bg3_pin6=false</TD>
    <TD>c_en_clk300m=false</TD>
    <TD>c_en_csi_v2_0=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_exdesigns=false</TD>
    <TD>c_en_timeout_regs=false</TD>
    <TD>c_en_vcx=false</TD>
    <TD>c_esc_timeout=25600</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_exdes_board=ZCU102</TD>
    <TD>c_exdes_config=MIPI_Video_Pipe_Camera_to_Display</TD>
    <TD>c_exdes_fmc=LI-IMX274MIPI-FMC V1.0 Single Sensor</TD>
    <TD>c_fifo_rd_en_control=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_hs_line_rate=1000</TD>
    <TD>c_hs_settle_ns=145</TD>
    <TD>c_hs_timeout=65541</TD>
    <TD>c_idly_group_name=mipi_csi2rx_idly_group</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_idly_tap=1</TD>
    <TD>c_init=100000</TD>
    <TD>c_is_7series=false</TD>
    <TD>c_is_versal=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mipi_slv_int=0</TD>
    <TD>c_share_idlyctrl=false</TD>
    <TD>c_stretch_line_rate=1500</TD>
    <TD>clk_lane_io_loc=N2</TD>
</TR><TR ALIGN='LEFT'>    <TD>clk_lane_io_loc_name=IO_L7P_T1L_N0_QBC_AD13P_65</TD>
    <TD>cmn_fifo_rd_en_cntrl=true</TD>
    <TD>cmn_inc_iic=false</TD>
    <TD>cmn_inc_vfb=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmn_num_lanes=2</TD>
    <TD>cmn_num_pixels=4</TD>
    <TD>cmn_proj_family=1</TD>
    <TD>cmn_pxl_format=RAW10</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmn_vc=All</TD>
    <TD>component_name=design_1_mipi_csi2_rx_subsyst_0_0</TD>
    <TD>core_container=NA</TD>
    <TD>csi_buf_depth=2048</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_emb_non_img=false</TD>
    <TD>data_lane0_byte=All_Byte</TD>
    <TD>data_lane0_io_loc=N5</TD>
    <TD>data_lane0_io_loc_name=IO_L8P_T1L_N2_AD5P_65</TD>
</TR><TR ALIGN='LEFT'>    <TD>data_lane1_byte=All_Byte</TD>
    <TD>data_lane1_io_loc=M2</TD>
    <TD>data_lane1_io_loc_name=IO_L9P_T1L_N4_AD12P_65</TD>
    <TD>data_lane2_byte=All_Byte</TD>
</TR><TR ALIGN='LEFT'>    <TD>data_lane2_io_loc=None</TD>
    <TD>data_lane2_io_loc_name=IO_L10P_T1U_N6_QBC_AD4P_65</TD>
    <TD>data_lane3_byte=All_Byte</TD>
    <TD>data_lane3_io_loc=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>data_lane3_io_loc_name=IO_L11P_T1U_N8_GC_65</TD>
    <TD>dphy_preset=CSI2RX_XLNX</TD>
    <TD>dphyrx_board_interface=Custom</TD>
    <TD>dpy_en_reg_if=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>dpy_line_rate=1000</TD>
    <TD>hp_io_bank_selection=65</TD>
    <TD>iptotal=1</TD>
    <TD>supportlevel=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_board_flow=false</TD>
    <TD>vfb_tu_width=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=mipi_csi2_rx_ctrl@2017.10(bought)</TD>
    <TD>x_ipname=mipi_csi2_rx_subsystem</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_5_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>x_ipversion=4.0</TD>
    <TD>c_all_en_pin_info=13 _nibble 2 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxp loc N2_ 14 _nibble 2 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxn loc P1_ 15 _nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp0 loc N5_ 16 _nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn0 loc N4_ 17 _nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp1 loc M2_ 18 _nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn1 loc M1_</TD>
    <TD>c_all_rx_en=0b0000000000000000000000000000000001111110000000000000</TD>
    <TD>c_bank=65</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_bidir_bitslice_en=0000000000000000000000000000000000000000000000000000</TD>
    <TD>c_bitslip_mode=SLIP_PER_BIT</TD>
    <TD>c_bitslip_val=0x2C</TD>
    <TD>c_bs0_info=0 _name bg0_pin0_nc loc T3_ 1 _name bg0_pin6_nc loc R4_ 2 _name bg1_pin0_nc loc N2_ 3 _name bg1_pin6_nc loc M5_ 4 _name bg2_pin0_nc loc J3_ 5 _name bg2_pin6_nc loc J5_ 6 _name bg3_pin0_nc loc G1_ 7 _name bg3_pin6_nc loc D3_</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_bs_init_val=0000000000000000000000000000000000000000000000000000</TD>
    <TD>c_clk_fwd=0</TD>
    <TD>c_clk_fwd_bitslice_no=0</TD>
    <TD>c_clk_fwd_enable=0000000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_clk_fwd_phase=0</TD>
    <TD>c_clk_sig_type=SINGLE</TD>
    <TD>c_clkin_diff_en=0</TD>
    <TD>c_clkin_period=5.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_clock_tri=1</TD>
    <TD>c_data_pin_en=3</TD>
    <TD>c_data_tri=1</TD>
    <TD>c_device=xczu3eg</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_device_family=zynquplus</TD>
    <TD>c_diff_en=0b0000000000000000000000000000000001111110000000000000</TD>
    <TD>c_differential_io_std=MIPI_DPHY_DCI</TD>
    <TD>c_differential_io_termination=TERM_100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_div_mode=DIV4</TD>
    <TD>c_en_bidir=0</TD>
    <TD>c_en_bsc0=0</TD>
    <TD>c_en_bsc1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bsc2=1</TD>
    <TD>c_en_bsc3=0</TD>
    <TD>c_en_bsc4=0</TD>
    <TD>c_en_bsc5=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_bsc6=0</TD>
    <TD>c_en_bsc7=0</TD>
    <TD>c_en_multi_intf_ports=0</TD>
    <TD>c_en_riu_or0=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_riu_or1=FALSE</TD>
    <TD>c_en_riu_or2=FALSE</TD>
    <TD>c_en_riu_or3=FALSE</TD>
    <TD>c_en_rx=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_tx=0</TD>
    <TD>c_enable_bitslip=0</TD>
    <TD>c_enable_data_bitslip=0</TD>
    <TD>c_enable_n_pins=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_pll0_pllout1=0</TD>
    <TD>c_enable_pll0_plloutfb=0</TD>
    <TD>c_enable_riu_interface=0</TD>
    <TD>c_enable_riu_split=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_tx_tri=0</TD>
    <TD>c_ex_clk_freq=200.000</TD>
    <TD>c_ex_inst_gen=0</TD>
    <TD>c_gc_loc=21 _name IO_L11P_T1U_N8_GC_65 loc L2_ 23 _name IO_L12P_T1U_N10_GC_65 loc L4_ 28 _name IO_L14P_T2L_N2_GC_65 loc K4_</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_inclk_loc=NONE</TD>
    <TD>c_inclk_pin=100</TD>
    <TD>c_inv_rx_clk=00000000</TD>
    <TD>c_nib0_bs0_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib0_en_clk_to_ext_north=0</TD>
    <TD>c_nib0_en_clk_to_ext_south=0</TD>
    <TD>c_nib0_en_other_nclk=0</TD>
    <TD>c_nib0_en_other_pclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib1_bs0_en=0</TD>
    <TD>c_nib1_en_clk_to_ext_north=0</TD>
    <TD>c_nib1_en_clk_to_ext_south=0</TD>
    <TD>c_nib1_en_other_nclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib1_en_other_pclk=0</TD>
    <TD>c_nib2_bs0_en=0</TD>
    <TD>c_nib2_en_clk_to_ext_north=0</TD>
    <TD>c_nib2_en_clk_to_ext_south=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib2_en_other_nclk=0</TD>
    <TD>c_nib2_en_other_pclk=0</TD>
    <TD>c_nib3_bs0_en=0</TD>
    <TD>c_nib3_en_clk_to_ext_north=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib3_en_clk_to_ext_south=0</TD>
    <TD>c_nib3_en_other_nclk=0</TD>
    <TD>c_nib3_en_other_pclk=0</TD>
    <TD>c_nib4_bs0_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib4_en_clk_to_ext_north=0</TD>
    <TD>c_nib4_en_clk_to_ext_south=0</TD>
    <TD>c_nib4_en_other_nclk=0</TD>
    <TD>c_nib4_en_other_pclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib5_bs0_en=0</TD>
    <TD>c_nib5_en_clk_to_ext_north=0</TD>
    <TD>c_nib5_en_clk_to_ext_south=0</TD>
    <TD>c_nib5_en_other_nclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib5_en_other_pclk=0</TD>
    <TD>c_nib6_bs0_en=0</TD>
    <TD>c_nib6_en_clk_to_ext_north=0</TD>
    <TD>c_nib6_en_clk_to_ext_south=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib6_en_other_nclk=0</TD>
    <TD>c_nib6_en_other_pclk=0</TD>
    <TD>c_nib7_bs0_en=0</TD>
    <TD>c_nib7_en_clk_to_ext_north=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nib7_en_clk_to_ext_south=0</TD>
    <TD>c_nib7_en_other_nclk=0</TD>
    <TD>c_nib7_en_other_pclk=0</TD>
    <TD>c_nibble0_tri=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nibble1_tri=0</TD>
    <TD>c_nibble2_tri=0</TD>
    <TD>c_nibble3_tri=0</TD>
    <TD>c_nibble4_tri=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_nibble5_tri=0</TD>
    <TD>c_nibble6_tri=0</TD>
    <TD>c_nibble7_tri=0</TD>
    <TD>c_pin_info=13 _nibble 2 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxp loc N2_ 14 _nibble 2 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxn loc P1_ 15 _nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp0 loc N5_ 16 _nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn0 loc N4_ 17 _nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp1 loc M2_ 18 _nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn1 loc M1_</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll0_clk0_phase=0.0</TD>
    <TD>c_pll0_clk1_phase=0.0</TD>
    <TD>c_pll0_clk_source=BUFG_TO_PLL</TD>
    <TD>c_pll0_clkfbout_mult=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll0_clkout1_divide=1</TD>
    <TD>c_pll0_clkoutphy_mode=VCO</TD>
    <TD>c_pll0_div_factor=1.0</TD>
    <TD>c_pll0_divclk_divide=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll0_fifo_write_clk_en=1</TD>
    <TD>c_pll0_mmcm_clkfbout_mult_f=7.875</TD>
    <TD>c_pll0_mmcm_clkout0_divide_f=7.875</TD>
    <TD>c_pll0_mmcm_divclk_divide=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll0_rx_external_clk_to_data=3</TD>
    <TD>c_pll1_clk0_phase=0.0</TD>
    <TD>c_pll1_clk1_phase=0.0</TD>
    <TD>c_pll1_clkfbout_mult=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll1_clkoutphy_mode=VCO</TD>
    <TD>c_pll1_div_factor=1.0</TD>
    <TD>c_pll1_divclk_divide=2</TD>
    <TD>c_pll_sharing=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll_vcomin=750.000</TD>
    <TD>c_rec_in_freq=93.750</TD>
    <TD>c_rx_bitslice0_en=0</TD>
    <TD>c_rx_bitslice_en=0b0000000000000000000000000000000001111110000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_cascade=0</TD>
    <TD>c_rx_delay_format=TIME</TD>
    <TD>c_rx_delay_type=0</TD>
    <TD>c_rx_delay_type0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type1=0</TD>
    <TD>c_rx_delay_type10=0</TD>
    <TD>c_rx_delay_type11=0</TD>
    <TD>c_rx_delay_type12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type13=0</TD>
    <TD>c_rx_delay_type14=0</TD>
    <TD>c_rx_delay_type15=0</TD>
    <TD>c_rx_delay_type16=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type17=0</TD>
    <TD>c_rx_delay_type18=0</TD>
    <TD>c_rx_delay_type19=0</TD>
    <TD>c_rx_delay_type2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type20=0</TD>
    <TD>c_rx_delay_type21=0</TD>
    <TD>c_rx_delay_type22=0</TD>
    <TD>c_rx_delay_type23=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type24=0</TD>
    <TD>c_rx_delay_type25=0</TD>
    <TD>c_rx_delay_type26=0</TD>
    <TD>c_rx_delay_type27=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type28=0</TD>
    <TD>c_rx_delay_type29=0</TD>
    <TD>c_rx_delay_type3=0</TD>
    <TD>c_rx_delay_type30=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type31=0</TD>
    <TD>c_rx_delay_type32=0</TD>
    <TD>c_rx_delay_type33=0</TD>
    <TD>c_rx_delay_type34=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type35=0</TD>
    <TD>c_rx_delay_type36=0</TD>
    <TD>c_rx_delay_type37=0</TD>
    <TD>c_rx_delay_type38=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type39=0</TD>
    <TD>c_rx_delay_type4=0</TD>
    <TD>c_rx_delay_type40=0</TD>
    <TD>c_rx_delay_type41=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type42=0</TD>
    <TD>c_rx_delay_type43=0</TD>
    <TD>c_rx_delay_type44=0</TD>
    <TD>c_rx_delay_type45=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type46=0</TD>
    <TD>c_rx_delay_type47=0</TD>
    <TD>c_rx_delay_type48=0</TD>
    <TD>c_rx_delay_type49=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type5=0</TD>
    <TD>c_rx_delay_type50=0</TD>
    <TD>c_rx_delay_type51=0</TD>
    <TD>c_rx_delay_type6=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_type7=0</TD>
    <TD>c_rx_delay_type8=0</TD>
    <TD>c_rx_delay_type9=0</TD>
    <TD>c_rx_delay_value=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value0=000000000000</TD>
    <TD>c_rx_delay_value1=000000000000</TD>
    <TD>c_rx_delay_value10=000000000000</TD>
    <TD>c_rx_delay_value11=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value12=000000000000</TD>
    <TD>c_rx_delay_value13=000000000000</TD>
    <TD>c_rx_delay_value14=000000000000</TD>
    <TD>c_rx_delay_value15=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value16=000000000000</TD>
    <TD>c_rx_delay_value17=000000000000</TD>
    <TD>c_rx_delay_value18=000000000000</TD>
    <TD>c_rx_delay_value19=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value2=000000000000</TD>
    <TD>c_rx_delay_value20=000000000000</TD>
    <TD>c_rx_delay_value21=000000000000</TD>
    <TD>c_rx_delay_value22=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value23=000000000000</TD>
    <TD>c_rx_delay_value24=000000000000</TD>
    <TD>c_rx_delay_value25=000000000000</TD>
    <TD>c_rx_delay_value26=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value27=000000000000</TD>
    <TD>c_rx_delay_value28=000000000000</TD>
    <TD>c_rx_delay_value29=000000000000</TD>
    <TD>c_rx_delay_value3=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value30=000000000000</TD>
    <TD>c_rx_delay_value31=000000000000</TD>
    <TD>c_rx_delay_value32=000000000000</TD>
    <TD>c_rx_delay_value33=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value34=000000000000</TD>
    <TD>c_rx_delay_value35=000000000000</TD>
    <TD>c_rx_delay_value36=000000000000</TD>
    <TD>c_rx_delay_value37=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value38=000000000000</TD>
    <TD>c_rx_delay_value39=000000000000</TD>
    <TD>c_rx_delay_value4=000000000000</TD>
    <TD>c_rx_delay_value40=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value41=000000000000</TD>
    <TD>c_rx_delay_value42=000000000000</TD>
    <TD>c_rx_delay_value43=000000000000</TD>
    <TD>c_rx_delay_value44=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value45=000000000000</TD>
    <TD>c_rx_delay_value46=000000000000</TD>
    <TD>c_rx_delay_value47=000000000000</TD>
    <TD>c_rx_delay_value48=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value49=000000000000</TD>
    <TD>c_rx_delay_value5=000000000000</TD>
    <TD>c_rx_delay_value50=000000000000</TD>
    <TD>c_rx_delay_value51=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value6=000000000000</TD>
    <TD>c_rx_delay_value7=000000000000</TD>
    <TD>c_rx_delay_value8=000000000000</TD>
    <TD>c_rx_delay_value9=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext0=000000000000</TD>
    <TD>c_rx_delay_value_ext1=000000000000</TD>
    <TD>c_rx_delay_value_ext10=000000000000</TD>
    <TD>c_rx_delay_value_ext11=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext12=000000000000</TD>
    <TD>c_rx_delay_value_ext13=000000000000</TD>
    <TD>c_rx_delay_value_ext14=000000000000</TD>
    <TD>c_rx_delay_value_ext15=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext16=000000000000</TD>
    <TD>c_rx_delay_value_ext17=000000000000</TD>
    <TD>c_rx_delay_value_ext18=000000000000</TD>
    <TD>c_rx_delay_value_ext19=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext2=000000000000</TD>
    <TD>c_rx_delay_value_ext20=000000000000</TD>
    <TD>c_rx_delay_value_ext21=000000000000</TD>
    <TD>c_rx_delay_value_ext22=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext23=000000000000</TD>
    <TD>c_rx_delay_value_ext24=000000000000</TD>
    <TD>c_rx_delay_value_ext25=000000000000</TD>
    <TD>c_rx_delay_value_ext26=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext27=000000000000</TD>
    <TD>c_rx_delay_value_ext28=000000000000</TD>
    <TD>c_rx_delay_value_ext29=000000000000</TD>
    <TD>c_rx_delay_value_ext3=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext30=000000000000</TD>
    <TD>c_rx_delay_value_ext31=000000000000</TD>
    <TD>c_rx_delay_value_ext32=000000000000</TD>
    <TD>c_rx_delay_value_ext33=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext34=000000000000</TD>
    <TD>c_rx_delay_value_ext35=000000000000</TD>
    <TD>c_rx_delay_value_ext36=000000000000</TD>
    <TD>c_rx_delay_value_ext37=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext38=000000000000</TD>
    <TD>c_rx_delay_value_ext39=000000000000</TD>
    <TD>c_rx_delay_value_ext4=000000000000</TD>
    <TD>c_rx_delay_value_ext40=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext41=000000000000</TD>
    <TD>c_rx_delay_value_ext42=000000000000</TD>
    <TD>c_rx_delay_value_ext43=000000000000</TD>
    <TD>c_rx_delay_value_ext44=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext45=000000000000</TD>
    <TD>c_rx_delay_value_ext46=000000000000</TD>
    <TD>c_rx_delay_value_ext47=000000000000</TD>
    <TD>c_rx_delay_value_ext48=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext49=000000000000</TD>
    <TD>c_rx_delay_value_ext5=000000000000</TD>
    <TD>c_rx_delay_value_ext50=000000000000</TD>
    <TD>c_rx_delay_value_ext51=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delay_value_ext6=000000000000</TD>
    <TD>c_rx_delay_value_ext7=000000000000</TD>
    <TD>c_rx_delay_value_ext8=000000000000</TD>
    <TD>c_rx_delay_value_ext9=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_equalization_d=EQ_NONE</TD>
    <TD>c_rx_equalization_s=NONE</TD>
    <TD>c_rx_pin_en=0b0000000000000000000000000000000000101010000000000000</TD>
    <TD>c_rx_refclk_freq=1500.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_strobe_en=48</TD>
    <TD>c_serial_mode=FALSE</TD>
    <TD>c_serialization_factor=8</TD>
    <TD>c_sim_device=ULTRASCALE_PLUS_ES1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_version=2.0</TD>
    <TD>c_single_ended_io_std=NONE</TD>
    <TD>c_single_ended_io_termination=NONE</TD>
    <TD>c_strb_info=99 99 99 99 99 99 99 99 99 99 99 99 99 18 99 18 18 18 18 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_template=2</TD>
    <TD>c_tx_bitslice_en=0000000000000000000000000000000000000000000000000000</TD>
    <TD>c_tx_data_phase=0</TD>
    <TD>c_tx_delay_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type0=0</TD>
    <TD>c_tx_delay_type1=0</TD>
    <TD>c_tx_delay_type10=0</TD>
    <TD>c_tx_delay_type11=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type12=0</TD>
    <TD>c_tx_delay_type13=0</TD>
    <TD>c_tx_delay_type14=0</TD>
    <TD>c_tx_delay_type15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type16=0</TD>
    <TD>c_tx_delay_type17=0</TD>
    <TD>c_tx_delay_type18=0</TD>
    <TD>c_tx_delay_type19=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type2=0</TD>
    <TD>c_tx_delay_type20=0</TD>
    <TD>c_tx_delay_type21=0</TD>
    <TD>c_tx_delay_type22=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type23=0</TD>
    <TD>c_tx_delay_type24=0</TD>
    <TD>c_tx_delay_type25=0</TD>
    <TD>c_tx_delay_type26=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type27=0</TD>
    <TD>c_tx_delay_type28=0</TD>
    <TD>c_tx_delay_type29=0</TD>
    <TD>c_tx_delay_type3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type30=0</TD>
    <TD>c_tx_delay_type31=0</TD>
    <TD>c_tx_delay_type32=0</TD>
    <TD>c_tx_delay_type33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type34=0</TD>
    <TD>c_tx_delay_type35=0</TD>
    <TD>c_tx_delay_type36=0</TD>
    <TD>c_tx_delay_type37=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type38=0</TD>
    <TD>c_tx_delay_type39=0</TD>
    <TD>c_tx_delay_type4=0</TD>
    <TD>c_tx_delay_type40=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type41=0</TD>
    <TD>c_tx_delay_type42=0</TD>
    <TD>c_tx_delay_type43=0</TD>
    <TD>c_tx_delay_type44=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type45=0</TD>
    <TD>c_tx_delay_type46=0</TD>
    <TD>c_tx_delay_type47=0</TD>
    <TD>c_tx_delay_type48=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type49=0</TD>
    <TD>c_tx_delay_type5=0</TD>
    <TD>c_tx_delay_type50=0</TD>
    <TD>c_tx_delay_type51=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_type6=0</TD>
    <TD>c_tx_delay_type7=0</TD>
    <TD>c_tx_delay_type8=0</TD>
    <TD>c_tx_delay_type9=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value=000000000000</TD>
    <TD>c_tx_delay_value0=000000000000</TD>
    <TD>c_tx_delay_value1=000000000000</TD>
    <TD>c_tx_delay_value10=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value11=000000000000</TD>
    <TD>c_tx_delay_value12=000000000000</TD>
    <TD>c_tx_delay_value13=000000000000</TD>
    <TD>c_tx_delay_value14=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value15=000000000000</TD>
    <TD>c_tx_delay_value16=000000000000</TD>
    <TD>c_tx_delay_value17=000000000000</TD>
    <TD>c_tx_delay_value18=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value19=000000000000</TD>
    <TD>c_tx_delay_value2=000000000000</TD>
    <TD>c_tx_delay_value20=000000000000</TD>
    <TD>c_tx_delay_value21=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value22=000000000000</TD>
    <TD>c_tx_delay_value23=000000000000</TD>
    <TD>c_tx_delay_value24=000000000000</TD>
    <TD>c_tx_delay_value25=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value26=000000000000</TD>
    <TD>c_tx_delay_value27=000000000000</TD>
    <TD>c_tx_delay_value28=000000000000</TD>
    <TD>c_tx_delay_value29=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value3=000000000000</TD>
    <TD>c_tx_delay_value30=000000000000</TD>
    <TD>c_tx_delay_value31=000000000000</TD>
    <TD>c_tx_delay_value32=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value33=000000000000</TD>
    <TD>c_tx_delay_value34=000000000000</TD>
    <TD>c_tx_delay_value35=000000000000</TD>
    <TD>c_tx_delay_value36=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value37=000000000000</TD>
    <TD>c_tx_delay_value38=000000000000</TD>
    <TD>c_tx_delay_value39=000000000000</TD>
    <TD>c_tx_delay_value4=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value40=000000000000</TD>
    <TD>c_tx_delay_value41=000000000000</TD>
    <TD>c_tx_delay_value42=000000000000</TD>
    <TD>c_tx_delay_value43=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value44=000000000000</TD>
    <TD>c_tx_delay_value45=000000000000</TD>
    <TD>c_tx_delay_value46=000000000000</TD>
    <TD>c_tx_delay_value47=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value48=000000000000</TD>
    <TD>c_tx_delay_value49=000000000000</TD>
    <TD>c_tx_delay_value5=000000000000</TD>
    <TD>c_tx_delay_value50=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value51=000000000000</TD>
    <TD>c_tx_delay_value6=000000000000</TD>
    <TD>c_tx_delay_value7=000000000000</TD>
    <TD>c_tx_delay_value8=000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_delay_value9=000000000000</TD>
    <TD>c_tx_drive_d=NONE</TD>
    <TD>c_tx_drive_s=NONE</TD>
    <TD>c_tx_pre_emphasis_d=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_pre_emphasis_s=NONE</TD>
    <TD>c_tx_refclk_freq=1500.00</TD>
    <TD>c_tx_slew_d=NONE</TD>
    <TD>c_tx_slew_s=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>tx_bitslice_tri_en=0</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=high_speed_selectio_wiz</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.5</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v6_0_3_0_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkin1_period=10.000</TD>
    <TD>clkin2_period=10.000</TD>
    <TD>clock_mgr_type=NA</TD>
    <TD>component_name=design_1_clk_wiz_0_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>feedback_type=SINGLE</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>manual_override=false</TD>
    <TD>num_out_clk=1</TD>
    <TD>primitive=MMCM</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_dyn_reconfig=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>use_inclk_switchover=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_max_i_jitter=false</TD>
    <TD>use_min_o_jitter=false</TD>
    <TD>use_phase_alignment=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_power_down=false</TD>
    <TD>use_reset=true</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>demosaic_root/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_s_axi_bus_axi4ls_addr_width=5</TD>
    <TD>c_s_axi_bus_axi4ls_data_width=32</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1812171933</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=hls</TD>
    <TD>x_ipname=demosaic_root</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_ip_2018_2_2/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>hls_input_arch=dataflow</TD>
    <TD>hls_input_clock=6.660000</TD>
    <TD>hls_input_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_input_float=0</TD>
    <TD>hls_input_part=xczu3eg-sbva484-1-e</TD>
    <TD>hls_input_type=cxx</TD>
    <TD>hls_syn_clock=5.822000</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_dsp=0</TD>
    <TD>hls_syn_ff=3565</TD>
    <TD>hls_syn_lat=384011</TD>
    <TD>hls_syn_lut=8014</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_mem=7</TD>
    <TD>hls_syn_tpt=307372</TD>
    <TD>hls_version=2018_2_2</TD>
    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mipi_csi2_rx_ctrl_v1_0_8_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axis_fifo_dcnt_width=11</TD>
    <TD>axis_fifo_depth=2048</TD>
    <TD>axis_tdata_width=64</TD>
    <TD>axis_tdest_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>axis_tuser_width=96</TD>
    <TD>c_csi2rx_dbg=0</TD>
    <TD>c_csi_filter_userdatatype=0</TD>
    <TD>c_csi_opt1_regs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_csi_opt2_crc=0</TD>
    <TD>c_csi_opt3_fixedlanes=1</TD>
    <TD>c_en_csi_v2_0=false</TD>
    <TD>c_en_vcx=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_mipi_slv_int=0</TD>
    <TD>c_s_axi_addr_width=8</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>csi_en_vc_support=1</TD>
    <TD>csi_fixed_vc=0</TD>
    <TD>csi_inv_shutdown=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_lanes=2</TD>
    <TD>csi_offload_nonimage=0</TD>
    <TD>csi_vc_off_0=1</TD>
    <TD>csi_vc_off_1=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_vc_off_10=11</TD>
    <TD>csi_vc_off_11=12</TD>
    <TD>csi_vc_off_12=13</TD>
    <TD>csi_vc_off_13=14</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_vc_off_14=15</TD>
    <TD>csi_vc_off_2=3</TD>
    <TD>csi_vc_off_3=4</TD>
    <TD>csi_vc_off_4=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_vc_off_5=6</TD>
    <TD>csi_vc_off_6=7</TD>
    <TD>csi_vc_off_7=8</TD>
    <TD>csi_vc_off_8=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>csi_vc_off_9=10</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=8</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=mipi_csi2_rx_ctrl@2017.10(bought)</TD>
    <TD>x_ipname=mipi_csi2_rx_ctrl</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=0</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=0</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_vector_logic_v2_0_1_util_vector_logic/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_operation=not</TD>
    <TD>c_size=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=util_vector_logic</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_array_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
    <TD>width=2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_async_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b0</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>inv_def_val=1&apos;b1</TD>
    <TD>iptotal=7</TD>
    <TD>rst_active_high=1</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_gray/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=1</TD>
    <TD>iptotal=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>reg_output=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>sim_lossless_gray_chk=0</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>width=5</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_handshake/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_ext_hsk=0</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=39</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>src_sync_ff=2</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>width=26</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_pulse/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>reg_output=0</TD>
    <TD>rst_used=1</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=87</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_sync_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b0</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>init_sync_ff=1</TD>
    <TD>iptotal=4</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_async/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cdc_sync_stages=2</TD>
    <TD>core_container=NA</TD>
    <TD>dout_reset_value=0</TD>
    <TD>ecc_mode=no_ecc</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_adv_feature_async=16&apos;b0000011100000111</TD>
    <TD>fifo_memory_type=distributed</TD>
    <TD>fifo_read_latency=1</TD>
    <TD>fifo_write_depth=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>full_reset_value=0</TD>
    <TD>iptotal=2</TD>
    <TD>p_common_clock=0</TD>
    <TD>p_ecc_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_fifo_memory_type=1</TD>
    <TD>p_read_mode=0</TD>
    <TD>p_wakeup_time=2</TD>
    <TD>prog_empty_thresh=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_full_thresh=29</TD>
    <TD>rd_data_count_width=5</TD>
    <TD>read_data_width=26</TD>
    <TD>read_mode=std</TD>
</TR><TR ALIGN='LEFT'>    <TD>related_clocks=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_adv_features=0707</TD>
    <TD>wakeup_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_data_count_width=5</TD>
    <TD>write_data_width=26</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>both_stages_valid=3</TD>
    <TD>cdc_dest_sync_ff=2</TD>
    <TD>common_clock=0</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>dout_reset_value=0</TD>
    <TD>ecc_mode=0</TD>
    <TD>en_adv_feature=16&apos;b0000011100000111</TD>
    <TD>en_ae=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_af=1&apos;b0</TD>
    <TD>en_dvld=1&apos;b0</TD>
    <TD>en_of=1&apos;b1</TD>
    <TD>en_pe=1&apos;b1</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_pf=1&apos;b1</TD>
    <TD>en_rdc=1&apos;b1</TD>
    <TD>en_uf=1&apos;b1</TD>
    <TD>en_wack=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_wdc=1&apos;b1</TD>
    <TD>enable_ecc=0</TD>
    <TD>fg_eq_asym_dout=1&apos;b0</TD>
    <TD>fifo_mem_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_memory_type=1</TD>
    <TD>fifo_read_depth=32</TD>
    <TD>fifo_read_latency=1</TD>
    <TD>fifo_size=832</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_write_depth=32</TD>
    <TD>full_reset_value=0</TD>
    <TD>full_rst_val=1&apos;b0</TD>
    <TD>invalid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=8</TD>
    <TD>pe_thresh_adj=10</TD>
    <TD>pe_thresh_max=29</TD>
    <TD>pe_thresh_min=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf_thresh_adj=29</TD>
    <TD>pf_thresh_max=29</TD>
    <TD>pf_thresh_min=5</TD>
    <TD>prog_empty_thresh=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_full_thresh=29</TD>
    <TD>rd_data_count_width=5</TD>
    <TD>rd_dc_width_ext=6</TD>
    <TD>rd_latency=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_mode=0</TD>
    <TD>rd_pntr_width=5</TD>
    <TD>read_data_width=26</TD>
    <TD>read_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>related_clocks=0</TD>
    <TD>remove_wr_rd_prot_logic=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>stage1_valid=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>stage2_valid=1</TD>
    <TD>use_adv_features=0707</TD>
    <TD>version=0</TD>
    <TD>wakeup_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>width_ratio=1</TD>
    <TD>wr_data_count_width=5</TD>
    <TD>wr_dc_width_ext=6</TD>
    <TD>wr_depth_log=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_pntr_width=5</TD>
    <TD>wr_rd_ratio=0</TD>
    <TD>wr_width_log=5</TD>
    <TD>write_data_width=26</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_sync/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dout_reset_value=0</TD>
    <TD>ecc_mode=no_ecc</TD>
    <TD>en_adv_feature_sync=16&apos;b0000111100001111</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_memory_type=block</TD>
    <TD>fifo_read_latency=1</TD>
    <TD>fifo_write_depth=2048</TD>
    <TD>full_reset_value=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=6</TD>
    <TD>p_common_clock=1</TD>
    <TD>p_ecc_mode=0</TD>
    <TD>p_fifo_memory_type=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_read_mode=1</TD>
    <TD>p_wakeup_time=2</TD>
    <TD>prog_empty_thresh=10</TD>
    <TD>prog_full_thresh=2043</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_data_count_width=1</TD>
    <TD>read_data_width=68</TD>
    <TD>read_mode=fwft</TD>
    <TD>sim_assert_chk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_adv_features=0f0f</TD>
    <TD>wakeup_time=0</TD>
    <TD>wr_data_count_width=1</TD>
    <TD>write_data_width=68</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>write_data_width=68</TD>
    <TD>addr_width_a=5</TD>
    <TD>addr_width_b=5</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=26</TD>
    <TD>byte_write_width_b=26</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>ecc_mode=0</TD>
    <TD>iptotal=8</TD>
    <TD>max_num_char=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_optimization=true</TD>
    <TD>memory_primitive=1</TD>
    <TD>memory_size=832</TD>
    <TD>memory_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>message_control=0</TD>
    <TD>num_char_loc=0</TD>
    <TD>p_ecc_mode=no_ecc</TD>
    <TD>p_enable_byte_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_enable_byte_write_b=0</TD>
    <TD>p_max_depth_data=32</TD>
    <TD>p_memory_opt=yes</TD>
    <TD>p_memory_primitive=distributed</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data=26</TD>
    <TD>p_min_width_data_a=26</TD>
    <TD>p_min_width_data_b=26</TD>
    <TD>p_min_width_data_ecc=26</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data_ldw=4</TD>
    <TD>p_min_width_data_shft=26</TD>
    <TD>p_num_cols_write_a=1</TD>
    <TD>p_num_cols_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_num_rows_read_a=1</TD>
    <TD>p_num_rows_read_b=1</TD>
    <TD>p_num_rows_write_a=1</TD>
    <TD>p_num_rows_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_sdp_write_mode=yes</TD>
    <TD>p_width_addr_lsb_read_a=0</TD>
    <TD>p_width_addr_lsb_read_b=0</TD>
    <TD>p_width_addr_lsb_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_lsb_write_b=0</TD>
    <TD>p_width_addr_read_a=5</TD>
    <TD>p_width_addr_read_b=5</TD>
    <TD>p_width_addr_write_a=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_write_b=5</TD>
    <TD>p_width_col_write_a=26</TD>
    <TD>p_width_col_write_b=26</TD>
    <TD>read_data_width_a=26</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_data_width_b=26</TD>
    <TD>read_latency_a=2</TD>
    <TD>read_latency_b=1</TD>
    <TD>read_reset_value_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_reset_value_b=0</TD>
    <TD>rst_mode_a=SYNC</TD>
    <TD>rst_mode_b=SYNC</TD>
    <TD>rsta_loop_iter=28</TD>
</TR><TR ALIGN='LEFT'>    <TD>rstb_loop_iter=28</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=1</TD>
    <TD>use_mem_init=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>version=0</TD>
    <TD>wakeup_time=0</TD>
    <TD>write_data_width_a=26</TD>
    <TD>write_data_width_b=26</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_mode_a=2</TD>
    <TD>write_mode_b=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_dp_use_audio=0</TD>
    <TD>c_dp_use_video=0</TD>
    <TD>c_emio_gpio_width=1</TD>
    <TD>c_en_emio_trace=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_fifo_enet0=0</TD>
    <TD>c_en_fifo_enet1=0</TD>
    <TD>c_en_fifo_enet2=0</TD>
    <TD>c_en_fifo_enet3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_maxigp0_data_width=128</TD>
    <TD>c_maxigp1_data_width=128</TD>
    <TD>c_maxigp2_data_width=32</TD>
    <TD>c_num_f2p_0_intr_inputs=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_f2p_1_intr_inputs=1</TD>
    <TD>c_num_fabric_resets=1</TD>
    <TD>c_pl_clk0_buf=TRUE</TD>
    <TD>c_pl_clk1_buf=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pl_clk2_buf=FALSE</TD>
    <TD>c_pl_clk3_buf=FALSE</TD>
    <TD>c_saxigp0_data_width=128</TD>
    <TD>c_saxigp1_data_width=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_saxigp2_data_width=128</TD>
    <TD>c_saxigp3_data_width=128</TD>
    <TD>c_saxigp4_data_width=128</TD>
    <TD>c_saxigp5_data_width=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_saxigp6_data_width=128</TD>
    <TD>c_sd0_internal_bus_width=4</TD>
    <TD>c_sd1_internal_bus_width=4</TD>
    <TD>c_trace_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trace_pipeline_width=8</TD>
    <TD>c_use_debug_test=0</TD>
    <TD>c_use_diff_rw_clk_gp0=0</TD>
    <TD>c_use_diff_rw_clk_gp1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_diff_rw_clk_gp2=0</TD>
    <TD>c_use_diff_rw_clk_gp3=0</TD>
    <TD>c_use_diff_rw_clk_gp4=0</TD>
    <TD>c_use_diff_rw_clk_gp5=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_diff_rw_clk_gp6=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=zynq_ultra_ps_e</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>zynq_ultra_ps_e_v3_3_user_configuration/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>x_ipversion=3.3</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>psu__acpu0__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__acpu1__power__on=1</TD>
    <TD>psu__acpu2__power__on=1</TD>
    <TD>psu__acpu3__power__on=1</TD>
    <TD>psu__actual__ip=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__can0__grp_clk__enable=0</TD>
    <TD>psu__can0__peripheral__enable=0</TD>
    <TD>psu__can0_loop_can1__enable=0</TD>
    <TD>psu__can1__grp_clk__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__can1__peripheral__enable=0</TD>
    <TD>psu__crf_apb__acpu_ctrl__act_freqmhz=1200.000000</TD>
    <TD>psu__crf_apb__acpu_ctrl__divisor0=1</TD>
    <TD>psu__crf_apb__acpu_ctrl__freqmhz=1200</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__acpu_ctrl__srcsel=APLL</TD>
    <TD>psu__crf_apb__afi0_ref__enable=0</TD>
    <TD>psu__crf_apb__afi0_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi0_ref_ctrl__divisor0=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi0_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi0_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi1_ref__enable=0</TD>
    <TD>psu__crf_apb__afi1_ref_ctrl__act_freqmhz=667</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi1_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi1_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi1_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi2_ref__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi2_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi2_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi2_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi2_ref_ctrl__srcsel=DPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi3_ref__enable=0</TD>
    <TD>psu__crf_apb__afi3_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi3_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi3_ref_ctrl__freqmhz=667</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi3_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi4_ref__enable=0</TD>
    <TD>psu__crf_apb__afi4_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi4_ref_ctrl__divisor0=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi4_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi4_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi5_ref__enable=0</TD>
    <TD>psu__crf_apb__afi5_ref_ctrl__act_freqmhz=667</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi5_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi5_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi5_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__apll_ctrl__div2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__apll_ctrl__fbdiv=72</TD>
    <TD>psu__crf_apb__apll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crf_apb__apll_frac_cfg__enabled=0</TD>
    <TD>psu__crf_apb__apll_to_lpd_ctrl__divisor0=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__apm_ctrl__act_freqmhz=1</TD>
    <TD>psu__crf_apb__apm_ctrl__divisor0=1</TD>
    <TD>psu__crf_apb__apm_ctrl__freqmhz=1</TD>
    <TD>psu__crf_apb__dbg_fpd_ctrl__act_freqmhz=250.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dbg_fpd_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__dbg_fpd_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_fpd_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crf_apb__dbg_trace_ctrl__act_freqmhz=250</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dbg_trace_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__dbg_trace_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_trace_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crf_apb__dbg_tstmp_ctrl__act_freqmhz=250.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dbg_tstmp_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__dbg_tstmp_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_tstmp_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crf_apb__ddr_ctrl__act_freqmhz=266.666656</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__ddr_ctrl__divisor0=4</TD>
    <TD>psu__crf_apb__ddr_ctrl__freqmhz=533</TD>
    <TD>psu__crf_apb__ddr_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__act_freqmhz=24.576040</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_audio_ref_ctrl__divisor0=16</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__divisor1=1</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__freqmhz=25</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__srcsel=RPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_stc_ref_ctrl__act_freqmhz=26.214443</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__divisor0=15</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__divisor1=1</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__freqmhz=27</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_stc_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__act_freqmhz=297.029572</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__divisor0=4</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_video_ref_ctrl__freqmhz=300</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__srcsel=VPLL</TD>
    <TD>psu__crf_apb__dpdma_ref_ctrl__act_freqmhz=600.000000</TD>
    <TD>psu__crf_apb__dpdma_ref_ctrl__divisor0=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dpdma_ref_ctrl__freqmhz=600</TD>
    <TD>psu__crf_apb__dpdma_ref_ctrl__srcsel=APLL</TD>
    <TD>psu__crf_apb__dpll_ctrl__div2=1</TD>
    <TD>psu__crf_apb__dpll_ctrl__fbdiv=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dpll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crf_apb__dpll_frac_cfg__enabled=0</TD>
    <TD>psu__crf_apb__dpll_to_lpd_ctrl__divisor0=3</TD>
    <TD>psu__crf_apb__gdma_ref_ctrl__act_freqmhz=600.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__gdma_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__gdma_ref_ctrl__freqmhz=600</TD>
    <TD>psu__crf_apb__gdma_ref_ctrl__srcsel=APLL</TD>
    <TD>psu__crf_apb__gpu_ref_ctrl__act_freqmhz=500.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__gpu_ref_ctrl__divisor0=1</TD>
    <TD>psu__crf_apb__gpu_ref_ctrl__freqmhz=600</TD>
    <TD>psu__crf_apb__gpu_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crf_apb__pcie_ref_ctrl__act_freqmhz=250</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__pcie_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__pcie_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__pcie_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crf_apb__sata_ref_ctrl__act_freqmhz=250</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__sata_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__sata_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__sata_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crf_apb__topsw_lsbus_ctrl__act_freqmhz=100.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__topsw_lsbus_ctrl__divisor0=5</TD>
    <TD>psu__crf_apb__topsw_lsbus_ctrl__freqmhz=100</TD>
    <TD>psu__crf_apb__topsw_lsbus_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crf_apb__topsw_main_ctrl__act_freqmhz=533.333313</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__topsw_main_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__topsw_main_ctrl__freqmhz=533.333</TD>
    <TD>psu__crf_apb__topsw_main_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__vpll_ctrl__div2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__vpll_ctrl__fbdiv=71</TD>
    <TD>psu__crf_apb__vpll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crf_apb__vpll_frac_cfg__enabled=1</TD>
    <TD>psu__crf_apb__vpll_to_lpd_ctrl__divisor0=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__adma_ref_ctrl__act_freqmhz=500.000000</TD>
    <TD>psu__crl_apb__adma_ref_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__adma_ref_ctrl__freqmhz=500</TD>
    <TD>psu__crl_apb__adma_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__afi6__enable=0</TD>
    <TD>psu__crl_apb__afi6_ref_ctrl__act_freqmhz=500</TD>
    <TD>psu__crl_apb__afi6_ref_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__afi6_ref_ctrl__freqmhz=500</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__afi6_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__act_freqmhz=51.724136</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__divisor0=29</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__ams_ref_ctrl__freqmhz=50</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__act_freqmhz=100</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__divisor0=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__can0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__act_freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__can1_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__cpu_r5_ctrl__act_freqmhz=500.000000</TD>
    <TD>psu__crl_apb__cpu_r5_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__cpu_r5_ctrl__freqmhz=500</TD>
    <TD>psu__crl_apb__cpu_r5_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__csu_pll_ctrl__act_freqmhz=500</TD>
    <TD>psu__crl_apb__csu_pll_ctrl__divisor0=4</TD>
    <TD>psu__crl_apb__csu_pll_ctrl__freqmhz=400</TD>
    <TD>psu__crl_apb__csu_pll_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__dbg_lpd_ctrl__act_freqmhz=250.000000</TD>
    <TD>psu__crl_apb__dbg_lpd_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__dbg_lpd_ctrl__freqmhz=250</TD>
    <TD>psu__crl_apb__dbg_lpd_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__debug_r5_atclk_ctrl__act_freqmhz=1000</TD>
    <TD>psu__crl_apb__debug_r5_atclk_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__debug_r5_atclk_ctrl__freqmhz=1000</TD>
    <TD>psu__crl_apb__debug_r5_atclk_ctrl__srcsel=RPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__dll_ref_ctrl__act_freqmhz=1500.000000</TD>
    <TD>psu__crl_apb__dll_ref_ctrl__freqmhz=1500</TD>
    <TD>psu__crl_apb__dll_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__act_freqmhz=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem0_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem1_ref_ctrl__act_freqmhz=125</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__freqmhz=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__act_freqmhz=125</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem2_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__act_freqmhz=125</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__divisor0=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem3_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__act_freqmhz=250</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem_tsu_ref_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__i2c0_ref_ctrl__act_freqmhz=100</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__i2c0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__act_freqmhz=100.000000</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__i2c1_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__iopll_ctrl__div2=0</TD>
    <TD>psu__crl_apb__iopll_ctrl__fbdiv=45</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__iopll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crl_apb__iopll_frac_cfg__enabled=0</TD>
    <TD>psu__crl_apb__iopll_to_fpd_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__iou_switch_ctrl__act_freqmhz=250.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__iou_switch_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__iou_switch_ctrl__freqmhz=267</TD>
    <TD>psu__crl_apb__iou_switch_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__lpd_lsbus_ctrl__act_freqmhz=100.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__lpd_lsbus_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__lpd_lsbus_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__lpd_lsbus_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__lpd_switch_ctrl__act_freqmhz=500.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__lpd_switch_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__lpd_switch_ctrl__freqmhz=500</TD>
    <TD>psu__crl_apb__lpd_switch_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__act_freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__nand_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__ocm_main_ctrl__act_freqmhz=500</TD>
    <TD>psu__crl_apb__ocm_main_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__ocm_main_ctrl__freqmhz=500</TD>
    <TD>psu__crl_apb__ocm_main_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pcap_ctrl__act_freqmhz=187.500000</TD>
    <TD>psu__crl_apb__pcap_ctrl__divisor0=8</TD>
    <TD>psu__crl_apb__pcap_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__pcap_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl0_ref_ctrl__act_freqmhz=100.000000</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__act_freqmhz=24.999975</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__divisor1=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl1_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__act_freqmhz=299.999700</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__divisor0=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl2_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__act_freqmhz=374.999625</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl3_ref_ctrl__divisor0=4</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__srcsel=RPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__qspi_ref_ctrl__act_freqmhz=300</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__freqmhz=300</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__qspi_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__rpll_ctrl__div2=1</TD>
    <TD>psu__crl_apb__rpll_ctrl__fbdiv=70</TD>
    <TD>psu__crl_apb__rpll_ctrl__srcsel=PSS_REF_CLK</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__rpll_frac_cfg__enabled=1</TD>
    <TD>psu__crl_apb__rpll_to_fpd_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__act_freqmhz=187.500000</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__divisor0=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__sdio0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__act_freqmhz=187.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__sdio1_ref_ctrl__divisor0=8</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__spi0_ref_ctrl__act_freqmhz=187.500000</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__divisor0=8</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__freqmhz=200</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__spi0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__act_freqmhz=187.500000</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__divisor0=8</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__spi1_ref_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__timestamp_ref_ctrl__act_freqmhz=100.000000</TD>
    <TD>psu__crl_apb__timestamp_ref_ctrl__divisor0=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__timestamp_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__timestamp_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__act_freqmhz=100.000000</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__divisor0=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__uart0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__act_freqmhz=100.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__uart1_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb0_bus_ref_ctrl__act_freqmhz=250.000000</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__freqmhz=250</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb0_bus_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__act_freqmhz=250.000000</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb1_bus_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__usb3__enable=1</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__act_freqmhz=20.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb3_dual_ref_ctrl__divisor0=5</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__divisor1=15</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__freqmhz=20</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_0__enable=0</TD>
    <TD>psu__csu__csu_tamper_0__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_10__enable=0</TD>
    <TD>psu__csu__csu_tamper_10__erase_bbram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_11__enable=0</TD>
    <TD>psu__csu__csu_tamper_11__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_12__enable=0</TD>
    <TD>psu__csu__csu_tamper_12__erase_bbram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_1__enable=0</TD>
    <TD>psu__csu__csu_tamper_1__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_2__enable=0</TD>
    <TD>psu__csu__csu_tamper_2__erase_bbram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_3__enable=0</TD>
    <TD>psu__csu__csu_tamper_3__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_4__enable=0</TD>
    <TD>psu__csu__csu_tamper_4__erase_bbram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_5__enable=0</TD>
    <TD>psu__csu__csu_tamper_5__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_6__enable=0</TD>
    <TD>psu__csu__csu_tamper_6__erase_bbram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_7__enable=0</TD>
    <TD>psu__csu__csu_tamper_7__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_8__enable=0</TD>
    <TD>psu__csu__csu_tamper_8__erase_bbram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_9__enable=0</TD>
    <TD>psu__csu__csu_tamper_9__erase_bbram=0</TD>
    <TD>psu__csu__peripheral__enable=0</TD>
    <TD>psu__ddr_qos_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddr_qos_hp0_rdqos=7</TD>
    <TD>psu__ddr_qos_hp0_wrqos=15</TD>
    <TD>psu__ddr_qos_hp1_rdqos=3</TD>
    <TD>psu__ddr_qos_hp1_wrqos=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddr_qos_hp2_rdqos=3</TD>
    <TD>psu__ddr_qos_hp2_wrqos=3</TD>
    <TD>psu__ddr_qos_hp3_rdqos=3</TD>
    <TD>psu__ddr_qos_hp3_wrqos=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddr_qos_port0_type=Low Latency</TD>
    <TD>psu__ddr_qos_port1_vn1_type=Low Latency</TD>
    <TD>psu__ddr_qos_port1_vn2_type=Best Effort</TD>
    <TD>psu__ddr_qos_port2_vn1_type=Low Latency</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddr_qos_port2_vn2_type=Best Effort</TD>
    <TD>psu__ddr_qos_port3_type=Video Traffic</TD>
    <TD>psu__ddr_qos_port4_type=Best Effort</TD>
    <TD>psu__ddr_qos_port5_type=Best Effort</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddr_qos_rd_hpr_thrshld=0</TD>
    <TD>psu__ddr_qos_rd_lpr_thrshld=16</TD>
    <TD>psu__ddr_qos_wr_thrshld=16</TD>
    <TD>psu__ddrc__al=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__bank_addr_count=3</TD>
    <TD>psu__ddrc__bus_width=32 Bit</TD>
    <TD>psu__ddrc__clock_stop_en=0</TD>
    <TD>psu__ddrc__col_addr_count=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__device_capacity=16384 MBits</TD>
    <TD>psu__ddrc__dram_width=32 Bits</TD>
    <TD>psu__ddrc__ecc=Disabled</TD>
    <TD>psu__ddrc__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__freq_mhz=1</TD>
    <TD>psu__ddrc__memory_type=LPDDR 4</TD>
    <TD>psu__ddrc__row_addr_count=16</TD>
    <TD>psu__ddrc__speed_bin=LPDDR4_1066</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__t_faw=40.0</TD>
    <TD>psu__ddrc__t_ras_min=42</TD>
    <TD>psu__ddrc__t_rc=63</TD>
    <TD>psu__ddrc__t_rcd=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__t_rp=12</TD>
    <TD>psu__ddrc__train_data_eye=1</TD>
    <TD>psu__ddrc__train_read_gate=1</TD>
    <TD>psu__ddrc__train_write_level=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__displayport__peripheral__enable=1</TD>
    <TD>psu__dpaux__peripheral__enable=1</TD>
    <TD>psu__dpaux__peripheral__io=MIO 27 .. 30</TD>
    <TD>psu__enet0__grp_mdio__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__enet0__peripheral__enable=0</TD>
    <TD>psu__enet1__grp_mdio__enable=0</TD>
    <TD>psu__enet1__peripheral__enable=0</TD>
    <TD>psu__enet2__grp_mdio__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__enet2__peripheral__enable=0</TD>
    <TD>psu__enet3__grp_mdio__enable=0</TD>
    <TD>psu__enet3__peripheral__enable=0</TD>
    <TD>psu__ep__ip=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__fp__power__on=1</TD>
    <TD>psu__fpd_slcr__wdt_clk_sel__select=APB</TD>
    <TD>psu__fpga_pl0_enable=1</TD>
    <TD>psu__fpga_pl1_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__fpga_pl2_enable=0</TD>
    <TD>psu__fpga_pl3_enable=0</TD>
    <TD>psu__gem__tsu__enable=0</TD>
    <TD>psu__gen_ipi_0__master=APU</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gen_ipi_10__master=NONE</TD>
    <TD>psu__gen_ipi_1__master=RPU0</TD>
    <TD>psu__gen_ipi_2__master=RPU1</TD>
    <TD>psu__gen_ipi_3__master=PMU</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gen_ipi_4__master=PMU</TD>
    <TD>psu__gen_ipi_5__master=PMU</TD>
    <TD>psu__gen_ipi_6__master=PMU</TD>
    <TD>psu__gen_ipi_7__master=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gen_ipi_8__master=NONE</TD>
    <TD>psu__gen_ipi_9__master=NONE</TD>
    <TD>psu__gpio0_mio__io=MIO 0 .. 25</TD>
    <TD>psu__gpio0_mio__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gpio1_mio__io=MIO 26 .. 51</TD>
    <TD>psu__gpio1_mio__peripheral__enable=1</TD>
    <TD>psu__gpio2_mio__io=MIO 52 .. 77</TD>
    <TD>psu__gpio2_mio__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gpio_emio__peripheral__enable=0</TD>
    <TD>psu__gpu_pp0__power__on=1</TD>
    <TD>psu__gpu_pp1__power__on=1</TD>
    <TD>psu__i2c0__grp_int__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__i2c0__peripheral__enable=0</TD>
    <TD>psu__i2c0_loop_i2c1__enable=0</TD>
    <TD>psu__i2c1__grp_int__enable=0</TD>
    <TD>psu__i2c1__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__i2c1__peripheral__io=MIO 4 .. 5</TD>
    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc0_sel=APB</TD>
    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc1_sel=APB</TD>
    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc2_sel=APB</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc3_sel=APB</TD>
    <TD>psu__iou_slcr__wdt_clk_sel__select=APB</TD>
    <TD>psu__l2_bank0__power__on=1</TD>
    <TD>psu__nand__chip_enable__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__nand__data_strobe__enable=0</TD>
    <TD>psu__nand__peripheral__enable=0</TD>
    <TD>psu__nand__ready_busy__enable=0</TD>
    <TD>psu__ocm_bank0__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ocm_bank1__power__on=1</TD>
    <TD>psu__ocm_bank2__power__on=1</TD>
    <TD>psu__ocm_bank3__power__on=1</TD>
    <TD>psu__override__basic_clock=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pcie__peripheral__enable=0</TD>
    <TD>psu__pjtag__peripheral__enable=0</TD>
    <TD>psu__pl__power__on=1</TD>
    <TD>psu__pmu__emio_gpi__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__emio_gpo__enable=0</TD>
    <TD>psu__pmu__gpi0__enable=1</TD>
    <TD>psu__pmu__gpi0__io=MIO 26</TD>
    <TD>psu__pmu__gpi1__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpi2__enable=0</TD>
    <TD>psu__pmu__gpi3__enable=0</TD>
    <TD>psu__pmu__gpi4__enable=0</TD>
    <TD>psu__pmu__gpi5__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpo0__enable=1</TD>
    <TD>psu__pmu__gpo0__io=MIO 32</TD>
    <TD>psu__pmu__gpo1__enable=1</TD>
    <TD>psu__pmu__gpo1__io=MIO 33</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpo2__enable=1</TD>
    <TD>psu__pmu__gpo2__io=MIO 34</TD>
    <TD>psu__pmu__gpo3__enable=0</TD>
    <TD>psu__pmu__gpo4__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpo5__enable=0</TD>
    <TD>psu__pmu__peripheral__enable=1</TD>
    <TD>psu__protection__ddr_segments=NONE</TD>
    <TD>psu__protection__debug=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__protection__fpd_segments=SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware</TD>
    <TD>psu__protection__lpd_segments=SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware</TD>
    <TD>psu__protection__ocm_segments=NONE</TD>
    <TD>psu__protection__presubsystems=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__protection__subsystems=PMU Firmware:PMU</TD>
    <TD>psu__qspi__grp_fbclk__enable=0</TD>
    <TD>psu__qspi__peripheral__enable=0</TD>
    <TD>psu__rpu__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sata__lane0__enable=0</TD>
    <TD>psu__sata__lane1__enable=0</TD>
    <TD>psu__sata__peripheral__enable=0</TD>
    <TD>psu__sd0__grp_cd__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sd0__grp_cd__io=MIO 24</TD>
    <TD>psu__sd0__grp_pow__enable=0</TD>
    <TD>psu__sd0__grp_wp__enable=0</TD>
    <TD>psu__sd0__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sd0__peripheral__io=MIO 13 .. 16 21 22</TD>
    <TD>psu__sd0__slot_type=SD 2.0</TD>
    <TD>psu__sd1__grp_cd__enable=0</TD>
    <TD>psu__sd1__grp_pow__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sd1__grp_wp__enable=0</TD>
    <TD>psu__sd1__peripheral__enable=1</TD>
    <TD>psu__sd1__peripheral__io=MIO 46 .. 51</TD>
    <TD>psu__sd1__slot_type=SD 2.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__spi0__grp_ss0__enable=1</TD>
    <TD>psu__spi0__grp_ss0__io=MIO 41</TD>
    <TD>psu__spi0__grp_ss1__enable=0</TD>
    <TD>psu__spi0__grp_ss2__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__spi0__peripheral__enable=1</TD>
    <TD>psu__spi0__peripheral__io=MIO 38 .. 43</TD>
    <TD>psu__spi0_loop_spi1__enable=0</TD>
    <TD>psu__spi1__grp_ss0__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__spi1__grp_ss0__io=MIO 9</TD>
    <TD>psu__spi1__grp_ss1__enable=0</TD>
    <TD>psu__spi1__grp_ss2__enable=0</TD>
    <TD>psu__spi1__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__spi1__peripheral__io=MIO 6 .. 11</TD>
    <TD>psu__swdt0__peripheral__enable=1</TD>
    <TD>psu__swdt1__peripheral__enable=1</TD>
    <TD>psu__tcm0a__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__tcm0b__power__on=1</TD>
    <TD>psu__tcm1a__power__on=1</TD>
    <TD>psu__tcm1b__power__on=1</TD>
    <TD>psu__testscan__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__trace__peripheral__enable=0</TD>
    <TD>psu__ttc0__peripheral__enable=1</TD>
    <TD>psu__ttc1__peripheral__enable=1</TD>
    <TD>psu__ttc2__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ttc3__peripheral__enable=1</TD>
    <TD>psu__uart0__baud_rate=115200</TD>
    <TD>psu__uart0__modem__enable=0</TD>
    <TD>psu__uart0__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__uart0__peripheral__io=MIO 2 .. 3</TD>
    <TD>psu__uart0_loop_uart1__enable=0</TD>
    <TD>psu__uart1__baud_rate=115200</TD>
    <TD>psu__uart1__modem__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__uart1__peripheral__enable=1</TD>
    <TD>psu__uart1__peripheral__io=MIO 0 .. 1</TD>
    <TD>psu__usb0__peripheral__enable=1</TD>
    <TD>psu__usb0__peripheral__io=MIO 52 .. 63</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__usb1__peripheral__enable=1</TD>
    <TD>psu__usb1__peripheral__io=MIO 64 .. 75</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-ruledecks=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>reqp-1934=1</TD>
    <TD>reqp-1935=2</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>analog_se=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl135_ii=0</TD>
    <TD>diff_sstl15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_ii=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
    <TD>hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_i_dci=0</TD>
    <TD>hstl_i_dci_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=0</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvds=0</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>lvttl=0</TD>
    <TD>mipi_dphy_dci=1</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=0</TD>
    <TD>slvs_400_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slvs_400_25=0</TD>
    <TD>sstl12=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_dci=0</TD>
    <TD>sstl135_ii=0</TD>
    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_ii=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sub_lvds=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bitslice_control_functional_category=I/O</TD>
    <TD>bitslice_control_used=1</TD>
    <TD>bufg_ps_functional_category=Clock</TD>
    <TD>bufg_ps_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgce_functional_category=Clock</TD>
    <TD>bufgce_used=4</TD>
    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=134</TD>
</TR><TR ALIGN='LEFT'>    <TD>dphy_diffinbuf_functional_category=Others</TD>
    <TD>dphy_diffinbuf_used=3</TD>
    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=138</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=74</TD>
    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=8615</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=219</TD>
    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=155</TD>
    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=1058</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=1440</TD>
    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=1126</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=1843</TD>
    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=2228</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme4_adv_functional_category=Clock</TD>
    <TD>mmcme4_adv_used=1</TD>
    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=45</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle4_adv_functional_category=Clock</TD>
    <TD>plle4_adv_used=1</TD>
    <TD>ps8_functional_category=Advanced</TD>
    <TD>ps8_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e2_functional_category=Block Ram</TD>
    <TD>ramb18e2_used=1</TD>
    <TD>ramb36e2_functional_category=Block Ram</TD>
    <TD>ramb36e2_used=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32_functional_category=CLB</TD>
    <TD>ramd32_used=210</TD>
    <TD>rams32_functional_category=CLB</TD>
    <TD>rams32_used=30</TD>
</TR><TR ALIGN='LEFT'>    <TD>rx_bitslice_functional_category=I/O</TD>
    <TD>rx_bitslice_used=3</TD>
    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=254</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e_functional_category=CLB</TD>
    <TD>srlc32e_used=35</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=xczu3eg-sbva484-1-e</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
</TR><TR ALIGN='LEFT'>    <TD>-top=design_1_wrapper</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:00:37s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=1385.422MB</TD>
    <TD>memory_peak=2863.379MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
