m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.4
vmux4_1
!s110 1616658205
!i10b 1
!s100 =ZlfhgGV<O7JmEze?85[E3
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IfnCT1O1I]B3?IWlz7[FeW1
Z1 dC:/Users/Aadhithan/Documents/Verilog_labs/lab3/sim
w1616658201
8C:/Users/Aadhithan/Documents/Verilog_labs/lab3/rtl/mux4_1.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab3/rtl/mux4_1.v
!i122 0
L0 24 13
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OV;L;2020.3;71
r1
!s85 0
31
!s108 1616658205.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab3/rtl/mux4_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab3/rtl/mux4_1.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vmux4_1_tb
!s110 1616658557
!i10b 1
!s100 Dz_0Jm]R_BIWN?W8jFN2B3
R0
IRa]G7`JkimJ9_A_3Y]32=0
R1
w1616658552
8C:/Users/Aadhithan/Documents/Verilog_labs/lab3/tb/mux4_1_tb.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab3/tb/mux4_1_tb.v
!i122 1
L0 1 20
R2
R3
r1
!s85 0
31
!s108 1616658557.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab3/tb/mux4_1_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab3/tb/mux4_1_tb.v|
!i113 1
R4
R5
