{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620436226936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620436226937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 22:10:26 2021 " "Processing started: Fri May 07 22:10:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620436226937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436226937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Circuito_Combinacional_Sequencial -c Circuito_Combinacional_Sequencial " "Command: quartus_map --read_settings_files=on --write_settings_files=off Circuito_Combinacional_Sequencial -c Circuito_Combinacional_Sequencial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436226937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620436227235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620436227235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_combinacional_sequencial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_combinacional_sequencial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Circuito_Combinacional_Sequencial-rtl " "Found design unit 1: Circuito_Combinacional_Sequencial-rtl" {  } { { "Circuito_Combinacional_Sequencial.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/Circuito_Combinacional_Sequencial.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236129 ""} { "Info" "ISGN_ENTITY_NAME" "1 Circuito_Combinacional_Sequencial " "Found entity 1: Circuito_Combinacional_Sequencial" {  } { { "Circuito_Combinacional_Sequencial.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/Circuito_Combinacional_Sequencial.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436236129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flip_Flop_D-rtl " "Found design unit 1: Flip_Flop_D-rtl" {  } { { "Flip_Flop_D.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/Flip_Flop_D.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236131 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_D " "Found entity 1: Flip_Flop_D" {  } { { "Flip_Flop_D.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/Flip_Flop_D.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436236131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_FF-rtl " "Found design unit 1: tb_FF-rtl" {  } { { "tb_FF_D.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/tb_FF_D.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236132 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_FF " "Found entity 1: tb_FF" {  } { { "tb_FF_D.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/tb_FF_D.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436236132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_circuito_combinacional_sequencial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_circuito_combinacional_sequencial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Circuito_Combinacional_Sequencial-rtl " "Found design unit 1: tb_Circuito_Combinacional_Sequencial-rtl" {  } { { "tb_Circuito_Combinacional_Sequencial.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/tb_Circuito_Combinacional_Sequencial.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236133 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Circuito_Combinacional_Sequencial " "Found entity 1: tb_Circuito_Combinacional_Sequencial" {  } { { "tb_Circuito_Combinacional_Sequencial.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/tb_Circuito_Combinacional_Sequencial.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436236133 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "D_tb tb_Circuito_Combinacional_Sequencial.vhd(32) " "VHDL error at tb_Circuito_Combinacional_Sequencial.vhd(32): object \"D_tb\" is used but not declared" {  } { { "tb_Circuito_Combinacional_Sequencial.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/tb_Circuito_Combinacional_Sequencial.vhd" 32 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1620436236134 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620436236235 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 07 22:10:36 2021 " "Processing ended: Fri May 07 22:10:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620436236235 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620436236235 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620436236235 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436236235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620436226936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620436226937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 22:10:26 2021 " "Processing started: Fri May 07 22:10:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620436226937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436226937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Circuito_Combinacional_Sequencial -c Circuito_Combinacional_Sequencial " "Command: quartus_map --read_settings_files=on --write_settings_files=off Circuito_Combinacional_Sequencial -c Circuito_Combinacional_Sequencial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436226937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620436227235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620436227235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_combinacional_sequencial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_combinacional_sequencial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Circuito_Combinacional_Sequencial-rtl " "Found design unit 1: Circuito_Combinacional_Sequencial-rtl" {  } { { "Circuito_Combinacional_Sequencial.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/Circuito_Combinacional_Sequencial.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236129 ""} { "Info" "ISGN_ENTITY_NAME" "1 Circuito_Combinacional_Sequencial " "Found entity 1: Circuito_Combinacional_Sequencial" {  } { { "Circuito_Combinacional_Sequencial.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/Circuito_Combinacional_Sequencial.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436236129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flip_Flop_D-rtl " "Found design unit 1: Flip_Flop_D-rtl" {  } { { "Flip_Flop_D.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/Flip_Flop_D.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236131 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_D " "Found entity 1: Flip_Flop_D" {  } { { "Flip_Flop_D.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/Flip_Flop_D.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436236131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_FF-rtl " "Found design unit 1: tb_FF-rtl" {  } { { "tb_FF_D.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/tb_FF_D.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236132 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_FF " "Found entity 1: tb_FF" {  } { { "tb_FF_D.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/tb_FF_D.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436236132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_circuito_combinacional_sequencial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_circuito_combinacional_sequencial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Circuito_Combinacional_Sequencial-rtl " "Found design unit 1: tb_Circuito_Combinacional_Sequencial-rtl" {  } { { "tb_Circuito_Combinacional_Sequencial.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/tb_Circuito_Combinacional_Sequencial.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236133 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Circuito_Combinacional_Sequencial " "Found entity 1: tb_Circuito_Combinacional_Sequencial" {  } { { "tb_Circuito_Combinacional_Sequencial.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/tb_Circuito_Combinacional_Sequencial.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620436236133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436236133 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "D_tb tb_Circuito_Combinacional_Sequencial.vhd(32) " "VHDL error at tb_Circuito_Combinacional_Sequencial.vhd(32): object \"D_tb\" is used but not declared" {  } { { "tb_Circuito_Combinacional_Sequencial.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_Combinacional_Sequencial/tb_Circuito_Combinacional_Sequencial.vhd" 32 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1620436236134 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620436236235 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 07 22:10:36 2021 " "Processing ended: Fri May 07 22:10:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620436236235 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620436236235 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620436236235 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620436236235 ""}
