{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.423354",
   "Default View_TopLeft":"-135,-498",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port c0_ddr4 -pg 1 -lvl 9 -x 3260 -y 600 -defaultsOSRD
preplace port ADC_AXI -pg 1 -lvl 0 -x -190 -y 320 -defaultsOSRD
preplace port IMU_AXI0 -pg 1 -lvl 0 -x -190 -y 340 -defaultsOSRD
preplace port IMU_AXI1 -pg 1 -lvl 0 -x -190 -y 360 -defaultsOSRD
preplace port DDR_AXI_lite -pg 1 -lvl 0 -x -190 -y 380 -defaultsOSRD
preplace port port-id_PL_ACLK -pg 1 -lvl 0 -x -190 -y 230 -defaultsOSRD
preplace port port-id_PL_ARESETN -pg 1 -lvl 0 -x -190 -y 260 -defaultsOSRD
preplace port port-id_ddr4_rst -pg 1 -lvl 0 -x -190 -y 690 -defaultsOSRD
preplace port port-id_c0_sys_clk_i -pg 1 -lvl 0 -x -190 -y 210 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 8 -x 3050 -y 650 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -x 1470 -y 850 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 1 -x 10 -y 840 -defaultsOSRD
preplace inst ddr4_sync_reset -pg 1 -lvl 6 -x 2370 -y 680 -defaultsOSRD
preplace inst zynq_ultra -pg 1 -lvl 4 -x 1470 -y -30 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 940 -y 470 -defaultsOSRD
preplace inst dpuczdx8g_0 -pg 1 -lvl 6 -x 2370 -y 30 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 6 -x 2370 -y -250 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1470 -y 380 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 2 -x 300 -y -60 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 5 -x 1950 -y 110 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 6 -x 2370 -y 240 -defaultsOSRD
preplace netloc M00_ACLK_1 1 2 7 780 230 1150 460 N 460 2140 520 NJ 520 N 520 3230
preplace netloc PL_ACLK_1 1 0 3 NJ 230 190 230 750
preplace netloc PL_ARESETN_1 1 0 3 NJ 260 200 260 730
preplace netloc c0_sys_clk_i_0_1 1 0 8 NJ 210 NJ 210 N 210 NJ 210 NJ 210 2150 500 NJ 500 2630
preplace netloc clk_wiz_0_clk_out1 1 5 1 2180 10n
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 9 -140 740 NJ 740 N 740 1140 530 NJ 530 N 530 NJ 530 N 530 3240
preplace netloc ddr4_0_c0_init_calib_complete 1 3 6 1170 540 NJ 540 N 540 NJ 540 N 540 3220
preplace netloc ddr4_sync_reset_peripheral_aresetn 1 2 5 790 710 1130 570 NJ 570 N 570 2540
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 2 5 780 730 1150J 560 NJ 560 N 560 2570
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 5 2 2190 -100 2540
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 5 2 2200 140 2540
preplace netloc sys_rst_0_1 1 0 8 NJ 690 NJ 690 400 720 N 720 NJ 720 2160 580 NJ 580 2610
preplace netloc util_vector_logic_0_Res 1 2 6 760 780 N 780 N 780 N 780 2560 660 N
preplace netloc util_vector_logic_0_Res1 1 4 2 1770 770 2190
preplace netloc util_vector_logic_1_Res 1 1 3 NJ 840 N 840 N
preplace netloc zynq_ultra_pl_clk1 1 2 4 770 150 1130 150 1830 30 2040
preplace netloc zynq_ultra_pl_resetn0 1 4 2 1810 0 2170
preplace netloc dpuczdx8g_0_dpu0_interrupt 1 3 4 1140 140 1840J 40 2050J 130 2540
preplace netloc zynq_ultra_pl_clk0 1 4 1 1800 0n
preplace netloc ADC_AXI_1 1 0 3 NJ 320 160 290 N
preplace netloc DDR_AXI_lite_1 1 0 3 NJ 380 NJ 380 740
preplace netloc S01_AXI_0_1 1 0 3 NJ 340 170J 310 N
preplace netloc S02_AXI_0_1 1 0 3 NJ 360 180J 330 N
preplace netloc S03_AXI_1 1 2 3 790 160 NJ 160 1770
preplace netloc axi_interconnect_0_M00_AXI 1 3 5 1170 510 NJ 510 N 510 N 510 2620
preplace netloc ddr4_0_C0_DDR4 1 8 1 NJ 600
preplace netloc dpuczdx8g_0_DPU0_M_AXI_DATA0 1 3 4 1170 110 1780J -90 NJ -90 2540
preplace netloc dpuczdx8g_0_DPU0_M_AXI_DATA1 1 3 4 1160 120 1790J -30 2050 -80 2550
preplace netloc zynq_ultra_M_AXI_HPM0_LPD 1 4 2 1840 -10 N
preplace netloc dpuczdx8g_0_DPU0_M_AXI_INSTR 1 3 4 1150 130 1820J -20 2060J -70 2560
levelinfo -pg 1 -190 10 300 940 1470 1950 2370 2590 3050 3260
pagesize -pg 1 -db -bbox -sgen -340 -730 3420 1700
"
}
{
   "da_clkrst_cnt":"10"
}
