AArch64 MP.R.RF+addr-cachesync+dmb+ctrl-isb
{
  0:X1 = z;
  0:X2 = instr:"B .+12"; (* "B l1" *)
  0:X3 = P2:g;
  0:X5 = 1;
  0:X6 = y;
  1:X1 = instr:"B .+4"; (* "B l2" *)
  1:X2 = P2:g;
  1:X3 = 1;
  1:X4 = z;
  2:X2 = y;
}

 P0             | P1           | P2              ;
 LDR X0, [X1]   | LDR W0, [X2] | LDR X0, [X2]    ;
 STR W2, [X3]   | STR W1, [X2] | CBNZ X0, l      ;
 EOR X4, X0, X0 | DMB SY       | l: ISB          ;
 ADD X4, X4, X3 | STR X3, [X4] | BL g            ;
 DC CVAU, X4    |              | MOV X1, X10     ;
 DSB ISH        |              | B end           ;
 IC IVAU, X4    |              |                 ;
 DSB ISH        |              | g: B l0         ;
 STR X5, [X6]   |              | l2: MOV X10, #3 ;
                |              |     RET         ;
                |              | l1: MOV X10, #2 ;
                |              |     RET         ;
                |              | l0: MOV X10, #1 ;
                |              |     RET         ;
                |              | end:            ;

~exists (0: X0 = 1 /\ 1:X0 = instr:"B .+12" /\ 2:X0 = 1 /\ 2:X1 = 2) (* "B l1" *)

