

================================================================
== Vitis HLS Report for 'latnrm_Pipeline_VITIS_LOOP_19_213'
================================================================
* Date:           Thu May 15 14:39:30 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        latnrm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.298 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      191|      191|  1.012 us|  1.012 us|  191|  191|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_2  |      189|      189|        10|          6|          1|    31|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 6, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%top = alloca i32 1"   --->   Operation 13 'alloca' 'top' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bottom = alloca i32 1"   --->   Operation 14 'alloca' 'bottom' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%top_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %top_21"   --->   Operation 18 'read' 'top_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bottom_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bottom_13_reload"   --->   Operation 19 'read' 'bottom_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 1, i6 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bottom_13_reload_read, i32 %bottom"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %top_21_read, i32 %top"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.7"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_9 = load i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 24 'load' 'j_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.61ns)   --->   "%icmp_ln19 = icmp_eq  i6 %j_9, i6 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 25 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.7.split, void %VITIS_LOOP_31_3.7.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 27 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i6 %j_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 28 'zext' 'zext_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%internal_state_addr = getelementptr i32 %internal_state, i64 0, i64 %zext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:23]   --->   Operation 29 'getelementptr' 'internal_state_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.69ns)   --->   "%internal_state_load = load i6 %internal_state_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:23]   --->   Operation 30 'load' 'internal_state_load' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i6 %j_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 31 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln25_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln25, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 32 'bitconcatenate' 'shl_ln25_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln25 = add i7 %shl_ln25_7, i7 124" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 33 'add' 'add_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln25_7 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln25, i32 2, i32 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 34 'partselect' 'lshr_ln25_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %lshr_ln25_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 35 'zext' 'zext_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%coefficient_addr = getelementptr i32 %coefficient, i64 0, i64 %zext_ln25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 36 'getelementptr' 'coefficient_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.69ns)   --->   "%coefficient_load = load i6 %coefficient_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 37 'load' 'coefficient_load' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%coefficient_addr_22 = getelementptr i32 %coefficient, i64 0, i64 %zext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 38 'getelementptr' 'coefficient_addr_22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.69ns)   --->   "%coefficient_load_22 = load i6 %coefficient_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 39 'load' 'coefficient_load_22' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln19 = add i6 %j_9, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 40 'add' 'add_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln19 = store i6 %add_ln19, i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 41 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.02>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%top_load_5 = load i32 %top" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 42 'load' 'top_load_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.69ns)   --->   "%internal_state_load = load i6 %internal_state_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:23]   --->   Operation 43 'load' 'internal_state_load' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%right = bitcast i32 %internal_state_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:23]   --->   Operation 44 'bitcast' 'right' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.69ns)   --->   "%coefficient_load = load i6 %coefficient_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 45 'load' 'coefficient_load' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %coefficient_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 46 'bitcast' 'bitcast_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 47 [4/4] (2.32ns)   --->   "%mul_7 = fmul i32 %bitcast_ln25, i32 %top_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 47 'fmul' 'mul_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (0.69ns)   --->   "%coefficient_load_22 = load i6 %coefficient_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 48 'load' 'coefficient_load_22' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln25_5 = bitcast i32 %coefficient_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 49 'bitcast' 'bitcast_ln25_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 50 [4/4] (2.32ns)   --->   "%mul12_7 = fmul i32 %bitcast_ln25_5, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 50 'fmul' 'mul12_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 51 [3/4] (2.32ns)   --->   "%mul_7 = fmul i32 %bitcast_ln25, i32 %top_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 51 'fmul' 'mul_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [3/4] (2.32ns)   --->   "%mul12_7 = fmul i32 %bitcast_ln25_5, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 52 'fmul' 'mul12_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [4/4] (2.32ns)   --->   "%mul17_7 = fmul i32 %bitcast_ln25, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 53 'fmul' 'mul17_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [4/4] (2.32ns)   --->   "%mul20_7 = fmul i32 %bitcast_ln25_5, i32 %top_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 54 'fmul' 'mul20_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 55 [2/4] (2.32ns)   --->   "%mul_7 = fmul i32 %bitcast_ln25, i32 %top_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 55 'fmul' 'mul_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [2/4] (2.32ns)   --->   "%mul12_7 = fmul i32 %bitcast_ln25_5, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 56 'fmul' 'mul12_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [3/4] (2.32ns)   --->   "%mul17_7 = fmul i32 %bitcast_ln25, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 57 'fmul' 'mul17_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [3/4] (2.32ns)   --->   "%mul20_7 = fmul i32 %bitcast_ln25_5, i32 %top_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 58 'fmul' 'mul20_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%top_load = load i32 %top"   --->   Operation 82 'load' 'top_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%bottom_load = load i32 %bottom"   --->   Operation 83 'load' 'bottom_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %bottom_15_out, i32 %bottom_load"   --->   Operation 84 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %left_7_out, i32 %top_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.10>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%bottom_load_5 = load i32 %bottom" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:24]   --->   Operation 59 'load' 'bottom_load_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i32 %bottom_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:24]   --->   Operation 60 'bitcast' 'bitcast_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.69ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %internal_state_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:24]   --->   Operation 61 'store' 'store_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_5 : Operation 62 [1/4] (2.32ns)   --->   "%mul_7 = fmul i32 %bitcast_ln25, i32 %top_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 62 'fmul' 'mul_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/4] (2.32ns)   --->   "%mul12_7 = fmul i32 %bitcast_ln25_5, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 63 'fmul' 'mul12_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [4/4] (2.77ns)   --->   "%top_5 = fsub i32 %mul_7, i32 %mul12_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 64 'fsub' 'top_5' <Predicate = (!icmp_ln19)> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [2/4] (2.32ns)   --->   "%mul17_7 = fmul i32 %bitcast_ln25, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 65 'fmul' 'mul17_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [2/4] (2.32ns)   --->   "%mul20_7 = fmul i32 %bitcast_ln25_5, i32 %top_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 66 'fmul' 'mul20_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.29>
ST_6 : Operation 67 [3/4] (2.77ns)   --->   "%top_5 = fsub i32 %mul_7, i32 %mul12_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 67 'fsub' 'top_5' <Predicate = (!icmp_ln19)> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/4] (2.32ns)   --->   "%mul17_7 = fmul i32 %bitcast_ln25, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 68 'fmul' 'mul17_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/4] (2.32ns)   --->   "%mul20_7 = fmul i32 %bitcast_ln25_5, i32 %top_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 69 'fmul' 'mul20_7' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [5/5] (2.97ns)   --->   "%bottom_5 = fadd i32 %mul17_7, i32 %mul20_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 70 'fadd' 'bottom_5' <Predicate = (!icmp_ln19)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 71 [2/4] (2.77ns)   --->   "%top_5 = fsub i32 %mul_7, i32 %mul12_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 71 'fsub' 'top_5' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [4/5] (2.97ns)   --->   "%bottom_5 = fadd i32 %mul17_7, i32 %mul20_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 72 'fadd' 'bottom_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.16>
ST_8 : Operation 73 [1/4] (2.77ns)   --->   "%top_5 = fsub i32 %mul_7, i32 %mul12_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 73 'fsub' 'top_5' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [3/5] (2.97ns)   --->   "%bottom_5 = fadd i32 %mul17_7, i32 %mul20_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 74 'fadd' 'bottom_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln19 = store i32 %top_5, i32 %top" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 75 'store' 'store_ln19' <Predicate = true> <Delay = 0.38>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 76 [2/5] (2.97ns)   --->   "%bottom_5 = fadd i32 %mul17_7, i32 %mul20_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 76 'fadd' 'bottom_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.36>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:21]   --->   Operation 77 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:12]   --->   Operation 78 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/5] (2.97ns)   --->   "%bottom_5 = fadd i32 %mul17_7, i32 %mul20_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 79 'fadd' 'bottom_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln19 = store i32 %bottom_5, i32 %bottom" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 80 'store' 'store_ln19' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19]   --->   Operation 81 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.4ns
The critical path consists of the following:
	'alloca' operation ('j') [9]  (0 ns)
	'load' operation ('j', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25) on local variable 'j' [19]  (0 ns)
	'add' operation ('add_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25) [36]  (0.706 ns)
	'getelementptr' operation ('coefficient_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25) [39]  (0 ns)
	'load' operation ('coefficient_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25) on array 'coefficient' [40]  (0.699 ns)

 <State 2>: 3.02ns
The critical path consists of the following:
	'load' operation ('coefficient_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25) on array 'coefficient' [40]  (0.699 ns)
	'fmul' operation ('mul_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25) [42]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25) [42]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25) [42]  (2.32 ns)

 <State 5>: 5.1ns
The critical path consists of the following:
	'fmul' operation ('mul_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25) [42]  (2.32 ns)
	'fsub' operation ('top', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25) [47]  (2.78 ns)

 <State 6>: 5.3ns
The critical path consists of the following:
	'fmul' operation ('mul17_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26) [48]  (2.32 ns)
	'fadd' operation ('bottom', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26) [50]  (2.98 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('bottom', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26) [50]  (2.98 ns)

 <State 8>: 3.17ns
The critical path consists of the following:
	'fsub' operation ('top', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25) [47]  (2.78 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19) of variable 'top', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25 on local variable 'top' [54]  (0.387 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('bottom', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26) [50]  (2.98 ns)

 <State 10>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('bottom', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26) [50]  (2.98 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:19) of variable 'bottom', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26 on local variable 'bottom' [53]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
