Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec 12 18:35:42 2021
| Host         : birlutiuclaudiu-HP-Pavilion-Laptop-15-cs3xxx running 64-bit Ubuntu 21.04
| Command      : report_control_sets -verbose -file Main_ADXL362_control_sets_placed.rpt
| Design       : Main_ADXL362
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           17 |
| Yes          | No                    | No                     |              64 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              76 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG | SPI/CE_p_reg_n_0                | SPI/Rx_reg_0            |                1 |              1 |
|  clk_IBUF_BUFG | SPI/FSM_onehot_state[4]_i_2_n_0 | SPI/TxRx_reg            |                2 |              5 |
|  clk_IBUF_BUFG | registers[6]                    |                         |                1 |              8 |
|  clk_IBUF_BUFG | registers[5]                    |                         |                2 |              8 |
|  clk_IBUF_BUFG | registers[0]                    |                         |                1 |              8 |
|  clk_IBUF_BUFG | registers[3]                    |                         |                1 |              8 |
|  clk_IBUF_BUFG | registers[4]                    |                         |                4 |              8 |
|  clk_IBUF_BUFG | registers[7]                    |                         |                5 |              8 |
|  clk_IBUF_BUFG | registers[1]                    |                         |                2 |              8 |
|  clk_IBUF_BUFG | registers[2]                    |                         |                1 |              8 |
|  clk_IBUF_BUFG | SPI/TxRx_reg[7]_i_1_n_0         | SPI/TxRx_reg            |                2 |              9 |
|  clk_IBUF_BUFG |                                 |                         |                7 |             12 |
|  clk_IBUF_BUFG |                                 | rst_IBUF                |                9 |             24 |
|  clk_IBUF_BUFG | SPI/cntBit[31]_i_2_n_0          | SPI/cntBit[31]_i_1_n_0  |                8 |             29 |
|  clk_IBUF_BUFG |                                 | SPI/counter[30]_i_1_n_0 |                8 |             30 |
|  clk_IBUF_BUFG | byteCounter[31]_i_2_n_0         | byteCounter[31]_i_1_n_0 |                9 |             32 |
+----------------+---------------------------------+-------------------------+------------------+----------------+


