/*
 Copyright (c) [2020] IBM Corporation.

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.

 vec_pwr10_dummy.c

 Contributors:
      IBM Corporation, Steven Munroe
      Created on: Nov. 24, 2020
 */

#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__
//#pragma GCC target ("cpu=power10")
#include <stdint.h>
#include <stdio.h>
#include <fenv.h>
#include <float.h>
#ifndef PVECLIB_DISABLE_F128MATH
/* Disable for __clang__ because of bug involving <math.h>
   incombination with -mcpu=power9 -mfloat128 */
#include <math.h>
#endif

#include <pveclib/vec_int128_ppc.h>
#include <pveclib/vec_int512_ppc.h>
#include <pveclib/vec_f128_ppc.h>
#include <pveclib/vec_f32_ppc.h>
#include <pveclib/vec_bcd_ppc.h>

// Attempts at better code to splat small DW constants.
// Want to avoid addr calc and loads for what should be simple
// splat immediate and unpack/extend.
vi64_t
__test_splatisd_12_PWR10 (void)
{
  return vec_splat_s64 (12);
}

// vec_splati from word requires GCC 10 and PWR10
#if ((__GNUC__ > 11) && (__BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__))
vi64_t
__test_splatudi_12_PWR10 (void)
{
  vi32_t vwi = vec_splati (12);
  return vec_unpackl (vwi);
}
#endif

vui64_t
__test_splatudi_12_PWR10_v0 (void)
{
  return vec_splats ((unsigned long long) 12);
}

#if defined (_ARCH_PWR10) && (__GNUC__ > 11) \
    || ((__GNUC__ == 11) && (__GNUC_MINOR__ > 3))
// New support defined in Power Vector Intrinsic Programming Reference.
// Waiting for GCC 11.3?
int
test_gcc_cmpsq_all_gt_PWR10 (vi128_t a, vi128_t b)
{
  return vec_all_gt (a, b);
}

vb128_t
test_gcc_cmpsq_gt_PWR10 (vi128_t a, vi128_t b)
{
  return vec_cmpgt (a, b);
}
#endif

vi128_t
__test_vec_abssq_PWR10 (vi128_t vra)
{
  return vec_abssq (vra);
}


// Convert QP to Unsigned Integer QW
vui128_t
test_vec_xscvqpuqz_PWR10 (__binary128 f128)
{
  return vec_xscvqpuqz (f128);
}

// Convert Integer QW to QP
__binary128
test_vec_xscvuqqp_PWR10 (vui128_t int128)
{
  return vec_xscvuqqp (int128);
}

vb128_t
test_vec_cmpeqsq_PWR10 (vi128_t a, vi128_t b)
{
  return (vec_cmpeqsq (a, b));
}

vb128_t
test_vec_cmpgesq_PWR10 (vi128_t a, vi128_t b)
{
  return (vec_cmpgesq (a, b));
}

vb128_t
test_vec_cmpgtsq_PWR10 (vi128_t a, vi128_t b)
{
  return (vec_cmpgtsq (a, b));
}

vb128_t
test_vec_cmpltsq_PWR10 (vi128_t a, vi128_t b)
{
  return (vec_cmpltsq (a, b));
}

vb128_t
test_vec_cmpequq_PWR10 (vui128_t a, vui128_t b)
{
  return (vec_cmpequq (a, b));
}

vb128_t
test_vec_cmpgtuq_PWR10 (vui128_t a, vui128_t b)
{
  return (vec_cmpgtuq (a, b));
}

vb128_t
test_vec_cmpgeuq_PWR10 (vui128_t a, vui128_t b)
{
  return (vec_cmpgeuq (a, b));
}

vb128_t
test_vec_cmpltuq_PWR10 (vui128_t a, vui128_t b)
{
  return (vec_cmpltuq (a, b));
}

vb128_t
test_vec_cmpneuq_PWR10 (vui128_t a, vui128_t b)
{
  return (vec_cmpneuq (a, b));
}

vi128_t
test_min_ui128_PWR10  (vi128_t a, vi128_t b)
{
  if (vec_cmpsq_all_lt (a, b))
    return a;
  else
    return b;
}

vi128_t
test_max_ui128_PWR10  (vi128_t a, vi128_t b)
{
  if (vec_cmpsq_all_gt (a, b))
    return a;
  else
    return b;
}

int
test_cmpsq_all_lt_PWR10 (vi128_t a, vi128_t b)
{
  return vec_cmpsq_all_lt (a, b);
}

int
test_cmpsq_all_gt_PWR10 (vi128_t a, vi128_t b)
{
  return vec_cmpsq_all_gt (a, b);
}

vb128_t
test_vec_cmpnetoqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpnetoqp (vfa, vfb);
}

vb128_t
test_vec_cmpneuzqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpneuzqp (vfa, vfb);
}

vb128_t
test_vec_cmpneuqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpneuqp (vfa, vfb);
}

vb128_t
test_vec_cmpletoqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpletoqp (vfa, vfb);
}

vb128_t
test_vec_cmpleuzqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpleuzqp (vfa, vfb);
}

vb128_t
test_vec_cmpleuqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpleuqp (vfa, vfb);
}

vb128_t
test_vec_cmpgetoqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpgetoqp (vfa, vfb);
}

vb128_t
test_vec_cmpgeuzqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpgeuzqp (vfa, vfb);
}

vb128_t
test_vec_cmpgeuqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpgeuqp (vfa, vfb);
}

vb128_t
test_vec_cmplttoqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmplttoqp (vfa, vfb);
}

vb128_t
test_vec_cmpltuzqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpltuzqp (vfa, vfb);
}

vb128_t
test_vec_cmpltuqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpltuqp (vfa, vfb);
}

vb128_t
test_vec_cmpgttoqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpgttoqp (vfa, vfb);
}

vb128_t
test_vec_cmpgtuzqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpgtuzqp (vfa, vfb);
}

vb128_t
test_vec_cmpgtuqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpgtuqp (vfa, vfb);
}

vb128_t
test_vec_cmpeqtoqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpeqtoqp (vfa, vfb);
}

vb128_t
test_vec_cmpequzqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpequzqp (vfa, vfb);
}

vb128_t
test_vec_cmpequqp_PWR10 (__binary128 vfa, __binary128 vfb)
{
  return vec_cmpequqp (vfa, vfb);
}

vb128_t
test_setb_qp_PWR10 (__binary128 f128)
{
  return vec_setb_qp (f128);
}

vb8_t
test_setb_sb_PWR10 (vi8_t vra)
{
  return vec_setb_sb (vra);
}

vb16_t
test_setb_sh_PWR10 (vi16_t vra)
{
  return vec_setb_sh (vra);
}

vb32_t
test_setb_sw_PWR10 (vi32_t vra)
{
  return vec_setb_sw (vra);
}

vb64_t
test_setb_sd_PWR10 (vi64_t vra)
{
  return vec_setb_sd (vra);
}

vb128_t
test_setb_sq_PWR10 (vi128_t vcy)
{
  return vec_setb_sq (vcy);
}

vui128_t
test_vec_sldqi_7_PWR10 (vui128_t a, vui128_t b)
{
  return (vec_sldqi (a, b, 7));
}

vui128_t
test_vec_sldqi_15_PWR10 (vui128_t a, vui128_t b)
{
  return (vec_sldqi (a, b, 15));
}

vui128_t
test_vec_sldqi_16_PWR10 (vui128_t a, vui128_t b)
{
  return (vec_sldqi (a, b, 16));
}

vui128_t
test_vec_sldqi_127_PWR10 (vui128_t a, vui128_t b)
{
  return (vec_sldqi (a, b, 127));
}

vui128_t
__test_msumcud_PWR10 (vui64_t a, vui64_t b, vui128_t c)
{
  return vec_msumcud ( a, b, c);
}

vui128_t
__test_cmsumudm_PWR10 (vui128_t * carry, vui64_t a, vui64_t b, vui128_t c)
{
  *carry = vec_msumcud ( a, b, c);
  return vec_msumudm ( a, b, c);
}

vui128_t
test_vec_srdbi_PWR10  (vui128_t a, vui128_t b, const unsigned int  sh)
{
  return (vec_vsrdbi (a, b, sh));
}

vui128_t
test_vec_srdbi_PWR10_0  (vui128_t a, vui128_t b)
{
  return (vec_vsrdbi (a, b, 0));
}

vui128_t
test_vec_srdbi_PWR10_7  (vui128_t a, vui128_t b)
{
  return (vec_vsrdbi (a, b, 7));
}

vui128_t
test_vec_sldbi_PWR10  (vui128_t a, vui128_t b, const unsigned int  sh)
{
  return (vec_vsldbi (a, b, sh));
}

vui128_t
test_vec_sldbi_PWR10_0  (vui128_t a, vui128_t b)
{
  return (vec_vsldbi (a, b, 0));
}

vui128_t
test_vec_sldbi_PWR10_7  (vui128_t a, vui128_t b)
{
  return (vec_vsldbi (a, b, 7));
}

vui128_t
test_vec_sldbi_PWR10_8  (vui128_t a, vui128_t b)
{
  return (vec_vsldbi (a, b, 8));
}

vui128_t
test_vec_rlqi_PWR10  (vui128_t a, const unsigned int  sh)
{
  return (vec_rlqi (a, sh));
}

vui128_t
test_vec_rlqi_7_PWR10  (vui128_t a)
{
  return (vec_rlqi (a, 7));
}

vui128_t
test_vec_rlqi_15_PWR10  (vui128_t a)
{
  return (vec_rlqi (a, 15));
}

vui128_t
test_vec_slqi_PWR10  (vui128_t a, const unsigned int  sh)
{
  return (vec_slqi (a, sh));
}

vui128_t
test_vec_slqi_7_PWR10  (vui128_t a)
{
  return (vec_slqi (a, 7));
}

vi128_t
test_vec_sraqi_PWR10  (vi128_t a, const unsigned int  sh)
{
  return (vec_sraqi (a, sh));
}

vi128_t
test_vec_sraqi_7_PWR10  (vi128_t a)
{
  return (vec_sraqi (a, 7));
}

vui128_t
test_vec_srqi_PWR10  (vui128_t a, const unsigned int  sh)
{
  return (vec_srqi (a, sh));
}

vui128_t
test_vec_srqi_7_PWR10  (vui128_t a)
{
  return (vec_srqi (a, 7));
}

vui128_t
test_vec_rlq_PWR10  (vui128_t a, vui128_t sh)
{
  return (vec_rlq (a, sh));
}

vui128_t
test_vec_slq_PWR10  (vui128_t a, vui128_t sh)
{
  return (vec_slq (a, sh));
}

vi128_t
test_vec_sraq_PWR10  (vi128_t a, vui128_t sh)
{
  return (vec_sraq (a, sh));
}

vui128_t
test_vec_srq_PWR10  (vui128_t a, vui128_t sh)
{
  return (vec_srq (a, sh));
}

vui128_t
__test_muloud_PWR10 (vui64_t a, vui64_t b)
{
  return vec_muloud (a, b);
}

vui128_t
__test_muleud_PWR10 (vui64_t a, vui64_t b)
{
  return vec_muleud (a, b);
}

vui64_t
__test_mulhud_PWR10 (vui64_t a, vui64_t b)
{
  return vec_mulhud (a, b);
}

vui64_t
__test_muludm_PWR10 (vui64_t a, vui64_t b)
{
  return vec_muludm (a, b);
}

vui128_t
__test_vmuloud_PWR10 (vui64_t a, vui64_t b)
{
  return vec_vmuloud (a, b);
}

vui128_t
__test_vmuleud_PWR10 (vui64_t a, vui64_t b)
{
  return vec_vmuleud (a, b);
}

vui128_t
__test_vmsumoud_PWR10 (vui64_t a, vui64_t b, vui128_t c)
{
  return vec_vmsumoud (a, b, c);
}

vui128_t
__test_vmsumeud_PWR10 (vui64_t a, vui64_t b, vui128_t c)
{
  return vec_vmsumeud (a, b, c);
}

vui128_t
__test_vmaddoud_PWR10 (vui64_t a, vui64_t b, vui64_t c)
{
  return vec_vmaddoud (a, b, c);
}

vui128_t
__test_vmaddeud_PWR10 (vui64_t a, vui64_t b, vui64_t c)
{
  return vec_vmaddeud (a, b, c);
}

vui128_t
__test_vmadd2oud_PWR10 (vui64_t a, vui64_t b, vui64_t c, vui64_t d)
{
  return vec_vmadd2oud (a, b, c, d);
}

vui128_t
__test_mulhuq_PWR10 (vui128_t a, vui128_t b)
{
  return vec_mulhuq (a, b);
}

vui128_t
__test_mulluq_PWR10 (vui128_t a, vui128_t b)
{
  return vec_mulluq (a, b);
}

vui128_t
__test_muludq_PWR10 (vui128_t *mulh, vui128_t a, vui128_t b)
{
  return vec_muludq (mulh, a, b);
}

vui128_t
test_vec_rlqi_128_PWR10  (vui128_t a)
{
  return (vec_rlqi (a, 128));
}

vui128_t
test_vec_slqi_128_PWR10  (vui128_t a)
{
  return (vec_slqi (a, 128));
}

vi128_t
test_vec_sraqi_128_PWR10  (vi128_t a)
{
  return (vec_sraqi (a, 128));
}

vui128_t
test_vec_srqi_128_PWR10  (vui128_t a)
{
  return (vec_srqi (a, 128));
}

vui128_t
test_vec_rlqi_127_PWR10  (vui128_t a)
{
  return (vec_rlqi (a, 127));
}

vui128_t
test_vec_slqi_127_PWR10  (vui128_t a)
{
  return (vec_slqi (a, 127));
}

vi128_t
test_vec_sraqi_127_PWR10  (vi128_t a)
{
  return (vec_sraqi (a, 127));
}

vui128_t
test_vec_srqi_127_PWR10  (vui128_t a)
{
  return (vec_srqi (a, 127));
}

vui128_t
test_vec_slqi_15_PWR10  (vui128_t a)
{
  return (vec_slqi (a, 15));
}

vi128_t
test_vec_sraqi_15_PWR10  (vi128_t a)
{
  return (vec_sraqi (a, 15));
}

vui128_t
test_vec_srqi_15_PWR10  (vui128_t a)
{
  return (vec_srqi (a, 15));
}

vui128_t
test_vec_rlqi_0_PWR10  (vui128_t a)
{
  return (vec_rlqi (a, 0));
}

vui128_t
test_vec_slqi_0_PWR10  (vui128_t a)
{
  return (vec_slqi (a, 0));
}

vi128_t
test_vec_sraqi_0_PWR10  (vi128_t a)
{
  return (vec_sraqi (a, 0));
}

vui128_t
test_vec_srqi_0_PWR10  (vui128_t a)
{
  return (vec_srqi (a, 0));
}
#endif
