# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_0" \
"../../../../../rgmii_rx.v" \
"../../../../../rgmii_to_gmii.v" \
"../../../../../rgmii_tx.v" \
"../../../../../../../11/top.srcs/sources_1/imports/src/top.v" \
"../../../../../../../11/top.srcs/sim_1/imports/sim/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
