0, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
,,47,46,45,44,43,42,41,40,39,38,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0, 
,R,,,,,,,,,||||||||||||||||||||||||,,,,,,,,,rs2,,,,,,,,rs1,,,,,,,,rd,,,,,,,,opcode - 7 bits,,,,,,,
,BR,,,,,,,,,imm9,,,,,,,,,rs2,,,,,,,,rs1,,,,,,,,imm1,incr-imm7,,,,,,,opcode - 7 bits,,,,,,,the accum fields are so that we can do a loop increment and compare in 1 cycle. also imm1 + imm9 = imm10
,I,,,,,,,,,|||||||||||||,,,,,imm12,,,,,,,,,,,,rs1,,,,,,,,rd,,,,,,,,opcode - 7 bits,,,,,,,jalr will use this formatting.
,M,,,,,,,,,|||||||||||||,,,,,imm12,,,,,,,,,,,,rs1,,,,,,,,rd,,,,,,,,opcode - 7 bits,,,,,,,
,MI,,,,,,,,,imm25,,,,,,,,,,,,,,,,,,,,,,,,,rd,,,,,,,,opcode - 7 bits,,,,,,,"load immediates (only 25 bits not a full 32, sign extend), jal instruction (shift by 2 for jal)."
,S,,,,,,,,,|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,opcode - 7 bits,,,,,,,"halt, fence, nop"
,VV,,,,,,,,,|||||||||||||,,,,,mask,,,,vs2,,,,,,,,vs1,,,,,,,,vd,,,,,,,,opcode - 7 bits,,,,,,,Vector Vector  sac = sys array control -> weights vs inputs bit.
,VS,,,,,,,,,|||||||||||||,,,,,mask,,,,rs1,,,,,,,,vs1,,,,,,,,vd,,,,,,,,opcode - 7 bits,,,,,,,Vector Scalar
,VI,,,,,,,,,imm5,,,,,mask,,,,imm8,,,,,,,,vs1,,,,,,,,vd,,,,,,,,opcode - 7 bits,,,,,,,"Vector Immediate, imm[13:0] = {imm8, imm5} -> for arithmetic stuff | also used for Systolic Array"
,VM,,,,,,,,,rc_id,,,,,rc,sid,num_rows,,,,,num_cols,,,,,rs1,,,,,,,,vd,,,,,,,,opcode - 7 bits,,,,,,,"rc_id = which row/column, mask = loading, sid = which scpad, num_rows = given number rows, 
num_cols = given cols, rc = row or column, vd = vector destination, rs1 = base_row of scpad,"
,SDMA,,,,,,,,,||||||||||||||||,,,,,,sid,num_rows,,,,,num_cols,,,,,rs2,,,,,,,,rs1 and rd1,,,,,,,,opcode - 7 bits,,,,,,,sid = scratchpad_id; rs2 = register with gmem_base_addr; rs1 = rd1 = register with scpad_base_addr
,MTS,,,,,,,,,|||||||||||||||||||||||||||||||||||||||||||||||,,,,,,,,,,,,,,,,,vms,,,,,,,,rd,,,,,,,,opcode - 7 bits,,,,,,,vms = Vector Mask Select
,STM,,,,,,,,,|||||||||||||||||||||||||||||||||||||||||||||||,,,,,,,,,,,,,,,,,rs1,,,,,,,,vmd,,,,,,,,opcode - 7 bits,,,,,,,vmd = Vector Mask Destination