// Seed: 2556995005
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri0 id_7
);
  wire id_9, id_10, id_11, id_12, id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output wand id_2,
    input uwire id_3,
    output wire id_4,
    output uwire id_5,
    output wor id_6,
    output tri1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri id_10,
    inout tri0 id_11,
    input supply0 id_12,
    input wand id_13
);
  assign id_2 = 1;
  id_15(
      id_2, 1, id_13
  ); module_0(
      id_8, id_11, id_4, id_13, id_9, id_4, id_0, id_8
  );
endmodule
