// Seed: 979709883
module module_0 (
    output wire  id_0,
    output uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    output wire  id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd11,
    parameter id_4 = 32'd34
) (
    output uwire id_0,
    output uwire _id_1,
    input uwire id_2,
    output wire id_3,
    input supply1 _id_4,
    output tri1 id_5
);
  initial begin : LABEL_0
    $signed(59);
    ;
  end
  logic [(  id_4  ) : id_1] id_7;
  ;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.id_2 = 0;
  assign id_7 = id_7;
  logic id_8;
endmodule
