//===-- AIObjISelDAGToDAG.cpp - A dag to dag inst selector for AIObj ------===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file defines an instruction selector for the AIOBJ target.
//
//===----------------------------------------------------------------------===//

#include "AIObj.h"
#include "AIObjTargetMachine.h"
#include "llvm/Intrinsics.h"
#include "llvm/Function.h"
#include "llvm/CodeGen/SelectionDAGISel.h"
#include "llvm/Support/Compiler.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/raw_ostream.h"
using namespace llvm;

//===----------------------------------------------------------------------===//
// Instruction Selector Implementation
//===----------------------------------------------------------------------===//

//===--------------------------------------------------------------------===//
/// AIObjDAGToDAGISel - AIOBJ specific code to select AIOBJ machine
/// instructions for SelectionDAG operations.
///
namespace {
class AIObjDAGToDAGISel : public SelectionDAGISel {
  /// Subtarget - Keep a pointer to the AIObj Subtarget around so that we can
  /// make the right decision when generating code for different targets.
  const AIObjSubtarget &Subtarget;
  AIObjTargetMachine& TM;
public:
  explicit AIObjDAGToDAGISel(AIObjTargetMachine &tm)
    : SelectionDAGISel(tm),
      Subtarget(tm.getSubtarget<AIObjSubtarget>()),
      TM(tm) {
  }

  SDNode *Select(SDNode *N);

  virtual const char *getPassName() const {
    return "AIOBJ DAG->DAG Pattern Instruction Selection";
  }

  // Include the pieces autogenerated from the target description.
#include "AIObjGenDAGISel.inc"

private:
  SDNode *SelectBRCOND(SDNode *N);
  SDNode *SelectCopyFromReg(SDNode *N);
  SDNode *SelectCopyToReg(SDNode *N);
  SDNode *SelectTargetGlobalAddress(SDNode *N);
};
}  // end anonymous namespace

SDNode *AIObjDAGToDAGISel::Select(SDNode *N) {
  // Dump information about the Node being selected
  DEBUG(errs() << "Selecting: ");
  DEBUG(N->dump(CurDAG));
  DEBUG(errs() << "\n");

  switch (N->getOpcode()) {
  case ISD::BRCOND:
    return SelectBRCOND(N);
  case ISD::TargetGlobalAddress:
    return SelectTargetGlobalAddress(N);
  default:
    return SelectCode(N);
  }
}

SDNode *AIObjDAGToDAGISel::SelectBRCOND(SDNode *N) {
  assert(N->getNumOperands() >= 3);

  SDValue Chain  = N->getOperand(0);
  SDValue Pred   = N->getOperand(1);
  SDValue Target = N->getOperand(2); // branch target
  DebugLoc dl = N->getDebugLoc();

  assert(Target.getOpcode()  == ISD::BasicBlock);
  assert(Pred.getValueType() == MVT::i64);

  // Emit BRAdp
  SDValue Ops[] = { Target, Pred, Chain };
  return CurDAG->getMachineNode(AIObj::BRANCH_TRUE, dl, MVT::Other, Ops, 3);
}

SDNode *AIObjDAGToDAGISel::SelectTargetGlobalAddress(SDNode *N) {
  GlobalAddressSDNode *GASDN = dyn_cast<GlobalAddressSDNode>(N);
  const GlobalValue *GV = GASDN->getGlobal();
  if (dyn_cast<Function>(GV))
    return 0;
  return CurDAG->getMachineNode( AIObj::PUSH_STRING
                               , GASDN->getDebugLoc()
                               , MVT::i64
                               , CurDAG->getTargetGlobalAddress(
                                   GV
                                 , GASDN->getDebugLoc()
                                 , GASDN->getValueType(0)
                                 , GASDN->getOffset() + 1
                                 )
                               );
}

/// createAIObjISelDag - This pass converts a legalized DAG into a
/// AIOBJ-specific DAG, ready for instruction scheduling.
///
FunctionPass *llvm::createAIObjISelDag(AIObjTargetMachine &TM) {
  return new AIObjDAGToDAGISel(TM);
}
