# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../TP4_MIPS.srcs/sources_1/imports/sources_1/new/IF_ID.v" \
"../../../../TP4_MIPS.srcs/sources_1/imports/sources_1/new/INCR.v" \
"../../../../TP4_MIPS.srcs/sources_1/imports/new/INSTR_MEM.v" \
"../../../../TP4_MIPS.srcs/sources_1/imports/new/I_FETCH.v" \
"../../../../TP4_MIPS.srcs/sources_1/imports/sources_1/new/MUX.v" \
"../../../../TP4_MIPS.srcs/sources_1/imports/sources_1/new/PC.v" \
"../../../../TP4_MIPS.srcs/sim_1/imports/MIPS/I_FETCH_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
