$date
	Fri May 21 23:38:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_Encoders $end
$var wire 4 ! out4 [3:0] $end
$var wire 3 " out3 [2:0] $end
$var wire 2 # out2 [1:0] $end
$var reg 16 $ in [15:0] $end
$scope module enc $end
$var wire 16 % in [15:0] $end
$var reg 4 & out [3:0] $end
$upscope $end
$scope module enc4 $end
$var wire 4 ' in [3:0] $end
$var reg 2 ( out [1:0] $end
$upscope $end
$scope module enc8 $end
$var wire 8 ) in [7:0] $end
$var reg 3 * out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#200
b1 )
b1 '
b1 $
b1 %
#400
b1 "
b1 *
b1 #
b1 (
b10 )
b10 '
b1 !
b1 &
b10 $
b10 %
#600
b10 "
b10 *
b10 #
b10 (
b100 )
b100 '
b10 !
b10 &
b100 $
b100 %
#800
b11 "
b11 *
b11 #
b11 (
b1000 )
b1000 '
b11 !
b11 &
b1000 $
b1000 %
#1000
b100 "
b100 *
b0 #
b0 (
b10000 )
b0 '
b100 !
b100 &
b10000 $
b10000 %
#1200
b101 "
b101 *
b100000 )
b101 !
b101 &
b100000 $
b100000 %
#1400
b110 "
b110 *
b1000000 )
b110 !
b110 &
b1000000 $
b1000000 %
#1600
b111 "
b111 *
b10000000 )
b111 !
b111 &
b10000000 $
b10000000 %
#1800
b0 "
b0 *
b0 )
b1000 !
b1000 &
b100000000 $
b100000000 %
#2000
b1001 !
b1001 &
b1000000000 $
b1000000000 %
#2200
b1010 !
b1010 &
b10000000000 $
b10000000000 %
#2400
b1011 !
b1011 &
b100000000000 $
b100000000000 %
#2600
b1100 !
b1100 &
b1000000000000 $
b1000000000000 %
#2800
b1101 !
b1101 &
b10000000000000 $
b10000000000000 %
#3000
b1110 !
b1110 &
b100000000000000 $
b100000000000000 %
#3200
b1111 !
b1111 &
b1000000000000000 $
b1000000000000000 %
#3400
b1 )
b1 '
b1000000000000001 $
b1000000000000001 %
#3600
b1000 !
b1000 &
b100000001 $
b100000001 %
#3800
b1 "
b1 *
b1 #
b1 (
b11 )
b11 '
b1 !
b1 &
b11 $
b11 %
#4000
b0 "
b0 *
b0 #
b0 (
b0 )
b0 '
b0 !
b0 &
b0 $
b0 %
#4200
