$date
	Mon Jan 31 15:02:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! sig_dly1 $end
$var wire 1 " sig_dly0 $end
$var reg 1 # clk $end
$var reg 1 $ sig $end
$scope module A0 $end
$var wire 1 # clk $end
$var wire 1 $ sig $end
$var reg 1 % sig_d1 $end
$var reg 1 & sig_d2 $end
$var reg 1 ' sig_d3 $end
$var reg 1 ( sig_d4 $end
$var reg 1 " sig_dly $end
$upscope $end
$scope module A1 $end
$var wire 1 # clk $end
$var wire 1 $ sig $end
$var reg 1 ) sig_dly $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1#
#10
0#
#15
1#
#20
0#
#25
1#
#26
1$
#30
0#
#35
1%
1#
#40
0#
#45
1&
0)
1#
#50
0#
#55
1'
1#
#56
0$
#60
0#
#65
1(
0%
1#
#70
0#
#75
1"
0&
1!
1)
1#
#80
0#
#85
0'
1#
#86
1$
#90
0#
#95
0(
1%
1#
#100
0#
#105
0"
1&
0!
0)
1#
#110
0#
#115
1'
1#
#120
0#
#125
1(
1#
#130
0#
#135
1"
1!
1)
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
