<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="mysystem/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="mysystem/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="mysystem/simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="mysystem/simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="mysystem/simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="mysystem/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="mysystem/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="mysystem/simulation/submodules/mysystem_hps_0_hps_io_border_memory.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="mysystem/simulation/submodules/mysystem_hps_0_hps_io_border.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_1_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_1_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_1_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_1_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_1_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_1_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_0_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_0_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_0_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_0_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="mysystem/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="mysystem/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_0_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_0_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="mysystem/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_axi_master_ni.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_lw_axi_master_agent" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_lw_axi_master_agent" />
 <file
   path="mysystem/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_translator" />
 <file
   path="mysystem/simulation/submodules/mysystem_hps_0_hps_io.v"
   type="VERILOG"
   library="hps_io" />
 <file
   path="mysystem/simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="mysystem/simulation/submodules/questa_mvc_svapi.svh"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="mysystem/simulation/submodules/mgc_common_axi.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="mysystem/simulation/submodules/mgc_axi_master.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="mysystem/simulation/submodules/mgc_axi_slave.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="mysystem/simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="mysystem/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="mysystem/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="mysystem/simulation/submodules/mysystem_hps_0_fpga_interfaces_h2f_mpu_events.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="mysystem/simulation/submodules/mysystem_hps_0_fpga_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="mysystem/simulation/submodules/altera_up_avalon_reset_from_locked_signal.v"
   type="VERILOG"
   library="reset_from_locked" />
 <file
   path="mysystem/simulation/submodules/mysystem_sys_clock_sys_pll.vo"
   type="VERILOG"
   library="sys_pll" />
 <file
   path="mysystem/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="mysystem/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="mysystem/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="mysystem/simulation/submodules/mysystem_irq_mapper_001.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper_001" />
 <file
   path="mysystem/simulation/submodules/mysystem_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="mysystem/simulation/submodules/mysystem_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="mysystem/simulation/submodules/reg32.v"
   type="VERILOG"
   library="reg32_avalon_interface_0" />
 <file
   path="mysystem/simulation/submodules/reg32_avalon_interface.v"
   type="VERILOG"
   library="reg32_avalon_interface_0" />
 <file
   path="mysystem/simulation/submodules/mysystem_hps_0.v"
   type="VERILOG"
   library="hps_0" />
 <file
   path="mysystem/simulation/submodules/mysystem_pushbuttons.v"
   type="VERILOG"
   library="pushbuttons" />
 <file
   path="mysystem/simulation/submodules/mysystem_hex5_hex0.v"
   type="VERILOG"
   library="hex5_hex0" />
 <file
   path="mysystem/simulation/submodules/mysystem_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="mysystem/simulation/submodules/mysystem_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="mysystem/simulation/submodules/mysystem_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="mysystem/simulation/submodules/mysystem_sys_clock.v"
   type="VERILOG"
   library="sys_clock" />
 <file path="mysystem/simulation/mysystem.v" type="VERILOG" />
 <topLevel name="mysystem" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="mysystem.onchip_memory2_0"
   modelPath="mysystem.onchip_memory2_0" />
 <modelMap controllerPath="mysystem.hps_0" modelPath="mysystem.hps_0" />
 <modelMap
   controllerPath="mysystem.hps_0.fpga_interfaces"
   modelPath="mysystem.hps_0.fpga_interfaces" />
 <modelMap
   controllerPath="mysystem.hps_0.hps_io"
   modelPath="mysystem.hps_0.hps_io" />
</simPackage>
