read -sv run_verilog_mid/adder_32b_9_89_bf39b13bbe044b12e718a3128a767b5d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_89_bf39b13bbe044b12e718a3128a767b5d_yosys.v
