#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 17:53:29 2025
# Process ID: 3555242
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3555310
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.141 ; gain = 241.801 ; free physical = 91739 ; free virtual = 202134
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.565; parent = 2372.438; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.223; parent = 3039.145; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.109 ; gain = 317.770 ; free physical = 91751 ; free virtual = 202148
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.565; parent = 2372.438; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.191; parent = 3115.113; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3132.922 ; gain = 335.582 ; free physical = 91751 ; free virtual = 202148
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.565; parent = 2372.438; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4106.004; parent = 3132.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3132.922 ; gain = 335.582 ; free physical = 91751 ; free virtual = 202148
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.565; parent = 2372.438; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4106.004; parent = 3132.926; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.922 ; gain = 0.000 ; free physical = 91754 ; free virtual = 202150
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3300.641 ; gain = 0.000 ; free physical = 91768 ; free virtual = 202165
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3300.641 ; gain = 0.000 ; free physical = 91771 ; free virtual = 202167
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3300.641 ; gain = 503.301 ; free physical = 91793 ; free virtual = 202189
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.565; parent = 2372.438; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.707; parent = 3268.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3300.641 ; gain = 503.301 ; free physical = 91793 ; free virtual = 202189
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.565; parent = 2372.438; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.707; parent = 3268.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3300.641 ; gain = 503.301 ; free physical = 91805 ; free virtual = 202201
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.565; parent = 2372.438; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.707; parent = 3268.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3300.641 ; gain = 503.301 ; free physical = 91821 ; free virtual = 202218
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.565; parent = 2372.438; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.707; parent = 3268.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 49    
+---Registers : 
	               25 Bit    Registers := 52    
	               19 Bit    Registers := 50    
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3300.641 ; gain = 503.301 ; free physical = 91909 ; free virtual = 202313
Synthesis current peak Physical Memory [PSS] (MB): peak = 2631.534; parent = 2377.438; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.707; parent = 3268.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3696.953 ; gain = 899.613 ; free physical = 91460 ; free virtual = 201864
Synthesis current peak Physical Memory [PSS] (MB): peak = 3232.843; parent = 2978.747; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4670.035; parent = 3696.957; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3713.953 ; gain = 916.613 ; free physical = 91453 ; free virtual = 201857
Synthesis current peak Physical Memory [PSS] (MB): peak = 3247.304; parent = 2993.208; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4687.035; parent = 3713.957; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 3840.984 ; gain = 1043.645 ; free physical = 91327 ; free virtual = 201731
Synthesis current peak Physical Memory [PSS] (MB): peak = 3262.237; parent = 3008.142; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4814.066; parent = 3840.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3840.984 ; gain = 1043.645 ; free physical = 91337 ; free virtual = 201742
Synthesis current peak Physical Memory [PSS] (MB): peak = 3263.733; parent = 3009.638; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4814.066; parent = 3840.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3840.984 ; gain = 1043.645 ; free physical = 91338 ; free virtual = 201742
Synthesis current peak Physical Memory [PSS] (MB): peak = 3263.749; parent = 3009.653; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4814.066; parent = 3840.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3840.984 ; gain = 1043.645 ; free physical = 91338 ; free virtual = 201742
Synthesis current peak Physical Memory [PSS] (MB): peak = 3263.769; parent = 3009.673; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4814.066; parent = 3840.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3840.984 ; gain = 1043.645 ; free physical = 91338 ; free virtual = 201742
Synthesis current peak Physical Memory [PSS] (MB): peak = 3263.831; parent = 3009.735; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4814.066; parent = 3840.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3840.984 ; gain = 1043.645 ; free physical = 91337 ; free virtual = 201742
Synthesis current peak Physical Memory [PSS] (MB): peak = 3264.362; parent = 3010.267; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4814.066; parent = 3840.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3840.984 ; gain = 1043.645 ; free physical = 91337 ; free virtual = 201742
Synthesis current peak Physical Memory [PSS] (MB): peak = 3264.362; parent = 3010.267; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4814.066; parent = 3840.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage5_reg[3][19] | 4      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|dotprod     | vld_layer7_reg    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1098|
|3     |LUT2   |  4795|
|4     |LUT3   |   700|
|5     |LUT4   |  2250|
|6     |LUT5   |   100|
|7     |LUT6   |  4500|
|8     |SRL16E |    21|
|9     |FDRE   |  2004|
|10    |IBUF   |  1803|
|11    |OBUF   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3840.984 ; gain = 1043.645 ; free physical = 91337 ; free virtual = 201742
Synthesis current peak Physical Memory [PSS] (MB): peak = 3264.378; parent = 3010.282; children = 254.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4814.066; parent = 3840.988; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 3840.984 ; gain = 875.926 ; free physical = 91339 ; free virtual = 201744
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 3840.992 ; gain = 1043.645 ; free physical = 91339 ; free virtual = 201744
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3840.992 ; gain = 0.000 ; free physical = 91442 ; free virtual = 201846
INFO: [Netlist 29-17] Analyzing 2902 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3864.996 ; gain = 0.000 ; free physical = 91473 ; free virtual = 201878
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1804 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1803 instances

Synth Design complete, checksum: 4eba3a9f
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 3864.996 ; gain = 2160.477 ; free physical = 91660 ; free virtual = 202064
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W9_N9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4603.094 ; gain = 738.098 ; free physical = 91159 ; free virtual = 201564
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 17:54:42 2025...
