{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747171740847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747171740857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 15:29:00 2025 " "Processing started: Tue May 13 15:29:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747171740857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747171740857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off motor_ctrl_top -c motor_ctrl_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off motor_ctrl_top -c motor_ctrl_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747171740857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747171741983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747171741983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_ctrl_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor_ctrl_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_ctrl_top-rtl " "Found design unit 1: motor_ctrl_top-rtl" {  } { { "motor_ctrl_top.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/motor_ctrl_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756898 ""} { "Info" "ISGN_ENTITY_NAME" "1 motor_ctrl_top " "Found entity 1: motor_ctrl_top" {  } { { "motor_ctrl_top.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/motor_ctrl_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747171756898 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl2.vhd " "Can't analyze file -- file Vhdl2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747171756912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-rtl " "Found design unit 1: decoder-rtl" {  } { { "decoder.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756918 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747171756918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_fsm-rtl " "Found design unit 1: ctrl_fsm-rtl" {  } { { "ctrl_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/ctrl_fsm.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756922 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_fsm " "Found entity 1: ctrl_fsm" {  } { { "ctrl_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/ctrl_fsm.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747171756922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave_sync-rtl " "Found design unit 1: spi_slave_sync-rtl" {  } { { "spi_slave_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/spi_slave_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756929 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_sync " "Found entity 1: spi_slave_sync" {  } { { "spi_slave_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/spi_slave_sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747171756929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regP-rtl " "Found design unit 1: regP-rtl" {  } { { "regP.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/regP.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756935 ""} { "Info" "ISGN_ENTITY_NAME" "1 regP " "Found entity 1: regP" {  } { { "regP.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/regP.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747171756935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContGen-rtl " "Found design unit 1: ContGen-rtl" {  } { { "ContGen.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/ContGen.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756941 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContGen " "Found entity 1: ContGen" {  } { { "ContGen.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/ContGen.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747171756941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pwm_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_pkg " "Found design unit 1: pwm_pkg" {  } { { "pwm_pkg.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/pwm_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756947 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pwm_pkg-body " "Found design unit 2: pwm_pkg-body" {  } { { "pwm_pkg.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/pwm_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747171756947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_module-rtl " "Found design unit 1: pwm_module-rtl" {  } { { "pwm_module.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/pwm_module.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756947 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_module " "Found entity 1: pwm_module" {  } { { "pwm_module.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/pwm_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747171756947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747171756947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "motor_ctrl_top " "Elaborating entity \"motor_ctrl_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747171757136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_sync spi_slave_sync:u_spi " "Elaborating entity \"spi_slave_sync\" for hierarchy \"spi_slave_sync:u_spi\"" {  } { { "motor_ctrl_top.vhd" "u_spi" { Text "C:/intelFPGA_lite/18.1/cokkkk/motor_ctrl_top.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747171757215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_fsm ctrl_fsm:u_fsm " "Elaborating entity \"ctrl_fsm\" for hierarchy \"ctrl_fsm:u_fsm\"" {  } { { "motor_ctrl_top.vhd" "u_fsm" { Text "C:/intelFPGA_lite/18.1/cokkkk/motor_ctrl_top.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747171757233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regP regP:u_rc " "Elaborating entity \"regP\" for hierarchy \"regP:u_rc\"" {  } { { "motor_ctrl_top.vhd" "u_rc" { Text "C:/intelFPGA_lite/18.1/cokkkk/motor_ctrl_top.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747171757242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_module pwm_module:u_pwm1 " "Elaborating entity \"pwm_module\" for hierarchy \"pwm_module:u_pwm1\"" {  } { { "motor_ctrl_top.vhd" "u_pwm1" { Text "C:/intelFPGA_lite/18.1/cokkkk/motor_ctrl_top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747171757255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContGen pwm_module:u_pwm1\|ContGen:u_div " "Elaborating entity \"ContGen\" for hierarchy \"pwm_module:u_pwm1\|ContGen:u_div\"" {  } { { "pwm_module.vhd" "u_div" { Text "C:/intelFPGA_lite/18.1/cokkkk/pwm_module.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747171757266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContGen pwm_module:u_pwm1\|ContGen:u_cnt " "Elaborating entity \"ContGen\" for hierarchy \"pwm_module:u_pwm1\|ContGen:u_cnt\"" {  } { { "pwm_module.vhd" "u_cnt" { Text "C:/intelFPGA_lite/18.1/cokkkk/pwm_module.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747171757275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regP pwm_module:u_pwm1\|regP:u_sh " "Elaborating entity \"regP\" for hierarchy \"pwm_module:u_pwm1\|regP:u_sh\"" {  } { { "pwm_module.vhd" "u_sh" { Text "C:/intelFPGA_lite/18.1/cokkkk/pwm_module.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747171757284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:u_dec " "Elaborating entity \"decoder\" for hierarchy \"decoder:u_dec\"" {  } { { "motor_ctrl_top.vhd" "u_dec" { Text "C:/intelFPGA_lite/18.1/cokkkk/motor_ctrl_top.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747171757304 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "motor_ctrl_top.vhd" "" { Text "C:/intelFPGA_lite/18.1/cokkkk/motor_ctrl_top.vhd" 19 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1747171758076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747171758159 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747171758159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747171758159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747171758159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747171758621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 15:29:18 2025 " "Processing ended: Tue May 13 15:29:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747171758621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747171758621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747171758621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747171758621 ""}
