
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 18 y = 18
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 54 y = 54
Auto-sizing FPGA, try x = 63 y = 63
Auto-sizing FPGA, try x = 67 y = 67
Auto-sizing FPGA, try x = 65 y = 65
Auto-sizing FPGA, try x = 66 y = 66
Auto-sizing FPGA, try x = 65 y = 65
FPGA auto-sized to, x = 66 y = 66

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      264	blocks of type .io
Architecture 264	blocks of type .io
Netlist      47	blocks of type .clb
Architecture 4356	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 66 x 66 array of clbs.

Netlist num_nets:  55
Netlist num_blocks:  311
Netlist inputs pins:  8
Netlist output pins:  256

0 43 0
67 42 0
0 42 0
0 41 0
67 41 0
67 40 0
29 66 0
0 28 0
67 27 0
0 29 0
67 28 0
0 30 0
67 29 0
0 31 0
0 32 0
67 30 0
0 33 0
67 31 0
67 32 0
0 34 0
13 67 0
12 67 0
0 40 0
11 67 0
0 12 0
66 49 0
25 0 0
66 46 0
67 63 0
67 10 0
0 63 0
34 0 0
65 49 0
35 0 0
28 66 0
0 62 0
66 48 0
67 39 0
36 0 0
27 1 0
37 0 0
38 0 0
39 67 0
39 0 0
0 4 0
67 62 0
63 67 0
67 58 0
53 67 0
64 2 0
54 67 0
67 57 0
0 57 0
67 56 0
40 67 0
0 56 0
0 55 0
67 54 0
0 54 0
11 0 0
0 5 0
0 61 0
0 6 0
0 53 0
0 47 0
66 2 0
67 18 0
10 0 0
67 4 0
16 0 0
40 0 0
28 67 0
0 39 0
0 7 0
67 5 0
0 8 0
29 67 0
66 50 0
67 61 0
67 38 0
63 49 0
65 47 0
64 50 0
1 50 0
67 33 0
55 67 0
0 21 0
64 48 0
41 67 0
67 55 0
67 43 0
0 38 0
61 67 0
0 46 0
2 51 0
56 67 0
29 65 0
65 1 0
9 0 0
66 1 0
8 0 0
10 67 0
65 48 0
0 13 0
30 67 0
67 11 0
31 67 0
1 51 0
20 67 0
65 0 0
45 0 0
24 0 0
63 1 0
66 67 0
26 0 0
67 45 0
67 49 0
0 60 0
57 67 0
67 60 0
7 0 0
51 0 0
23 0 0
62 67 0
46 0 0
41 0 0
2 50 0
26 67 0
1 49 0
2 67 0
42 67 0
66 3 0
15 0 0
52 0 0
67 6 0
58 67 0
28 1 0
27 0 0
32 67 0
65 50 0
67 19 0
67 7 0
26 1 0
33 67 0
66 51 0
65 67 0
42 0 0
0 66 0
0 45 0
28 0 0
64 1 0
65 51 0
30 66 0
14 0 0
1 48 0
13 0 0
0 9 0
22 0 0
62 0 0
2 49 0
1 67 0
64 49 0
67 59 0
21 0 0
59 67 0
0 44 0
60 67 0
19 67 0
67 34 0
0 65 0
29 0 0
53 0 0
43 0 0
67 65 0
67 37 0
67 8 0
67 64 0
27 2 0
43 67 0
67 12 0
54 0 0
0 14 0
6 0 0
65 2 0
55 0 0
67 13 0
29 1 0
0 37 0
0 64 0
0 15 0
0 16 0
27 66 0
9 67 0
67 66 0
8 67 0
67 35 0
67 14 0
0 17 0
0 59 0
56 0 0
61 0 0
67 15 0
3 50 0
1 0 0
64 67 0
66 47 0
67 16 0
26 2 0
5 0 0
47 0 0
0 22 0
0 18 0
4 0 0
67 44 0
0 1 0
20 0 0
48 0 0
49 0 0
67 36 0
3 0 0
67 20 0
2 0 0
0 23 0
67 21 0
67 22 0
0 24 0
0 25 0
27 67 0
67 23 0
28 2 0
67 24 0
0 26 0
0 36 0
0 27 0
67 25 0
0 35 0
25 67 0
67 26 0
30 0 0
31 66 0
34 67 0
18 67 0
19 0 0
0 19 0
44 67 0
67 17 0
45 67 0
44 0 0
17 67 0
0 10 0
16 67 0
0 58 0
46 67 0
50 0 0
47 67 0
15 67 0
14 67 0
57 0 0
0 2 0
58 0 0
66 52 0
31 0 0
32 0 0
0 3 0
24 67 0
66 0 0
59 0 0
7 67 0
0 20 0
67 1 0
60 0 0
12 0 0
29 64 0
35 67 0
23 67 0
36 67 0
22 67 0
21 67 0
6 67 0
67 9 0
37 67 0
25 1 0
0 11 0
18 0 0
17 0 0
33 0 0
48 67 0
5 67 0
49 67 0
38 67 0
50 67 0
4 67 0
3 67 0
51 67 0
52 67 0
67 46 0
64 0 0
67 2 0
67 50 0
67 47 0
67 52 0
67 48 0
0 51 0
63 0 0
67 3 0
0 52 0
67 51 0
0 48 0
0 49 0
0 50 0
67 53 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.056e-09.
T_crit: 9.05852e-09.
T_crit: 8.86884e-09.
T_crit: 8.97223e-09.
T_crit: 9.08501e-09.
T_crit: 8.97223e-09.
T_crit: 9.08501e-09.
T_crit: 8.97223e-09.
T_crit: 9.08501e-09.
T_crit: 8.97223e-09.
T_crit: 9.05852e-09.
T_crit: 8.86884e-09.
Successfully routed after 13 routing iterations.
Completed net delay value cross check successfully.
low, high, current -1 8 4
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.12594e-09.
T_crit: 8.92617e-09.
T_crit: 9.12594e-09.
T_crit: 9.03081e-09.
T_crit: 9.02129e-09.
T_crit: 9.03081e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 8.92617e-09.
T_crit: 9.02129e-09.
T_crit: 9.02129e-09.
T_crit: 9.02129e-09.
T_crit: 9.02129e-09.
T_crit: 9.13546e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
T_crit: 9.12594e-09.
Routing failed.
low, high, current 4 8 6
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.07423e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.07675e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
T_crit: 9.27652e-09.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 194260004
Best routing used a channel width factor of 8.


Average number of bends per net: 13.8545  Maximum # of bends: 45


The number of routed nets (nonglobal): 55
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 3832   Average net length: 69.6727
	Maximum net length: 265

Wirelength results in terms of physical segments:
	Total wiring segments used: 1992   Av. wire segments per net: 36.2182
	Maximum segments used by a net: 137


X - Directed channels:

j	max occ	av_occ		capacity
0	8	3.42424  	8
1	6	3.36364  	8
2	6	1.09091  	8
3	3	0.909091 	8
4	1	0.0303030	8
5	1	0.439394 	8
6	1	0.0454545	8
7	1	0.575758 	8
8	1	0.0757576	8
9	1	0.0303030	8
10	1	0.621212 	8
11	1	0.0151515	8
12	1	0.0303030	8
13	1	0.0151515	8
14	1	0.0303030	8
15	1	0.0303030	8
16	1	0.984848 	8
17	1	0.0151515	8
18	1	0.0454545	8
19	1	0.0454545	8
20	2	0.984848 	8
21	1	0.0151515	8
22	1	0.424242 	8
23	1	0.0454545	8
24	2	0.621212 	8
25	0	0.00000  	8
26	1	0.424242 	8
27	1	0.0151515	8
28	1	0.0454545	8
29	1	0.0454545	8
30	1	0.969697 	8
31	1	0.0151515	8
32	2	0.0454545	8
33	1	0.0303030	8
34	2	0.590909 	8
35	1	0.0303030	8
36	0	0.00000  	8
37	1	0.0151515	8
38	0	0.00000  	8
39	0	0.00000  	8
40	1	0.0303030	8
41	1	0.0151515	8
42	1	0.409091 	8
43	1	0.0303030	8
44	2	0.0757576	8
45	4	0.651515 	8
46	5	0.696970 	8
47	5	1.24242  	8
48	6	1.80303  	8
49	6	1.75758  	8
50	5	2.75758  	8
51	4	1.12121  	8
52	2	0.0757576	8
53	1	0.0303030	8
54	1	0.0303030	8
55	1	0.0454545	8
56	1	0.439394 	8
57	1	0.560606 	8
58	1	0.0151515	8
59	1	0.0454545	8
60	1	0.0454545	8
61	1	0.590909 	8
62	2	0.0757576	8
63	3	0.742424 	8
64	4	1.34848  	8
65	7	2.42424  	8
66	4	3.09091  	8

Y - Directed channels:

i	max occ	av_occ		capacity
0	5	2.30303  	8
1	4	0.924242 	8
2	5	0.863636 	8
3	3	0.287879 	8
4	2	0.106061 	8
5	1	0.106061 	8
6	1	0.0454545	8
7	1	0.0757576	8
8	1	0.0454545	8
9	2	0.0757576	8
10	2	0.0757576	8
11	2	0.0757576	8
12	2	0.0757576	8
13	1	0.0757576	8
14	2	0.0757576	8
15	1	0.0757576	8
16	1	0.0454545	8
17	2	0.106061 	8
18	1	0.0454545	8
19	2	0.0909091	8
20	1	0.0151515	8
21	2	0.0606061	8
22	1	0.0757576	8
23	2	0.0909091	8
24	2	0.0303030	8
25	5	0.196970 	8
26	4	0.227273 	8
27	5	1.93939  	8
28	6	1.74242  	8
29	4	0.818182 	8
30	4	0.242424 	8
31	2	0.0757576	8
32	1	0.0606061	8
33	1	0.0454545	8
34	1	0.0757576	8
35	1	0.0454545	8
36	1	0.0454545	8
37	1	0.0454545	8
38	1	0.0454545	8
39	1	0.0454545	8
40	1	0.0303030	8
41	1	0.0151515	8
42	0	0.00000  	8
43	1	0.0303030	8
44	1	0.0303030	8
45	2	0.106061 	8
46	1	0.0454545	8
47	1	0.0757576	8
48	1	0.0454545	8
49	1	0.0454545	8
50	1	0.0454545	8
51	2	0.0757576	8
52	1	0.0454545	8
53	1	0.0454545	8
54	1	0.0454545	8
55	1	0.0454545	8
56	2	0.0757576	8
57	1	0.0454545	8
58	2	0.106061 	8
59	1	0.0151515	8
60	2	0.0606061	8
61	1	0.136364 	8
62	2	0.0909091	8
63	4	1.16667  	8
64	6	2.24242  	8
65	7	1.81818  	8
66	7	3.78788  	8

Total Tracks in X-direction: 536  in Y-direction: 536

Logic Area (in minimum width transistor areas):
Total Logic Area: 1.3068e+08  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 4.58985e+06  Per logic tile: 1053.69

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.0555

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.0555

Critical Path: 9.05852e-09 (s)

Time elapsed (PLACE&ROUTE): 9053.764000 ms


Time elapsed (Fernando): 9053.785000 ms

