<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX78002 Peripheral Driver API: Register Offsets</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX78002 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX78002</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___c_s_i2___register___offsets.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Register Offsets<div class="ingroups"><a class="el" href="group__csi2.html">Camera Serial Interface 2 (CSI-2)</a> &raquo; <a class="el" href="group__csi2__registers.html">CSI2_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3f8ffc3e55a6341b269a1cbf1f608097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga3f8ffc3e55a6341b269a1cbf1f608097">MXC_R_CSI2_CFG_NUM_LANES</a>&#160;&#160;&#160;((uint32_t)0x00000000UL)</td></tr>
<tr class="separator:ga3f8ffc3e55a6341b269a1cbf1f608097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67accbe6266e9f44f9e4943bbfcdc2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gac67accbe6266e9f44f9e4943bbfcdc2d">MXC_R_CSI2_CFG_CLK_LANE_EN</a>&#160;&#160;&#160;((uint32_t)0x00000004UL)</td></tr>
<tr class="separator:gac67accbe6266e9f44f9e4943bbfcdc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf66de83eb33ac989c0ed8a6d3e8a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gadbf66de83eb33ac989c0ed8a6d3e8a5b">MXC_R_CSI2_CFG_DATA_LANE_EN</a>&#160;&#160;&#160;((uint32_t)0x00000008UL)</td></tr>
<tr class="separator:gadbf66de83eb33ac989c0ed8a6d3e8a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06feb3c1234742d6db5acdf53301d5a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga06feb3c1234742d6db5acdf53301d5a7">MXC_R_CSI2_CFG_FLUSH_COUNT</a>&#160;&#160;&#160;((uint32_t)0x0000000CUL)</td></tr>
<tr class="separator:ga06feb3c1234742d6db5acdf53301d5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd5c88aa64e201243fea36011a4e716c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gafd5c88aa64e201243fea36011a4e716c">MXC_R_CSI2_CFG_BIT_ERR</a>&#160;&#160;&#160;((uint32_t)0x00000010UL)</td></tr>
<tr class="separator:gafd5c88aa64e201243fea36011a4e716c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b8ad16b7cc4ac808357319abc70630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga60b8ad16b7cc4ac808357319abc70630">MXC_R_CSI2_IRQ_STATUS</a>&#160;&#160;&#160;((uint32_t)0x00000014UL)</td></tr>
<tr class="separator:ga60b8ad16b7cc4ac808357319abc70630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6fcdc181d9a83b327eb045b7018be9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gab6fcdc181d9a83b327eb045b7018be9b">MXC_R_CSI2_IRQ_ENABLE</a>&#160;&#160;&#160;((uint32_t)0x00000018UL)</td></tr>
<tr class="separator:gab6fcdc181d9a83b327eb045b7018be9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929be22e3bd8072758a09abf340d731d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga929be22e3bd8072758a09abf340d731d">MXC_R_CSI2_IRQ_CLR</a>&#160;&#160;&#160;((uint32_t)0x0000001CUL)</td></tr>
<tr class="separator:ga929be22e3bd8072758a09abf340d731d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68098ae2021de4c97878225c6f67550c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga68098ae2021de4c97878225c6f67550c">MXC_R_CSI2_ULPS_CLK_STATUS</a>&#160;&#160;&#160;((uint32_t)0x00000020UL)</td></tr>
<tr class="separator:ga68098ae2021de4c97878225c6f67550c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599cda2571ad0609a5c32accc777d739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga599cda2571ad0609a5c32accc777d739">MXC_R_CSI2_ULPS_STATUS</a>&#160;&#160;&#160;((uint32_t)0x00000024UL)</td></tr>
<tr class="separator:ga599cda2571ad0609a5c32accc777d739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7e1571a33f02b3841821940a1a97a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga22a7e1571a33f02b3841821940a1a97a">MXC_R_CSI2_ULPS_CLK_MARK_STATUS</a>&#160;&#160;&#160;((uint32_t)0x00000028UL)</td></tr>
<tr class="separator:ga22a7e1571a33f02b3841821940a1a97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97216803888ef9944c05d27e88151e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga97216803888ef9944c05d27e88151e32">MXC_R_CSI2_ULPS_MARK_STATUS</a>&#160;&#160;&#160;((uint32_t)0x0000002CUL)</td></tr>
<tr class="separator:ga97216803888ef9944c05d27e88151e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43628e1047c4a5f4bb5315769e3a97c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga43628e1047c4a5f4bb5315769e3a97c3">MXC_R_CSI2_PPI_ERRSOT_HS</a>&#160;&#160;&#160;((uint32_t)0x00000030UL)</td></tr>
<tr class="separator:ga43628e1047c4a5f4bb5315769e3a97c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2bfa800ac69c6a22a708da6a74c48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga3b2bfa800ac69c6a22a708da6a74c48a">MXC_R_CSI2_PPI_ERRSOTSYNC_HS</a>&#160;&#160;&#160;((uint32_t)0x00000034UL)</td></tr>
<tr class="separator:ga3b2bfa800ac69c6a22a708da6a74c48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601c09f75d17ed1de51e816e921df999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga601c09f75d17ed1de51e816e921df999">MXC_R_CSI2_PPI_ERRESC</a>&#160;&#160;&#160;((uint32_t)0x00000038UL)</td></tr>
<tr class="separator:ga601c09f75d17ed1de51e816e921df999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf583fdceb4da47eaecd5e2c413744a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaf583fdceb4da47eaecd5e2c413744a33">MXC_R_CSI2_PPI_ERRSYNCESC</a>&#160;&#160;&#160;((uint32_t)0x0000003CUL)</td></tr>
<tr class="separator:gaf583fdceb4da47eaecd5e2c413744a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae23e8fc31155338a4865524608ee91c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gae23e8fc31155338a4865524608ee91c7">MXC_R_CSI2_PPI_ERRCONTROL</a>&#160;&#160;&#160;((uint32_t)0x00000040UL)</td></tr>
<tr class="separator:gae23e8fc31155338a4865524608ee91c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b873424a052a9a834008cacda0abc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga60b873424a052a9a834008cacda0abc0">MXC_R_CSI2_CFG_CPHY_EN</a>&#160;&#160;&#160;((uint32_t)0x00000044UL)</td></tr>
<tr class="separator:ga60b873424a052a9a834008cacda0abc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac9a9a0e0640a9177c6ab249da972c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gacac9a9a0e0640a9177c6ab249da972c1">MXC_R_CSI2_CFG_PPI_16_EN</a>&#160;&#160;&#160;((uint32_t)0x00000048UL)</td></tr>
<tr class="separator:gacac9a9a0e0640a9177c6ab249da972c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5b94714396d4c950ad246fe2d8705c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga4a5b94714396d4c950ad246fe2d8705c">MXC_R_CSI2_CFG_PACKET_INTERFACE_EN</a>&#160;&#160;&#160;((uint32_t)0x0000004CUL)</td></tr>
<tr class="separator:ga4a5b94714396d4c950ad246fe2d8705c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9470ad1ae49611d423d9dae45a31084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaa9470ad1ae49611d423d9dae45a31084">MXC_R_CSI2_CFG_VCX_EN</a>&#160;&#160;&#160;((uint32_t)0x00000050UL)</td></tr>
<tr class="separator:gaa9470ad1ae49611d423d9dae45a31084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6942d85d7557b4def1ef1bb19b351065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga6942d85d7557b4def1ef1bb19b351065">MXC_R_CSI2_CFG_BYTE_DATA_FORMAT</a>&#160;&#160;&#160;((uint32_t)0x00000054UL)</td></tr>
<tr class="separator:ga6942d85d7557b4def1ef1bb19b351065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36b005843a617fd19801fddd9bc35e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaa36b005843a617fd19801fddd9bc35e5">MXC_R_CSI2_CFG_DISABLE_PAYLOAD_0</a>&#160;&#160;&#160;((uint32_t)0x00000058UL)</td></tr>
<tr class="separator:gaa36b005843a617fd19801fddd9bc35e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452d82e6350ceb63b0bd5341e0d72dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga452d82e6350ceb63b0bd5341e0d72dcd">MXC_R_CSI2_CFG_DISABLE_PAYLOAD_1</a>&#160;&#160;&#160;((uint32_t)0x0000005CUL)</td></tr>
<tr class="separator:ga452d82e6350ceb63b0bd5341e0d72dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e2adab446d1047c01d2f01789fb2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gae7e2adab446d1047c01d2f01789fb2e0">MXC_R_CSI2_CFG_VID_IGNORE_VC</a>&#160;&#160;&#160;((uint32_t)0x00000080UL)</td></tr>
<tr class="separator:gae7e2adab446d1047c01d2f01789fb2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6843c04a93d6235c063ca6c5a19ae61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga6843c04a93d6235c063ca6c5a19ae61b">MXC_R_CSI2_CFG_VID_VC</a>&#160;&#160;&#160;((uint32_t)0x00000084UL)</td></tr>
<tr class="separator:ga6843c04a93d6235c063ca6c5a19ae61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00242742acd41872a3d873bd0775ea61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga00242742acd41872a3d873bd0775ea61">MXC_R_CSI2_CFG_P_FIFO_SEND_LEVEL</a>&#160;&#160;&#160;((uint32_t)0x00000088UL)</td></tr>
<tr class="separator:ga00242742acd41872a3d873bd0775ea61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c548b8701b7ced1cf6ea20ea85c2ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga63c548b8701b7ced1cf6ea20ea85c2ff">MXC_R_CSI2_CFG_VID_VSYNC</a>&#160;&#160;&#160;((uint32_t)0x0000008CUL)</td></tr>
<tr class="separator:ga63c548b8701b7ced1cf6ea20ea85c2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf7ab14c783439a62b1ebf154b0159e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga1bf7ab14c783439a62b1ebf154b0159e">MXC_R_CSI2_CFG_VID_HSYNC_FP</a>&#160;&#160;&#160;((uint32_t)0x00000090UL)</td></tr>
<tr class="separator:ga1bf7ab14c783439a62b1ebf154b0159e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f95f2f1ea2a3e941d758f76cb250c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga5f95f2f1ea2a3e941d758f76cb250c56">MXC_R_CSI2_CFG_VID_HSYNC</a>&#160;&#160;&#160;((uint32_t)0x00000094UL)</td></tr>
<tr class="separator:ga5f95f2f1ea2a3e941d758f76cb250c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ecbacd0c02fb53c1267dd258e2aa543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga5ecbacd0c02fb53c1267dd258e2aa543">MXC_R_CSI2_CFG_VID_HSYNC_BP</a>&#160;&#160;&#160;((uint32_t)0x00000098UL)</td></tr>
<tr class="separator:ga5ecbacd0c02fb53c1267dd258e2aa543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a81a364116fdeb16f0593e9318caba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga0a81a364116fdeb16f0593e9318caba9">MXC_R_CSI2_CFG_DATABUS16_SEL</a>&#160;&#160;&#160;((uint32_t)0x00000400UL)</td></tr>
<tr class="separator:ga0a81a364116fdeb16f0593e9318caba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a940cb3942777938dba3cc043a4efd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga2a940cb3942777938dba3cc043a4efd2">MXC_R_CSI2_CFG_D0_SWAP_SEL</a>&#160;&#160;&#160;((uint32_t)0x00000404UL)</td></tr>
<tr class="separator:ga2a940cb3942777938dba3cc043a4efd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92583be78db07ee6dc71b55e14bfd3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga92583be78db07ee6dc71b55e14bfd3a2">MXC_R_CSI2_CFG_D1_SWAP_SEL</a>&#160;&#160;&#160;((uint32_t)0x00000408UL)</td></tr>
<tr class="separator:ga92583be78db07ee6dc71b55e14bfd3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d9e0d4f690038ac8821b22341fcc69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga86d9e0d4f690038ac8821b22341fcc69">MXC_R_CSI2_CFG_D2_SWAP_SEL</a>&#160;&#160;&#160;((uint32_t)0x0000040CUL)</td></tr>
<tr class="separator:ga86d9e0d4f690038ac8821b22341fcc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2102241d06b070ad762b3a1d49a50ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga2102241d06b070ad762b3a1d49a50ec8">MXC_R_CSI2_CFG_D3_SWAP_SEL</a>&#160;&#160;&#160;((uint32_t)0x00000410UL)</td></tr>
<tr class="separator:ga2102241d06b070ad762b3a1d49a50ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace0956f22c988be469aba64c841cfee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gace0956f22c988be469aba64c841cfee4">MXC_R_CSI2_CFG_C0_SWAP_SEL</a>&#160;&#160;&#160;((uint32_t)0x00000414UL)</td></tr>
<tr class="separator:gace0956f22c988be469aba64c841cfee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac76c403359aac500528bcb1cd3d2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga5ac76c403359aac500528bcb1cd3d2d3">MXC_R_CSI2_CFG_DPDN_SWAP</a>&#160;&#160;&#160;((uint32_t)0x00000418UL)</td></tr>
<tr class="separator:ga5ac76c403359aac500528bcb1cd3d2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72687e2cd6c71de289e7af062f414f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga72687e2cd6c71de289e7af062f414f06">MXC_R_CSI2_RG_CFGCLK_1US_CNT</a>&#160;&#160;&#160;((uint32_t)0x0000041CUL)</td></tr>
<tr class="separator:ga72687e2cd6c71de289e7af062f414f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e0e2b70e98b903b032a4c49f98baf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga42e0e2b70e98b903b032a4c49f98baf0">MXC_R_CSI2_RG_HSRX_CLK_PRE_TIME_GRP0</a>&#160;&#160;&#160;((uint32_t)0x00000420UL)</td></tr>
<tr class="separator:ga42e0e2b70e98b903b032a4c49f98baf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca5297a891ed13c2d06208a58b985ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga9ca5297a891ed13c2d06208a58b985ef">MXC_R_CSI2_RG_HSRX_DATA_PRE_TIME_GRP0</a>&#160;&#160;&#160;((uint32_t)0x00000424UL)</td></tr>
<tr class="separator:ga9ca5297a891ed13c2d06208a58b985ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeba6b12f4e9a909b612fcb1293dd8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaeeba6b12f4e9a909b612fcb1293dd8d4">MXC_R_CSI2_RESET_DESKEW</a>&#160;&#160;&#160;((uint32_t)0x00000428UL)</td></tr>
<tr class="separator:gaeeba6b12f4e9a909b612fcb1293dd8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9a26be5998cb768b1aa7249d5699bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga4a9a26be5998cb768b1aa7249d5699bd">MXC_R_CSI2_PMA_RDY</a>&#160;&#160;&#160;((uint32_t)0x0000042CUL)</td></tr>
<tr class="separator:ga4a9a26be5998cb768b1aa7249d5699bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d5a35e7e9f163d3395dd4a3f225fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaa0d5a35e7e9f163d3395dd4a3f225fd0">MXC_R_CSI2_XCFGI_DW00</a>&#160;&#160;&#160;((uint32_t)0x00000430UL)</td></tr>
<tr class="separator:gaa0d5a35e7e9f163d3395dd4a3f225fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6caa663fbd0eb1f42d9fd8583ea3b6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga6caa663fbd0eb1f42d9fd8583ea3b6c0">MXC_R_CSI2_XCFGI_DW01</a>&#160;&#160;&#160;((uint32_t)0x00000434UL)</td></tr>
<tr class="separator:ga6caa663fbd0eb1f42d9fd8583ea3b6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792d5ff34922889f9dcc9b583bdcce8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga792d5ff34922889f9dcc9b583bdcce8c">MXC_R_CSI2_XCFGI_DW02</a>&#160;&#160;&#160;((uint32_t)0x00000438UL)</td></tr>
<tr class="separator:ga792d5ff34922889f9dcc9b583bdcce8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66960731bdf7fc47023a166a7c05f9f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga66960731bdf7fc47023a166a7c05f9f9">MXC_R_CSI2_XCFGI_DW03</a>&#160;&#160;&#160;((uint32_t)0x0000043CUL)</td></tr>
<tr class="separator:ga66960731bdf7fc47023a166a7c05f9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5355416167198399aae7e0dadca5515e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga5355416167198399aae7e0dadca5515e">MXC_R_CSI2_XCFGI_DW04</a>&#160;&#160;&#160;((uint32_t)0x00000440UL)</td></tr>
<tr class="separator:ga5355416167198399aae7e0dadca5515e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6156c00644a8ac067fda7116396c83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaf6156c00644a8ac067fda7116396c83c">MXC_R_CSI2_XCFGI_DW05</a>&#160;&#160;&#160;((uint32_t)0x00000444UL)</td></tr>
<tr class="separator:gaf6156c00644a8ac067fda7116396c83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27c04f6225ad8ee599a36ee02d1f6556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga27c04f6225ad8ee599a36ee02d1f6556">MXC_R_CSI2_XCFGI_DW06</a>&#160;&#160;&#160;((uint32_t)0x00000448UL)</td></tr>
<tr class="separator:ga27c04f6225ad8ee599a36ee02d1f6556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c2cdf75db3ea07e996261e0e9722ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga53c2cdf75db3ea07e996261e0e9722ec">MXC_R_CSI2_XCFGI_DW07</a>&#160;&#160;&#160;((uint32_t)0x0000044CUL)</td></tr>
<tr class="separator:ga53c2cdf75db3ea07e996261e0e9722ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc378c4c6203e51eb5d6549e29d5765d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gabc378c4c6203e51eb5d6549e29d5765d">MXC_R_CSI2_XCFGI_DW08</a>&#160;&#160;&#160;((uint32_t)0x00000450UL)</td></tr>
<tr class="separator:gabc378c4c6203e51eb5d6549e29d5765d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc487d393ac5f50f8a8255bd40ccd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga9fc487d393ac5f50f8a8255bd40ccd3e">MXC_R_CSI2_XCFGI_DW09</a>&#160;&#160;&#160;((uint32_t)0x00000454UL)</td></tr>
<tr class="separator:ga9fc487d393ac5f50f8a8255bd40ccd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5ca879bb43cc7bf07fa3364a608a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga6a5ca879bb43cc7bf07fa3364a608a17">MXC_R_CSI2_XCFGI_DW0A</a>&#160;&#160;&#160;((uint32_t)0x00000458UL)</td></tr>
<tr class="separator:ga6a5ca879bb43cc7bf07fa3364a608a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cc6c3bc7bba14d59560f03f7b43b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga21cc6c3bc7bba14d59560f03f7b43b2b">MXC_R_CSI2_XCFGI_DW0B</a>&#160;&#160;&#160;((uint32_t)0x0000045CUL)</td></tr>
<tr class="separator:ga21cc6c3bc7bba14d59560f03f7b43b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b517d747dc6f84bc186e079359783f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaf6b517d747dc6f84bc186e079359783f">MXC_R_CSI2_XCFGI_DW0C</a>&#160;&#160;&#160;((uint32_t)0x00000460UL)</td></tr>
<tr class="separator:gaf6b517d747dc6f84bc186e079359783f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b75031ace04dc04b80b0a5352d19c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga4b75031ace04dc04b80b0a5352d19c63">MXC_R_CSI2_XCFGI_DW0D</a>&#160;&#160;&#160;((uint32_t)0x00000464UL)</td></tr>
<tr class="separator:ga4b75031ace04dc04b80b0a5352d19c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63411fd6bedd62804cc4308f059a0c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga63411fd6bedd62804cc4308f059a0c97">MXC_R_CSI2_GPIO_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000468UL)</td></tr>
<tr class="separator:ga63411fd6bedd62804cc4308f059a0c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c8d14157c8879416d3a5957413c8ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga2c8d14157c8879416d3a5957413c8ee4">MXC_R_CSI2_GPIO_DP_IE</a>&#160;&#160;&#160;((uint32_t)0x0000046CUL)</td></tr>
<tr class="separator:ga2c8d14157c8879416d3a5957413c8ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cf303580114ef905c123bcd61e2804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga17cf303580114ef905c123bcd61e2804">MXC_R_CSI2_GPIO_DN_IE</a>&#160;&#160;&#160;((uint32_t)0x00000470UL)</td></tr>
<tr class="separator:ga17cf303580114ef905c123bcd61e2804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0143aa823934b4b91ecd62dedce730bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga0143aa823934b4b91ecd62dedce730bc">MXC_R_CSI2_GPIO_DP_C</a>&#160;&#160;&#160;((uint32_t)0x00000474UL)</td></tr>
<tr class="separator:ga0143aa823934b4b91ecd62dedce730bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadfe5f013da2c70dd7a060da3cf5eb0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaadfe5f013da2c70dd7a060da3cf5eb0a">MXC_R_CSI2_GPIO_DN_C</a>&#160;&#160;&#160;((uint32_t)0x00000478UL)</td></tr>
<tr class="separator:gaadfe5f013da2c70dd7a060da3cf5eb0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48539c0684e1a1b7f35ea1d6ff5982f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga48539c0684e1a1b7f35ea1d6ff5982f8">MXC_R_CSI2_VCONTROL</a>&#160;&#160;&#160;((uint32_t)0x0000047CUL)</td></tr>
<tr class="separator:ga48539c0684e1a1b7f35ea1d6ff5982f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf578afdf84ed218dffef6e749c021f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaf578afdf84ed218dffef6e749c021f23">MXC_R_CSI2_MPSOV1</a>&#160;&#160;&#160;((uint32_t)0x00000480UL)</td></tr>
<tr class="separator:gaf578afdf84ed218dffef6e749c021f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5366ee02907071ff0e6daa35ac9fc294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga5366ee02907071ff0e6daa35ac9fc294">MXC_R_CSI2_MPSOV2</a>&#160;&#160;&#160;((uint32_t)0x00000484UL)</td></tr>
<tr class="separator:ga5366ee02907071ff0e6daa35ac9fc294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2bfe2e21f82ecb24d2b4131edfc8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga9d2bfe2e21f82ecb24d2b4131edfc8e8">MXC_R_CSI2_MPSOV3</a>&#160;&#160;&#160;((uint32_t)0x00000488UL)</td></tr>
<tr class="separator:ga9d2bfe2e21f82ecb24d2b4131edfc8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9244cef97322bce51e7b6fdd581405bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga9244cef97322bce51e7b6fdd581405bd">MXC_R_CSI2_RG_CDRX_DSIRX_EN</a>&#160;&#160;&#160;((uint32_t)0x00000490UL)</td></tr>
<tr class="separator:ga9244cef97322bce51e7b6fdd581405bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6127996b71e74258138985c4c05351ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga6127996b71e74258138985c4c05351ed">MXC_R_CSI2_RG_CDRX_L012_SUBLVDS_EN</a>&#160;&#160;&#160;((uint32_t)0x00000494UL)</td></tr>
<tr class="separator:ga6127996b71e74258138985c4c05351ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da162b8199485f6e5272773b370e16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga7da162b8199485f6e5272773b370e16b">MXC_R_CSI2_RG_CDRX_L012_HSRT_CTRL</a>&#160;&#160;&#160;((uint32_t)0x00000498UL)</td></tr>
<tr class="separator:ga7da162b8199485f6e5272773b370e16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba93f27a2d95b86e0a0be24b1a4e1000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaba93f27a2d95b86e0a0be24b1a4e1000">MXC_R_CSI2_RG_CDRX_BISTHS_PLL_EN</a>&#160;&#160;&#160;((uint32_t)0x0000049CUL)</td></tr>
<tr class="separator:gaba93f27a2d95b86e0a0be24b1a4e1000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4c992a8c2e940d35549c58d9868f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaea4c992a8c2e940d35549c58d9868f3b">MXC_R_CSI2_RG_CDRX_BISTHS_PLL_PRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x000004A0UL)</td></tr>
<tr class="separator:gaea4c992a8c2e940d35549c58d9868f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e08852844bb015b2021ee387571437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga64e08852844bb015b2021ee387571437">MXC_R_CSI2_RG_CDRX_BISTHS_PLL_FBK_INT</a>&#160;&#160;&#160;((uint32_t)0x000004A4UL)</td></tr>
<tr class="separator:ga64e08852844bb015b2021ee387571437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4327e48565e822e0f3240f878fe76692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga4327e48565e822e0f3240f878fe76692">MXC_R_CSI2_DBG1_MUX_SEL</a>&#160;&#160;&#160;((uint32_t)0x000004A8UL)</td></tr>
<tr class="separator:ga4327e48565e822e0f3240f878fe76692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50530cb649b5b1617fa51f0514e27977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga50530cb649b5b1617fa51f0514e27977">MXC_R_CSI2_DBG2_MUX_SEL</a>&#160;&#160;&#160;((uint32_t)0x000004ACUL)</td></tr>
<tr class="separator:ga50530cb649b5b1617fa51f0514e27977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9deaa6614d6db3f8dc60fecea368319d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga9deaa6614d6db3f8dc60fecea368319d">MXC_R_CSI2_DBG1_MUX_DOUT</a>&#160;&#160;&#160;((uint32_t)0x000004B0UL)</td></tr>
<tr class="separator:ga9deaa6614d6db3f8dc60fecea368319d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c1249aa55f78234ad19e22c63fb62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga36c1249aa55f78234ad19e22c63fb62d">MXC_R_CSI2_DBG2_MUX_DOUT</a>&#160;&#160;&#160;((uint32_t)0x000004B4UL)</td></tr>
<tr class="separator:ga36c1249aa55f78234ad19e22c63fb62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32b428ee77f84b2e9ab83ca7482ed79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaf32b428ee77f84b2e9ab83ca7482ed79">MXC_R_CSI2_AON_POWER_READY_N</a>&#160;&#160;&#160;((uint32_t)0x000004B8UL)</td></tr>
<tr class="separator:gaf32b428ee77f84b2e9ab83ca7482ed79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eed9cb422d021afb2950c0a519bd8e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga8eed9cb422d021afb2950c0a519bd8e3">MXC_R_CSI2_DPHY_RST_N</a>&#160;&#160;&#160;((uint32_t)0x000004BCUL)</td></tr>
<tr class="separator:ga8eed9cb422d021afb2950c0a519bd8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cfd5ae7af7846ed6727558f4b98812d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga7cfd5ae7af7846ed6727558f4b98812d">MXC_R_CSI2_RXBYTECLKHS_INV</a>&#160;&#160;&#160;((uint32_t)0x000004C0UL)</td></tr>
<tr class="separator:ga7cfd5ae7af7846ed6727558f4b98812d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a28b462684a4fae728ceda1bb65b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga02a28b462684a4fae728ceda1bb65b0b">MXC_R_CSI2_VFIFO_CFG0</a>&#160;&#160;&#160;((uint32_t)0x00000500UL)</td></tr>
<tr class="separator:ga02a28b462684a4fae728ceda1bb65b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c43f7a635a31a7ee6ba7aaec3446d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga7c43f7a635a31a7ee6ba7aaec3446d25">MXC_R_CSI2_VFIFO_CFG1</a>&#160;&#160;&#160;((uint32_t)0x00000504UL)</td></tr>
<tr class="separator:ga7c43f7a635a31a7ee6ba7aaec3446d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67cc25e7de3db34e04d6555e1194e321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga67cc25e7de3db34e04d6555e1194e321">MXC_R_CSI2_VFIFO_CTRL</a>&#160;&#160;&#160;((uint32_t)0x00000508UL)</td></tr>
<tr class="separator:ga67cc25e7de3db34e04d6555e1194e321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72f3102cf7537948771552f28491561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gac72f3102cf7537948771552f28491561">MXC_R_CSI2_VFIFO_STS</a>&#160;&#160;&#160;((uint32_t)0x0000050CUL)</td></tr>
<tr class="separator:gac72f3102cf7537948771552f28491561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca9e21f93985331350afbf77caaf322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaeca9e21f93985331350afbf77caaf322">MXC_R_CSI2_VFIFO_LINE_NUM</a>&#160;&#160;&#160;((uint32_t)0x00000510UL)</td></tr>
<tr class="separator:gaeca9e21f93985331350afbf77caaf322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c82ba061b32307644d6aa58a445a05d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga7c82ba061b32307644d6aa58a445a05d">MXC_R_CSI2_VFIFO_PIXEL_NUM</a>&#160;&#160;&#160;((uint32_t)0x00000514UL)</td></tr>
<tr class="separator:ga7c82ba061b32307644d6aa58a445a05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75a3d4468cd5b5d9c7272d6c7236403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gac75a3d4468cd5b5d9c7272d6c7236403">MXC_R_CSI2_VFIFO_LINE_CNT</a>&#160;&#160;&#160;((uint32_t)0x00000518UL)</td></tr>
<tr class="separator:gac75a3d4468cd5b5d9c7272d6c7236403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429e3bce83296303cc381f7316291f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga429e3bce83296303cc381f7316291f4b">MXC_R_CSI2_VFIFO_PIXEL_CNT</a>&#160;&#160;&#160;((uint32_t)0x0000051CUL)</td></tr>
<tr class="separator:ga429e3bce83296303cc381f7316291f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3796edceba123ec649bd9fe93a275ac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga3796edceba123ec649bd9fe93a275ac1">MXC_R_CSI2_VFIFO_FRAME_STS</a>&#160;&#160;&#160;((uint32_t)0x00000520UL)</td></tr>
<tr class="separator:ga3796edceba123ec649bd9fe93a275ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80b09c5f1fb2a7bdb584c9ab5147e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaf80b09c5f1fb2a7bdb584c9ab5147e1e">MXC_R_CSI2_VFIFO_RAW_CTRL</a>&#160;&#160;&#160;((uint32_t)0x00000524UL)</td></tr>
<tr class="separator:gaf80b09c5f1fb2a7bdb584c9ab5147e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae746cf58d5033553464291158660a2a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gae746cf58d5033553464291158660a2a9">MXC_R_CSI2_VFIFO_RAW_BUF0_ADDR</a>&#160;&#160;&#160;((uint32_t)0x00000528UL)</td></tr>
<tr class="separator:gae746cf58d5033553464291158660a2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e725af761099924974b87af3832c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gad5e725af761099924974b87af3832c4e">MXC_R_CSI2_VFIFO_RAW_BUF1_ADDR</a>&#160;&#160;&#160;((uint32_t)0x0000052CUL)</td></tr>
<tr class="separator:gad5e725af761099924974b87af3832c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb04c226e499b81e8811dac165bf369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga4cb04c226e499b81e8811dac165bf369">MXC_R_CSI2_VFIFO_AHBM_CTRL</a>&#160;&#160;&#160;((uint32_t)0x00000530UL)</td></tr>
<tr class="separator:ga4cb04c226e499b81e8811dac165bf369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899d87ddf109687d917fbc0bc7e247ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga899d87ddf109687d917fbc0bc7e247ca">MXC_R_CSI2_VFIFO_AHBM_STS</a>&#160;&#160;&#160;((uint32_t)0x00000534UL)</td></tr>
<tr class="separator:ga899d87ddf109687d917fbc0bc7e247ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e948211cd7bfd9e0af1f20155872d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gac4e948211cd7bfd9e0af1f20155872d9">MXC_R_CSI2_VFIFO_AHBM_START_ADDR</a>&#160;&#160;&#160;((uint32_t)0x00000538UL)</td></tr>
<tr class="separator:gac4e948211cd7bfd9e0af1f20155872d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a5bd5e507a28d36260435e5f56b16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga57a5bd5e507a28d36260435e5f56b16d">MXC_R_CSI2_VFIFO_AHBM_ADDR_RANGE</a>&#160;&#160;&#160;((uint32_t)0x0000053CUL)</td></tr>
<tr class="separator:ga57a5bd5e507a28d36260435e5f56b16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ebf175fe56b868440a214445169556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga62ebf175fe56b868440a214445169556">MXC_R_CSI2_VFIFO_AHBM_MAX_TRANS</a>&#160;&#160;&#160;((uint32_t)0x00000540UL)</td></tr>
<tr class="separator:ga62ebf175fe56b868440a214445169556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2cea56411bdc4a96c25eda1fffa96ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gab2cea56411bdc4a96c25eda1fffa96ce">MXC_R_CSI2_VFIFO_AHBM_TRANS_CNT</a>&#160;&#160;&#160;((uint32_t)0x00000544UL)</td></tr>
<tr class="separator:gab2cea56411bdc4a96c25eda1fffa96ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9d46d5bfe850ed817e20ee362fb1d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaaf9d46d5bfe850ed817e20ee362fb1d6">MXC_R_CSI2_RX_EINT_VFF_IE</a>&#160;&#160;&#160;((uint32_t)0x00000600UL)</td></tr>
<tr class="separator:gaaf9d46d5bfe850ed817e20ee362fb1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225a0f227d71ff30d53558b30f8bb432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga225a0f227d71ff30d53558b30f8bb432">MXC_R_CSI2_RX_EINT_VFF_IF</a>&#160;&#160;&#160;((uint32_t)0x00000604UL)</td></tr>
<tr class="separator:ga225a0f227d71ff30d53558b30f8bb432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de325ebd12325b25ab8c5ee9d1d42c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga6de325ebd12325b25ab8c5ee9d1d42c8">MXC_R_CSI2_RX_EINT_PPI_IE</a>&#160;&#160;&#160;((uint32_t)0x00000608UL)</td></tr>
<tr class="separator:ga6de325ebd12325b25ab8c5ee9d1d42c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906227c283ca29594260dfb42f7b657d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga906227c283ca29594260dfb42f7b657d">MXC_R_CSI2_RX_EINT_PPI_IF</a>&#160;&#160;&#160;((uint32_t)0x0000060CUL)</td></tr>
<tr class="separator:ga906227c283ca29594260dfb42f7b657d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4a3a5a86c4633424c4808f9378fe30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaec4a3a5a86c4633424c4808f9378fe30">MXC_R_CSI2_RX_EINT_CTRL_IE</a>&#160;&#160;&#160;((uint32_t)0x00000610UL)</td></tr>
<tr class="separator:gaec4a3a5a86c4633424c4808f9378fe30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14b97aa877bdafed19b92173261a185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#gaa14b97aa877bdafed19b92173261a185">MXC_R_CSI2_RX_EINT_CTRL_IF</a>&#160;&#160;&#160;((uint32_t)0x00000614UL)</td></tr>
<tr class="separator:gaa14b97aa877bdafed19b92173261a185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99622134f0d61d09196c2a2a02196911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga99622134f0d61d09196c2a2a02196911">MXC_R_CSI2_PPI_STOPSTATE</a>&#160;&#160;&#160;((uint32_t)0x00000700UL)</td></tr>
<tr class="separator:ga99622134f0d61d09196c2a2a02196911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a2195282b3644d109efa8e19643299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_i2___register___offsets.html#ga61a2195282b3644d109efa8e19643299">MXC_R_CSI2_PPI_TURNAROUND_CFG</a>&#160;&#160;&#160;((uint32_t)0x00000704UL)</td></tr>
<tr class="separator:ga61a2195282b3644d109efa8e19643299"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>CSI2 Peripheral Register Offsets from the CSI2 Base Peripheral Address. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf32b428ee77f84b2e9ab83ca7482ed79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf32b428ee77f84b2e9ab83ca7482ed79">&#9670;&nbsp;</a></span>MXC_R_CSI2_AON_POWER_READY_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_AON_POWER_READY_N&#160;&#160;&#160;((uint32_t)0x000004B8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x04B8</code> </p>

</div>
</div>
<a id="gafd5c88aa64e201243fea36011a4e716c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd5c88aa64e201243fea36011a4e716c">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_BIT_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_BIT_ERR&#160;&#160;&#160;((uint32_t)0x00000010UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0010</code> </p>

</div>
</div>
<a id="ga6942d85d7557b4def1ef1bb19b351065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6942d85d7557b4def1ef1bb19b351065">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_BYTE_DATA_FORMAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_BYTE_DATA_FORMAT&#160;&#160;&#160;((uint32_t)0x00000054UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0054</code> </p>

</div>
</div>
<a id="gace0956f22c988be469aba64c841cfee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace0956f22c988be469aba64c841cfee4">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_C0_SWAP_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_C0_SWAP_SEL&#160;&#160;&#160;((uint32_t)0x00000414UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0414</code> </p>

</div>
</div>
<a id="gac67accbe6266e9f44f9e4943bbfcdc2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac67accbe6266e9f44f9e4943bbfcdc2d">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_CLK_LANE_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_CLK_LANE_EN&#160;&#160;&#160;((uint32_t)0x00000004UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0004</code> </p>

</div>
</div>
<a id="ga60b873424a052a9a834008cacda0abc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60b873424a052a9a834008cacda0abc0">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_CPHY_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_CPHY_EN&#160;&#160;&#160;((uint32_t)0x00000044UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0044</code> </p>

</div>
</div>
<a id="ga2a940cb3942777938dba3cc043a4efd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a940cb3942777938dba3cc043a4efd2">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_D0_SWAP_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_D0_SWAP_SEL&#160;&#160;&#160;((uint32_t)0x00000404UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0404</code> </p>

</div>
</div>
<a id="ga92583be78db07ee6dc71b55e14bfd3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92583be78db07ee6dc71b55e14bfd3a2">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_D1_SWAP_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_D1_SWAP_SEL&#160;&#160;&#160;((uint32_t)0x00000408UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0408</code> </p>

</div>
</div>
<a id="ga86d9e0d4f690038ac8821b22341fcc69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86d9e0d4f690038ac8821b22341fcc69">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_D2_SWAP_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_D2_SWAP_SEL&#160;&#160;&#160;((uint32_t)0x0000040CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x040C</code> </p>

</div>
</div>
<a id="ga2102241d06b070ad762b3a1d49a50ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2102241d06b070ad762b3a1d49a50ec8">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_D3_SWAP_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_D3_SWAP_SEL&#160;&#160;&#160;((uint32_t)0x00000410UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0410</code> </p>

</div>
</div>
<a id="gadbf66de83eb33ac989c0ed8a6d3e8a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbf66de83eb33ac989c0ed8a6d3e8a5b">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_DATA_LANE_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_DATA_LANE_EN&#160;&#160;&#160;((uint32_t)0x00000008UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0008</code> </p>

</div>
</div>
<a id="ga0a81a364116fdeb16f0593e9318caba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a81a364116fdeb16f0593e9318caba9">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_DATABUS16_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_DATABUS16_SEL&#160;&#160;&#160;((uint32_t)0x00000400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0400</code> </p>

</div>
</div>
<a id="gaa36b005843a617fd19801fddd9bc35e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa36b005843a617fd19801fddd9bc35e5">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_DISABLE_PAYLOAD_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_DISABLE_PAYLOAD_0&#160;&#160;&#160;((uint32_t)0x00000058UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0058</code> </p>

</div>
</div>
<a id="ga452d82e6350ceb63b0bd5341e0d72dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga452d82e6350ceb63b0bd5341e0d72dcd">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_DISABLE_PAYLOAD_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_DISABLE_PAYLOAD_1&#160;&#160;&#160;((uint32_t)0x0000005CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x005C</code> </p>

</div>
</div>
<a id="ga5ac76c403359aac500528bcb1cd3d2d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ac76c403359aac500528bcb1cd3d2d3">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_DPDN_SWAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_DPDN_SWAP&#160;&#160;&#160;((uint32_t)0x00000418UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0418</code> </p>

</div>
</div>
<a id="ga06feb3c1234742d6db5acdf53301d5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06feb3c1234742d6db5acdf53301d5a7">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_FLUSH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_FLUSH_COUNT&#160;&#160;&#160;((uint32_t)0x0000000CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x000C</code> </p>

</div>
</div>
<a id="ga3f8ffc3e55a6341b269a1cbf1f608097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f8ffc3e55a6341b269a1cbf1f608097">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_NUM_LANES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_NUM_LANES&#160;&#160;&#160;((uint32_t)0x00000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0000</code> </p>

</div>
</div>
<a id="ga00242742acd41872a3d873bd0775ea61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00242742acd41872a3d873bd0775ea61">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_P_FIFO_SEND_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_P_FIFO_SEND_LEVEL&#160;&#160;&#160;((uint32_t)0x00000088UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0088</code> </p>

</div>
</div>
<a id="ga4a5b94714396d4c950ad246fe2d8705c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a5b94714396d4c950ad246fe2d8705c">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_PACKET_INTERFACE_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_PACKET_INTERFACE_EN&#160;&#160;&#160;((uint32_t)0x0000004CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x004C</code> </p>

</div>
</div>
<a id="gacac9a9a0e0640a9177c6ab249da972c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacac9a9a0e0640a9177c6ab249da972c1">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_PPI_16_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_PPI_16_EN&#160;&#160;&#160;((uint32_t)0x00000048UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0048</code> </p>

</div>
</div>
<a id="gaa9470ad1ae49611d423d9dae45a31084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9470ad1ae49611d423d9dae45a31084">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_VCX_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_VCX_EN&#160;&#160;&#160;((uint32_t)0x00000050UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0050</code> </p>

</div>
</div>
<a id="ga5f95f2f1ea2a3e941d758f76cb250c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f95f2f1ea2a3e941d758f76cb250c56">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_VID_HSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_VID_HSYNC&#160;&#160;&#160;((uint32_t)0x00000094UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0094</code> </p>

</div>
</div>
<a id="ga5ecbacd0c02fb53c1267dd258e2aa543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ecbacd0c02fb53c1267dd258e2aa543">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_VID_HSYNC_BP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_VID_HSYNC_BP&#160;&#160;&#160;((uint32_t)0x00000098UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0098</code> </p>

</div>
</div>
<a id="ga1bf7ab14c783439a62b1ebf154b0159e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bf7ab14c783439a62b1ebf154b0159e">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_VID_HSYNC_FP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_VID_HSYNC_FP&#160;&#160;&#160;((uint32_t)0x00000090UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0090</code> </p>

</div>
</div>
<a id="gae7e2adab446d1047c01d2f01789fb2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7e2adab446d1047c01d2f01789fb2e0">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_VID_IGNORE_VC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_VID_IGNORE_VC&#160;&#160;&#160;((uint32_t)0x00000080UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0080</code> </p>

</div>
</div>
<a id="ga6843c04a93d6235c063ca6c5a19ae61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6843c04a93d6235c063ca6c5a19ae61b">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_VID_VC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_VID_VC&#160;&#160;&#160;((uint32_t)0x00000084UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0084</code> </p>

</div>
</div>
<a id="ga63c548b8701b7ced1cf6ea20ea85c2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63c548b8701b7ced1cf6ea20ea85c2ff">&#9670;&nbsp;</a></span>MXC_R_CSI2_CFG_VID_VSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_CFG_VID_VSYNC&#160;&#160;&#160;((uint32_t)0x0000008CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x008C</code> </p>

</div>
</div>
<a id="ga9deaa6614d6db3f8dc60fecea368319d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9deaa6614d6db3f8dc60fecea368319d">&#9670;&nbsp;</a></span>MXC_R_CSI2_DBG1_MUX_DOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_DBG1_MUX_DOUT&#160;&#160;&#160;((uint32_t)0x000004B0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x04B0</code> </p>

</div>
</div>
<a id="ga4327e48565e822e0f3240f878fe76692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4327e48565e822e0f3240f878fe76692">&#9670;&nbsp;</a></span>MXC_R_CSI2_DBG1_MUX_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_DBG1_MUX_SEL&#160;&#160;&#160;((uint32_t)0x000004A8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x04A8</code> </p>

</div>
</div>
<a id="ga36c1249aa55f78234ad19e22c63fb62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36c1249aa55f78234ad19e22c63fb62d">&#9670;&nbsp;</a></span>MXC_R_CSI2_DBG2_MUX_DOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_DBG2_MUX_DOUT&#160;&#160;&#160;((uint32_t)0x000004B4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x04B4</code> </p>

</div>
</div>
<a id="ga50530cb649b5b1617fa51f0514e27977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50530cb649b5b1617fa51f0514e27977">&#9670;&nbsp;</a></span>MXC_R_CSI2_DBG2_MUX_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_DBG2_MUX_SEL&#160;&#160;&#160;((uint32_t)0x000004ACUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x04AC</code> </p>

</div>
</div>
<a id="ga8eed9cb422d021afb2950c0a519bd8e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eed9cb422d021afb2950c0a519bd8e3">&#9670;&nbsp;</a></span>MXC_R_CSI2_DPHY_RST_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_DPHY_RST_N&#160;&#160;&#160;((uint32_t)0x000004BCUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x04BC</code> </p>

</div>
</div>
<a id="gaadfe5f013da2c70dd7a060da3cf5eb0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadfe5f013da2c70dd7a060da3cf5eb0a">&#9670;&nbsp;</a></span>MXC_R_CSI2_GPIO_DN_C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_GPIO_DN_C&#160;&#160;&#160;((uint32_t)0x00000478UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0478</code> </p>

</div>
</div>
<a id="ga17cf303580114ef905c123bcd61e2804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17cf303580114ef905c123bcd61e2804">&#9670;&nbsp;</a></span>MXC_R_CSI2_GPIO_DN_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_GPIO_DN_IE&#160;&#160;&#160;((uint32_t)0x00000470UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0470</code> </p>

</div>
</div>
<a id="ga0143aa823934b4b91ecd62dedce730bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0143aa823934b4b91ecd62dedce730bc">&#9670;&nbsp;</a></span>MXC_R_CSI2_GPIO_DP_C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_GPIO_DP_C&#160;&#160;&#160;((uint32_t)0x00000474UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0474</code> </p>

</div>
</div>
<a id="ga2c8d14157c8879416d3a5957413c8ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c8d14157c8879416d3a5957413c8ee4">&#9670;&nbsp;</a></span>MXC_R_CSI2_GPIO_DP_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_GPIO_DP_IE&#160;&#160;&#160;((uint32_t)0x0000046CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x046C</code> </p>

</div>
</div>
<a id="ga63411fd6bedd62804cc4308f059a0c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63411fd6bedd62804cc4308f059a0c97">&#9670;&nbsp;</a></span>MXC_R_CSI2_GPIO_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_GPIO_MODE&#160;&#160;&#160;((uint32_t)0x00000468UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0468</code> </p>

</div>
</div>
<a id="ga929be22e3bd8072758a09abf340d731d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga929be22e3bd8072758a09abf340d731d">&#9670;&nbsp;</a></span>MXC_R_CSI2_IRQ_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_IRQ_CLR&#160;&#160;&#160;((uint32_t)0x0000001CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x001C</code> </p>

</div>
</div>
<a id="gab6fcdc181d9a83b327eb045b7018be9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6fcdc181d9a83b327eb045b7018be9b">&#9670;&nbsp;</a></span>MXC_R_CSI2_IRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_IRQ_ENABLE&#160;&#160;&#160;((uint32_t)0x00000018UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0018</code> </p>

</div>
</div>
<a id="ga60b8ad16b7cc4ac808357319abc70630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60b8ad16b7cc4ac808357319abc70630">&#9670;&nbsp;</a></span>MXC_R_CSI2_IRQ_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_IRQ_STATUS&#160;&#160;&#160;((uint32_t)0x00000014UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0014</code> </p>

</div>
</div>
<a id="gaf578afdf84ed218dffef6e749c021f23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf578afdf84ed218dffef6e749c021f23">&#9670;&nbsp;</a></span>MXC_R_CSI2_MPSOV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_MPSOV1&#160;&#160;&#160;((uint32_t)0x00000480UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0480</code> </p>

</div>
</div>
<a id="ga5366ee02907071ff0e6daa35ac9fc294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5366ee02907071ff0e6daa35ac9fc294">&#9670;&nbsp;</a></span>MXC_R_CSI2_MPSOV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_MPSOV2&#160;&#160;&#160;((uint32_t)0x00000484UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0484</code> </p>

</div>
</div>
<a id="ga9d2bfe2e21f82ecb24d2b4131edfc8e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d2bfe2e21f82ecb24d2b4131edfc8e8">&#9670;&nbsp;</a></span>MXC_R_CSI2_MPSOV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_MPSOV3&#160;&#160;&#160;((uint32_t)0x00000488UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0488</code> </p>

</div>
</div>
<a id="ga4a9a26be5998cb768b1aa7249d5699bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a9a26be5998cb768b1aa7249d5699bd">&#9670;&nbsp;</a></span>MXC_R_CSI2_PMA_RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_PMA_RDY&#160;&#160;&#160;((uint32_t)0x0000042CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x042C</code> </p>

</div>
</div>
<a id="gae23e8fc31155338a4865524608ee91c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae23e8fc31155338a4865524608ee91c7">&#9670;&nbsp;</a></span>MXC_R_CSI2_PPI_ERRCONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_PPI_ERRCONTROL&#160;&#160;&#160;((uint32_t)0x00000040UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0040</code> </p>

</div>
</div>
<a id="ga601c09f75d17ed1de51e816e921df999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601c09f75d17ed1de51e816e921df999">&#9670;&nbsp;</a></span>MXC_R_CSI2_PPI_ERRESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_PPI_ERRESC&#160;&#160;&#160;((uint32_t)0x00000038UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0038</code> </p>

</div>
</div>
<a id="ga43628e1047c4a5f4bb5315769e3a97c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43628e1047c4a5f4bb5315769e3a97c3">&#9670;&nbsp;</a></span>MXC_R_CSI2_PPI_ERRSOT_HS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_PPI_ERRSOT_HS&#160;&#160;&#160;((uint32_t)0x00000030UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0030</code> </p>

</div>
</div>
<a id="ga3b2bfa800ac69c6a22a708da6a74c48a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b2bfa800ac69c6a22a708da6a74c48a">&#9670;&nbsp;</a></span>MXC_R_CSI2_PPI_ERRSOTSYNC_HS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_PPI_ERRSOTSYNC_HS&#160;&#160;&#160;((uint32_t)0x00000034UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0034</code> </p>

</div>
</div>
<a id="gaf583fdceb4da47eaecd5e2c413744a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf583fdceb4da47eaecd5e2c413744a33">&#9670;&nbsp;</a></span>MXC_R_CSI2_PPI_ERRSYNCESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_PPI_ERRSYNCESC&#160;&#160;&#160;((uint32_t)0x0000003CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x003C</code> </p>

</div>
</div>
<a id="ga99622134f0d61d09196c2a2a02196911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99622134f0d61d09196c2a2a02196911">&#9670;&nbsp;</a></span>MXC_R_CSI2_PPI_STOPSTATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_PPI_STOPSTATE&#160;&#160;&#160;((uint32_t)0x00000700UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0700</code> </p>

</div>
</div>
<a id="ga61a2195282b3644d109efa8e19643299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61a2195282b3644d109efa8e19643299">&#9670;&nbsp;</a></span>MXC_R_CSI2_PPI_TURNAROUND_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_PPI_TURNAROUND_CFG&#160;&#160;&#160;((uint32_t)0x00000704UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0704</code> </p>

</div>
</div>
<a id="gaeeba6b12f4e9a909b612fcb1293dd8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeeba6b12f4e9a909b612fcb1293dd8d4">&#9670;&nbsp;</a></span>MXC_R_CSI2_RESET_DESKEW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RESET_DESKEW&#160;&#160;&#160;((uint32_t)0x00000428UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0428</code> </p>

</div>
</div>
<a id="gaba93f27a2d95b86e0a0be24b1a4e1000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba93f27a2d95b86e0a0be24b1a4e1000">&#9670;&nbsp;</a></span>MXC_R_CSI2_RG_CDRX_BISTHS_PLL_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RG_CDRX_BISTHS_PLL_EN&#160;&#160;&#160;((uint32_t)0x0000049CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x049C</code> </p>

</div>
</div>
<a id="ga64e08852844bb015b2021ee387571437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64e08852844bb015b2021ee387571437">&#9670;&nbsp;</a></span>MXC_R_CSI2_RG_CDRX_BISTHS_PLL_FBK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RG_CDRX_BISTHS_PLL_FBK_INT&#160;&#160;&#160;((uint32_t)0x000004A4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x04A4</code> </p>

</div>
</div>
<a id="gaea4c992a8c2e940d35549c58d9868f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea4c992a8c2e940d35549c58d9868f3b">&#9670;&nbsp;</a></span>MXC_R_CSI2_RG_CDRX_BISTHS_PLL_PRE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RG_CDRX_BISTHS_PLL_PRE_DIV2&#160;&#160;&#160;((uint32_t)0x000004A0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x04A0</code> </p>

</div>
</div>
<a id="ga9244cef97322bce51e7b6fdd581405bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9244cef97322bce51e7b6fdd581405bd">&#9670;&nbsp;</a></span>MXC_R_CSI2_RG_CDRX_DSIRX_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RG_CDRX_DSIRX_EN&#160;&#160;&#160;((uint32_t)0x00000490UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0490</code> </p>

</div>
</div>
<a id="ga7da162b8199485f6e5272773b370e16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da162b8199485f6e5272773b370e16b">&#9670;&nbsp;</a></span>MXC_R_CSI2_RG_CDRX_L012_HSRT_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RG_CDRX_L012_HSRT_CTRL&#160;&#160;&#160;((uint32_t)0x00000498UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0498</code> </p>

</div>
</div>
<a id="ga6127996b71e74258138985c4c05351ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6127996b71e74258138985c4c05351ed">&#9670;&nbsp;</a></span>MXC_R_CSI2_RG_CDRX_L012_SUBLVDS_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RG_CDRX_L012_SUBLVDS_EN&#160;&#160;&#160;((uint32_t)0x00000494UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0494</code> </p>

</div>
</div>
<a id="ga72687e2cd6c71de289e7af062f414f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72687e2cd6c71de289e7af062f414f06">&#9670;&nbsp;</a></span>MXC_R_CSI2_RG_CFGCLK_1US_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RG_CFGCLK_1US_CNT&#160;&#160;&#160;((uint32_t)0x0000041CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x041C</code> </p>

</div>
</div>
<a id="ga42e0e2b70e98b903b032a4c49f98baf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42e0e2b70e98b903b032a4c49f98baf0">&#9670;&nbsp;</a></span>MXC_R_CSI2_RG_HSRX_CLK_PRE_TIME_GRP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RG_HSRX_CLK_PRE_TIME_GRP0&#160;&#160;&#160;((uint32_t)0x00000420UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0420</code> </p>

</div>
</div>
<a id="ga9ca5297a891ed13c2d06208a58b985ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ca5297a891ed13c2d06208a58b985ef">&#9670;&nbsp;</a></span>MXC_R_CSI2_RG_HSRX_DATA_PRE_TIME_GRP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RG_HSRX_DATA_PRE_TIME_GRP0&#160;&#160;&#160;((uint32_t)0x00000424UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0424</code> </p>

</div>
</div>
<a id="gaec4a3a5a86c4633424c4808f9378fe30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec4a3a5a86c4633424c4808f9378fe30">&#9670;&nbsp;</a></span>MXC_R_CSI2_RX_EINT_CTRL_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RX_EINT_CTRL_IE&#160;&#160;&#160;((uint32_t)0x00000610UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0610</code> </p>

</div>
</div>
<a id="gaa14b97aa877bdafed19b92173261a185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa14b97aa877bdafed19b92173261a185">&#9670;&nbsp;</a></span>MXC_R_CSI2_RX_EINT_CTRL_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RX_EINT_CTRL_IF&#160;&#160;&#160;((uint32_t)0x00000614UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0614</code> </p>

</div>
</div>
<a id="ga6de325ebd12325b25ab8c5ee9d1d42c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6de325ebd12325b25ab8c5ee9d1d42c8">&#9670;&nbsp;</a></span>MXC_R_CSI2_RX_EINT_PPI_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RX_EINT_PPI_IE&#160;&#160;&#160;((uint32_t)0x00000608UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0608</code> </p>

</div>
</div>
<a id="ga906227c283ca29594260dfb42f7b657d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga906227c283ca29594260dfb42f7b657d">&#9670;&nbsp;</a></span>MXC_R_CSI2_RX_EINT_PPI_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RX_EINT_PPI_IF&#160;&#160;&#160;((uint32_t)0x0000060CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x060C</code> </p>

</div>
</div>
<a id="gaaf9d46d5bfe850ed817e20ee362fb1d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf9d46d5bfe850ed817e20ee362fb1d6">&#9670;&nbsp;</a></span>MXC_R_CSI2_RX_EINT_VFF_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RX_EINT_VFF_IE&#160;&#160;&#160;((uint32_t)0x00000600UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0600</code> </p>

</div>
</div>
<a id="ga225a0f227d71ff30d53558b30f8bb432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga225a0f227d71ff30d53558b30f8bb432">&#9670;&nbsp;</a></span>MXC_R_CSI2_RX_EINT_VFF_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RX_EINT_VFF_IF&#160;&#160;&#160;((uint32_t)0x00000604UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0604</code> </p>

</div>
</div>
<a id="ga7cfd5ae7af7846ed6727558f4b98812d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cfd5ae7af7846ed6727558f4b98812d">&#9670;&nbsp;</a></span>MXC_R_CSI2_RXBYTECLKHS_INV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_RXBYTECLKHS_INV&#160;&#160;&#160;((uint32_t)0x000004C0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x04C0</code> </p>

</div>
</div>
<a id="ga22a7e1571a33f02b3841821940a1a97a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22a7e1571a33f02b3841821940a1a97a">&#9670;&nbsp;</a></span>MXC_R_CSI2_ULPS_CLK_MARK_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_ULPS_CLK_MARK_STATUS&#160;&#160;&#160;((uint32_t)0x00000028UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0028</code> </p>

</div>
</div>
<a id="ga68098ae2021de4c97878225c6f67550c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68098ae2021de4c97878225c6f67550c">&#9670;&nbsp;</a></span>MXC_R_CSI2_ULPS_CLK_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_ULPS_CLK_STATUS&#160;&#160;&#160;((uint32_t)0x00000020UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0020</code> </p>

</div>
</div>
<a id="ga97216803888ef9944c05d27e88151e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97216803888ef9944c05d27e88151e32">&#9670;&nbsp;</a></span>MXC_R_CSI2_ULPS_MARK_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_ULPS_MARK_STATUS&#160;&#160;&#160;((uint32_t)0x0000002CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x002C</code> </p>

</div>
</div>
<a id="ga599cda2571ad0609a5c32accc777d739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga599cda2571ad0609a5c32accc777d739">&#9670;&nbsp;</a></span>MXC_R_CSI2_ULPS_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_ULPS_STATUS&#160;&#160;&#160;((uint32_t)0x00000024UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0024</code> </p>

</div>
</div>
<a id="ga48539c0684e1a1b7f35ea1d6ff5982f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48539c0684e1a1b7f35ea1d6ff5982f8">&#9670;&nbsp;</a></span>MXC_R_CSI2_VCONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VCONTROL&#160;&#160;&#160;((uint32_t)0x0000047CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x047C</code> </p>

</div>
</div>
<a id="ga57a5bd5e507a28d36260435e5f56b16d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57a5bd5e507a28d36260435e5f56b16d">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_AHBM_ADDR_RANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_AHBM_ADDR_RANGE&#160;&#160;&#160;((uint32_t)0x0000053CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x053C</code> </p>

</div>
</div>
<a id="ga4cb04c226e499b81e8811dac165bf369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cb04c226e499b81e8811dac165bf369">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_AHBM_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_AHBM_CTRL&#160;&#160;&#160;((uint32_t)0x00000530UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0530</code> </p>

</div>
</div>
<a id="ga62ebf175fe56b868440a214445169556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62ebf175fe56b868440a214445169556">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_AHBM_MAX_TRANS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_AHBM_MAX_TRANS&#160;&#160;&#160;((uint32_t)0x00000540UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0540</code> </p>

</div>
</div>
<a id="gac4e948211cd7bfd9e0af1f20155872d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4e948211cd7bfd9e0af1f20155872d9">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_AHBM_START_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_AHBM_START_ADDR&#160;&#160;&#160;((uint32_t)0x00000538UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0538</code> </p>

</div>
</div>
<a id="ga899d87ddf109687d917fbc0bc7e247ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga899d87ddf109687d917fbc0bc7e247ca">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_AHBM_STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_AHBM_STS&#160;&#160;&#160;((uint32_t)0x00000534UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0534</code> </p>

</div>
</div>
<a id="gab2cea56411bdc4a96c25eda1fffa96ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2cea56411bdc4a96c25eda1fffa96ce">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_AHBM_TRANS_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_AHBM_TRANS_CNT&#160;&#160;&#160;((uint32_t)0x00000544UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0544</code> </p>

</div>
</div>
<a id="ga02a28b462684a4fae728ceda1bb65b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a28b462684a4fae728ceda1bb65b0b">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_CFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_CFG0&#160;&#160;&#160;((uint32_t)0x00000500UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0500</code> </p>

</div>
</div>
<a id="ga7c43f7a635a31a7ee6ba7aaec3446d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c43f7a635a31a7ee6ba7aaec3446d25">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_CFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_CFG1&#160;&#160;&#160;((uint32_t)0x00000504UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0504</code> </p>

</div>
</div>
<a id="ga67cc25e7de3db34e04d6555e1194e321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67cc25e7de3db34e04d6555e1194e321">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_CTRL&#160;&#160;&#160;((uint32_t)0x00000508UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0508</code> </p>

</div>
</div>
<a id="ga3796edceba123ec649bd9fe93a275ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3796edceba123ec649bd9fe93a275ac1">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_FRAME_STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_FRAME_STS&#160;&#160;&#160;((uint32_t)0x00000520UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0520</code> </p>

</div>
</div>
<a id="gac75a3d4468cd5b5d9c7272d6c7236403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac75a3d4468cd5b5d9c7272d6c7236403">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_LINE_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_LINE_CNT&#160;&#160;&#160;((uint32_t)0x00000518UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0518</code> </p>

</div>
</div>
<a id="gaeca9e21f93985331350afbf77caaf322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeca9e21f93985331350afbf77caaf322">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_LINE_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_LINE_NUM&#160;&#160;&#160;((uint32_t)0x00000510UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0510</code> </p>

</div>
</div>
<a id="ga429e3bce83296303cc381f7316291f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga429e3bce83296303cc381f7316291f4b">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_PIXEL_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_PIXEL_CNT&#160;&#160;&#160;((uint32_t)0x0000051CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x051C</code> </p>

</div>
</div>
<a id="ga7c82ba061b32307644d6aa58a445a05d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c82ba061b32307644d6aa58a445a05d">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_PIXEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_PIXEL_NUM&#160;&#160;&#160;((uint32_t)0x00000514UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0514</code> </p>

</div>
</div>
<a id="gae746cf58d5033553464291158660a2a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae746cf58d5033553464291158660a2a9">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_RAW_BUF0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_RAW_BUF0_ADDR&#160;&#160;&#160;((uint32_t)0x00000528UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0528</code> </p>

</div>
</div>
<a id="gad5e725af761099924974b87af3832c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5e725af761099924974b87af3832c4e">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_RAW_BUF1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_RAW_BUF1_ADDR&#160;&#160;&#160;((uint32_t)0x0000052CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x052C</code> </p>

</div>
</div>
<a id="gaf80b09c5f1fb2a7bdb584c9ab5147e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf80b09c5f1fb2a7bdb584c9ab5147e1e">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_RAW_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_RAW_CTRL&#160;&#160;&#160;((uint32_t)0x00000524UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0524</code> </p>

</div>
</div>
<a id="gac72f3102cf7537948771552f28491561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac72f3102cf7537948771552f28491561">&#9670;&nbsp;</a></span>MXC_R_CSI2_VFIFO_STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_VFIFO_STS&#160;&#160;&#160;((uint32_t)0x0000050CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x050C</code> </p>

</div>
</div>
<a id="gaa0d5a35e7e9f163d3395dd4a3f225fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0d5a35e7e9f163d3395dd4a3f225fd0">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW00&#160;&#160;&#160;((uint32_t)0x00000430UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0430</code> </p>

</div>
</div>
<a id="ga6caa663fbd0eb1f42d9fd8583ea3b6c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6caa663fbd0eb1f42d9fd8583ea3b6c0">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW01&#160;&#160;&#160;((uint32_t)0x00000434UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0434</code> </p>

</div>
</div>
<a id="ga792d5ff34922889f9dcc9b583bdcce8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga792d5ff34922889f9dcc9b583bdcce8c">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW02&#160;&#160;&#160;((uint32_t)0x00000438UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0438</code> </p>

</div>
</div>
<a id="ga66960731bdf7fc47023a166a7c05f9f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66960731bdf7fc47023a166a7c05f9f9">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW03&#160;&#160;&#160;((uint32_t)0x0000043CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x043C</code> </p>

</div>
</div>
<a id="ga5355416167198399aae7e0dadca5515e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5355416167198399aae7e0dadca5515e">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW04&#160;&#160;&#160;((uint32_t)0x00000440UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0440</code> </p>

</div>
</div>
<a id="gaf6156c00644a8ac067fda7116396c83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6156c00644a8ac067fda7116396c83c">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW05&#160;&#160;&#160;((uint32_t)0x00000444UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0444</code> </p>

</div>
</div>
<a id="ga27c04f6225ad8ee599a36ee02d1f6556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27c04f6225ad8ee599a36ee02d1f6556">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW06&#160;&#160;&#160;((uint32_t)0x00000448UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0448</code> </p>

</div>
</div>
<a id="ga53c2cdf75db3ea07e996261e0e9722ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53c2cdf75db3ea07e996261e0e9722ec">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW07&#160;&#160;&#160;((uint32_t)0x0000044CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x044C</code> </p>

</div>
</div>
<a id="gabc378c4c6203e51eb5d6549e29d5765d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc378c4c6203e51eb5d6549e29d5765d">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW08&#160;&#160;&#160;((uint32_t)0x00000450UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0450</code> </p>

</div>
</div>
<a id="ga9fc487d393ac5f50f8a8255bd40ccd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fc487d393ac5f50f8a8255bd40ccd3e">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW09&#160;&#160;&#160;((uint32_t)0x00000454UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0454</code> </p>

</div>
</div>
<a id="ga6a5ca879bb43cc7bf07fa3364a608a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a5ca879bb43cc7bf07fa3364a608a17">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW0A&#160;&#160;&#160;((uint32_t)0x00000458UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0458</code> </p>

</div>
</div>
<a id="ga21cc6c3bc7bba14d59560f03f7b43b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21cc6c3bc7bba14d59560f03f7b43b2b">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW0B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW0B&#160;&#160;&#160;((uint32_t)0x0000045CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x045C</code> </p>

</div>
</div>
<a id="gaf6b517d747dc6f84bc186e079359783f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6b517d747dc6f84bc186e079359783f">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW0C&#160;&#160;&#160;((uint32_t)0x00000460UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0460</code> </p>

</div>
</div>
<a id="ga4b75031ace04dc04b80b0a5352d19c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b75031ace04dc04b80b0a5352d19c63">&#9670;&nbsp;</a></span>MXC_R_CSI2_XCFGI_DW0D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_CSI2_XCFGI_DW0D&#160;&#160;&#160;((uint32_t)0x00000464UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset from CSI2 Base Address: <code> 0x0464</code> </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Dec 16 2021 13:28:51 for MAX78002 Peripheral Driver API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
