// Seed: 2751197523
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    output wor id_7,
    output tri1 id_8,
    output tri id_9,
    output supply1 id_10,
    input wor id_11,
    input uwire id_12
);
  assign id_8 = id_12;
  wire id_14;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input wor id_2,
    output supply0 id_3
);
  module_0(
      id_2, id_2, id_3, id_2, id_2, id_1, id_2, id_3, id_3, id_0, id_0, id_1, id_1
  );
endmodule
