{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538338125343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538338125343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 16:08:45 2018 " "Processing started: Sun Sep 30 16:08:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538338125343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538338125343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off felipeflop -c felipeflop " "Command: quartus_map --read_settings_files=on --write_settings_files=off felipeflop -c felipeflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538338125343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1538338125843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "felipeflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file felipeflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 felipeflop-algoritmico " "Found design unit 1: felipeflop-algoritmico" {  } { { "felipeflop.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/felipeflop/felipeflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538338126609 ""} { "Info" "ISGN_ENTITY_NAME" "1 felipeflop " "Found entity 1: felipeflop" {  } { { "felipeflop.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/felipeflop/felipeflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538338126609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538338126609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "felipeflop " "Elaborating entity \"felipeflop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538338126656 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data\[0\] felipeflop.vhd(21) " "Can't infer register for \"data\[0\]\" at felipeflop.vhd(21) because it does not hold its value outside the clock edge" {  } { { "felipeflop.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/felipeflop/felipeflop.vhd" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538338126656 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] felipeflop.vhd(16) " "Inferred latch for \"data\[0\]\" at felipeflop.vhd(16)" {  } { { "felipeflop.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/felipeflop/felipeflop.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538338126656 "|felipeflop"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data\[1\] felipeflop.vhd(21) " "Can't infer register for \"data\[1\]\" at felipeflop.vhd(21) because it does not hold its value outside the clock edge" {  } { { "felipeflop.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/felipeflop/felipeflop.vhd" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538338126656 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] felipeflop.vhd(16) " "Inferred latch for \"data\[1\]\" at felipeflop.vhd(16)" {  } { { "felipeflop.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/felipeflop/felipeflop.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538338126656 "|felipeflop"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data\[2\] felipeflop.vhd(21) " "Can't infer register for \"data\[2\]\" at felipeflop.vhd(21) because it does not hold its value outside the clock edge" {  } { { "felipeflop.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/felipeflop/felipeflop.vhd" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538338126656 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] felipeflop.vhd(16) " "Inferred latch for \"data\[2\]\" at felipeflop.vhd(16)" {  } { { "felipeflop.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/felipeflop/felipeflop.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538338126656 "|felipeflop"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data\[3\] felipeflop.vhd(21) " "Can't infer register for \"data\[3\]\" at felipeflop.vhd(21) because it does not hold its value outside the clock edge" {  } { { "felipeflop.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/felipeflop/felipeflop.vhd" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538338126656 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] felipeflop.vhd(16) " "Inferred latch for \"data\[3\]\" at felipeflop.vhd(16)" {  } { { "felipeflop.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/felipeflop/felipeflop.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538338126656 "|felipeflop"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "felipeflop.vhd(21) " "HDL error at felipeflop.vhd(21): couldn't implement registers for assignments on this clock edge" {  } { { "felipeflop.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/felipeflop/felipeflop.vhd" 21 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1538338126656 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1538338126656 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538338126906 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 30 16:08:46 2018 " "Processing ended: Sun Sep 30 16:08:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538338126906 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538338126906 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538338126906 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538338126906 ""}
