#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe8fa503760 .scope module, "innerWaterLvl_testbench" "innerWaterLvl_testbench" 2 2;
 .timescale 0 0;
P_0x7fe8fa500910 .param/l "CLOCK_PERIOD" 0 2 8, +C4<00000000000000000000000000000101>;
v0x7fe8fa51db40_0 .var "clk", 0 0;
v0x7fe8fa51dc00_0 .var "down", 0 0;
v0x7fe8fa51dc90_0 .var "enable", 0 0;
v0x7fe8fa51dd40_0 .var "max", 3 0;
v0x7fe8fa51ddf0_0 .var "min", 3 0;
v0x7fe8fa51dec0_0 .net "out", 3 0, L_0x7fe8fa51e0d0;  1 drivers
v0x7fe8fa51df70_0 .var "reset", 0 0;
v0x7fe8fa51e020_0 .var "up", 0 0;
S_0x7fe8fa500090 .scope module, "dut" "innerWaterLvl" 2 16, 3 1 0, S_0x7fe8fa503760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "up"
    .port_info 3 /INPUT 1 "down"
    .port_info 4 /INPUT 4 "max"
    .port_info 5 /INPUT 4 "min"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "reset"
L_0x7fe8fa51e0d0 .functor BUFZ 4, v0x7fe8fa51d870_0, C4<0000>, C4<0000>, C4<0000>;
v0x7fe8fa50c3f0_0 .net "clk", 0 0, v0x7fe8fa51db40_0;  1 drivers
v0x7fe8fa51d440_0 .net "down", 0 0, v0x7fe8fa51dc00_0;  1 drivers
v0x7fe8fa51d4e0_0 .net "enable", 0 0, v0x7fe8fa51dc90_0;  1 drivers
v0x7fe8fa51d570_0 .net "max", 3 0, v0x7fe8fa51dd40_0;  1 drivers
v0x7fe8fa51d620_0 .net "min", 3 0, v0x7fe8fa51ddf0_0;  1 drivers
v0x7fe8fa51d710_0 .var "ns", 3 0;
v0x7fe8fa51d7c0_0 .net "out", 3 0, L_0x7fe8fa51e0d0;  alias, 1 drivers
v0x7fe8fa51d870_0 .var "ps", 3 0;
v0x7fe8fa51d920_0 .net "reset", 0 0, v0x7fe8fa51df70_0;  1 drivers
v0x7fe8fa51da30_0 .net "up", 0 0, v0x7fe8fa51e020_0;  1 drivers
E_0x7fe8fa50bcd0 .event posedge, v0x7fe8fa50c3f0_0;
E_0x7fe8fa50c630/0 .event edge, v0x7fe8fa51d4e0_0, v0x7fe8fa51da30_0, v0x7fe8fa51d440_0, v0x7fe8fa51d870_0;
E_0x7fe8fa50c630/1 .event edge, v0x7fe8fa51d570_0, v0x7fe8fa51d620_0;
E_0x7fe8fa50c630 .event/or E_0x7fe8fa50c630/0, E_0x7fe8fa50c630/1;
    .scope S_0x7fe8fa500090;
T_0 ;
    %wait E_0x7fe8fa50c630;
    %load/vec4 v0x7fe8fa51d4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fe8fa51da30_0;
    %load/vec4 v0x7fe8fa51d440_0;
    %inv;
    %and;
    %load/vec4 v0x7fe8fa51d870_0;
    %load/vec4 v0x7fe8fa51d570_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fe8fa51d870_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fe8fa51d710_0, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fe8fa51d440_0;
    %load/vec4 v0x7fe8fa51da30_0;
    %inv;
    %and;
    %load/vec4 v0x7fe8fa51d620_0;
    %load/vec4 v0x7fe8fa51d870_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fe8fa51d870_0;
    %subi 1, 0, 4;
    %store/vec4 v0x7fe8fa51d710_0, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fe8fa51d870_0;
    %store/vec4 v0x7fe8fa51d710_0, 0, 4;
T_0.5 ;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fe8fa51d870_0;
    %store/vec4 v0x7fe8fa51d710_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe8fa500090;
T_1 ;
    %wait E_0x7fe8fa50bcd0;
    %load/vec4 v0x7fe8fa51d920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe8fa51d870_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe8fa51d710_0;
    %assign/vec4 v0x7fe8fa51d870_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe8fa503760;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8fa51db40_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fe8fa503760;
T_3 ;
    %delay 2, 0;
    %load/vec4 v0x7fe8fa51db40_0;
    %inv;
    %store/vec4 v0x7fe8fa51db40_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe8fa503760;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8fa51df70_0, 0;
    %wait E_0x7fe8fa50bcd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8fa51df70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8fa51dc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8fa51e020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8fa51dc00_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fe8fa51dd40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fe8fa51ddf0_0, 0;
    %wait E_0x7fe8fa50bcd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8fa51e020_0, 0;
    %wait E_0x7fe8fa50bcd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8fa51dc90_0, 0;
    %wait E_0x7fe8fa50bcd0;
    %wait E_0x7fe8fa50bcd0;
    %wait E_0x7fe8fa50bcd0;
    %wait E_0x7fe8fa50bcd0;
    %wait E_0x7fe8fa50bcd0;
    %wait E_0x7fe8fa50bcd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8fa51e020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8fa51dc00_0, 0;
    %wait E_0x7fe8fa50bcd0;
    %wait E_0x7fe8fa50bcd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8fa51e020_0, 0;
    %wait E_0x7fe8fa50bcd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8fa51e020_0, 0;
    %wait E_0x7fe8fa50bcd0;
    %wait E_0x7fe8fa50bcd0;
    %wait E_0x7fe8fa50bcd0;
    %wait E_0x7fe8fa50bcd0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fe8fa503760;
T_5 ;
    %vpi_call 2 41 "$dumpfile", "innerWaterLvl.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "innerWaterLvl_testbench.v";
    "./innerWaterLvl.v";
