{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713428321481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713428321482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 13:48:40 2024 " "Processing started: Thu Apr 18 13:48:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713428321482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713428321482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpgaproject -c fpgaproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpgaproject -c fpgaproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713428321483 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1713428323084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaproject.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgaproject.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpgaproject-behave " "Found design unit 1: fpgaproject-behave" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428325204 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpgaproject " "Found entity 1: fpgaproject" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428325204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428325204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpgaproject " "Elaborating entity \"fpgaproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713428325363 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Count_LED_S2 fpgaproject.vhd(36) " "VHDL Process Statement warning at fpgaproject.vhd(36): inferring latch(es) for signal or variable \"Count_LED_S2\", which holds its previous value in one or more paths through the process" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1713428325371 "|fpgaproject"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Count_LED_M1 fpgaproject.vhd(36) " "VHDL Process Statement warning at fpgaproject.vhd(36): inferring latch(es) for signal or variable \"Count_LED_M1\", which holds its previous value in one or more paths through the process" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1713428325371 "|fpgaproject"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Count_LED_M2 fpgaproject.vhd(36) " "VHDL Process Statement warning at fpgaproject.vhd(36): inferring latch(es) for signal or variable \"Count_LED_M2\", which holds its previous value in one or more paths through the process" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1713428325372 "|fpgaproject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop fpgaproject.vhd(104) " "VHDL Process Statement warning at fpgaproject.vhd(104): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1713428325372 "|fpgaproject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_s1 fpgaproject.vhd(105) " "VHDL Process Statement warning at fpgaproject.vhd(105): signal \"q_s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1713428325373 "|fpgaproject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_s2 fpgaproject.vhd(106) " "VHDL Process Statement warning at fpgaproject.vhd(106): signal \"q_s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1713428325373 "|fpgaproject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_m1 fpgaproject.vhd(107) " "VHDL Process Statement warning at fpgaproject.vhd(107): signal \"q_m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1713428325373 "|fpgaproject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_m2 fpgaproject.vhd(108) " "VHDL Process Statement warning at fpgaproject.vhd(108): signal \"q_m2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1713428325373 "|fpgaproject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_s1 fpgaproject.vhd(121) " "VHDL Process Statement warning at fpgaproject.vhd(121): signal \"q_s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1713428325377 "|fpgaproject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_s2 fpgaproject.vhd(122) " "VHDL Process Statement warning at fpgaproject.vhd(122): signal \"q_s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1713428325377 "|fpgaproject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_m1 fpgaproject.vhd(123) " "VHDL Process Statement warning at fpgaproject.vhd(123): signal \"q_m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1713428325378 "|fpgaproject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_m2 fpgaproject.vhd(124) " "VHDL Process Statement warning at fpgaproject.vhd(124): signal \"q_m2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1713428325378 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M2\[0\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M2\[0\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325387 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M2\[1\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M2\[1\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325388 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M2\[2\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M2\[2\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325388 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M2\[3\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M2\[3\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325388 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M2\[4\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M2\[4\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325388 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M2\[5\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M2\[5\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325388 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M2\[6\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M2\[6\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325389 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M1\[0\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M1\[0\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325389 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M1\[1\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M1\[1\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325389 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M1\[2\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M1\[2\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325389 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M1\[3\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M1\[3\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325390 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M1\[4\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M1\[4\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325390 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M1\[5\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M1\[5\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325390 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_M1\[6\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_M1\[6\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325390 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_S2\[0\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_S2\[0\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325390 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_S2\[1\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_S2\[1\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325391 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_S2\[2\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_S2\[2\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325391 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_S2\[3\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_S2\[3\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325391 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_S2\[4\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_S2\[4\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325391 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_S2\[5\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_S2\[5\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325392 "|fpgaproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_LED_S2\[6\] fpgaproject.vhd(36) " "Inferred latch for \"Count_LED_S2\[6\]\" at fpgaproject.vhd(36)" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713428325392 "|fpgaproject"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "fpgaproject.vhd" "Mod0" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713428326388 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "fpgaproject.vhd" "Mod1" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713428326388 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "fpgaproject.vhd" "Div1" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713428326388 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "fpgaproject.vhd" "Mod2" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713428326388 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "fpgaproject.vhd" "Div2" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713428326388 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "fpgaproject.vhd" "Div0" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713428326388 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1713428326388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713428326758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428326759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428326759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428326759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428326759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428326759 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713428326759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3po.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3po " "Found entity 1: lpm_divide_3po" {  } { { "db/lpm_divide_3po.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/lpm_divide_3po.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428326976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428326976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428327046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428327046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ef " "Found entity 1: alt_u_div_0ef" {  } { { "db/alt_u_div_0ef.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/alt_u_div_0ef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428327373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428327373 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/17205/Downloads/FPGA Project/db/add_sub_1tc.tdf C:/Users/17205/Downloads/FPGA Project/db/add_sub_1tc.tdf " "Clear box output file C:/Users/17205/Downloads/FPGA Project/db/add_sub_1tc.tdf is not compatible with the current compile. Used regenerated output file C:/Users/17205/Downloads/FPGA Project/db/add_sub_1tc.tdf for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1713428330321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428330332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428330332 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/17205/Downloads/FPGA Project/db/add_sub_2tc.tdf C:/Users/17205/Downloads/FPGA Project/db/add_sub_2tc.tdf " "Clear box output file C:/Users/17205/Downloads/FPGA Project/db/add_sub_2tc.tdf is not compatible with the current compile. Used regenerated output file C:/Users/17205/Downloads/FPGA Project/db/add_sub_2tc.tdf for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1713428330555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428330576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428330576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_c4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_c4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_c4a " "Found entity 1: lpm_abs_c4a" {  } { { "db/lpm_abs_c4a.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/lpm_abs_c4a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428330675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428330675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713428330742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428330743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428330743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428330743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428330743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428330743 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713428330743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713428330828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428330829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428330829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428330829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428330829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428330829 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713428330829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ivo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ivo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ivo " "Found entity 1: lpm_divide_ivo" {  } { { "db/lpm_divide_ivo.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/lpm_divide_ivo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428330993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428330993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/abs_divider_mbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428331069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428331069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4bf " "Found entity 1: alt_u_div_4bf" {  } { { "db/alt_u_div_4bf.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/alt_u_div_4bf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428331295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428331295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_u2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_u2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_u2a " "Found entity 1: lpm_abs_u2a" {  } { { "db/lpm_abs_u2a.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/lpm_abs_u2a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428332705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428332705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713428332850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428332850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428332850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428332850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428332850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713428332850 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713428332850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gvo " "Found entity 1: lpm_divide_gvo" {  } { { "db/lpm_divide_gvo.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/lpm_divide_gvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428333018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428333018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428333086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428333086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0bf " "Found entity 1: alt_u_div_0bf" {  } { { "db/alt_u_div_0bf.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/alt_u_div_0bf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428333272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428333272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_s2a " "Found entity 1: lpm_abs_s2a" {  } { { "db/lpm_abs_s2a.tdf" "" { Text "C:/Users/17205/Downloads/FPGA Project/db/lpm_abs_s2a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713428334598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713428334598 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "182 " "Ignored 182 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "182 " "Ignored 182 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1713428337016 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1713428337016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_S2\[0\]\$latch " "Latch Count_LED_S2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_s2\[1\] " "Ports D and ENA on the latch are fed by the same signal q_s2\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337265 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_S2\[1\]\$latch " "Latch Count_LED_S2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_s2\[1\] " "Ports D and ENA on the latch are fed by the same signal q_s2\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337265 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_S2\[2\]\$latch " "Latch Count_LED_S2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_s2\[1\] " "Ports D and ENA on the latch are fed by the same signal q_s2\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337266 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_S2\[3\]\$latch " "Latch Count_LED_S2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_s2\[1\] " "Ports D and ENA on the latch are fed by the same signal q_s2\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337266 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_S2\[4\]\$latch " "Latch Count_LED_S2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_s2\[2\] " "Ports D and ENA on the latch are fed by the same signal q_s2\[2\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337266 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_S2\[5\]\$latch " "Latch Count_LED_S2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_s2\[2\] " "Ports D and ENA on the latch are fed by the same signal q_s2\[2\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337267 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_S2\[6\]\$latch " "Latch Count_LED_S2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_s2\[1\] " "Ports D and ENA on the latch are fed by the same signal q_s2\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337267 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M1\[0\]\$latch " "Latch Count_LED_M1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m1\[1\] " "Ports D and ENA on the latch are fed by the same signal q_m1\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337267 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M1\[1\]\$latch " "Latch Count_LED_M1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m1\[1\] " "Ports D and ENA on the latch are fed by the same signal q_m1\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337268 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M1\[2\]\$latch " "Latch Count_LED_M1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m1\[1\] " "Ports D and ENA on the latch are fed by the same signal q_m1\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337268 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M1\[3\]\$latch " "Latch Count_LED_M1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m1\[1\] " "Ports D and ENA on the latch are fed by the same signal q_m1\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337268 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M1\[4\]\$latch " "Latch Count_LED_M1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m1\[2\] " "Ports D and ENA on the latch are fed by the same signal q_m1\[2\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337269 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M1\[5\]\$latch " "Latch Count_LED_M1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m1\[2\] " "Ports D and ENA on the latch are fed by the same signal q_m1\[2\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337269 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M1\[6\]\$latch " "Latch Count_LED_M1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m1\[1\] " "Ports D and ENA on the latch are fed by the same signal q_m1\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337269 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M2\[0\]\$latch " "Latch Count_LED_M2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m2\[1\] " "Ports D and ENA on the latch are fed by the same signal q_m2\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337270 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M2\[1\]\$latch " "Latch Count_LED_M2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m2\[1\] " "Ports D and ENA on the latch are fed by the same signal q_m2\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337270 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M2\[2\]\$latch " "Latch Count_LED_M2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m2\[1\] " "Ports D and ENA on the latch are fed by the same signal q_m2\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337270 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M2\[3\]\$latch " "Latch Count_LED_M2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m2\[1\] " "Ports D and ENA on the latch are fed by the same signal q_m2\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337271 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M2\[4\]\$latch " "Latch Count_LED_M2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m2\[2\] " "Ports D and ENA on the latch are fed by the same signal q_m2\[2\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337271 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M2\[5\]\$latch " "Latch Count_LED_M2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m2\[2\] " "Ports D and ENA on the latch are fed by the same signal q_m2\[2\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337271 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Count_LED_M2\[6\]\$latch " "Latch Count_LED_M2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA q_m2\[1\] " "Ports D and ENA on the latch are fed by the same signal q_m2\[1\]" {  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 98 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1713428337271 ""}  } { { "fpgaproject.vhd" "" { Text "C:/Users/17205/Downloads/FPGA Project/fpgaproject.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1713428337271 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1713428344842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1713428350001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713428350001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6529 " "Implemented 6529 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1713428351171 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1713428351171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6498 " "Implemented 6498 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1713428351171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1713428351171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713428351270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 13:49:11 2024 " "Processing ended: Thu Apr 18 13:49:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713428351270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713428351270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713428351270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713428351270 ""}
