INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/EX_MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/ID_EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/IF_ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/MEM_WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/MUX_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/RISC_V_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Pipelined
INFO: [VRFC 10-2458] undeclared symbol IDEX_MEM_regRead, assumed default net type wire [C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/RISC_V_processor.v:75]
INFO: [VRFC 10-2458] undeclared symbol IDEX_MEM_regWrite, assumed default net type wire [C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/RISC_V_processor.v:75]
INFO: [VRFC 10-2458] undeclared symbol IDEX_MEM_regtoReg, assumed default net type wire [C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/RISC_V_processor.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/imm_data_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Project-Task2/Project-Task2.srcs/sources_1/new/RiscVPipelined_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiscVPipelined_TB
