;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 1
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 291523
Time = 20.04
CyclesPerSecond = 14545

; Dispatch stage
Dispatch.Uop.nop = 215
Dispatch.Uop.move = 5569
Dispatch.Uop.add = 17254
Dispatch.Uop.sub = 19839
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 44375
Dispatch.Uop.and = 6737
Dispatch.Uop.or = 436
Dispatch.Uop.xor = 1811
Dispatch.Uop.not = 9
Dispatch.Uop.shift = 649
Dispatch.Uop.sign = 132
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25340
Dispatch.Uop.store = 16928
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2537
Dispatch.Uop.ret = 2333
Dispatch.Uop.jump = 1035
Dispatch.Uop.branch = 14534
Dispatch.Uop.ibranch = 927
Dispatch.Uop.syscall = 36
Dispatch.Integer = 87076
Dispatch.Logic = 9774
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42268
Dispatch.Ctrl = 21366
Dispatch.WndSwitch = 4870
Dispatch.Total = 160735
Dispatch.IPC = 0.5514
Dispatch.DutyCycle = 0.1378

; Issue stage
Issue.Uop.nop = 156
Issue.Uop.move = 4681
Issue.Uop.add = 15688
Issue.Uop.sub = 17395
Issue.Uop.mult = 30
Issue.Uop.div = 4
Issue.Uop.effaddr = 39762
Issue.Uop.and = 5582
Issue.Uop.or = 344
Issue.Uop.xor = 1416
Issue.Uop.not = 4
Issue.Uop.shift = 474
Issue.Uop.sign = 103
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21711
Issue.Uop.store = 13710
Issue.Uop.prefetch = 0
Issue.Uop.call = 2323
Issue.Uop.ret = 2135
Issue.Uop.jump = 959
Issue.Uop.branch = 12046
Issue.Uop.ibranch = 866
Issue.Uop.syscall = 33
Issue.Integer = 77560
Issue.Logic = 7923
Issue.FloatingPoint = 0
Issue.Memory = 35421
Issue.Ctrl = 18329
Issue.WndSwitch = 4458
Issue.Total = 139422
Issue.IPC = 0.4783
Issue.DutyCycle = 0.1196

; Commit stage
Commit.Uop.nop = 45
Commit.Uop.move = 4067
Commit.Uop.add = 13535
Commit.Uop.sub = 16132
Commit.Uop.mult = 30
Commit.Uop.div = 4
Commit.Uop.effaddr = 35447
Commit.Uop.and = 5356
Commit.Uop.or = 329
Commit.Uop.xor = 1242
Commit.Uop.not = 3
Commit.Uop.shift = 415
Commit.Uop.sign = 102
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20407
Commit.Uop.store = 13710
Commit.Uop.prefetch = 0
Commit.Uop.call = 2080
Commit.Uop.ret = 2074
Commit.Uop.jump = 752
Commit.Uop.branch = 11846
Commit.Uop.ibranch = 590
Commit.Uop.syscall = 32
Commit.Integer = 69215
Commit.Logic = 7447
Commit.FloatingPoint = 0
Commit.Memory = 34117
Commit.Ctrl = 17342
Commit.WndSwitch = 4154
Commit.Total = 128198
Commit.IPC = 0.4398
Commit.DutyCycle = 0.1099

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 17342
Commit.Squashed = 32537
Commit.Mispred = 2336
Commit.PredAcc = 0.8653


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 33083
fu.IntAdd.Denied = 185
fu.IntAdd.WaitingTime = 0.009522
fu.IntMult.Accesses = 30
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 39762
fu.EffAddr.Denied = 6155
fu.EffAddr.WaitingTime = 0.1416
fu.Logic.Accesses = 7923
fu.Logic.Denied = 117
fu.Logic.WaitingTime = 0.03206
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0
Total Instructions = 87259
Total ALU Instructions = 0
Total Load Instructions = 0
Reused Instructions = 81790
Reuse Percentage = 93.73%
Trivial Instructions = 32
Trivial Percentage = 0.04%

Trivial Instructions Table:
--------------------------------------------------------------------------------
        ID |          Opcode |     Input1 |     Input2 |          Description
--------------------------------------------------------------------------------
    159617 |             sub |          0 |          0 |                x - 0
    160910 |             sub |         50 |          0 |                x - 0
    169488 |             sub |         37 |          0 |                x - 0
    185806 |             sub |         53 |          0 |                x - 0
    186840 |             sub |          4 |          0 |                x - 0
    189866 |             sub |         23 |          0 |                x - 0
    195259 |             sub |         74 |          0 |                x - 0
    196308 |             sub |         51 |          0 |                x - 0
    197048 |             sub |         34 |          0 |                x - 0
    198887 |             sub |         51 |          0 |                x - 0
    202251 |             sub |         38 |          0 |                x - 0
    217245 |             add |         22 |          0 |                x + 0
    217515 |             sub |         21 |          0 |                x - 0
    219527 |             sub |         39 |          0 |                x - 0
    226231 |             add |         77 |          0 |                x + 0
    229783 |             sub |         62 |          0 |                x - 0
    232745 |             sub |          4 |          0 |                x - 0
    235059 |             sub |         36 |          0 |                x - 0
    235593 |             sub |          6 |          0 |                x - 0
    240480 |             sub |         49 |          0 |                x - 0
    241649 |            mult |         27 |          1 |                x * 1
    243671 |             sub |         48 |          0 |                x - 0
    244422 |             add |         54 |          0 |                x + 0
    245390 |             sub |         74 |          0 |                x - 0
    246191 |             sub |         56 |          0 |                x - 0
    257044 |             add |          4 |          0 |                x + 0
    262255 |            mult |         36 |          0 |                x * 0
    263090 |             sub |         77 |          0 |                x - 0
    263540 |             sub |         24 |          0 |                x - 0
    265138 |             add |         31 |          0 |                x + 0
    265137 |             sub |         53 |          0 |                x - 0
    276726 |             sub |         60 |          0 |                x - 0
--------------------------------------------------------------------------------

Genetic Value Predictor Statistics:

Genetic Value Predictor Statistics:
--------------------------------
Total Predictions: 298
Correct Predictions: 128
Confident Predictions: 0
Correct Confident Predictions: 128
Overall Accuracy: 42.953%

Current Parameters:
History Size: 4
Confidence Threshold: 2
Stride Window: 3


Value Predictor Statistics:

Value Predictor Statistics:
-------------------------
Total Predictions: 1844
Correct Predictions: 747
Confident Predictions: 722
Correct Confident Predictions: 304
Overall Accuracy: 40.5098%
Confident Predictions Accuracy: 42.1053%


; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 128198
Dispatch.Stall.spec = 32537
Dispatch.Stall.uop_queue = 802731
Dispatch.Stall.rob = 182724
Dispatch.Stall.iq = 9093
Dispatch.Stall.lsq = 10235
Dispatch.Stall.rename = 3
Dispatch.Stall.ctx = 567

; Dispatch stage
Dispatch.Uop.nop = 215
Dispatch.Uop.move = 5569
Dispatch.Uop.add = 17254
Dispatch.Uop.sub = 19839
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 44375
Dispatch.Uop.and = 6737
Dispatch.Uop.or = 436
Dispatch.Uop.xor = 1811
Dispatch.Uop.not = 9
Dispatch.Uop.shift = 649
Dispatch.Uop.sign = 132
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25340
Dispatch.Uop.store = 16928
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2537
Dispatch.Uop.ret = 2333
Dispatch.Uop.jump = 1035
Dispatch.Uop.branch = 14534
Dispatch.Uop.ibranch = 927
Dispatch.Uop.syscall = 36
Dispatch.Integer = 87076
Dispatch.Logic = 9774
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42268
Dispatch.Ctrl = 21366
Dispatch.WndSwitch = 4870
Dispatch.Total = 160735
Dispatch.IPC = 0.5514
Dispatch.DutyCycle = 0.1378

; Issue stage
Issue.Uop.nop = 156
Issue.Uop.move = 4681
Issue.Uop.add = 15688
Issue.Uop.sub = 17395
Issue.Uop.mult = 30
Issue.Uop.div = 4
Issue.Uop.effaddr = 39762
Issue.Uop.and = 5582
Issue.Uop.or = 344
Issue.Uop.xor = 1416
Issue.Uop.not = 4
Issue.Uop.shift = 474
Issue.Uop.sign = 103
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21711
Issue.Uop.store = 13710
Issue.Uop.prefetch = 0
Issue.Uop.call = 2323
Issue.Uop.ret = 2135
Issue.Uop.jump = 959
Issue.Uop.branch = 12046
Issue.Uop.ibranch = 866
Issue.Uop.syscall = 33
Issue.Integer = 77560
Issue.Logic = 7923
Issue.FloatingPoint = 0
Issue.Memory = 35421
Issue.Ctrl = 18329
Issue.WndSwitch = 4458
Issue.Total = 139422
Issue.IPC = 0.4783
Issue.DutyCycle = 0.1196

; Commit stage
Commit.Uop.nop = 45
Commit.Uop.move = 4067
Commit.Uop.add = 13535
Commit.Uop.sub = 16132
Commit.Uop.mult = 30
Commit.Uop.div = 4
Commit.Uop.effaddr = 35447
Commit.Uop.and = 5356
Commit.Uop.or = 329
Commit.Uop.xor = 1242
Commit.Uop.not = 3
Commit.Uop.shift = 415
Commit.Uop.sign = 102
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20407
Commit.Uop.store = 13710
Commit.Uop.prefetch = 0
Commit.Uop.call = 2080
Commit.Uop.ret = 2074
Commit.Uop.jump = 752
Commit.Uop.branch = 11846
Commit.Uop.ibranch = 590
Commit.Uop.syscall = 32
Commit.Integer = 69215
Commit.Logic = 7447
Commit.FloatingPoint = 0
Commit.Memory = 34117
Commit.Ctrl = 17342
Commit.WndSwitch = 4154
Commit.Total = 128198
Commit.IPC = 0.4398
Commit.DutyCycle = 0.1099

; Committed branches
Commit.Branches = 17342
Commit.Squashed = 32537
Commit.Mispred = 2336
Commit.PredAcc = 0.8653

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 215
Dispatch.Uop.move = 5569
Dispatch.Uop.add = 17254
Dispatch.Uop.sub = 19839
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 44375
Dispatch.Uop.and = 6737
Dispatch.Uop.or = 436
Dispatch.Uop.xor = 1811
Dispatch.Uop.not = 9
Dispatch.Uop.shift = 649
Dispatch.Uop.sign = 132
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25340
Dispatch.Uop.store = 16928
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2537
Dispatch.Uop.ret = 2333
Dispatch.Uop.jump = 1035
Dispatch.Uop.branch = 14534
Dispatch.Uop.ibranch = 927
Dispatch.Uop.syscall = 36
Dispatch.Integer = 87076
Dispatch.Logic = 9774
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42268
Dispatch.Ctrl = 21366
Dispatch.WndSwitch = 4870
Dispatch.Total = 160735
Dispatch.IPC = 0.5514
Dispatch.DutyCycle = 0.1378

; Issue stage
Issue.Uop.nop = 156
Issue.Uop.move = 4681
Issue.Uop.add = 15688
Issue.Uop.sub = 17395
Issue.Uop.mult = 30
Issue.Uop.div = 4
Issue.Uop.effaddr = 39762
Issue.Uop.and = 5582
Issue.Uop.or = 344
Issue.Uop.xor = 1416
Issue.Uop.not = 4
Issue.Uop.shift = 474
Issue.Uop.sign = 103
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21711
Issue.Uop.store = 13710
Issue.Uop.prefetch = 0
Issue.Uop.call = 2323
Issue.Uop.ret = 2135
Issue.Uop.jump = 959
Issue.Uop.branch = 12046
Issue.Uop.ibranch = 866
Issue.Uop.syscall = 33
Issue.Integer = 77560
Issue.Logic = 7923
Issue.FloatingPoint = 0
Issue.Memory = 35421
Issue.Ctrl = 18329
Issue.WndSwitch = 4458
Issue.Total = 139422
Issue.IPC = 0.4783
Issue.DutyCycle = 0.1196

; Commit stage
Commit.Uop.nop = 45
Commit.Uop.move = 4067
Commit.Uop.add = 13535
Commit.Uop.sub = 16132
Commit.Uop.mult = 30
Commit.Uop.div = 4
Commit.Uop.effaddr = 35447
Commit.Uop.and = 5356
Commit.Uop.or = 329
Commit.Uop.xor = 1242
Commit.Uop.not = 3
Commit.Uop.shift = 415
Commit.Uop.sign = 102
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20407
Commit.Uop.store = 13710
Commit.Uop.prefetch = 0
Commit.Uop.call = 2080
Commit.Uop.ret = 2074
Commit.Uop.jump = 752
Commit.Uop.branch = 11846
Commit.Uop.ibranch = 590
Commit.Uop.syscall = 32
Commit.Integer = 69215
Commit.Logic = 7447
Commit.FloatingPoint = 0
Commit.Memory = 34117
Commit.Ctrl = 17342
Commit.WndSwitch = 4154
Commit.Total = 128198
Commit.IPC = 0.4398
Commit.DutyCycle = 0.1099

; Committed branches
Commit.Branches = 17342
Commit.Squashed = 32537
Commit.Mispred = 2336
Commit.PredAcc = 0.8653

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 128198
ROB.Writes = 160735
IQ.Size = 40
IQ.Reads = 104001
IQ.Writes = 118467
LSQ.Size = 20
LSQ.Reads = 35421
LSQ.Writes = 42268
RF_Int.Size = 80
RF_Int.Reads = 161207
RF_Int.Writes = 104899
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 187486
RAT.IntWrites = 109428
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 20797
BTB.Writes = 17342

