module mod(
input clk,rst,load,
input [3:0]data_in,
 output reg [3:0]c
 );


always@(posedge clk)
    begin
        if (~rst )
        begin
            c <=0;
        end 
          else if (load)
                c <= data_in;
                else if(c==12)
                    c<=0;
                      else
                         c <=c+1'b1;
                        
     end
endmodule
