

================================================================
== Vivado HLS Report for 'img_proc'
================================================================
* Date:           Fri Jul 20 11:48:12 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.46|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  5720001|  5720001|  5720001|  5720001|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  5720000|  5720000|       143|          -|          -|  40000|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	2  / true

* FSM state operations: 

 <State 1> : 0.60ns
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([640000 x i8]* %img) nounwind, !map !104"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([40000 x i8]* %mark) nounwind, !map !110"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([640000 x i8]* %out_r) nounwind, !map !116"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @img_proc_str) nounwind"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indata = alloca [16 x i8], align 16" [dct_hls/dct.cpp:160]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%outdata = alloca [16 x i8], align 16" [dct_hls/dct.cpp:160]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 0" [dct_hls/dct.cpp:165]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indata_addr_1 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 1" [dct_hls/dct.cpp:166]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indata_addr_2 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 2" [dct_hls/dct.cpp:167]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indata_addr_3 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 3" [dct_hls/dct.cpp:168]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indata_addr_4 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 4" [dct_hls/dct.cpp:169]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indata_addr_5 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 5" [dct_hls/dct.cpp:170]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indata_addr_6 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 6" [dct_hls/dct.cpp:171]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indata_addr_7 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 7" [dct_hls/dct.cpp:172]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indata_addr_8 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 8" [dct_hls/dct.cpp:173]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indata_addr_9 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 9" [dct_hls/dct.cpp:174]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indata_addr_10 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 10" [dct_hls/dct.cpp:175]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indata_addr_11 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 11" [dct_hls/dct.cpp:176]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indata_addr_12 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 12" [dct_hls/dct.cpp:177]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indata_addr_13 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 13" [dct_hls/dct.cpp:178]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%indata_addr_14 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 14" [dct_hls/dct.cpp:179]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indata_addr_15 = getelementptr inbounds [16 x i8]* %indata, i64 0, i64 15" [dct_hls/dct.cpp:180]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%outdata_addr = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 0" [dct_hls/dct.cpp:182]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%outdata_addr_1 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 1" [dct_hls/dct.cpp:185]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%outdata_addr_2 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 2" [dct_hls/dct.cpp:186]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%outdata_addr_3 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 3" [dct_hls/dct.cpp:187]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%outdata_addr_4 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 4" [dct_hls/dct.cpp:188]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%outdata_addr_5 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 5" [dct_hls/dct.cpp:189]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%outdata_addr_6 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 6" [dct_hls/dct.cpp:190]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%outdata_addr_7 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 7" [dct_hls/dct.cpp:191]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%outdata_addr_8 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 8" [dct_hls/dct.cpp:192]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%outdata_addr_9 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 9" [dct_hls/dct.cpp:193]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%outdata_addr_10 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 10" [dct_hls/dct.cpp:194]
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%outdata_addr_11 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 11" [dct_hls/dct.cpp:195]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%outdata_addr_12 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 12" [dct_hls/dct.cpp:196]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%outdata_addr_13 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 13" [dct_hls/dct.cpp:197]
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%outdata_addr_14 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 14" [dct_hls/dct.cpp:198]
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%outdata_addr_15 = getelementptr inbounds [16 x i8]* %outdata, i64 0, i64 15" [dct_hls/dct.cpp:199]
ST_1 : Operation 60 [1/1] (0.60ns)   --->   "br label %1" [dct_hls/dct.cpp:161]

 <State 2> : 2.76ns
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%mark_idx = phi i16 [ 0, %0 ], [ %mark_idx_1, %2 ]"
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_50 = phi i16 [ 0, %0 ], [ %idx_urem, %2 ]"
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%mark_idx_cast = zext i16 %mark_idx to i17" [dct_hls/dct.cpp:161]
ST_2 : Operation 64 [1/1] (0.67ns)   --->   "%tmp = icmp eq i16 %mark_idx, -25536" [dct_hls/dct.cpp:161]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 40000, i64 40000) nounwind"
ST_2 : Operation 66 [1/1] (0.78ns)   --->   "%mark_idx_1 = add i16 %mark_idx, 1" [dct_hls/dct.cpp:161]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [dct_hls/dct.cpp:161]
ST_2 : Operation 68 [1/1] (0.78ns)   --->   "%next_urem = add i16 1, %tmp_50"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.67ns)   --->   "%tmp_49 = icmp ult i16 %next_urem, 200"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%idx_urem = select i1 %tmp_49, i16 %next_urem, i16 0"   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i16 %tmp_50 to i17" [dct_hls/dct.cpp:163]
ST_2 : Operation 72 [1/1] (0.78ns)   --->   "%tmp_s = sub i17 %mark_idx_cast, %tmp_2_cast" [dct_hls/dct.cpp:164]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_38 = call i21 @_ssdm_op_BitConcatenate.i21.i17.i4(i17 %tmp_s, i4 0)" [dct_hls/dct.cpp:164]
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i21 %tmp_38 to i22" [dct_hls/dct.cpp:164]
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i16 %tmp_50 to i8"
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_51, i2 0)" [dct_hls/dct.cpp:164]
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_5_cast_cast = zext i10 %tmp_5 to i22" [dct_hls/dct.cpp:164]
ST_2 : Operation 78 [1/1] (0.81ns)   --->   "%base_idx = add i22 %tmp_5_cast_cast, %tmp_4_cast" [dct_hls/dct.cpp:164]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%base_idx_cast = sext i22 %base_idx to i32" [dct_hls/dct.cpp:164]
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = zext i32 %base_idx_cast to i64" [dct_hls/dct.cpp:165]
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%img_addr = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_6" [dct_hls/dct.cpp:165]
ST_2 : Operation 82 [2/2] (1.15ns)   --->   "%img_load = load i8* %img_addr, align 1" [dct_hls/dct.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_7 = or i32 %base_idx_cast, 1" [dct_hls/dct.cpp:166]
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_8 = zext i32 %tmp_7 to i64" [dct_hls/dct.cpp:166]
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%img_addr_1 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_8" [dct_hls/dct.cpp:166]
ST_2 : Operation 86 [2/2] (1.15ns)   --->   "%img_load_1 = load i8* %img_addr_1, align 1" [dct_hls/dct.cpp:166]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_37 = zext i16 %mark_idx to i64" [dct_hls/dct.cpp:182]
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%mark_addr = getelementptr [40000 x i8]* %mark, i64 0, i64 %tmp_37" [dct_hls/dct.cpp:182]
ST_2 : Operation 89 [2/2] (1.15ns)   --->   "%mark_load = load i8* %mark_addr, align 1" [dct_hls/dct.cpp:182]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "ret void" [dct_hls/dct.cpp:201]

 <State 3> : 1.75ns
ST_3 : Operation 91 [1/2] (1.15ns)   --->   "%img_load = load i8* %img_addr, align 1" [dct_hls/dct.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_3 : Operation 92 [1/1] (0.59ns)   --->   "store i8 %img_load, i8* %indata_addr, align 16" [dct_hls/dct.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_3 : Operation 93 [1/2] (1.15ns)   --->   "%img_load_1 = load i8* %img_addr_1, align 1" [dct_hls/dct.cpp:166]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_3 : Operation 94 [1/1] (0.59ns)   --->   "store i8 %img_load_1, i8* %indata_addr_1, align 1" [dct_hls/dct.cpp:166]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_9 = or i22 %base_idx, 2" [dct_hls/dct.cpp:167]
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i22 %tmp_9 to i32" [dct_hls/dct.cpp:167]
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_10 = zext i32 %tmp_9_cast to i64" [dct_hls/dct.cpp:167]
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%img_addr_2 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_10" [dct_hls/dct.cpp:167]
ST_3 : Operation 99 [2/2] (1.15ns)   --->   "%img_load_2 = load i8* %img_addr_2, align 1" [dct_hls/dct.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_11 = or i22 %base_idx, 3" [dct_hls/dct.cpp:168]
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i22 %tmp_11 to i32" [dct_hls/dct.cpp:168]
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_12 = zext i32 %tmp_11_cast to i64" [dct_hls/dct.cpp:168]
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%img_addr_3 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_12" [dct_hls/dct.cpp:168]
ST_3 : Operation 104 [2/2] (1.15ns)   --->   "%img_load_3 = load i8* %img_addr_3, align 1" [dct_hls/dct.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_3 : Operation 105 [1/2] (1.15ns)   --->   "%mark_load = load i8* %mark_addr, align 1" [dct_hls/dct.cpp:182]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 4> : 1.98ns
ST_4 : Operation 106 [1/2] (1.15ns)   --->   "%img_load_2 = load i8* %img_addr_2, align 1" [dct_hls/dct.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_4 : Operation 107 [1/1] (0.59ns)   --->   "store i8 %img_load_2, i8* %indata_addr_2, align 2" [dct_hls/dct.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_4 : Operation 108 [1/2] (1.15ns)   --->   "%img_load_3 = load i8* %img_addr_3, align 1" [dct_hls/dct.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_4 : Operation 109 [1/1] (0.59ns)   --->   "store i8 %img_load_3, i8* %indata_addr_3, align 1" [dct_hls/dct.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_4 : Operation 110 [1/1] (0.82ns)   --->   "%tmp_13 = add i22 800, %base_idx" [dct_hls/dct.cpp:169]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i22 %tmp_13 to i32" [dct_hls/dct.cpp:169]
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_14 = zext i32 %tmp_13_cast to i64" [dct_hls/dct.cpp:169]
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%img_addr_4 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_14" [dct_hls/dct.cpp:169]
ST_4 : Operation 114 [2/2] (1.15ns)   --->   "%img_load_4 = load i8* %img_addr_4, align 1" [dct_hls/dct.cpp:169]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_4 : Operation 115 [1/1] (0.82ns)   --->   "%tmp_15 = add i22 801, %base_idx" [dct_hls/dct.cpp:170]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i22 %tmp_15 to i32" [dct_hls/dct.cpp:170]
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_16 = zext i32 %tmp_15_cast to i64" [dct_hls/dct.cpp:170]
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%img_addr_5 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_16" [dct_hls/dct.cpp:170]
ST_4 : Operation 119 [2/2] (1.15ns)   --->   "%img_load_5 = load i8* %img_addr_5, align 1" [dct_hls/dct.cpp:170]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 5> : 1.98ns
ST_5 : Operation 120 [1/2] (1.15ns)   --->   "%img_load_4 = load i8* %img_addr_4, align 1" [dct_hls/dct.cpp:169]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_5 : Operation 121 [1/1] (0.59ns)   --->   "store i8 %img_load_4, i8* %indata_addr_4, align 4" [dct_hls/dct.cpp:169]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_5 : Operation 122 [1/2] (1.15ns)   --->   "%img_load_5 = load i8* %img_addr_5, align 1" [dct_hls/dct.cpp:170]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_5 : Operation 123 [1/1] (0.59ns)   --->   "store i8 %img_load_5, i8* %indata_addr_5, align 1" [dct_hls/dct.cpp:170]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_5 : Operation 124 [1/1] (0.82ns)   --->   "%tmp_17 = add i22 802, %base_idx" [dct_hls/dct.cpp:171]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i22 %tmp_17 to i32" [dct_hls/dct.cpp:171]
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_18 = zext i32 %tmp_17_cast to i64" [dct_hls/dct.cpp:171]
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%img_addr_6 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_18" [dct_hls/dct.cpp:171]
ST_5 : Operation 128 [2/2] (1.15ns)   --->   "%img_load_6 = load i8* %img_addr_6, align 1" [dct_hls/dct.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_5 : Operation 129 [1/1] (0.82ns)   --->   "%tmp_19 = add i22 803, %base_idx" [dct_hls/dct.cpp:172]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_19_cast = sext i22 %tmp_19 to i32" [dct_hls/dct.cpp:172]
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_20 = zext i32 %tmp_19_cast to i64" [dct_hls/dct.cpp:172]
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%img_addr_7 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_20" [dct_hls/dct.cpp:172]
ST_5 : Operation 133 [2/2] (1.15ns)   --->   "%img_load_7 = load i8* %img_addr_7, align 1" [dct_hls/dct.cpp:172]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 6> : 1.98ns
ST_6 : Operation 134 [1/2] (1.15ns)   --->   "%img_load_6 = load i8* %img_addr_6, align 1" [dct_hls/dct.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_6 : Operation 135 [1/1] (0.59ns)   --->   "store i8 %img_load_6, i8* %indata_addr_6, align 2" [dct_hls/dct.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_6 : Operation 136 [1/2] (1.15ns)   --->   "%img_load_7 = load i8* %img_addr_7, align 1" [dct_hls/dct.cpp:172]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_6 : Operation 137 [1/1] (0.59ns)   --->   "store i8 %img_load_7, i8* %indata_addr_7, align 1" [dct_hls/dct.cpp:172]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_6 : Operation 138 [1/1] (0.82ns)   --->   "%tmp_21 = add i22 1600, %base_idx" [dct_hls/dct.cpp:173]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i22 %tmp_21 to i32" [dct_hls/dct.cpp:173]
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %tmp_21_cast to i64" [dct_hls/dct.cpp:173]
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%img_addr_8 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_22" [dct_hls/dct.cpp:173]
ST_6 : Operation 142 [2/2] (1.15ns)   --->   "%img_load_8 = load i8* %img_addr_8, align 1" [dct_hls/dct.cpp:173]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_6 : Operation 143 [1/1] (0.82ns)   --->   "%tmp_23 = add i22 1601, %base_idx" [dct_hls/dct.cpp:174]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i22 %tmp_23 to i32" [dct_hls/dct.cpp:174]
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_24 = zext i32 %tmp_23_cast to i64" [dct_hls/dct.cpp:174]
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%img_addr_9 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_24" [dct_hls/dct.cpp:174]
ST_6 : Operation 147 [2/2] (1.15ns)   --->   "%img_load_9 = load i8* %img_addr_9, align 1" [dct_hls/dct.cpp:174]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 7> : 1.98ns
ST_7 : Operation 148 [1/2] (1.15ns)   --->   "%img_load_8 = load i8* %img_addr_8, align 1" [dct_hls/dct.cpp:173]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_7 : Operation 149 [1/1] (0.59ns)   --->   "store i8 %img_load_8, i8* %indata_addr_8, align 8" [dct_hls/dct.cpp:173]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_7 : Operation 150 [1/2] (1.15ns)   --->   "%img_load_9 = load i8* %img_addr_9, align 1" [dct_hls/dct.cpp:174]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_7 : Operation 151 [1/1] (0.59ns)   --->   "store i8 %img_load_9, i8* %indata_addr_9, align 1" [dct_hls/dct.cpp:174]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_7 : Operation 152 [1/1] (0.82ns)   --->   "%tmp_25 = add i22 1602, %base_idx" [dct_hls/dct.cpp:175]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i22 %tmp_25 to i32" [dct_hls/dct.cpp:175]
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_26 = zext i32 %tmp_25_cast to i64" [dct_hls/dct.cpp:175]
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%img_addr_10 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_26" [dct_hls/dct.cpp:175]
ST_7 : Operation 156 [2/2] (1.15ns)   --->   "%img_load_10 = load i8* %img_addr_10, align 1" [dct_hls/dct.cpp:175]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_7 : Operation 157 [1/1] (0.82ns)   --->   "%tmp_27 = add i22 1603, %base_idx" [dct_hls/dct.cpp:176]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i22 %tmp_27 to i32" [dct_hls/dct.cpp:176]
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_28 = zext i32 %tmp_27_cast to i64" [dct_hls/dct.cpp:176]
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%img_addr_11 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_28" [dct_hls/dct.cpp:176]
ST_7 : Operation 161 [2/2] (1.15ns)   --->   "%img_load_11 = load i8* %img_addr_11, align 1" [dct_hls/dct.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 8> : 1.98ns
ST_8 : Operation 162 [1/2] (1.15ns)   --->   "%img_load_10 = load i8* %img_addr_10, align 1" [dct_hls/dct.cpp:175]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_8 : Operation 163 [1/1] (0.59ns)   --->   "store i8 %img_load_10, i8* %indata_addr_10, align 2" [dct_hls/dct.cpp:175]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_8 : Operation 164 [1/2] (1.15ns)   --->   "%img_load_11 = load i8* %img_addr_11, align 1" [dct_hls/dct.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_8 : Operation 165 [1/1] (0.59ns)   --->   "store i8 %img_load_11, i8* %indata_addr_11, align 1" [dct_hls/dct.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_8 : Operation 166 [1/1] (0.82ns)   --->   "%tmp_29 = add i22 2400, %base_idx" [dct_hls/dct.cpp:177]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_29_cast = sext i22 %tmp_29 to i32" [dct_hls/dct.cpp:177]
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_30 = zext i32 %tmp_29_cast to i64" [dct_hls/dct.cpp:177]
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%img_addr_12 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_30" [dct_hls/dct.cpp:177]
ST_8 : Operation 170 [2/2] (1.15ns)   --->   "%img_load_12 = load i8* %img_addr_12, align 1" [dct_hls/dct.cpp:177]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_8 : Operation 171 [1/1] (0.82ns)   --->   "%tmp_31 = add i22 2401, %base_idx" [dct_hls/dct.cpp:178]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i22 %tmp_31 to i32" [dct_hls/dct.cpp:178]
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_32 = zext i32 %tmp_31_cast to i64" [dct_hls/dct.cpp:178]
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%img_addr_13 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_32" [dct_hls/dct.cpp:178]
ST_8 : Operation 175 [2/2] (1.15ns)   --->   "%img_load_13 = load i8* %img_addr_13, align 1" [dct_hls/dct.cpp:178]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 9> : 1.98ns
ST_9 : Operation 176 [1/2] (1.15ns)   --->   "%img_load_12 = load i8* %img_addr_12, align 1" [dct_hls/dct.cpp:177]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_9 : Operation 177 [1/1] (0.59ns)   --->   "store i8 %img_load_12, i8* %indata_addr_12, align 4" [dct_hls/dct.cpp:177]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_9 : Operation 178 [1/2] (1.15ns)   --->   "%img_load_13 = load i8* %img_addr_13, align 1" [dct_hls/dct.cpp:178]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_9 : Operation 179 [1/1] (0.59ns)   --->   "store i8 %img_load_13, i8* %indata_addr_13, align 1" [dct_hls/dct.cpp:178]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_9 : Operation 180 [1/1] (0.82ns)   --->   "%tmp_33 = add i22 2402, %base_idx" [dct_hls/dct.cpp:179]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i22 %tmp_33 to i32" [dct_hls/dct.cpp:179]
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_34 = zext i32 %tmp_33_cast to i64" [dct_hls/dct.cpp:179]
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%img_addr_14 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_34" [dct_hls/dct.cpp:179]
ST_9 : Operation 184 [2/2] (1.15ns)   --->   "%img_load_14 = load i8* %img_addr_14, align 1" [dct_hls/dct.cpp:179]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_9 : Operation 185 [1/1] (0.82ns)   --->   "%tmp_35 = add i22 2403, %base_idx" [dct_hls/dct.cpp:180]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i22 %tmp_35 to i32" [dct_hls/dct.cpp:180]
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_36 = zext i32 %tmp_35_cast to i64" [dct_hls/dct.cpp:180]
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%img_addr_15 = getelementptr [640000 x i8]* %img, i64 0, i64 %tmp_36" [dct_hls/dct.cpp:180]
ST_9 : Operation 189 [2/2] (1.15ns)   --->   "%img_load_15 = load i8* %img_addr_15, align 1" [dct_hls/dct.cpp:180]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 10> : 1.75ns
ST_10 : Operation 190 [1/2] (1.15ns)   --->   "%img_load_14 = load i8* %img_addr_14, align 1" [dct_hls/dct.cpp:179]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_10 : Operation 191 [1/1] (0.59ns)   --->   "store i8 %img_load_14, i8* %indata_addr_14, align 2" [dct_hls/dct.cpp:179]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_10 : Operation 192 [1/2] (1.15ns)   --->   "%img_load_15 = load i8* %img_addr_15, align 1" [dct_hls/dct.cpp:180]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_10 : Operation 193 [1/1] (0.59ns)   --->   "store i8 %img_load_15, i8* %indata_addr_15, align 1" [dct_hls/dct.cpp:180]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 11> : 0.00ns
ST_11 : Operation 194 [2/2] (0.00ns)   --->   "call fastcc void @add_watermark([16 x i8]* %indata, i8 zeroext %mark_load, [16 x i8]* %outdata) nounwind" [dct_hls/dct.cpp:182]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 0.00ns
ST_12 : Operation 195 [1/2] (0.00ns)   --->   "call fastcc void @add_watermark([16 x i8]* %indata, i8 zeroext %mark_load, [16 x i8]* %outdata) nounwind" [dct_hls/dct.cpp:182]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 0.59ns
ST_13 : Operation 196 [2/2] (0.59ns)   --->   "%outdata_load = load i8* %outdata_addr, align 16" [dct_hls/dct.cpp:184]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_13 : Operation 197 [2/2] (0.59ns)   --->   "%outdata_load_1 = load i8* %outdata_addr_1, align 1" [dct_hls/dct.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 14> : 1.75ns
ST_14 : Operation 198 [1/2] (0.59ns)   --->   "%outdata_load = load i8* %outdata_addr, align 16" [dct_hls/dct.cpp:184]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_6" [dct_hls/dct.cpp:184]
ST_14 : Operation 200 [1/1] (1.15ns)   --->   "store i8 %outdata_load, i8* %out_addr, align 1" [dct_hls/dct.cpp:184]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_14 : Operation 201 [1/2] (0.59ns)   --->   "%outdata_load_1 = load i8* %outdata_addr_1, align 1" [dct_hls/dct.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%out_addr_16 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_8" [dct_hls/dct.cpp:185]
ST_14 : Operation 203 [1/1] (1.15ns)   --->   "store i8 %outdata_load_1, i8* %out_addr_16, align 1" [dct_hls/dct.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_14 : Operation 204 [2/2] (0.59ns)   --->   "%outdata_load_2 = load i8* %outdata_addr_2, align 2" [dct_hls/dct.cpp:186]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_14 : Operation 205 [2/2] (0.59ns)   --->   "%outdata_load_3 = load i8* %outdata_addr_3, align 1" [dct_hls/dct.cpp:187]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 15> : 1.75ns
ST_15 : Operation 206 [1/2] (0.59ns)   --->   "%outdata_load_2 = load i8* %outdata_addr_2, align 2" [dct_hls/dct.cpp:186]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%out_addr_17 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_10" [dct_hls/dct.cpp:186]
ST_15 : Operation 208 [1/1] (1.15ns)   --->   "store i8 %outdata_load_2, i8* %out_addr_17, align 1" [dct_hls/dct.cpp:186]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_15 : Operation 209 [1/2] (0.59ns)   --->   "%outdata_load_3 = load i8* %outdata_addr_3, align 1" [dct_hls/dct.cpp:187]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%out_addr_18 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_12" [dct_hls/dct.cpp:187]
ST_15 : Operation 211 [1/1] (1.15ns)   --->   "store i8 %outdata_load_3, i8* %out_addr_18, align 1" [dct_hls/dct.cpp:187]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_15 : Operation 212 [2/2] (0.59ns)   --->   "%outdata_load_4 = load i8* %outdata_addr_4, align 4" [dct_hls/dct.cpp:188]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_15 : Operation 213 [2/2] (0.59ns)   --->   "%outdata_load_5 = load i8* %outdata_addr_5, align 1" [dct_hls/dct.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 16> : 1.75ns
ST_16 : Operation 214 [1/2] (0.59ns)   --->   "%outdata_load_4 = load i8* %outdata_addr_4, align 4" [dct_hls/dct.cpp:188]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%out_addr_19 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_14" [dct_hls/dct.cpp:188]
ST_16 : Operation 216 [1/1] (1.15ns)   --->   "store i8 %outdata_load_4, i8* %out_addr_19, align 1" [dct_hls/dct.cpp:188]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_16 : Operation 217 [1/2] (0.59ns)   --->   "%outdata_load_5 = load i8* %outdata_addr_5, align 1" [dct_hls/dct.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%out_addr_20 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_16" [dct_hls/dct.cpp:189]
ST_16 : Operation 219 [1/1] (1.15ns)   --->   "store i8 %outdata_load_5, i8* %out_addr_20, align 1" [dct_hls/dct.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_16 : Operation 220 [2/2] (0.59ns)   --->   "%outdata_load_6 = load i8* %outdata_addr_6, align 2" [dct_hls/dct.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_16 : Operation 221 [2/2] (0.59ns)   --->   "%outdata_load_7 = load i8* %outdata_addr_7, align 1" [dct_hls/dct.cpp:191]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 17> : 1.75ns
ST_17 : Operation 222 [1/2] (0.59ns)   --->   "%outdata_load_6 = load i8* %outdata_addr_6, align 2" [dct_hls/dct.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%out_addr_21 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_18" [dct_hls/dct.cpp:190]
ST_17 : Operation 224 [1/1] (1.15ns)   --->   "store i8 %outdata_load_6, i8* %out_addr_21, align 1" [dct_hls/dct.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_17 : Operation 225 [1/2] (0.59ns)   --->   "%outdata_load_7 = load i8* %outdata_addr_7, align 1" [dct_hls/dct.cpp:191]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%out_addr_22 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_20" [dct_hls/dct.cpp:191]
ST_17 : Operation 227 [1/1] (1.15ns)   --->   "store i8 %outdata_load_7, i8* %out_addr_22, align 1" [dct_hls/dct.cpp:191]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_17 : Operation 228 [2/2] (0.59ns)   --->   "%outdata_load_8 = load i8* %outdata_addr_8, align 8" [dct_hls/dct.cpp:192]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_17 : Operation 229 [2/2] (0.59ns)   --->   "%outdata_load_9 = load i8* %outdata_addr_9, align 1" [dct_hls/dct.cpp:193]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 18> : 1.75ns
ST_18 : Operation 230 [1/2] (0.59ns)   --->   "%outdata_load_8 = load i8* %outdata_addr_8, align 8" [dct_hls/dct.cpp:192]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%out_addr_23 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_22" [dct_hls/dct.cpp:192]
ST_18 : Operation 232 [1/1] (1.15ns)   --->   "store i8 %outdata_load_8, i8* %out_addr_23, align 1" [dct_hls/dct.cpp:192]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_18 : Operation 233 [1/2] (0.59ns)   --->   "%outdata_load_9 = load i8* %outdata_addr_9, align 1" [dct_hls/dct.cpp:193]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%out_addr_24 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_24" [dct_hls/dct.cpp:193]
ST_18 : Operation 235 [1/1] (1.15ns)   --->   "store i8 %outdata_load_9, i8* %out_addr_24, align 1" [dct_hls/dct.cpp:193]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_18 : Operation 236 [2/2] (0.59ns)   --->   "%outdata_load_10 = load i8* %outdata_addr_10, align 2" [dct_hls/dct.cpp:194]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_18 : Operation 237 [2/2] (0.59ns)   --->   "%outdata_load_11 = load i8* %outdata_addr_11, align 1" [dct_hls/dct.cpp:195]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 19> : 1.75ns
ST_19 : Operation 238 [1/2] (0.59ns)   --->   "%outdata_load_10 = load i8* %outdata_addr_10, align 2" [dct_hls/dct.cpp:194]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%out_addr_25 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_26" [dct_hls/dct.cpp:194]
ST_19 : Operation 240 [1/1] (1.15ns)   --->   "store i8 %outdata_load_10, i8* %out_addr_25, align 1" [dct_hls/dct.cpp:194]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_19 : Operation 241 [1/2] (0.59ns)   --->   "%outdata_load_11 = load i8* %outdata_addr_11, align 1" [dct_hls/dct.cpp:195]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%out_addr_26 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_28" [dct_hls/dct.cpp:195]
ST_19 : Operation 243 [1/1] (1.15ns)   --->   "store i8 %outdata_load_11, i8* %out_addr_26, align 1" [dct_hls/dct.cpp:195]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_19 : Operation 244 [2/2] (0.59ns)   --->   "%outdata_load_12 = load i8* %outdata_addr_12, align 4" [dct_hls/dct.cpp:196]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_19 : Operation 245 [2/2] (0.59ns)   --->   "%outdata_load_13 = load i8* %outdata_addr_13, align 1" [dct_hls/dct.cpp:197]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 20> : 1.75ns
ST_20 : Operation 246 [1/2] (0.59ns)   --->   "%outdata_load_12 = load i8* %outdata_addr_12, align 4" [dct_hls/dct.cpp:196]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%out_addr_27 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_30" [dct_hls/dct.cpp:196]
ST_20 : Operation 248 [1/1] (1.15ns)   --->   "store i8 %outdata_load_12, i8* %out_addr_27, align 1" [dct_hls/dct.cpp:196]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_20 : Operation 249 [1/2] (0.59ns)   --->   "%outdata_load_13 = load i8* %outdata_addr_13, align 1" [dct_hls/dct.cpp:197]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%out_addr_28 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_32" [dct_hls/dct.cpp:197]
ST_20 : Operation 251 [1/1] (1.15ns)   --->   "store i8 %outdata_load_13, i8* %out_addr_28, align 1" [dct_hls/dct.cpp:197]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_20 : Operation 252 [2/2] (0.59ns)   --->   "%outdata_load_14 = load i8* %outdata_addr_14, align 2" [dct_hls/dct.cpp:198]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_20 : Operation 253 [2/2] (0.59ns)   --->   "%outdata_load_15 = load i8* %outdata_addr_15, align 1" [dct_hls/dct.cpp:199]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>

 <State 21> : 1.75ns
ST_21 : Operation 254 [1/2] (0.59ns)   --->   "%outdata_load_14 = load i8* %outdata_addr_14, align 2" [dct_hls/dct.cpp:198]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%out_addr_29 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_34" [dct_hls/dct.cpp:198]
ST_21 : Operation 256 [1/1] (1.15ns)   --->   "store i8 %outdata_load_14, i8* %out_addr_29, align 1" [dct_hls/dct.cpp:198]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_21 : Operation 257 [1/2] (0.59ns)   --->   "%outdata_load_15 = load i8* %outdata_addr_15, align 1" [dct_hls/dct.cpp:199]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_21 : Operation 258 [1/1] (0.00ns)   --->   "%out_addr_30 = getelementptr [640000 x i8]* %out_r, i64 0, i64 %tmp_36" [dct_hls/dct.cpp:199]
ST_21 : Operation 259 [1/1] (1.15ns)   --->   "store i8 %outdata_load_15, i8* %out_addr_30, align 1" [dct_hls/dct.cpp:199]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640000> <RAM>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "br label %1" [dct_hls/dct.cpp:161]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('mark_idx') with incoming values : ('mark_idx', dct_hls/dct.cpp:161) [44]  (0.603 ns)

 <State 2>: 2.76ns
The critical path consists of the following:
	'phi' operation ('mark_idx') with incoming values : ('mark_idx', dct_hls/dct.cpp:161) [44]  (0 ns)
	'sub' operation ('tmp_s', dct_hls/dct.cpp:164) [56]  (0.785 ns)
	'add' operation ('base_idx', dct_hls/dct.cpp:164) [62]  (0.815 ns)
	'getelementptr' operation ('img_addr', dct_hls/dct.cpp:165) [65]  (0 ns)
	'load' operation ('img_load', dct_hls/dct.cpp:165) on array 'img' [66]  (1.16 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	'load' operation ('img_load', dct_hls/dct.cpp:165) on array 'img' [66]  (1.16 ns)
	'store' operation (dct_hls/dct.cpp:165) of variable 'img_load', dct_hls/dct.cpp:165 on array 'indata', dct_hls/dct.cpp:160 [67]  (0.594 ns)

 <State 4>: 1.98ns
The critical path consists of the following:
	'add' operation ('tmp_13', dct_hls/dct.cpp:169) [85]  (0.821 ns)
	'getelementptr' operation ('img_addr_4', dct_hls/dct.cpp:169) [88]  (0 ns)
	'load' operation ('img_load_4', dct_hls/dct.cpp:169) on array 'img' [89]  (1.16 ns)

 <State 5>: 1.98ns
The critical path consists of the following:
	'add' operation ('tmp_17', dct_hls/dct.cpp:171) [97]  (0.821 ns)
	'getelementptr' operation ('img_addr_6', dct_hls/dct.cpp:171) [100]  (0 ns)
	'load' operation ('img_load_6', dct_hls/dct.cpp:171) on array 'img' [101]  (1.16 ns)

 <State 6>: 1.98ns
The critical path consists of the following:
	'add' operation ('tmp_21', dct_hls/dct.cpp:173) [109]  (0.821 ns)
	'getelementptr' operation ('img_addr_8', dct_hls/dct.cpp:173) [112]  (0 ns)
	'load' operation ('img_load_8', dct_hls/dct.cpp:173) on array 'img' [113]  (1.16 ns)

 <State 7>: 1.98ns
The critical path consists of the following:
	'add' operation ('tmp_25', dct_hls/dct.cpp:175) [121]  (0.821 ns)
	'getelementptr' operation ('img_addr_10', dct_hls/dct.cpp:175) [124]  (0 ns)
	'load' operation ('img_load_10', dct_hls/dct.cpp:175) on array 'img' [125]  (1.16 ns)

 <State 8>: 1.98ns
The critical path consists of the following:
	'add' operation ('tmp_29', dct_hls/dct.cpp:177) [133]  (0.821 ns)
	'getelementptr' operation ('img_addr_12', dct_hls/dct.cpp:177) [136]  (0 ns)
	'load' operation ('img_load_12', dct_hls/dct.cpp:177) on array 'img' [137]  (1.16 ns)

 <State 9>: 1.98ns
The critical path consists of the following:
	'add' operation ('tmp_33', dct_hls/dct.cpp:179) [145]  (0.821 ns)
	'getelementptr' operation ('img_addr_14', dct_hls/dct.cpp:179) [148]  (0 ns)
	'load' operation ('img_load_14', dct_hls/dct.cpp:179) on array 'img' [149]  (1.16 ns)

 <State 10>: 1.75ns
The critical path consists of the following:
	'load' operation ('img_load_14', dct_hls/dct.cpp:179) on array 'img' [149]  (1.16 ns)
	'store' operation (dct_hls/dct.cpp:179) of variable 'img_load_14', dct_hls/dct.cpp:179 on array 'indata', dct_hls/dct.cpp:160 [150]  (0.594 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0.594ns
The critical path consists of the following:
	'load' operation ('outdata_load', dct_hls/dct.cpp:184) on array 'outdata', dct_hls/dct.cpp:160 [161]  (0.594 ns)

 <State 14>: 1.75ns
The critical path consists of the following:
	'load' operation ('outdata_load', dct_hls/dct.cpp:184) on array 'outdata', dct_hls/dct.cpp:160 [161]  (0.594 ns)
	'store' operation (dct_hls/dct.cpp:184) of variable 'outdata_load', dct_hls/dct.cpp:184 on array 'out_r' [163]  (1.16 ns)

 <State 15>: 1.75ns
The critical path consists of the following:
	'load' operation ('outdata_load_2', dct_hls/dct.cpp:186) on array 'outdata', dct_hls/dct.cpp:160 [167]  (0.594 ns)
	'store' operation (dct_hls/dct.cpp:186) of variable 'outdata_load_2', dct_hls/dct.cpp:186 on array 'out_r' [169]  (1.16 ns)

 <State 16>: 1.75ns
The critical path consists of the following:
	'load' operation ('outdata_load_4', dct_hls/dct.cpp:188) on array 'outdata', dct_hls/dct.cpp:160 [173]  (0.594 ns)
	'store' operation (dct_hls/dct.cpp:188) of variable 'outdata_load_4', dct_hls/dct.cpp:188 on array 'out_r' [175]  (1.16 ns)

 <State 17>: 1.75ns
The critical path consists of the following:
	'load' operation ('outdata_load_6', dct_hls/dct.cpp:190) on array 'outdata', dct_hls/dct.cpp:160 [179]  (0.594 ns)
	'store' operation (dct_hls/dct.cpp:190) of variable 'outdata_load_6', dct_hls/dct.cpp:190 on array 'out_r' [181]  (1.16 ns)

 <State 18>: 1.75ns
The critical path consists of the following:
	'load' operation ('outdata_load_8', dct_hls/dct.cpp:192) on array 'outdata', dct_hls/dct.cpp:160 [185]  (0.594 ns)
	'store' operation (dct_hls/dct.cpp:192) of variable 'outdata_load_8', dct_hls/dct.cpp:192 on array 'out_r' [187]  (1.16 ns)

 <State 19>: 1.75ns
The critical path consists of the following:
	'load' operation ('outdata_load_10', dct_hls/dct.cpp:194) on array 'outdata', dct_hls/dct.cpp:160 [191]  (0.594 ns)
	'store' operation (dct_hls/dct.cpp:194) of variable 'outdata_load_10', dct_hls/dct.cpp:194 on array 'out_r' [193]  (1.16 ns)

 <State 20>: 1.75ns
The critical path consists of the following:
	'load' operation ('outdata_load_12', dct_hls/dct.cpp:196) on array 'outdata', dct_hls/dct.cpp:160 [197]  (0.594 ns)
	'store' operation (dct_hls/dct.cpp:196) of variable 'outdata_load_12', dct_hls/dct.cpp:196 on array 'out_r' [199]  (1.16 ns)

 <State 21>: 1.75ns
The critical path consists of the following:
	'load' operation ('outdata_load_14', dct_hls/dct.cpp:198) on array 'outdata', dct_hls/dct.cpp:160 [203]  (0.594 ns)
	'store' operation (dct_hls/dct.cpp:198) of variable 'outdata_load_14', dct_hls/dct.cpp:198 on array 'out_r' [205]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
