title: RISC-V Pipelined Processor
description: A verified 5-stage pipelined RV32I core implemented in SystemVerilog.
theme: minima

minima:
  skin: dark

header_pages:
  - index.md
  - architecture/manual.md
  - verification/report.md
  - developer/guide.md

plugins:
  - jekyll-remote-theme