
---------- Begin Simulation Statistics ----------
final_tick                               115110906000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236416                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691608                       # Number of bytes of host memory used
host_op_rate                                   258714                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   422.98                       # Real time elapsed on the host
host_tick_rate                              272140070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431930                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115111                       # Number of seconds simulated
sim_ticks                                115110906000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.601908                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8747612                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9985641                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155025                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16510957                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          540196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240168                       # Number of indirect misses.
system.cpu.branchPred.lookups                20617798                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050669                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1218                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431930                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.151109                       # CPI: cycles per instruction
system.cpu.discardedOps                        775109                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49987239                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17188765                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10080696                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3890045                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.868727                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        115110906                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955293     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568366      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534199     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431930                       # Class of committed instruction
system.cpu.tickCycles                       111220861                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        48661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        130999                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        86028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1088                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       176946                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1092                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 115110906000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10728                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48462                       # Transaction distribution
system.membus.trans_dist::CleanEvict              199                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71610                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71610                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10728                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       213337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 213337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4185600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4185600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             82338                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   82338    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               82338                       # Request fanout histogram
system.membus.respLayer1.occupancy          274688250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           227923000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 115110906000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19312                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       132105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3572                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71610                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71610                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           804                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       266258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                267868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5560352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5586144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           49655                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1550784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           140577                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007946                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.089105                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 139464     99.21%     99.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1109      0.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             140577                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          260591000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         180238997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1608000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 115110906000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8573                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8582                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                8573                       # number of overall hits
system.l2.overall_hits::total                    8582                       # number of overall hits
system.l2.demand_misses::.cpu.inst                795                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              81545                       # number of demand (read+write) misses
system.l2.demand_misses::total                  82340                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               795                       # number of overall misses
system.l2.overall_misses::.cpu.data             81545                       # number of overall misses
system.l2.overall_misses::total                 82340                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     76117000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8903135000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8979252000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     76117000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8903135000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8979252000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              804                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                90922                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             804                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               90922                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988806                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.904869                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.905611                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988806                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.904869                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.905611                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95744.654088                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109180.636458                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109050.910857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95744.654088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109180.636458                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109050.910857                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48462                       # number of writebacks
system.l2.writebacks::total                     48462                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         81543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             82338                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        81543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            82338                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60217000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7272101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7332318000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60217000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7272101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7332318000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.988806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.904847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.905589                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.988806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.904847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.905589                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75744.654088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 89181.180481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89051.446477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75744.654088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 89181.180481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89051.446477                       # average overall mshr miss latency
system.l2.replacements                          49655                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        83643                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            83643                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        83643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        83643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           98                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            98                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           71610                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71610                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7853384000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7853384000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         71610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109668.817204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109668.817204                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        71610                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71610                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6421184000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6421184000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89668.817204                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89668.817204                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          795                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              795                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     76117000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     76117000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988806                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988806                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95744.654088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95744.654088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60217000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60217000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.988806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75744.654088                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75744.654088                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1049751000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1049751000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        18508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.536795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.536795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105661.902365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105661.902365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    850917000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    850917000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.536687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.536687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85665.659921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85665.659921                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 115110906000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30969.782795                       # Cycle average of tags in use
system.l2.tags.total_refs                      176829                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82423                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.145384                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.619386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        46.889822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30901.273587                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.943032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945123                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28058                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    436281                       # Number of tag accesses
system.l2.tags.data_accesses                   436281                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 115110906000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2609376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2634816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1550784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1550784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           81543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               82338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48462                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48462                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            221004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22668365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22889369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       221004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           221004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       13472086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13472086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       13472086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           221004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22668365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36361455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     31564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     81538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008952126500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1748                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1748                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              242201                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29808                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       82338                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48462                       # Number of write requests accepted
system.mem_ctrls.readBursts                     82338                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48462                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16898                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2022                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1561712000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  411665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3105455750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18968.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37718.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    56781                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25657                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 82338                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                48462                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   72287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.819327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.762289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.847465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8129     25.86%     25.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15419     49.05%     74.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2847      9.06%     83.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1688      5.37%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1463      4.65%     93.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          567      1.80%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          265      0.84%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          271      0.86%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          789      2.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31438                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.096682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.763280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    584.527685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1747     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1748                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.045767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.041875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.370907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               27      1.54%      1.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.06%      1.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1585     90.68%     92.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              135      7.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1748                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5269312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2018816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2634816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1550784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        45.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        17.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  115109787000                       # Total gap between requests
system.mem_ctrls.avgGap                     880044.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2609216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1009408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 221004.254801017727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22666974.752157714218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8769004.042067047209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        81543                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        48462                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19430250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3086025500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2508416902750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24440.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37845.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  51760490.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            111976620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             59516985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           294617820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           82883160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9086223120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30318570180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18671160480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58624948365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        509.290999                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48261102500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3843580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63006223500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            112497840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             59790225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           293239800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           81776520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9086223120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29959270680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18973728480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58566526665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.783474                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  49053386250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3843580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62213939750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    115110906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 115110906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31021825                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31021825                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31021825                       # number of overall hits
system.cpu.icache.overall_hits::total        31021825                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          804                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            804                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          804                       # number of overall misses
system.cpu.icache.overall_misses::total           804                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     80344000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     80344000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     80344000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     80344000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31022629                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31022629                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31022629                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31022629                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000026                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000026                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99930.348259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99930.348259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99930.348259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99930.348259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          804                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          804                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          804                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          804                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     78736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     78736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     78736000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     78736000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97930.348259                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97930.348259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97930.348259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97930.348259                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31021825                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31021825                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          804                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           804                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     80344000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     80344000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31022629                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31022629                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99930.348259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99930.348259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          804                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          804                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     78736000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     78736000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97930.348259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97930.348259                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 115110906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           799.795268                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31022629                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               804                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          38585.359453                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   799.795268                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.195263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.195263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          802                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          802                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.195801                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          62046062                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         62046062                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 115110906000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 115110906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 115110906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34965771                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34965771                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34969102                       # number of overall hits
system.cpu.dcache.overall_hits::total        34969102                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       109141                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         109141                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       109172                       # number of overall misses
system.cpu.dcache.overall_misses::total        109172                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10787935000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10787935000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10787935000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10787935000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35074912                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35074912                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35078274                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35078274                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003112                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 98844.018288                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 98844.018288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 98815.950976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 98815.950976                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        83643                       # number of writebacks
system.cpu.dcache.writebacks::total             83643                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19055                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19055                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90117                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90117                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9350144000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9350144000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9353427000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9353427000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002568                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002569                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002569                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103791.310525                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103791.310525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103792.037019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103792.037019                       # average overall mshr miss latency
system.cpu.dcache.replacements                  86022                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20754690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20754690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20962                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20962                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1416486000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1416486000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20775652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20775652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67573.991031                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67573.991031                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2486                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2486                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18476                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18476                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1281928000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1281928000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000889                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000889                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69383.416324                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69383.416324                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14211081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14211081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        88179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9371449000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9371449000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106277.560417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106277.560417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16569                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16569                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        71610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8068216000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8068216000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 112668.845133                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112668.845133                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009221                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009221                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3283000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3283000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009221                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009221                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105903.225806                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105903.225806                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 115110906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4061.358131                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35237383                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90118                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            391.013815                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4061.358131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70602994                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70602994                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 115110906000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 115110906000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
