#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue Aug 22 13:40:52 2023
# Process ID: 16108
# Log file: C:/Users/Napat Junsiri/Downloads/Lab_6/planAhead_run_5/planAhead.log
# Journal file: C:/Users/Napat Junsiri/Downloads/Lab_6/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Napat Junsiri/Downloads/Lab_6/pa.fromHdl.tcl}
# create_project -name Lab_6 -dir "C:/Users/Napat Junsiri/Downloads/Lab_6/planAhead_run_5" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "C:/Users/Napat Junsiri/Downloads/Lab_6/pin.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Napat Junsiri/Downloads/Lab_6/pin.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Lab6.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Lab6 $srcset
# add_files [list {pin.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {Lab6.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Napat Junsiri/Downloads/Lab_6/Lab6.vf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Napat Junsiri/Downloads/Lab_6/pin.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'XLXI_186' at site P58, Illegal to place instance XLXI_186 on site P58 [C:/Users/Napat Junsiri/Downloads/Lab_6/pin.ucf:14]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'XLXI_189' at site P57, Illegal to place instance XLXI_189 on site P57 [C:/Users/Napat Junsiri/Downloads/Lab_6/pin.ucf:15]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'XLXI_194' at site P56, Illegal to place instance XLXI_194 on site P56 [C:/Users/Napat Junsiri/Downloads/Lab_6/pin.ucf:16]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'B4' [C:/Users/Napat Junsiri/Downloads/Lab_6/pin.ucf:17]
Finished Parsing UCF File [C:/Users/Napat Junsiri/Downloads/Lab_6/pin.ucf]
Parsing UCF File [C:/Users/Napat Junsiri/Downloads/Lab_6/Lab6.ucf]
Finished Parsing UCF File [C:/Users/Napat Junsiri/Downloads/Lab_6/Lab6.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ededca50
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 541.070 ; gain = 98.492
update_compile_order -fileset sim_1
startgroup
set_property package_pin P112 [get_ports selecter]
endgroup
startgroup
set_property package_pin P58 [get_ports n_B1]
endgroup
startgroup
set_property package_pin P56 [get_ports n_B2]
endgroup
startgroup
set_property package_pin P55 [get_ports n_B3]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/Napat Junsiri/Downloads/Lab_6\planAhead_pid16108.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Aug 22 13:43:07 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
