
   <HTML  
><HEAD> <!--Created by TeX4ht from theory-bk-seven.tex--> 
 <TITLE>theory-bk-seven.html</TITLE></HEAD><BODY 
 BGCOLOR="ffffff">
[<A 
 HREF="theory-bk-appendix.html" >next</A>] [<A 
 HREF="theory-bk-six.html" >prev</A>] [<A 
 HREF="theory-bk-six.html#tailtheory-bk-six.html" >prev-tail</A>] [<A 
 HREF="#tailtheory-bk-seven.html">tail</A>] [<A 
 HREF="theory-bk.html" >up</A>]
<A 
   NAME="80000-1r7"> </A>
<H2>Chapter 7 <A 
   NAME="80000-10007"> </A><A 
 HREF="theory-bk.html#Q2-80000-1"  NAME="Q1-80000-1">PARALLEL COMPUTATION</A></H2>
The previous chapter studied the applicability of randomness to speeding up sequential
computations. This chapter considers how parallelism achieves a similar objective. The
first section introduces the notion of parallelism in programs. A generalization of RAM's,
called parallel random access machines, or PRAM's, that allows a high-level abstraction
for parallel computations is taken up in Section 2. The third section introduces families of
Boolean circuits, with the goal of providing a hardware-level abstraction for parallel
computations. The problems involved in adapting the general class of families of Boolean
circuits as a low-level abstraction is discussed in Section 4, and a restricted class
is proposed for such a purpose. The families in this restricted class are called
uniform families of circuits. The fifth section relates the uniform families of
circuits to sequential computations. In particular, it shows that parallelism does not
increase the class of tractable problems. In addition, it discusses the applicability of
parallelism in significantly increasing the speed of feasible computations. In
Section 6 the chapter concludes by relating PRAM's and uniform families of
circuits.
   <P >
   7.1 <A 
 HREF="theory-bk-sevense1.html#Q1-80001-2"  NAME="Q2-80001-2">Parallel Programs</A>
<BR>      7.2 <A 
 HREF="theory-bk-sevense2.html#Q1-80002-3"  NAME="Q2-80002-3">Parallel Random Access Machines</A>
<BR>      7.3 <A 
 HREF="theory-bk-sevense3.html#Q1-80003-4"  NAME="Q2-80003-4">Circuits</A>
<BR>      7.4 <A 
 HREF="theory-bk-sevense4.html#Q1-80004-7"  NAME="Q2-80004-7">Uniform Families of Circuits</A>
<BR>      7.5 <A 
 HREF="theory-bk-sevense5.html#Q1-80005-11"  NAME="Q2-80005-11">Uniform Families of Circuits and Sequential Computations</A>
<BR>      7.6 <A 
 HREF="theory-bk-sevense6.html#Q1-80006-20"  NAME="Q2-80006-20">Uniform Families of Circuits and PRAM's</A>
<BR>      <A 
 HREF="theory-bk-sevenli1.html#Q1-80007-27"  NAME="Q2-80007-27">Exercises</A>
<BR>      <A 
 HREF="theory-bk-sevenli2.html#Q1-80008-28"  NAME="Q2-80008-28">Bibliographic Notes</A>
<P>







   <P >[<A 
 HREF="theory-bk-appendix.html" >next</A>] [<A 
 HREF="theory-bk-six.html" >prev</A>] [<A 
 HREF="theory-bk-six.html#tailtheory-bk-six.html" >prev-tail</A>] [<A 
 HREF="theory-bk-seven.html" >front</A>] [<A 
 HREF="theory-bk.html" >up</A>] <A 
   NAME="tailtheory-bk-seven.html"> </A> 
</BODY></HTML>

