

================================================================
== Vitis HLS Report for 'seq_align_global_Pipeline_VITIS_LOOP_773_2'
================================================================
* Date:           Tue Aug  8 00:16:51 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_multiple_align_sa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.151 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.032 us|  1.032 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_773_2  |      256|      256|         1|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      61|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      11|      88|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln776_1_fu_102_p2  |         +|   0|  0|  17|          11|           3|
    |add_ln776_fu_65_p2     |         +|   0|  0|  16|           9|           1|
    |sub_ln776_fu_96_p2     |         -|   0|  0|  17|          11|          11|
    |icmp_ln773_fu_59_p2    |      icmp|   0|  0|  11|           9|          10|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  61|          40|          25|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_ip_1  |   9|          2|    9|         18|
    |ip_fu_34               |   9|          2|    9|         18|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|   19|         38|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |ip_fu_34     |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_773_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_773_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_773_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_773_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_773_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_773_2|  return value|
|last_pe_score_address0  |  out|    8|   ap_memory|                               last_pe_score|         array|
|last_pe_score_ce0       |  out|    1|   ap_memory|                               last_pe_score|         array|
|last_pe_score_we0       |  out|    1|   ap_memory|                               last_pe_score|         array|
|last_pe_score_d0        |  out|   32|   ap_memory|                               last_pe_score|         array|
+------------------------+-----+-----+------------+--------------------------------------------+--------------+

