{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "bd_ref_design_dummy_adc_data_capture_0_0",
    "cell_name": "dummy_adc_data_capture_0",
    "component_reference": "ti.com:user:dummy_adc_data_capture:1.0",
    "ip_revision": "4",
    "gen_directory": "../../../../../../adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_dummy_adc_data_capture_0_0",
    "parameters": {
      "component_parameters": {
        "ADC_RESOLUTION": [ { "value": "0x0000000C", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "Component_Name": [ { "value": "bd_ref_design_dummy_adc_data_capture_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "ADC_RESOLUTION": [ { "value": "0x0000000C", "resolve_type": "generated", "format": "bitString", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "kintexu" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xcku060" } ],
        "PACKAGE": [ { "value": "ffva1517" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "4" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_dummy_adc_data_capture_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2025.1" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "app_clk": [ { "direction": "in" } ],
        "busA_strb": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "busB_strb": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "busC_strb": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "busD_strb": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "busA_valid": [ { "direction": "in" } ],
        "busB_valid": [ { "direction": "in" } ],
        "busC_valid": [ { "direction": "in" } ],
        "busD_valid": [ { "direction": "in" } ],
        "busA_sample0": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busA_sample1": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busA_sample2": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busA_sample3": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busA_sample4": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busA_sample5": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busA_sample6": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busA_sample7": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busB_sample0": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busB_sample1": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busB_sample2": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busB_sample3": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busB_sample4": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busB_sample5": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busB_sample6": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busB_sample7": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busC_sample0": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busC_sample1": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busC_sample2": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busC_sample3": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busC_sample4": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busC_sample5": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busC_sample6": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busC_sample7": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busD_sample0": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busD_sample1": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busD_sample2": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busD_sample3": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busD_sample4": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busD_sample5": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busD_sample6": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "busD_sample7": [ { "direction": "in", "size_left": "11", "size_right": "0" } ],
        "and_of_all_busdata": [ { "direction": "out" } ]
      },
      "interfaces": {
        "adc_busSlaveA": {
          "vlnv": "ti.com:user:adc_bus:1.0",
          "abstraction_type": "ti.com:user:adc_bus_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "sample0": [ { "physical_name": "busA_sample0" } ],
            "sample1": [ { "physical_name": "busA_sample1" } ],
            "sample2": [ { "physical_name": "busA_sample2" } ],
            "sample3": [ { "physical_name": "busA_sample3" } ],
            "sample4": [ { "physical_name": "busA_sample4" } ],
            "sample5": [ { "physical_name": "busA_sample5" } ],
            "sample6": [ { "physical_name": "busA_sample6" } ],
            "sample7": [ { "physical_name": "busA_sample7" } ],
            "valid": [ { "physical_name": "busA_valid" } ],
            "strobe": [ { "physical_name": "busA_strb" } ]
          }
        },
        "adc_busSlaveB": {
          "vlnv": "ti.com:user:adc_bus:1.0",
          "abstraction_type": "ti.com:user:adc_bus_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "sample0": [ { "physical_name": "busB_sample0" } ],
            "sample1": [ { "physical_name": "busB_sample1" } ],
            "sample2": [ { "physical_name": "busB_sample2" } ],
            "sample3": [ { "physical_name": "busB_sample3" } ],
            "sample4": [ { "physical_name": "busB_sample4" } ],
            "sample5": [ { "physical_name": "busB_sample5" } ],
            "sample6": [ { "physical_name": "busB_sample6" } ],
            "sample7": [ { "physical_name": "busB_sample7" } ],
            "valid": [ { "physical_name": "busB_valid" } ],
            "strobe": [ { "physical_name": "busB_strb" } ]
          }
        },
        "adc_busSlaveC": {
          "vlnv": "ti.com:user:adc_bus:1.0",
          "abstraction_type": "ti.com:user:adc_bus_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "sample0": [ { "physical_name": "busC_sample0" } ],
            "sample1": [ { "physical_name": "busC_sample1" } ],
            "sample2": [ { "physical_name": "busC_sample2" } ],
            "sample3": [ { "physical_name": "busC_sample3" } ],
            "sample4": [ { "physical_name": "busC_sample4" } ],
            "sample5": [ { "physical_name": "busC_sample5" } ],
            "sample6": [ { "physical_name": "busC_sample6" } ],
            "sample7": [ { "physical_name": "busC_sample7" } ],
            "valid": [ { "physical_name": "busC_valid" } ],
            "strobe": [ { "physical_name": "busC_strb" } ]
          }
        },
        "adc_busSlaveD": {
          "vlnv": "ti.com:user:adc_bus:1.0",
          "abstraction_type": "ti.com:user:adc_bus_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "sample0": [ { "physical_name": "busD_sample0" } ],
            "sample1": [ { "physical_name": "busD_sample1" } ],
            "sample2": [ { "physical_name": "busD_sample2" } ],
            "sample3": [ { "physical_name": "busD_sample3" } ],
            "sample4": [ { "physical_name": "busD_sample4" } ],
            "sample5": [ { "physical_name": "busD_sample5" } ],
            "sample6": [ { "physical_name": "busD_sample6" } ],
            "sample7": [ { "physical_name": "busD_sample7" } ],
            "valid": [ { "physical_name": "busD_valid" } ],
            "strobe": [ { "physical_name": "busD_strb" } ]
          }
        },
        "app_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_ref_design_LRX_0_0_app_clk", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "app_clk" } ]
          }
        }
      }
    }
  }
}