Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue May 30 12:37:48 2023
| Host         : insa-12605 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: pipmemre/A_out_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pipmemre/B_out_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pipmemre/OP_out_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.577        0.000                      0                   26        0.140        0.000                      0                   26        4.020        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 7.577        0.000                      0                   26        0.140        0.000                      0                   26        4.020        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        7.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 IP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_ins/Sort_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.704ns (28.853%)  route 1.736ns (71.147%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.543    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.999 f  IP_reg[4]/Q
                         net (fo=5, routed)           1.034     7.033    mem_ins/Q[4]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.157 f  mem_ins/Sort[11]_i_2/O
                         net (fo=5, routed)           0.702     7.859    mem_ins/Sort[11]_i_2_n_0
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.124     7.983 r  mem_ins/Sort[0]_i_1/O
                         net (fo=1, routed)           0.000     7.983    mem_ins/Sort[0]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  mem_ins/Sort_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.047    13.430    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.511    15.033    mem_ins/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mem_ins/Sort_reg[0]/C
                         clock pessimism              0.485    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.077    15.560    mem_ins/Sort_reg[0]
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 IP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_ins/Sort_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.704ns (28.971%)  route 1.726ns (71.029%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.543    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.999 f  IP_reg[4]/Q
                         net (fo=5, routed)           1.034     7.033    mem_ins/Q[4]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.157 f  mem_ins/Sort[11]_i_2/O
                         net (fo=5, routed)           0.692     7.849    mem_ins/Sort[11]_i_2_n_0
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.124     7.973 r  mem_ins/Sort[11]_i_1/O
                         net (fo=1, routed)           0.000     7.973    mem_ins/Sort[11]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  mem_ins/Sort_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.047    13.430    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.511    15.033    mem_ins/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mem_ins/Sort_reg[11]/C
                         clock pessimism              0.485    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.081    15.564    mem_ins/Sort_reg[11]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 IP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_ins/Sort_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.730ns (29.603%)  route 1.736ns (70.397%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.543    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.999 r  IP_reg[4]/Q
                         net (fo=5, routed)           1.034     7.033    mem_ins/Q[4]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.157 r  mem_ins/Sort[11]_i_2/O
                         net (fo=5, routed)           0.702     7.859    mem_ins/Sort[11]_i_2_n_0
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.150     8.009 r  mem_ins/Sort[1]_i_1/O
                         net (fo=1, routed)           0.000     8.009    mem_ins/Sort[1]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  mem_ins/Sort_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.047    13.430    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.511    15.033    mem_ins/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mem_ins/Sort_reg[1]/C
                         clock pessimism              0.485    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.118    15.601    mem_ins/Sort_reg[1]
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 IP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_ins/Sort_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.732ns (29.780%)  route 1.726ns (70.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.543    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.999 f  IP_reg[4]/Q
                         net (fo=5, routed)           1.034     7.033    mem_ins/Q[4]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.157 f  mem_ins/Sort[11]_i_2/O
                         net (fo=5, routed)           0.692     7.849    mem_ins/Sort[11]_i_2_n_0
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.152     8.001 r  mem_ins/Sort[9]_i_1/O
                         net (fo=1, routed)           0.000     8.001    mem_ins/mi[0]0
    SLICE_X2Y32          FDRE                                         r  mem_ins/Sort_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.047    13.430    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.511    15.033    mem_ins/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mem_ins/Sort_reg[9]/C
                         clock pessimism              0.485    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.118    15.601    mem_ins/Sort_reg[9]
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.859ns  (required time - arrival time)
  Source:                 IP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IP_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.747ns (41.097%)  route 1.071ns (58.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.543    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.419     5.962 r  IP_reg[1]/Q
                         net (fo=10, routed)          0.688     6.650    IP[1]
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.328     6.978 r  IP[4]_i_1/O
                         net (fo=1, routed)           0.382     7.361    IP[4]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  IP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.047    13.430    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.512    15.034    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[4]/C
                         clock pessimism              0.509    15.543    
                         clock uncertainty           -0.035    15.508    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)       -0.288    15.220    IP_reg[4]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  7.859    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 IP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_ins/Sort_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.704ns (34.476%)  route 1.338ns (65.524%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.543    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.999 r  IP_reg[4]/Q
                         net (fo=5, routed)           1.034     7.033    mem_ins/Q[4]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.157 r  mem_ins/Sort[11]_i_2/O
                         net (fo=5, routed)           0.304     7.461    mem_ins/Sort[11]_i_2_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124     7.585 r  mem_ins/Sort[8]_i_1/O
                         net (fo=1, routed)           0.000     7.585    mem_ins/Sort[8]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  mem_ins/Sort_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.047    13.430    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.511    15.033    mem_ins/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mem_ins/Sort_reg[8]/C
                         clock pessimism              0.485    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.079    15.562    mem_ins/Sort_reg[8]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 IP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IP_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.773ns (38.268%)  route 1.247ns (61.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.543    CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  IP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     6.021 r  IP_reg[3]/Q
                         net (fo=5, routed)           1.247     7.268    IP[3]
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.295     7.563 r  IP[5]_i_1/O
                         net (fo=1, routed)           0.000     7.563    IP[5]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  IP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.047    13.430    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.512    15.034    CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  IP_reg[5]/C
                         clock pessimism              0.509    15.543    
                         clock uncertainty           -0.035    15.508    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.079    15.587    IP_reg[5]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 IP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IP_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.842ns (42.821%)  route 1.124ns (57.179%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.543    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.419     5.962 r  IP_reg[1]/Q
                         net (fo=10, routed)          0.688     6.650    IP[1]
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.299     6.949 r  IP[7]_i_3/O
                         net (fo=2, routed)           0.436     7.385    IP[7]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.124     7.509 r  IP[6]_i_1/O
                         net (fo=1, routed)           0.000     7.509    IP[6]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  IP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.047    13.430    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.512    15.034    CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  IP_reg[6]/C
                         clock pessimism              0.487    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.081    15.567    IP_reg[6]
  -------------------------------------------------------------------
                         required time                         15.567    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.101ns  (required time - arrival time)
  Source:                 IP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IP_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.835ns (42.617%)  route 1.124ns (57.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.543    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.419     5.962 r  IP_reg[1]/Q
                         net (fo=10, routed)          0.688     6.650    IP[1]
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.299     6.949 r  IP[7]_i_3/O
                         net (fo=2, routed)           0.436     7.385    IP[7]_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.117     7.502 r  IP[7]_i_2/O
                         net (fo=1, routed)           0.000     7.502    IP[7]_i_2_n_0
    SLICE_X2Y33          FDRE                                         r  IP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.047    13.430    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.512    15.034    CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  IP_reg[7]/C
                         clock pessimism              0.487    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.118    15.604    IP_reg[7]
  -------------------------------------------------------------------
                         required time                         15.604    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  8.101    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 IP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IP_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.746ns (40.608%)  route 1.091ns (59.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.543    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.419     5.962 r  IP_reg[1]/Q
                         net (fo=10, routed)          1.091     7.053    IP[1]
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.327     7.380 r  IP[1]_i_1/O
                         net (fo=1, routed)           0.000     7.380    IP[1]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  IP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.047    13.430    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.512    15.034    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[1]/C
                         clock pessimism              0.509    15.543    
                         clock uncertainty           -0.035    15.508    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.075    15.583    IP_reg[1]
  -------------------------------------------------------------------
                         required time                         15.583    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  8.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 IP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IP_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.997%)  route 0.088ns (32.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.010     1.232    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.847    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.988 r  IP_reg[4]/Q
                         net (fo=5, routed)           0.088     2.076    IP[4]
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.045     2.121 r  IP[5]_i_1/O
                         net (fo=1, routed)           0.000     2.121    IP[5]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  IP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.159     1.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.597 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.456    CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  IP_reg[5]/C
                         clock pessimism             -0.596     1.860    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121     1.981    IP_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 IP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IP_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.010     1.232    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.847    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.988 r  IP_reg[0]/Q
                         net (fo=12, routed)          0.134     2.122    IP[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.048     2.170 r  IP[3]_i_1/O
                         net (fo=1, routed)           0.000     2.170    IP[3]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  IP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.159     1.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.597 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.456    CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  IP_reg[3]/C
                         clock pessimism             -0.596     1.860    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131     1.991    IP_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 IP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IP_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.010     1.232    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.847    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.988 r  IP_reg[0]/Q
                         net (fo=12, routed)          0.134     2.122    IP[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.045     2.167 r  IP[2]_i_1/O
                         net (fo=1, routed)           0.000     2.167    IP[2]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  IP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.159     1.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.597 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.456    CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  IP_reg[2]/C
                         clock pessimism             -0.596     1.860    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120     1.980    IP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mem_ins/Sort_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piplidi/B_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.010     1.232    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.846    mem_ins/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mem_ins/Sort_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     2.010 r  mem_ins/Sort_reg[8]/Q
                         net (fo=1, routed)           0.113     2.123    piplidi/Sort_reg[11][2]
    SLICE_X3Y32          FDRE                                         r  piplidi/B_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.159     1.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.597 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.455    piplidi/CLK_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  piplidi/B_out_reg[0]/C
                         clock pessimism             -0.596     1.859    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.070     1.929    piplidi/B_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 piplidi/B_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipexmem/B_out_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.927%)  route 0.180ns (56.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.010     1.232    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.846    piplidi/CLK_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  piplidi/B_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.987 r  piplidi/B_out_reg[0]/Q
                         net (fo=4, routed)           0.180     2.167    pipexmem/B_out_reg[0]_0
    SLICE_X2Y29          SRL16E                                       r  pipexmem/B_out_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.159     1.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.597 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     2.452    pipexmem/CLK_IBUF_BUFG
    SLICE_X2Y29          SRL16E                                       r  pipexmem/B_out_reg[0]_srl2/CLK
                         clock pessimism             -0.595     1.857    
    SLICE_X2Y29          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.972    pipexmem/B_out_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mem_ins/Sort_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            piplidi/B_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.010     1.232    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.846    mem_ins/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mem_ins/Sort_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     2.010 r  mem_ins/Sort_reg[11]/Q
                         net (fo=1, routed)           0.116     2.127    piplidi/Sort_reg[11][4]
    SLICE_X3Y32          FDRE                                         r  piplidi/B_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.159     1.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.597 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.455    piplidi/CLK_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  piplidi/B_out_reg[3]/C
                         clock pessimism             -0.596     1.859    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.066     1.925    piplidi/B_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 piplidi/B_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipexmem/OP_out_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.974%)  route 0.171ns (51.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.010     1.232    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.845    piplidi/CLK_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  piplidi/B_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     2.009 r  piplidi/B_out_reg[1]/Q
                         net (fo=4, routed)           0.171     2.180    pipexmem/B_out_reg[1]
    SLICE_X2Y29          SRL16E                                       r  pipexmem/OP_out_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.159     1.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.597 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     2.452    pipexmem/CLK_IBUF_BUFG
    SLICE_X2Y29          SRL16E                                       r  pipexmem/OP_out_reg[2]_srl2/CLK
                         clock pessimism             -0.595     1.857    
    SLICE_X2Y29          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.974    pipexmem/OP_out_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 piplidi/C_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipexmem/A_out_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.967%)  route 0.171ns (51.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.010     1.232    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.845    piplidi/CLK_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  piplidi/C_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     2.009 r  piplidi/C_out_reg[0]/Q
                         net (fo=4, routed)           0.171     2.180    pipexmem/C_out[0]
    SLICE_X2Y29          SRL16E                                       r  pipexmem/A_out_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.159     1.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.597 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     2.452    pipexmem/CLK_IBUF_BUFG
    SLICE_X2Y29          SRL16E                                       r  pipexmem/A_out_reg[1]_srl2/CLK
                         clock pessimism             -0.595     1.857    
    SLICE_X2Y29          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.966    pipexmem/A_out_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 IP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IP_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.188ns (51.856%)  route 0.175ns (48.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.010     1.232    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.847    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.988 r  IP_reg[4]/Q
                         net (fo=5, routed)           0.175     2.163    IP[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.047     2.210 r  IP[7]_i_2/O
                         net (fo=1, routed)           0.000     2.210    IP[7]_i_2_n_0
    SLICE_X2Y33          FDRE                                         r  IP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.159     1.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.597 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.456    CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  IP_reg[7]/C
                         clock pessimism             -0.596     1.860    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131     1.991    IP_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 IP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IP_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.589%)  route 0.175ns (48.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.010     1.232    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.847    CLK_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  IP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.988 r  IP_reg[4]/Q
                         net (fo=5, routed)           0.175     2.163    IP[4]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.045     2.208 r  IP[6]_i_1/O
                         net (fo=1, routed)           0.000     2.208    IP[6]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  IP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.159     1.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.597 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.456    CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  IP_reg[6]/C
                         clock pessimism             -0.596     1.860    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121     1.981    IP_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y33    IP_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y33    IP_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    IP_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    IP_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y33    IP_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    IP_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    IP_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    IP_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y32    mem_ins/Sort_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/A_out_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/A_out_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/B_out_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/OP_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/A_out_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/A_out_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/B_out_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/OP_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y32    mem_ins/Sort_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y32    mem_ins/Sort_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/A_out_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/A_out_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/B_out_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/OP_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/A_out_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/A_out_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/B_out_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y29    pipexmem/OP_out_reg[2]_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y32    mem_ins/Sort_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y32    mem_ins/Sort_reg[11]/C



