---
title: "RV32I-APB Day-3"
date: "2025-09-02"
thumbnail: "../../../assets/img/CPU/APB/image.png"
---

## ğŸŸ¦ Verilog vs SystemVerilog ë¹„êµ

| êµ¬ë¶„ | Verilog | SystemVerilog |
|------|----------|----------------|
| OOP(ê°ì²´ì§€í–¥) | X | O |
| ë°ì´í„° íƒ€ì… | **H/W** ì¤‘ì‹¬ | **S/W** ì¤‘ì‹¬ |
| InterFace | X | **SW <=> HW ì—°ê²°** (DUTì™€ ê²€ì¦ìš© SWë¥¼ ì—°ê²°í•´ì£¼ëŠ” ê²ƒë“¤)|
| Randomization  | randome(ì œí•œì )  | ê° ë³€ìˆ˜ì— **random** ìƒì„±ê³¼ **constraint** ê°€ëŠ¥ -> coner case ìƒì„± |

---
Verification(S/W -> SystemVerilog) <-> DUT(Verilog, SystemVerilog, VHDL) 
![alt text](<../../../assets/img/CPU/APB3/ìŠ¤í¬ë¦°ìƒ· 2025-09-02 095856.png>)

### System Verilog Data Type

| êµ¬ë¶„ | ìƒíƒœ | íƒ€ì… | ë¹„íŠ¸ ìˆ˜ | ë¹„ê³  |
|------|------|------|---------|------|
| **Vector íƒ€ì…** | 4-state | `logic`, `reg`, `wire` | ì‚¬ìš©ì ì •ì˜ (Në¹„íŠ¸) | ê°’: 0, 1, x, z |
|                  | 2-state | `bit` | ì‚¬ìš©ì ì •ì˜ (Në¹„íŠ¸) | ê°’: 0, 1 |
| **Integer íƒ€ì…** | 4-state | `integer` | 32ë¹„íŠ¸ | ê°’: 0, 1, x, z |
|                  | 2-state | `byte` | 8ë¹„íŠ¸  | ê°’: 0, 1 |
|                  | 2-state | `shortint` | 16ë¹„íŠ¸ | ê°’: 0, 1 |
|                  | 2-state | `int` | 32ë¹„íŠ¸ | ê°’: 0, 1 |
|                  | 2-state | `longint` | 64ë¹„íŠ¸ | ê°’: 0, 1 |