

================================================================
== Vitis HLS Report for 'face_detect_Pipeline_imageScalerL1_imageScalerL1_1'
================================================================
* Date:           Fri Dec 13 10:50:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.824 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76805|    76805|  0.768 ms|  0.768 ms|  76805|  76805|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- imageScalerL1_imageScalerL1_1  |    76803|    76803|         5|          1|          1|  76800|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 8 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln3379_2_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %sext_ln3379_2"   --->   Operation 11 'read' 'sext_ln3379_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%result_V_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %result_V_15"   --->   Operation 12 'read' 'result_V_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_ratio_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %y_ratio"   --->   Operation 13 'read' 'y_ratio_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%result_V_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %result_V_16"   --->   Operation 14 'read' 'result_V_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln3379_2_cast = sext i27 %sext_ln3379_2_read"   --->   Operation 15 'sext' 'sext_ln3379_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %j_2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [face_detect.cpp:3383]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [face_detect.cpp:3383]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln3383 = zext i8 %i_1" [face_detect.cpp:3383]   --->   Operation 22 'zext' 'zext_ln3383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.85ns)   --->   "%slt = icmp_slt  i32 %zext_ln3383, i32 %result_V_16_read" [face_detect.cpp:3383]   --->   Operation 23 'icmp' 'slt' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.12ns)   --->   "%rev20 = xor i1 %slt, i1 1" [face_detect.cpp:3383]   --->   Operation 24 'xor' 'rev20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.68ns)   --->   "%icmp_ln3383 = icmp_eq  i17 %indvar_flatten_load, i17 76800" [face_detect.cpp:3383]   --->   Operation 25 'icmp' 'icmp_ln3383' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.79ns)   --->   "%add_ln3383_1 = add i17 %indvar_flatten_load, i17 1" [face_detect.cpp:3383]   --->   Operation 26 'add' 'add_ln3383_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln3383 = br i1 %icmp_ln3383, void %for.inc17.i, void %_Z11imageScaleriiPA320_hiiS0_.exit.exitStub" [face_detect.cpp:3383]   --->   Operation 27 'br' 'br_ln3383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j_2_load = load i9 %j_2" [face_detect.cpp:3384]   --->   Operation 28 'load' 'j_2_load' <Predicate = (!icmp_ln3383)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln3383 = add i8 %i_1, i8 1" [face_detect.cpp:3383]   --->   Operation 29 'add' 'add_ln3383' <Predicate = (!icmp_ln3383)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.59ns)   --->   "%icmp_ln3384 = icmp_eq  i9 %j_2_load, i9 320" [face_detect.cpp:3384]   --->   Operation 30 'icmp' 'icmp_ln3384' <Predicate = (!icmp_ln3383)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.30ns)   --->   "%select_ln3383 = select i1 %icmp_ln3384, i9 0, i9 %j_2_load" [face_detect.cpp:3383]   --->   Operation 31 'select' 'select_ln3383' <Predicate = (!icmp_ln3383)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.30ns)   --->   "%select_ln3383_1 = select i1 %icmp_ln3384, i8 %add_ln3383, i8 %i_1" [face_detect.cpp:3383]   --->   Operation 32 'select' 'select_ln3383_1' <Predicate = (!icmp_ln3383)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln3383_1 = zext i8 %add_ln3383" [face_detect.cpp:3383]   --->   Operation 33 'zext' 'zext_ln3383_1' <Predicate = (!icmp_ln3383)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln3383_2 = zext i8 %select_ln3383_1" [face_detect.cpp:3383]   --->   Operation 34 'zext' 'zext_ln3383_2' <Predicate = (!icmp_ln3383)> <Delay = 0.00>
ST_2 : Operation 35 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln3383 = mul i24 %zext_ln3383_2, i24 %y_ratio_read" [face_detect.cpp:3383]   --->   Operation 35 'mul' 'mul_ln3383' <Predicate = (!icmp_ln3383)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "%slt21 = icmp_slt  i32 %zext_ln3383_1, i32 %result_V_16_read" [face_detect.cpp:3383]   --->   Operation 36 'icmp' 'slt21' <Predicate = (!icmp_ln3383)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln3386)   --->   "%rev22 = xor i1 %slt21, i1 1" [face_detect.cpp:3383]   --->   Operation 37 'xor' 'rev22' <Predicate = (!icmp_ln3383)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln3386)   --->   "%select_ln3383_2 = select i1 %icmp_ln3384, i1 %rev22, i1 %rev20" [face_detect.cpp:3383]   --->   Operation 38 'select' 'select_ln3383_2' <Predicate = (!icmp_ln3383)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln3384 = zext i9 %select_ln3383" [face_detect.cpp:3384]   --->   Operation 39 'zext' 'zext_ln3384' <Predicate = (!icmp_ln3383)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln3386 = icmp_slt  i32 %zext_ln3384, i32 %result_V_15_read" [face_detect.cpp:3386]   --->   Operation 40 'icmp' 'icmp_ln3386' <Predicate = (!icmp_ln3383)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln3386)   --->   "%xor_ln3386 = xor i1 %icmp_ln3386, i1 1" [face_detect.cpp:3386]   --->   Operation 41 'xor' 'xor_ln3386' <Predicate = (!icmp_ln3383)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln3386 = or i1 %xor_ln3386, i1 %select_ln3383_2" [face_detect.cpp:3386]   --->   Operation 42 'or' 'or_ln3386' <Predicate = (!icmp_ln3383)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln3386 = br i1 %or_ln3386, void %if.then.i, void %for.inc.i" [face_detect.cpp:3386]   --->   Operation 43 'br' 'br_ln3386' <Predicate = (!icmp_ln3383)> <Delay = 0.00>
ST_2 : Operation 44 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln3387 = mul i32 %zext_ln3384, i32 %sext_ln3379_2_cast" [face_detect.cpp:3387]   --->   Operation 44 'mul' 'mul_ln3387' <Predicate = (!icmp_ln3383 & !or_ln3386)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.71ns)   --->   "%add_ln3384 = add i9 %select_ln3383, i9 1" [face_detect.cpp:3384]   --->   Operation 45 'add' 'add_ln3384' <Predicate = (!icmp_ln3383)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln3384 = store i17 %add_ln3383_1, i17 %indvar_flatten" [face_detect.cpp:3384]   --->   Operation 46 'store' 'store_ln3384' <Predicate = (!icmp_ln3383)> <Delay = 0.38>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln3384 = store i8 %select_ln3383_1, i8 %i" [face_detect.cpp:3384]   --->   Operation 47 'store' 'store_ln3384' <Predicate = (!icmp_ln3383)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln3384 = store i9 %add_ln3384, i9 %j_2" [face_detect.cpp:3384]   --->   Operation 48 'store' 'store_ln3384' <Predicate = (!icmp_ln3383)> <Delay = 0.38>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln3384 = br void %for.body6.i" [face_detect.cpp:3384]   --->   Operation 49 'br' 'br_ln3384' <Predicate = (!icmp_ln3383)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 50 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln3383 = mul i24 %zext_ln3383_2, i24 %y_ratio_read" [face_detect.cpp:3383]   --->   Operation 50 'mul' 'mul_ln3383' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln3387 = mul i32 %zext_ln3384, i32 %sext_ln3379_2_cast" [face_detect.cpp:3387]   --->   Operation 51 'mul' 'mul_ln3387' <Predicate = (!or_ln3386)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 52 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln3383 = mul i24 %zext_ln3383_2, i24 %y_ratio_read" [face_detect.cpp:3383]   --->   Operation 52 'mul' 'mul_ln3383' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln3387 = mul i32 %zext_ln3384, i32 %sext_ln3379_2_cast" [face_detect.cpp:3387]   --->   Operation 53 'mul' 'mul_ln3387' <Predicate = (!or_ln3386)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.82>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @imageScalerL1_imageScalerL1_1_str"   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln3383_1, i8 0" [face_detect.cpp:3387]   --->   Operation 56 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln3387 = zext i16 %tmp_s" [face_detect.cpp:3387]   --->   Operation 57 'zext' 'zext_ln3387' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln3383_1, i6 0" [face_detect.cpp:3387]   --->   Operation 58 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln3387_1 = zext i14 %tmp_7" [face_detect.cpp:3387]   --->   Operation 59 'zext' 'zext_ln3387_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln3387 = add i17 %zext_ln3387, i17 %zext_ln3387_1" [face_detect.cpp:3387]   --->   Operation 60 'add' 'add_ln3387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln3383 = mul i24 %zext_ln3383_2, i24 %y_ratio_read" [face_detect.cpp:3383]   --->   Operation 61 'mul' 'mul_ln3383' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%idxprom_i_mid2_v = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln3383, i32 16, i32 23" [face_detect.cpp:3383]   --->   Operation 62 'partselect' 'idxprom_i_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %idxprom_i_mid2_v, i8 0" [face_detect.cpp:3387]   --->   Operation 63 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln3387_2 = zext i16 %tmp_8" [face_detect.cpp:3387]   --->   Operation 64 'zext' 'zext_ln3387_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %idxprom_i_mid2_v, i6 0" [face_detect.cpp:3387]   --->   Operation 65 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln3387_3 = zext i14 %tmp_9" [face_detect.cpp:3387]   --->   Operation 66 'zext' 'zext_ln3387_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.78ns)   --->   "%add_ln3387_1 = add i17 %zext_ln3387_2, i17 %zext_ln3387_3" [face_detect.cpp:3387]   --->   Operation 67 'add' 'add_ln3387_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln3387_4 = zext i9 %select_ln3383" [face_detect.cpp:3387]   --->   Operation 68 'zext' 'zext_ln3387_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln3387_2 = add i17 %add_ln3387, i17 %zext_ln3387_4" [face_detect.cpp:3387]   --->   Operation 69 'add' 'add_ln3387_2' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln3387_5 = zext i17 %add_ln3387_2" [face_detect.cpp:3387]   --->   Operation 70 'zext' 'zext_ln3387_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%IMG1_data_addr = getelementptr i8 %IMG1_data, i64 0, i64 %zext_ln3387_5" [face_detect.cpp:3387]   --->   Operation 71 'getelementptr' 'IMG1_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln3385 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [face_detect.cpp:3385]   --->   Operation 72 'specpipeline' 'specpipeline_ln3385' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln3367 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [face_detect.cpp:3367]   --->   Operation 73 'specloopname' 'specloopname_ln3367' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln3387 = mul i32 %zext_ln3384, i32 %sext_ln3379_2_cast" [face_detect.cpp:3387]   --->   Operation 74 'mul' 'mul_ln3387' <Predicate = (!or_ln3386)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln3387, i32 16, i32 31" [face_detect.cpp:3387]   --->   Operation 75 'partselect' 'trunc_ln8' <Predicate = (!or_ln3386)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln3387 = sext i16 %trunc_ln8" [face_detect.cpp:3387]   --->   Operation 76 'sext' 'sext_ln3387' <Predicate = (!or_ln3386)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln3387_3 = add i17 %add_ln3387_1, i17 %sext_ln3387" [face_detect.cpp:3387]   --->   Operation 77 'add' 'add_ln3387_3' <Predicate = (!or_ln3386)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln3387_6 = zext i17 %add_ln3387_3" [face_detect.cpp:3387]   --->   Operation 78 'zext' 'zext_ln3387_6' <Predicate = (!or_ln3386)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%Data_addr = getelementptr i8 %Data, i64 0, i64 %zext_ln3387_6" [face_detect.cpp:3387]   --->   Operation 79 'getelementptr' 'Data_addr' <Predicate = (!or_ln3386)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (1.24ns)   --->   "%Data_load = load i17 %Data_addr" [face_detect.cpp:3387]   --->   Operation 80 'load' 'Data_load' <Predicate = (!or_ln3386)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln3383)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.49>
ST_6 : Operation 81 [1/2] (1.24ns)   --->   "%Data_load = load i17 %Data_addr" [face_detect.cpp:3387]   --->   Operation 81 'load' 'Data_load' <Predicate = (!or_ln3386)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_6 : Operation 82 [1/1] (1.24ns)   --->   "%store_ln3387 = store i8 %Data_load, i17 %IMG1_data_addr" [face_detect.cpp:3387]   --->   Operation 82 'store' 'store_ln3387' <Predicate = (!or_ln3386)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln3387 = br void %for.inc.i" [face_detect.cpp:3387]   --->   Operation 83 'br' 'br_ln3387' <Predicate = (!or_ln3386)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [9]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [15]  (0.387 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'load' operation ('j_2_load', face_detect.cpp:3384) on local variable 'j' [29]  (0 ns)
	'icmp' operation ('icmp_ln3384', face_detect.cpp:3384) [33]  (0.593 ns)
	'select' operation ('select_ln3383', face_detect.cpp:3383) [34]  (0.303 ns)
	'icmp' operation ('icmp_ln3386', face_detect.cpp:3386) [60]  (0.859 ns)
	'xor' operation ('xor_ln3386', face_detect.cpp:3386) [61]  (0 ns)
	'or' operation ('or_ln3386', face_detect.cpp:3386) [62]  (0.278 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[65] ('mul_ln3387', face_detect.cpp:3387) [65]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[65] ('mul_ln3387', face_detect.cpp:3387) [65]  (0.535 ns)

 <State 5>: 2.82ns
The critical path consists of the following:
	'mul' operation of DSP[43] ('mul_ln3383', face_detect.cpp:3383) [43]  (0 ns)
	'add' operation ('add_ln3387_1', face_detect.cpp:3387) [49]  (0.785 ns)
	'add' operation ('add_ln3387_3', face_detect.cpp:3387) [68]  (0.791 ns)
	'getelementptr' operation ('Data_addr', face_detect.cpp:3387) [70]  (0 ns)
	'load' operation ('Data_load', face_detect.cpp:3387) on array 'Data' [71]  (1.25 ns)

 <State 6>: 2.5ns
The critical path consists of the following:
	'load' operation ('Data_load', face_detect.cpp:3387) on array 'Data' [71]  (1.25 ns)
	'store' operation ('store_ln3387', face_detect.cpp:3387) of variable 'Data_load', face_detect.cpp:3387 on array 'IMG1_data' [72]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
