;redcode
;assert 1
	SPL -6, @-30
	CMP -7, <-420
	MOV 0, <-20
	ADD 200, 60
	CMP -7, <-420
	SUB @127, @6
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	MOV 194, <-20
	SPL 0, #-2
	MOV -7, <-20
	SUB @0, @2
	MOV -41, <-20
	MOV -41, <-20
	MOV -41, <-20
	MOV 17, <-20
	SUB @124, -6
	DJN -1, @-20
	MOV 194, <20
	MOV 0, <-20
	SUB @120, 6
	SUB @120, 6
	DAT #127, #106
	SUB @24, -6
	DAT #127, #106
	SUB @24, -6
	SUB @121, @106
	ADD 110, 9
	SUB @24, -6
	JMP <127, 100
	JMP <127, 100
	SUB @0, 2
	SPL -6, @-30
	ADD 200, 60
	SUB <126, 109
	MOV 194, <20
	ADD 194, <20
	MOV 194, <20
	SUB @120, 6
	MOV 0, <-20
	ADD 130, 9
	ADD 110, 9
	ADD #62, @300
	JMP <127, 100
	ADD #62, @300
	ADD #62, @300
	MOV 0, <-20
	SUB @24, -6
	ADD 200, 60
