module pc(
    input clk,
    input rst,
    output reg [7:0] pc_out
);

always @(posedge clk or posedge rst)
begin
    if(rst)
        pc_out <= 0;
    else
        pc_out <= pc_out + 1;
end

endmodule