Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sat Jun  8 09:29:34 2019
| Host             : W530-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.676        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.534        |
| Device Static (W)        | 0.142        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.7         |
| Junction Temperature (C) | 44.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |        4 |       --- |             --- |
| Slice Logic              |    <0.001 |    23955 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     6079 |     53200 |           11.43 |
|   Register               |    <0.001 |     9412 |    106400 |            8.85 |
|   CARRY4                 |    <0.001 |      641 |     13300 |            4.82 |
|   LUT as Shift Register  |    <0.001 |     2245 |     17400 |           12.90 |
|   Others                 |     0.000 |     2210 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |      140 |     17400 |            0.80 |
|   F7/F8 Muxes            |     0.000 |      384 |     53200 |            0.72 |
| Signals                  |     0.001 |    14190 |       --- |             --- |
| Block RAM                |     0.000 |        6 |       140 |            4.29 |
| I/O                      |     0.002 |       18 |       125 |           14.40 |
| PS7                      |     1.526 |        1 |       --- |             --- |
| Static Power             |     0.142 |          |           |                 |
| Total                    |     1.676 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.006 |      0.015 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.722 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]          |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                   |     1.534 |
|   dbg_hub                                                                          |     0.001 |
|     inst                                                                           |     0.001 |
|       BSCANID.u_xsdbm_id                                                           |     0.001 |
|         CORE_XSDB.UUT_MASTER                                                       |    <0.001 |
|           U_ICON_INTERFACE                                                         |    <0.001 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |     0.000 |
|                           gwas.wsts                                                |     0.000 |
|                           wpntr                                                    |     0.000 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |     0.000 |
|                             RAM_reg_0_15_12_15                                     |     0.000 |
|                             RAM_reg_0_15_6_11                                      |     0.000 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |     0.000 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |     0.000 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |     0.000 |
|                           gras.rsts                                                |     0.000 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |     0.000 |
|                           gdm.dm_gen.dm                                            |     0.000 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |     0.000 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |     0.000 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |     0.000 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |     0.000 |
|           U_XSDB_BUS_CONTROLLER                                                    |     0.000 |
|             U_RD_ABORT_FLAG                                                        |     0.000 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |     0.000 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   design_1_i                                                                       |     1.531 |
|     axi_limit_max                                                                  |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|     axi_limit_min                                                                  |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|     axi_motor_E                                                                    |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|     axi_motor_X                                                                    |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|     axi_motor_Y                                                                    |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|     axi_motor_Z                                                                    |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|     processing_system7_0                                                           |     1.526 |
|       inst                                                                         |     1.526 |
|     processing_system7_0_axi_periph                                                |     0.003 |
|       s00_couplers                                                                 |     0.003 |
|         auto_pc                                                                    |     0.003 |
|           inst                                                                     |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.003 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       xbar                                                                         |    <0.001 |
|         inst                                                                       |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                 |    <0.001 |
|             addr_arbiter_inst                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             reg_slice_r                                                            |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     rst_processing_system7_0_50M                                                   |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
|   ila_test                                                                         |    <0.001 |
|     inst                                                                           |    <0.001 |
|       ila_core_inst                                                                |    <0.001 |
|         ADV_TRIG.u_adv_trig                                                        |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_0_2                                             |     0.000 |
|           fsm_mem_data_reg_r1_0_63_12_14                                           |     0.000 |
|           fsm_mem_data_reg_r1_0_63_15_17                                           |     0.000 |
|           fsm_mem_data_reg_r1_0_63_18_20                                           |     0.000 |
|           fsm_mem_data_reg_r1_0_63_21_23                                           |     0.000 |
|           fsm_mem_data_reg_r1_0_63_3_5                                             |     0.000 |
|           fsm_mem_data_reg_r1_0_63_6_8                                             |     0.000 |
|           fsm_mem_data_reg_r1_0_63_9_11                                            |     0.000 |
|           fsm_mem_data_reg_r1_64_127_0_2                                           |     0.000 |
|           fsm_mem_data_reg_r1_64_127_12_14                                         |     0.000 |
|           fsm_mem_data_reg_r1_64_127_15_17                                         |     0.000 |
|           fsm_mem_data_reg_r1_64_127_18_20                                         |     0.000 |
|           fsm_mem_data_reg_r1_64_127_21_23                                         |     0.000 |
|           fsm_mem_data_reg_r1_64_127_3_5                                           |     0.000 |
|           fsm_mem_data_reg_r1_64_127_6_8                                           |     0.000 |
|           fsm_mem_data_reg_r1_64_127_9_11                                          |     0.000 |
|           fsm_mem_data_reg_r2_0_63_0_2                                             |     0.000 |
|           fsm_mem_data_reg_r2_0_63_12_14                                           |     0.000 |
|           fsm_mem_data_reg_r2_0_63_15_17                                           |     0.000 |
|           fsm_mem_data_reg_r2_0_63_18_20                                           |     0.000 |
|           fsm_mem_data_reg_r2_0_63_21_23                                           |     0.000 |
|           fsm_mem_data_reg_r2_0_63_3_5                                             |     0.000 |
|           fsm_mem_data_reg_r2_0_63_6_8                                             |     0.000 |
|           fsm_mem_data_reg_r2_0_63_9_11                                            |     0.000 |
|           fsm_mem_data_reg_r2_64_127_0_2                                           |     0.000 |
|           fsm_mem_data_reg_r2_64_127_12_14                                         |     0.000 |
|           fsm_mem_data_reg_r2_64_127_15_17                                         |     0.000 |
|           fsm_mem_data_reg_r2_64_127_18_20                                         |     0.000 |
|           fsm_mem_data_reg_r2_64_127_21_23                                         |     0.000 |
|           fsm_mem_data_reg_r2_64_127_3_5                                           |     0.000 |
|           fsm_mem_data_reg_r2_64_127_6_8                                           |     0.000 |
|           fsm_mem_data_reg_r2_64_127_9_11                                          |     0.000 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                   |     0.000 |
|         COUNTER.u_count                                                            |    <0.001 |
|           G_COUNTER[0].U_COUNTER                                                   |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                                   |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                                   |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                                   |    <0.001 |
|         ila_trace_memory_inst                                                      |     0.000 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |     0.000 |
|             inst_blk_mem_gen                                                       |     0.000 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |     0.000 |
|                 valid.cstr                                                         |     0.000 |
|                   ramloop[0].ram.r                                                 |     0.000 |
|                     prim_noinit.ram                                                |     0.000 |
|                   ramloop[1].ram.r                                                 |     0.000 |
|                     prim_noinit.ram                                                |     0.000 |
|                   ramloop[2].ram.r                                                 |     0.000 |
|                     prim_noinit.ram                                                |     0.000 |
|                   ramloop[3].ram.r                                                 |     0.000 |
|                     prim_noinit.ram                                                |     0.000 |
|                   ramloop[4].ram.r                                                 |     0.000 |
|                     prim_noinit.ram                                                |     0.000 |
|                   ramloop[5].ram.r                                                 |     0.000 |
|                     prim_noinit.ram                                                |     0.000 |
|         u_ila_cap_ctrl                                                             |     0.000 |
|           U_CDONE                                                                  |     0.000 |
|           U_NS0                                                                    |     0.000 |
|           U_NS1                                                                    |     0.000 |
|           u_cap_addrgen                                                            |     0.000 |
|             U_CMPRESET                                                             |     0.000 |
|             u_cap_sample_counter                                                   |     0.000 |
|               U_SCE                                                                |     0.000 |
|               U_SCMPCE                                                             |     0.000 |
|               U_SCRST                                                              |     0.000 |
|               u_scnt_cmp                                                           |     0.000 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |     0.000 |
|                   DUT                                                              |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |     0.000 |
|                       u_srlA                                                       |     0.000 |
|                       u_srlB                                                       |     0.000 |
|                       u_srlC                                                       |     0.000 |
|                       u_srlD                                                       |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |     0.000 |
|                       u_srlA                                                       |     0.000 |
|                       u_srlB                                                       |     0.000 |
|                       u_srlC                                                       |     0.000 |
|                       u_srlD                                                       |     0.000 |
|             u_cap_window_counter                                                   |     0.000 |
|               U_WCE                                                                |     0.000 |
|               U_WHCMPCE                                                            |     0.000 |
|               U_WLCMPCE                                                            |     0.000 |
|               u_wcnt_hcmp                                                          |     0.000 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |     0.000 |
|                   DUT                                                              |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |     0.000 |
|                       u_srlA                                                       |     0.000 |
|                       u_srlB                                                       |     0.000 |
|                       u_srlC                                                       |     0.000 |
|                       u_srlD                                                       |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |     0.000 |
|                       u_srlA                                                       |     0.000 |
|                       u_srlB                                                       |     0.000 |
|                       u_srlC                                                       |     0.000 |
|                       u_srlD                                                       |     0.000 |
|               u_wcnt_lcmp                                                          |     0.000 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |     0.000 |
|                   DUT                                                              |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |     0.000 |
|                       u_srlA                                                       |     0.000 |
|                       u_srlB                                                       |     0.000 |
|                       u_srlC                                                       |     0.000 |
|                       u_srlD                                                       |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |     0.000 |
|                       u_srlA                                                       |     0.000 |
|                       u_srlB                                                       |     0.000 |
|                       u_srlC                                                       |     0.000 |
|                       u_srlD                                                       |     0.000 |
|         u_ila_regs                                                                 |    <0.001 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                           |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                  |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                   |     0.000 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                               |     0.000 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                               |     0.000 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                               |     0.000 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                               |     0.000 |
|           MU_SRL[0].mu_srl_reg                                                     |     0.000 |
|           MU_SRL[10].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[11].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[12].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[13].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[14].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[15].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[16].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[17].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[18].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[19].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[1].mu_srl_reg                                                     |     0.000 |
|           MU_SRL[20].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[21].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[22].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[23].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[24].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[25].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[26].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[27].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[28].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[29].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[2].mu_srl_reg                                                     |     0.000 |
|           MU_SRL[30].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[31].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[32].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[33].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[34].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[35].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[36].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[37].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[38].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[39].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[3].mu_srl_reg                                                     |     0.000 |
|           MU_SRL[40].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[41].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[42].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[43].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[44].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[45].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[46].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[47].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[48].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[49].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[4].mu_srl_reg                                                     |     0.000 |
|           MU_SRL[50].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[51].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[52].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[53].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[54].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[55].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[56].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[57].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[58].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[59].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[5].mu_srl_reg                                                     |     0.000 |
|           MU_SRL[60].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[61].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[62].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[63].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[64].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[65].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[66].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[67].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[68].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[69].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[6].mu_srl_reg                                                     |     0.000 |
|           MU_SRL[70].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[71].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[72].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[73].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[74].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[75].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[76].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[77].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[78].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[79].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[7].mu_srl_reg                                                     |     0.000 |
|           MU_SRL[80].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[81].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[82].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[83].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[84].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[85].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[86].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[87].mu_srl_reg                                                    |     0.000 |
|           MU_SRL[8].mu_srl_reg                                                     |     0.000 |
|           MU_SRL[9].mu_srl_reg                                                     |     0.000 |
|           STRG_QUAL.qual_strg_srl_reg                                              |     0.000 |
|           TC_SRL[0].tc_srl_reg                                                     |     0.000 |
|           TC_SRL[10].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[11].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[12].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[13].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[14].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[15].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[16].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[17].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[18].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[19].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[1].tc_srl_reg                                                     |     0.000 |
|           TC_SRL[20].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[21].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[22].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[23].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[24].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[25].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[26].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[27].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[28].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[29].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[2].tc_srl_reg                                                     |     0.000 |
|           TC_SRL[30].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[31].tc_srl_reg                                                    |     0.000 |
|           TC_SRL[3].tc_srl_reg                                                     |     0.000 |
|           TC_SRL[4].tc_srl_reg                                                     |     0.000 |
|           TC_SRL[5].tc_srl_reg                                                     |     0.000 |
|           TC_SRL[6].tc_srl_reg                                                     |     0.000 |
|           TC_SRL[7].tc_srl_reg                                                     |     0.000 |
|           TC_SRL[8].tc_srl_reg                                                     |     0.000 |
|           TC_SRL[9].tc_srl_reg                                                     |     0.000 |
|           U_XSDB_SLAVE                                                             |     0.000 |
|           reg_15                                                                   |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_16                                                                   |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_17                                                                   |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_18                                                                   |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_19                                                                   |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_1a                                                                   |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_6                                                                    |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_7                                                                    |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_8                                                                    |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                   |     0.000 |
|           reg_80                                                                   |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_81                                                                   |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_82                                                                   |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_83                                                                   |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_84                                                                   |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_85                                                                   |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_887                                                                  |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                   |     0.000 |
|           reg_88d                                                                  |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                   |     0.000 |
|           reg_88f                                                                  |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                   |     0.000 |
|           reg_890                                                                  |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                   |     0.000 |
|           reg_892                                                                  |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                   |     0.000 |
|           reg_9                                                                    |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                   |     0.000 |
|           reg_srl_fff                                                              |     0.000 |
|           reg_stream_ffd                                                           |     0.000 |
|             I_EN_CTL_EQ1.U_CTL                                                     |     0.000 |
|           reg_stream_ffe                                                           |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                   |     0.000 |
|         u_ila_reset_ctrl                                                           |     0.000 |
|           arm_detection_inst                                                       |     0.000 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |     0.000 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |     0.000 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |     0.000 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |     0.000 |
|           halt_detection_inst                                                      |     0.000 |
|         u_trig                                                                     |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                           |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                           |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                          |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                           |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                           |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                           |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                           |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                           |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                           |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                           |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           STRG_QUAL.U_STRG_QUAL                                                    |     0.000 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.000 |
|               DUT                                                                  |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |     0.000 |
|                   u_srlA                                                           |     0.000 |
|                   u_srlB                                                           |     0.000 |
|                   u_srlC                                                           |     0.000 |
|                   u_srlD                                                           |     0.000 |
|           U_TM                                                                     |     0.000 |
|             N_DDR_MODE.G_NMU[0].U_M                                                |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[10].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[11].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[12].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[13].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[14].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[15].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[16].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[17].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[18].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[19].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[1].U_M                                                |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[20].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[21].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[22].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[23].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[24].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[25].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[26].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[27].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[28].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[29].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[2].U_M                                                |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[30].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[31].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[32].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[33].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[34].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[35].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[36].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[37].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[38].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[39].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[3].U_M                                                |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[40].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[41].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[42].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[43].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[44].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[45].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[46].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[47].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[48].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[49].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[4].U_M                                                |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[50].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[51].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[52].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[53].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[54].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[55].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[56].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[57].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[58].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[59].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[5].U_M                                                |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[60].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[61].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[62].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[63].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[64].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[65].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[66].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[67].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[68].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[69].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[6].U_M                                                |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[70].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[71].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[72].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[73].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[74].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[75].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[76].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[77].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[78].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[79].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[7].U_M                                                |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[80].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[81].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[82].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[83].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[84].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[85].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[86].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[87].U_M                                               |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[8].U_M                                                |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|             N_DDR_MODE.G_NMU[9].U_M                                                |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.000 |
|                 DUT                                                                |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |     0.000 |
|                     u_srlA                                                         |     0.000 |
|                     u_srlB                                                         |     0.000 |
|                     u_srlC                                                         |     0.000 |
|                     u_srlD                                                         |     0.000 |
|         xsdb_memory_read_inst                                                      |     0.000 |
+------------------------------------------------------------------------------------+-----------+


