{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745846028806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745846028808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 15:13:48 2025 " "Processing started: Mon Apr 28 15:13:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745846028808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846028808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_Composants_sequentiels -c TP2_Composants_sequentiels " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_Composants_sequentiels -c TP2_Composants_sequentiels" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846028809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745846029395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745846029395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846041611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop_jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop_JK-behavorial " "Found design unit 1: flipflop_JK-behavorial" {  } { { "flipflop_JK.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/flipflop_JK.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041886 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop_JK " "Found entity 1: flipflop_JK" {  } { { "flipflop_JK.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/flipflop_JK.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846041886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_flipflopjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_flipflopjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_flipflopJK-tb " "Found design unit 1: tb_flipflopJK-tb" {  } { { "tb_flipflopJK.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_flipflopJK.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041889 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_flipflopJK " "Found entity 1: tb_flipflopJK" {  } { { "tb_flipflopJK.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_flipflopJK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846041889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_jkrs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop_jkrs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop_JKrs-behavioral " "Found design unit 1: flipflop_JKrs-behavioral" {  } { { "flipflop_JKrs.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/flipflop_JKrs.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041891 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop_JKrs " "Found entity 1: flipflop_JKrs" {  } { { "flipflop_JKrs.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/flipflop_JKrs.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846041891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_flipflop_jkrs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_flipflop_jkrs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_flipflop_JKrs-tb " "Found design unit 1: tb_flipflop_JKrs-tb" {  } { { "tb_flipflop_JKrs.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_flipflop_JKrs.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041892 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_flipflop_JKrs " "Found entity 1: tb_flipflop_JKrs" {  } { { "tb_flipflop_JKrs.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_flipflop_JKrs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846041892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_siso8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_siso8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_SISO8-behavioral " "Found design unit 1: shift_register_SISO8-behavioral" {  } { { "shift_register_SISO8.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/shift_register_SISO8.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041893 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_SISO8 " "Found entity 1: shift_register_SISO8" {  } { { "shift_register_SISO8.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/shift_register_SISO8.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846041893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_shift_register_siso8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_shift_register_siso8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_shift_register_SISO8-tb " "Found design unit 1: tb_shift_register_SISO8-tb" {  } { { "tb_shift_register_SISO8.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_shift_register_SISO8.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041895 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_shift_register_SISO8 " "Found entity 1: tb_shift_register_SISO8" {  } { { "tb_shift_register_SISO8.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_shift_register_SISO8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846041895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_universal8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_universal8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_universal8-behavioral " "Found design unit 1: shift_register_universal8-behavioral" {  } { { "shift_register_universal8.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/shift_register_universal8.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041896 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_universal8 " "Found entity 1: shift_register_universal8" {  } { { "shift_register_universal8.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/shift_register_universal8.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846041896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_shift_register_universal8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_shift_register_universal8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_shift_register_universal8-tb " "Found design unit 1: tb_shift_register_universal8-tb" {  } { { "tb_shift_register_universal8.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_shift_register_universal8.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041898 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_shift_register_universal8 " "Found entity 1: tb_shift_register_universal8" {  } { { "tb_shift_register_universal8.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_shift_register_universal8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846041898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-behavioral " "Found design unit 1: toplevel-behavioral" {  } { { "toplevel.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/toplevel.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041899 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/toplevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846041899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_universal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_universal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_universal-behavioral " "Found design unit 1: shift_register_universal-behavioral" {  } { { "shift_register_universal.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/shift_register_universal.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041900 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_universal " "Found entity 1: shift_register_universal" {  } { { "shift_register_universal.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/shift_register_universal.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846041900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_shift_register_universal4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_shift_register_universal4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_shift_register_universal4-tb " "Found design unit 1: tb_shift_register_universal4-tb" {  } { { "tb_shift_register_universal4.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_shift_register_universal4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041902 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_shift_register_universal4 " "Found entity 1: tb_shift_register_universal4" {  } { { "tb_shift_register_universal4.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_shift_register_universal4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846041902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_shift_register_universal16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_shift_register_universal16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_shift_register_universal16-tb " "Found design unit 1: tb_shift_register_universal16-tb" {  } { { "tb_shift_register_universal16.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_shift_register_universal16.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041903 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_shift_register_universal16 " "Found entity 1: tb_shift_register_universal16" {  } { { "tb_shift_register_universal16.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_shift_register_universal16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745846041903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846041903 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "data_width tb_shift_register_universal16.vhd(27) " "VHDL Association List error at tb_shift_register_universal16.vhd(27): formal \"data_width\" does not exist" {  } { { "tb_shift_register_universal16.vhd" "" { Text "Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP2/tb_shift_register_universal16.vhd" 27 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1745846041906 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745846042014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 28 15:14:02 2025 " "Processing ended: Mon Apr 28 15:14:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745846042014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745846042014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745846042014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745846042014 ""}
