#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x236ab40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2345160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x235d860 .functor NOT 1, L_0x2393630, C4<0>, C4<0>, C4<0>;
L_0x2392e00 .functor XOR 5, L_0x2393260, L_0x2393390, C4<00000>, C4<00000>;
L_0x2393520 .functor XOR 5, L_0x2392e00, L_0x2393480, C4<00000>, C4<00000>;
v0x238f6d0_0 .net *"_ivl_10", 4 0, L_0x2393480;  1 drivers
v0x238f7d0_0 .net *"_ivl_12", 4 0, L_0x2393520;  1 drivers
v0x238f8b0_0 .net *"_ivl_2", 4 0, L_0x23931c0;  1 drivers
v0x238f970_0 .net *"_ivl_4", 4 0, L_0x2393260;  1 drivers
v0x238fa50_0 .net *"_ivl_6", 4 0, L_0x2393390;  1 drivers
v0x238fb80_0 .net *"_ivl_8", 4 0, L_0x2392e00;  1 drivers
v0x238fc60_0 .var "clk", 0 0;
v0x238fd00_0 .var/2u "stats1", 159 0;
v0x238fdc0_0 .var/2u "strobe", 0 0;
v0x238ff10_0 .net "sum_dut", 4 0, L_0x2392e70;  1 drivers
v0x238ffd0_0 .net "sum_ref", 4 0, L_0x23906e0;  1 drivers
v0x2390070_0 .net "tb_match", 0 0, L_0x2393630;  1 drivers
v0x2390110_0 .net "tb_mismatch", 0 0, L_0x235d860;  1 drivers
v0x23901d0_0 .net "x", 3 0, v0x238bc00_0;  1 drivers
v0x2390290_0 .net "y", 3 0, v0x238bcc0_0;  1 drivers
L_0x23931c0 .concat [ 5 0 0 0], L_0x23906e0;
L_0x2393260 .concat [ 5 0 0 0], L_0x23906e0;
L_0x2393390 .concat [ 5 0 0 0], L_0x2392e70;
L_0x2393480 .concat [ 5 0 0 0], L_0x23906e0;
L_0x2393630 .cmp/eeq 5, L_0x23931c0, L_0x2393520;
S_0x2368b20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x2345160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x234f4a0_0 .net *"_ivl_0", 4 0, L_0x23903d0;  1 drivers
L_0x7fc078a2b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2366240_0 .net *"_ivl_3", 0 0, L_0x7fc078a2b018;  1 drivers
v0x23527d0_0 .net *"_ivl_4", 4 0, L_0x2390560;  1 drivers
L_0x7fc078a2b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x234f7f0_0 .net *"_ivl_7", 0 0, L_0x7fc078a2b060;  1 drivers
v0x238b590_0 .net "sum", 4 0, L_0x23906e0;  alias, 1 drivers
v0x238b6c0_0 .net "x", 3 0, v0x238bc00_0;  alias, 1 drivers
v0x238b7a0_0 .net "y", 3 0, v0x238bcc0_0;  alias, 1 drivers
L_0x23903d0 .concat [ 4 1 0 0], v0x238bc00_0, L_0x7fc078a2b018;
L_0x2390560 .concat [ 4 1 0 0], v0x238bcc0_0, L_0x7fc078a2b060;
L_0x23906e0 .arith/sum 5, L_0x23903d0, L_0x2390560;
S_0x238b900 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x2345160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x238bb20_0 .net "clk", 0 0, v0x238fc60_0;  1 drivers
v0x238bc00_0 .var "x", 3 0;
v0x238bcc0_0 .var "y", 3 0;
E_0x2358c30/0 .event negedge, v0x238bb20_0;
E_0x2358c30/1 .event posedge, v0x238bb20_0;
E_0x2358c30 .event/or E_0x2358c30/0, E_0x2358c30/1;
S_0x238bda0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x2345160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x238ef90_0 .net *"_ivl_45", 0 0, L_0x2393050;  1 drivers
v0x238f090_0 .net "carry", 3 0, L_0x2392cd0;  1 drivers
v0x238f170_0 .net "sum", 4 0, L_0x2392e70;  alias, 1 drivers
v0x238f230_0 .net "x", 3 0, v0x238bc00_0;  alias, 1 drivers
v0x238f2f0_0 .net "y", 3 0, v0x238bcc0_0;  alias, 1 drivers
L_0x2390de0 .part v0x238bc00_0, 0, 1;
L_0x2390f10 .part v0x238bcc0_0, 0, 1;
L_0x2391640 .part v0x238bc00_0, 1, 1;
L_0x2391770 .part v0x238bcc0_0, 1, 1;
L_0x23918d0 .part L_0x2392cd0, 0, 1;
L_0x2391f70 .part v0x238bc00_0, 2, 1;
L_0x23920e0 .part v0x238bcc0_0, 2, 1;
L_0x2392210 .part L_0x2392cd0, 1, 1;
L_0x23928f0 .part v0x238bc00_0, 3, 1;
L_0x2392a20 .part v0x238bcc0_0, 3, 1;
L_0x2392c30 .part L_0x2392cd0, 2, 1;
L_0x2392cd0 .concat8 [ 1 1 1 1], L_0x2390cd0, L_0x2391530, L_0x2391e60, L_0x23927e0;
LS_0x2392e70_0_0 .concat8 [ 1 1 1 1], L_0x2390820, L_0x2391140, L_0x2391a70, L_0x2392400;
LS_0x2392e70_0_4 .concat8 [ 1 0 0 0], L_0x2393050;
L_0x2392e70 .concat8 [ 4 1 0 0], LS_0x2392e70_0_0, LS_0x2392e70_0_4;
L_0x2393050 .part L_0x2392cd0, 3, 1;
S_0x238bf80 .scope module, "fa0" "full_adder" 4 9, 4 44 0, S_0x238bda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x236c530 .functor XOR 1, L_0x2390de0, L_0x2390f10, C4<0>, C4<0>;
L_0x7fc078a2b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2390820 .functor XOR 1, L_0x236c530, L_0x7fc078a2b0a8, C4<0>, C4<0>;
L_0x23908e0 .functor AND 1, L_0x2390de0, L_0x2390f10, C4<1>, C4<1>;
L_0x2390a20 .functor AND 1, L_0x2390de0, L_0x7fc078a2b0a8, C4<1>, C4<1>;
L_0x2390b10 .functor OR 1, L_0x23908e0, L_0x2390a20, C4<0>, C4<0>;
L_0x2390c20 .functor AND 1, L_0x2390f10, L_0x7fc078a2b0a8, C4<1>, C4<1>;
L_0x2390cd0 .functor OR 1, L_0x2390b10, L_0x2390c20, C4<0>, C4<0>;
v0x238c210_0 .net *"_ivl_0", 0 0, L_0x236c530;  1 drivers
v0x238c310_0 .net *"_ivl_10", 0 0, L_0x2390c20;  1 drivers
v0x238c3f0_0 .net *"_ivl_4", 0 0, L_0x23908e0;  1 drivers
v0x238c4e0_0 .net *"_ivl_6", 0 0, L_0x2390a20;  1 drivers
v0x238c5c0_0 .net *"_ivl_8", 0 0, L_0x2390b10;  1 drivers
v0x238c6f0_0 .net "a", 0 0, L_0x2390de0;  1 drivers
v0x238c7b0_0 .net "b", 0 0, L_0x2390f10;  1 drivers
v0x238c870_0 .net "cin", 0 0, L_0x7fc078a2b0a8;  1 drivers
v0x238c930_0 .net "cout", 0 0, L_0x2390cd0;  1 drivers
v0x238c9f0_0 .net "sum", 0 0, L_0x2390820;  1 drivers
S_0x238cb50 .scope module, "fa1" "full_adder" 4 17, 4 44 0, S_0x238bda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x23910d0 .functor XOR 1, L_0x2391640, L_0x2391770, C4<0>, C4<0>;
L_0x2391140 .functor XOR 1, L_0x23910d0, L_0x23918d0, C4<0>, C4<0>;
L_0x23911e0 .functor AND 1, L_0x2391640, L_0x2391770, C4<1>, C4<1>;
L_0x2391280 .functor AND 1, L_0x2391640, L_0x23918d0, C4<1>, C4<1>;
L_0x2391370 .functor OR 1, L_0x23911e0, L_0x2391280, C4<0>, C4<0>;
L_0x2391480 .functor AND 1, L_0x2391770, L_0x23918d0, C4<1>, C4<1>;
L_0x2391530 .functor OR 1, L_0x2391370, L_0x2391480, C4<0>, C4<0>;
v0x238cdb0_0 .net *"_ivl_0", 0 0, L_0x23910d0;  1 drivers
v0x238ce90_0 .net *"_ivl_10", 0 0, L_0x2391480;  1 drivers
v0x238cf70_0 .net *"_ivl_4", 0 0, L_0x23911e0;  1 drivers
v0x238d060_0 .net *"_ivl_6", 0 0, L_0x2391280;  1 drivers
v0x238d140_0 .net *"_ivl_8", 0 0, L_0x2391370;  1 drivers
v0x238d270_0 .net "a", 0 0, L_0x2391640;  1 drivers
v0x238d330_0 .net "b", 0 0, L_0x2391770;  1 drivers
v0x238d3f0_0 .net "cin", 0 0, L_0x23918d0;  1 drivers
v0x238d4b0_0 .net "cout", 0 0, L_0x2391530;  1 drivers
v0x238d600_0 .net "sum", 0 0, L_0x2391140;  1 drivers
S_0x238d760 .scope module, "fa2" "full_adder" 4 25, 4 44 0, S_0x238bda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2391a00 .functor XOR 1, L_0x2391f70, L_0x23920e0, C4<0>, C4<0>;
L_0x2391a70 .functor XOR 1, L_0x2391a00, L_0x2392210, C4<0>, C4<0>;
L_0x2391b10 .functor AND 1, L_0x2391f70, L_0x23920e0, C4<1>, C4<1>;
L_0x2391bb0 .functor AND 1, L_0x2391f70, L_0x2392210, C4<1>, C4<1>;
L_0x2391ca0 .functor OR 1, L_0x2391b10, L_0x2391bb0, C4<0>, C4<0>;
L_0x2391db0 .functor AND 1, L_0x23920e0, L_0x2392210, C4<1>, C4<1>;
L_0x2391e60 .functor OR 1, L_0x2391ca0, L_0x2391db0, C4<0>, C4<0>;
v0x238d9d0_0 .net *"_ivl_0", 0 0, L_0x2391a00;  1 drivers
v0x238dab0_0 .net *"_ivl_10", 0 0, L_0x2391db0;  1 drivers
v0x238db90_0 .net *"_ivl_4", 0 0, L_0x2391b10;  1 drivers
v0x238dc80_0 .net *"_ivl_6", 0 0, L_0x2391bb0;  1 drivers
v0x238dd60_0 .net *"_ivl_8", 0 0, L_0x2391ca0;  1 drivers
v0x238de90_0 .net "a", 0 0, L_0x2391f70;  1 drivers
v0x238df50_0 .net "b", 0 0, L_0x23920e0;  1 drivers
v0x238e010_0 .net "cin", 0 0, L_0x2392210;  1 drivers
v0x238e0d0_0 .net "cout", 0 0, L_0x2391e60;  1 drivers
v0x238e220_0 .net "sum", 0 0, L_0x2391a70;  1 drivers
S_0x238e380 .scope module, "fa3" "full_adder" 4 33, 4 44 0, S_0x238bda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2392390 .functor XOR 1, L_0x23928f0, L_0x2392a20, C4<0>, C4<0>;
L_0x2392400 .functor XOR 1, L_0x2392390, L_0x2392c30, C4<0>, C4<0>;
L_0x2392470 .functor AND 1, L_0x23928f0, L_0x2392a20, C4<1>, C4<1>;
L_0x2392530 .functor AND 1, L_0x23928f0, L_0x2392c30, C4<1>, C4<1>;
L_0x2392620 .functor OR 1, L_0x2392470, L_0x2392530, C4<0>, C4<0>;
L_0x2392730 .functor AND 1, L_0x2392a20, L_0x2392c30, C4<1>, C4<1>;
L_0x23927e0 .functor OR 1, L_0x2392620, L_0x2392730, C4<0>, C4<0>;
v0x238e5c0_0 .net *"_ivl_0", 0 0, L_0x2392390;  1 drivers
v0x238e6c0_0 .net *"_ivl_10", 0 0, L_0x2392730;  1 drivers
v0x238e7a0_0 .net *"_ivl_4", 0 0, L_0x2392470;  1 drivers
v0x238e890_0 .net *"_ivl_6", 0 0, L_0x2392530;  1 drivers
v0x238e970_0 .net *"_ivl_8", 0 0, L_0x2392620;  1 drivers
v0x238eaa0_0 .net "a", 0 0, L_0x23928f0;  1 drivers
v0x238eb60_0 .net "b", 0 0, L_0x2392a20;  1 drivers
v0x238ec20_0 .net "cin", 0 0, L_0x2392c30;  1 drivers
v0x238ece0_0 .net "cout", 0 0, L_0x23927e0;  1 drivers
v0x238ee30_0 .net "sum", 0 0, L_0x2392400;  1 drivers
S_0x238f4d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x2345160;
 .timescale -12 -12;
E_0x23590e0 .event anyedge, v0x238fdc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x238fdc0_0;
    %nor/r;
    %assign/vec4 v0x238fdc0_0, 0;
    %wait E_0x23590e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x238b900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2358c30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x238bcc0_0, 0;
    %assign/vec4 v0x238bc00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2345160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x238fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x238fdc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2345160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x238fc60_0;
    %inv;
    %store/vec4 v0x238fc60_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2345160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x238bb20_0, v0x2390110_0, v0x23901d0_0, v0x2390290_0, v0x238ffd0_0, v0x238ff10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2345160;
T_5 ;
    %load/vec4 v0x238fd00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x238fd00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x238fd00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x238fd00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x238fd00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x238fd00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x238fd00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2345160;
T_6 ;
    %wait E_0x2358c30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x238fd00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x238fd00_0, 4, 32;
    %load/vec4 v0x2390070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x238fd00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x238fd00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x238fd00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x238fd00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x238ffd0_0;
    %load/vec4 v0x238ffd0_0;
    %load/vec4 v0x238ff10_0;
    %xor;
    %load/vec4 v0x238ffd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x238fd00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x238fd00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x238fd00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x238fd00_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/m2014_q4j/iter0/response1/top_module.sv";
