# 3.31-full on Intel(R) Core(TM) i7-4700MQ CPU @ 2.40GHz
1.001481424,C0,Backend_Bound,41.93,% Slots,,,,5.95,
1.001481424,C0,Backend_Bound.Memory_Bound,42.86,% Slots,This metric represents slots fraction the Memory subsystem within the Backend was a bottleneck...,,,5.95,
1.001481424,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,84.05,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
1.001481424,C1,Frontend_Bound,24.12,% Slots,This category represents slots fraction where the processor's Frontend undersupplies its Backend...,,,5.95,
1.001481424,C1,Backend_Bound,39.78,% Slots,,,,5.95,
1.001481424,C1,Backend_Bound.Memory_Bound,23.66,% Slots,,,,5.95,<==
1.001481424,C1,Backend_Bound.Core_Bound,16.12,% Slots,This metric represents slots fraction where Core non-memory issues were of a bottleneck...,,,5.95,
1.001481424,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.40,% Clocks,This metric estimates cycles fraction the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,,5.59,
1.001481424,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,20.67,% Clocks,,,,5.59,
1.001481424,C2,Backend_Bound,49.53,% Slots,,,,5.95,
1.001481424,C2,Backend_Bound.Memory_Bound,48.59,% Slots,,,,5.95,
1.001481424,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,81.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
1.001481424,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,20.88,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,,5.99,<==
1.001481424,C3,Backend_Bound,51.65,% Slots,,,,5.95,
1.001481424,C3,Backend_Bound.Core_Bound,41.81,% Slots,,,,5.95,
1.001481424,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.05,% Clocks,,,,5.6,<==
1.001481424,C3-T1,Backend_Bound.Core_Bound.Divider,55.80,% Clocks,This metric represents cycles fraction where the Divider unit was active...,arith.divider_uops,,5.99,
1.001481424,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,55.11,% Clocks,,,,5.59,
2.021846436,C0,Frontend_Bound,21.77,% Slots,,,,5.89,
2.021846436,C0,Bad_Speculation,5.21,% Slots,This category represents slots fraction wasted due to incorrect speculations...,,,5.89,
2.021846436,C0,Backend_Bound,37.18,% Slots,,,,5.89,
2.021846436,C0,Frontend_Bound.Frontend_Latency,20.91,% Slots,This metric represents slots fraction the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,,5.88,
2.021846436,C0,Backend_Bound.Memory_Bound,57.82,% Slots,,,,5.88,
2.021846436,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.25,% Clocks_Calculated,This metric represents cycles fraction the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,,5.88,
2.021846436,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,101.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.88,<==
2.021846436,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.59,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction cache misses...,,,5.88,
2.021846436,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_Calculated,,br_misp_retired.all_branches,,5.88,
2.021846436,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.10,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,,5.88,
2.021846436,C1,Backend_Bound,43.74,% Slots,,,,5.88,
2.021846436,C1,Backend_Bound.Memory_Bound,28.51,% Slots,,,,5.88,
2.021846436,C1,Backend_Bound.Core_Bound,15.22,% Slots,,,,5.88,
2.021846436,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,95.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.88,<==
2.021846436,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,21.09,% Stalls,,mem_uops_retired.all_stores:pp,,5.88,
2.021846436,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,64.94,% Clocks,,,,5.88,
2.021846436,C2,Frontend_Bound,25.84,% Slots,,,,5.88,
2.021846436,C2,Backend_Bound,43.23,% Slots,,,,5.88,
2.021846436,C2,Frontend_Bound.Frontend_Latency,34.41,% Slots,,rs_events.empty_end,,5.88,
2.021846436,C2,Backend_Bound.Memory_Bound,65.26,% Slots,,,,5.88,
2.021846436,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,,5.89,
2.021846436,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,103.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.88,<==
2.021846436,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,,5.89,
2.021846436,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_Calculated,,br_misp_retired.all_branches,,5.88,
2.021846436,C3,Backend_Bound,49.18,% Slots,,,,5.88,
2.021846436,C3,Backend_Bound.Memory_Bound,17.62,% Slots,,,,5.88,
2.021846436,C3,Backend_Bound.Core_Bound,31.56,% Slots,,,,5.88,<==
2.021846436,C3-T1,Backend_Bound.Core_Bound.Divider,59.21,% Clocks,,arith.divider_uops,,5.88,<==
2.021846436,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,48.06,% Clocks,,,,5.88,
3.079491034,C0,Backend_Bound,42.49,% Slots,,,,6.05,
3.079491034,C0,Backend_Bound.Memory_Bound,32.09,% Slots,,,,5.67,
3.079491034,C0,Backend_Bound.Core_Bound,10.40,% Slots,,,,5.67,
3.079491034,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,100.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
3.079491034,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,50.63,% Clocks,,,,6.05,
3.079491034,C1,Frontend_Bound,24.35,% Slots,,,,6.05,
3.079491034,C1,Backend_Bound,40.28,% Slots,,,,6.05,
3.079491034,C1,Backend_Bound.Memory_Bound,35.85,% Slots,,,,5.67,
3.079491034,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,22.04,% Stalls,,mem_uops_retired.all_stores:pp,,5.67,<==
3.079491034,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,76.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
3.079491034,C2,Backend_Bound,60.33,% Slots,,,,6.05,
3.079491034,C2,Retiring,22.96,% Slots,,,,6.05,
3.079491034,C2,Backend_Bound.Memory_Bound,52.75,% Slots,,,,5.67,
3.079491034,C2,Retiring.Microcode_Sequencer,6.58,% Slots,This metric represents slots fraction the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,,6.05,
3.079491034,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.53,% Clocks,,idq.ms_switches,,5.67,
3.079491034,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,84.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
3.079491034,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,1.39,% Clocks,,idq.ms_switches,,5.67,
3.079491034,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,24.05,% Stalls,,mem_uops_retired.all_stores:pp,,5.67,<==
3.079491034,C3,Backend_Bound,61.21,% Slots,,,,6.05,
3.079491034,C3,Retiring,24.08,% Slots,,,,6.05,
3.079491034,C3,Backend_Bound.Memory_Bound,50.18,% Slots,,,,5.67,
3.079491034,C3,Backend_Bound.Core_Bound,11.02,% Slots,,,,5.67,
3.079491034,C3,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,,6.05,
3.079491034,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.43,% Clocks,,idq.ms_switches,,5.67,
3.079491034,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,104.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
3.079491034,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.13,% Clocks,,,,6.05,
3.079491034,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,1.55,% Clocks,,idq.ms_switches,,5.67,
3.079491034,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,46.73,% Clocks,,,,6.05,
4.133318049,C0,Backend_Bound,40.25,% Slots,,,,5.69,
4.133318049,C0,Backend_Bound.Memory_Bound,40.45,% Slots,,,,5.69,
4.133318049,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,95.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
4.133318049,C1,Backend_Bound,42.82,% Slots,,,,5.69,
4.133318049,C1,Backend_Bound.Memory_Bound,58.01,% Slots,,,,5.69,<==
4.133318049,C2,Backend_Bound,54.90,% Slots,,,,5.7,
4.133318049,C2,Backend_Bound.Memory_Bound,44.28,% Slots,,,,5.7,
4.133318049,C2,Backend_Bound.Core_Bound,10.62,% Slots,,,,5.7,
4.133318049,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,38.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
4.133318049,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,81.63,% Clocks,,,,5.69,
4.133318049,C3,Backend_Bound,55.32,% Slots,,,,5.69,
4.133318049,C3,Backend_Bound.Memory_Bound,45.85,% Slots,,,,5.69,<==
5.190583779,C0,Frontend_Bound,23.41,% Slots,,,,6.04,
5.190583779,C0,Bad_Speculation,3.78,% Slots,,,,6.04,
5.190583779,C0,Backend_Bound,45.23,% Slots,,,,6.04,
5.190583779,C0,Retiring,22.68,% Slots,,,,6.04,
5.190583779,C0,Frontend_Bound.Frontend_Latency,21.60,% Slots,,rs_events.empty_end,,6.06,
5.190583779,C0,Backend_Bound.Memory_Bound,50.80,% Slots,,,,5.89,
5.190583779,C0,Retiring.Microcode_Sequencer,3.77,% Slots,,idq.ms_uops,,6.04,
5.190583779,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.56,% Clocks,,,,5.68,
5.190583779,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.82,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
5.190583779,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.38,% Clocks,,idq.ms_switches,,5.68,
5.190583779,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,69.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
5.190583779,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,,5.68,
5.190583779,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.86,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
5.190583779,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.65,% Clocks,,idq.ms_switches,,5.68,
5.190583779,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,31.34,% Stalls,,mem_uops_retired.all_stores:pp,,5.68,<==
5.190583779,C1,Frontend_Bound,29.64,% Slots,,,,6.05,
5.190583779,C1,Backend_Bound,33.81,% Slots,,,,6.05,
5.190583779,C1,Backend_Bound.Memory_Bound,27.01,% Slots,,,,5.89,<==
5.190583779,C2,Frontend_Bound,30.86,% Slots,,,,6.04,
5.190583779,C2,Bad_Speculation,4.53,% Slots,,,,6.04,
5.190583779,C2,Backend_Bound,53.10,% Slots,,,,6.04,
5.190583779,C2,Frontend_Bound.Frontend_Latency,60.53,% Slots,,rs_events.empty_end,,6.06,
5.190583779,C2,Backend_Bound.Memory_Bound,93.03,% Slots,,,,5.89,
5.190583779,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.39,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
5.190583779,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,64.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
5.190583779,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.23,% Clocks,,,,5.68,
5.190583779,C2-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.66,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction TLB misses...,itlb_misses.walk_completed,,5.68,
5.190583779,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.47,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
5.190583779,C3,Backend_Bound,33.29,% Slots,,,,6.05,
5.190583779,C3,Backend_Bound.Memory_Bound,35.02,% Slots,,,,5.89,<==
6.242086568,C0,Backend_Bound,31.02,% Slots,,,,5.7,
6.242086568,C0,Backend_Bound.Memory_Bound,26.00,% Slots,,,,5.7,<==
6.242086568,C1,Frontend_Bound,21.29,% Slots,,,,5.71,
6.242086568,C1,Backend_Bound,39.86,% Slots,,,,5.71,
6.242086568,C1,Backend_Bound.Memory_Bound,32.26,% Slots,,,,5.71,<==
6.242086568,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,89.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
6.242086568,C2,Frontend_Bound,26.30,% Slots,,,,5.71,
6.242086568,C2,Backend_Bound,43.77,% Slots,,,,5.71,
6.242086568,C2,Backend_Bound.Memory_Bound,38.62,% Slots,,,,5.71,<==
6.242086568,C3,Frontend_Bound,23.44,% Slots,,,,5.71,
6.242086568,C3,Backend_Bound,34.07,% Slots,,,,5.71,
6.242086568,C3,Frontend_Bound.Frontend_Latency,19.20,% Slots,,rs_events.empty_end,,5.7,
6.242086568,C3,Backend_Bound.Memory_Bound,22.19,% Slots,,,,5.71,
6.242086568,C3,Backend_Bound.Core_Bound,11.88,% Slots,,,,5.71,
6.242086568,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,,6.09,
6.242086568,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,55.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
6.242086568,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,,6.09,
6.242086568,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
7.292954497,C0,Frontend_Bound,22.37,% Slots,,,,6.09,
7.292954497,C0,Backend_Bound,50.24,% Slots,,,,6.09,
7.292954497,C0,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,,6.09,
7.292954497,C0,Backend_Bound.Memory_Bound,55.12,% Slots,,,,5.7,
7.292954497,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,,5.72,
7.292954497,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,103.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
7.292954497,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.93,% Clocks,,,,5.72,
7.292954497,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.35,% Clocks_Calculated,,br_misp_retired.all_branches,,5.87,
7.292954497,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,22.23,% Stalls,,mem_uops_retired.all_stores:pp,,5.7,<==
7.292954497,C1,Backend_Bound,32.24,% Slots,,,,6.09,
7.292954497,C1,Backend_Bound.Memory_Bound,21.51,% Slots,,,,5.71,<==
7.292954497,C1,Backend_Bound.Core_Bound,10.73,% Slots,,,,5.71,
7.292954497,C2,Frontend_Bound,26.56,% Slots,,,,6.09,
7.292954497,C2,Backend_Bound,40.05,% Slots,,,,6.09,
7.292954497,C2,Backend_Bound.Memory_Bound,35.56,% Slots,,,,5.7,
7.292954497,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,46.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
7.292954497,C3,Frontend_Bound,20.17,% Slots,,,,6.08,
7.292954497,C3,Bad_Speculation,5.76,% Slots,,,,6.08,
7.292954497,C3,Backend_Bound,34.74,% Slots,,,,6.08,
7.292954497,C3,Retiring,38.76,% Slots,,,,6.08,
7.292954497,C3,Frontend_Bound.Frontend_Latency,15.07,% Slots,,rs_events.empty_end,,6.09,
7.292954497,C3,Backend_Bound.Memory_Bound,22.75,% Slots,,,,5.7,
7.292954497,C3,Backend_Bound.Core_Bound,11.99,% Slots,,,,5.7,
7.292954497,C3,Retiring.Microcode_Sequencer,2.08,% Slots,,idq.ms_uops,,6.09,<==
7.292954497,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.94,% Clocks_Calculated,,br_misp_retired.all_branches,,5.87,
7.292954497,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.71,% Clocks,,idq.ms_switches,,5.72,
7.292954497,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,46.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,
7.292954497,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.07,% Clocks,,,,6.09,
7.292954497,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.02,% Clocks,,,,5.72,
7.292954497,C3-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.04,% Clocks,,itlb_misses.walk_completed,,5.71,
7.292954497,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.95,% Clocks_Calculated,,br_misp_retired.all_branches,,5.87,
7.292954497,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,24.27,% Clocks,,,,6.09,
8.447025943,C0,Frontend_Bound,27.85,% Slots,,,,5.9,
8.447025943,C0,Backend_Bound,36.24,% Slots,,,,5.9,
8.447025943,C0,Retiring,15.61,% Slots,,,,5.9,
8.447025943,C0,Frontend_Bound.Frontend_Latency,18.73,% Slots,,rs_events.empty_end,,5.89,
8.447025943,C0,Backend_Bound.Memory_Bound,26.42,% Slots,,,,5.81,<==
8.447025943,C0,Retiring.Microcode_Sequencer,4.96,% Slots,,idq.ms_uops,,5.9,
8.447025943,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.72,% Clocks,,,,5.89,
8.447025943,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.80,% Clocks,,idq.ms_switches,,5.89,
8.447025943,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,,5.9,
8.447025943,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.51,% Clocks_Calculated,,br_misp_retired.all_branches,,5.89,
8.447025943,C1,Frontend_Bound,26.73,% Slots,,,,5.89,
8.447025943,C1,Backend_Bound,37.88,% Slots,,,,5.89,<==
8.447025943,C1,Frontend_Bound.Frontend_Latency,21.91,% Slots,,rs_events.empty_end,,5.89,
8.447025943,C1,Backend_Bound.Memory_Bound,20.59,% Slots,,,,5.82,
8.447025943,C1,Backend_Bound.Core_Bound,17.30,% Slots,,,,5.82,
8.447025943,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.53,% Clocks,,,,5.89,
8.447025943,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.46,% Clocks,,,,5.89,
8.447025943,C1-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.51,% Clocks,,itlb_misses.walk_completed,,5.89,
8.447025943,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.17,% Clocks_Calculated,,br_misp_retired.all_branches,,5.89,
8.447025943,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,22.04,% Stalls,,mem_uops_retired.all_stores:pp,,5.89,
8.447025943,C2,Backend_Bound,35.66,% Slots,,,,5.89,
8.447025943,C2,Backend_Bound.Memory_Bound,39.29,% Slots,,,,5.82,
8.447025943,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,47.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.9,<==
8.447025943,C3,Frontend_Bound,23.02,% Slots,,,,5.89,
8.447025943,C3,Backend_Bound,30.29,% Slots,,,,5.89,
8.447025943,C3,Frontend_Bound.Frontend_Latency,27.20,% Slots,,rs_events.empty_end,,5.89,
8.447025943,C3,Backend_Bound.Memory_Bound,30.14,% Slots,,,,5.82,
8.447025943,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,,5.9,
8.447025943,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,64.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.9,<==
8.447025943,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,,5.9,
8.447025943,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.51,% Clocks_Calculated,,br_misp_retired.all_branches,,5.89,
8.447025943,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.58,% Clocks,,idq.ms_switches,,5.9,
9.495231638,C0,Backend_Bound,41.70,% Slots,,,,5.73,
9.495231638,C0,Backend_Bound.Memory_Bound,37.39,% Slots,,,,5.73,
9.495231638,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,99.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.73,<==
9.495231638,C1,Frontend_Bound,35.04,% Slots,,,,5.73,
9.495231638,C1,Backend_Bound,40.29,% Slots,,,,5.73,
9.495231638,C1,Frontend_Bound.Frontend_Latency,32.44,% Slots,,rs_events.empty_end,,5.72,
9.495231638,C1,Backend_Bound.Memory_Bound,46.87,% Slots,,,,5.73,
9.495231638,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,,6.1,
9.495231638,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,54.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
9.495231638,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,,6.1,
9.495231638,C2,Frontend_Bound,26.08,% Slots,,,,5.73,
9.495231638,C2,Backend_Bound,39.19,% Slots,,,,5.73,
9.495231638,C2,Frontend_Bound.Frontend_Latency,23.03,% Slots,,rs_events.empty_end,,5.72,
9.495231638,C2,Backend_Bound.Memory_Bound,35.78,% Slots,,,,5.73,
9.495231638,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.46,% Clocks,,,,6.1,
9.495231638,C2-T0,Backend_Bound.Memory_Bound.Store_Bound,24.04,% Stalls,,mem_uops_retired.all_stores:pp,,6.11,<==
9.495231638,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.22,% Clocks,,,,6.1,
9.495231638,C3,Frontend_Bound,26.30,% Slots,,,,5.72,
9.495231638,C3,Bad_Speculation,5.99,% Slots,,,,5.72,
9.495231638,C3,Backend_Bound,33.66,% Slots,,,,5.72,
9.495231638,C3,Retiring,26.78,% Slots,,,,5.72,
9.495231638,C3,Frontend_Bound.Frontend_Latency,15.17,% Slots,,rs_events.empty_end,,5.72,
9.495231638,C3,Backend_Bound.Memory_Bound,35.81,% Slots,,,,5.72,<==
9.495231638,C3,Retiring.Microcode_Sequencer,5.01,% Slots,,idq.ms_uops,,5.72,
9.495231638,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.94,% Clocks,,,,6.1,
9.495231638,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,27.85,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
9.495231638,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.24,% Clocks,,idq.ms_switches,,6.1,
9.495231638,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,,6.1,
9.495231638,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.37,% Clocks,,idq.ms_switches,,6.1,
10.551875484,C0,Frontend_Bound,23.04,% Slots,,,,6.07,
10.551875484,C0,Backend_Bound,31.58,% Slots,,,,6.07,
10.551875484,C0,Frontend_Bound.Frontend_Latency,29.90,% Slots,,rs_events.empty_end,,6.06,
10.551875484,C0,Backend_Bound.Memory_Bound,33.50,% Slots,,,,5.68,
10.551875484,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,,5.68,
10.551875484,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,94.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
10.551875484,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,,5.68,
10.551875484,C1,Frontend_Bound,23.26,% Slots,,,,6.07,
10.551875484,C1,Backend_Bound,32.41,% Slots,,,,6.07,
10.551875484,C1,Backend_Bound.Memory_Bound,31.86,% Slots,,,,5.67,
10.551875484,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,41.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
10.551875484,C2,Backend_Bound,43.20,% Slots,,,,6.07,
10.551875484,C2,Backend_Bound.Memory_Bound,38.96,% Slots,,,,5.67,
10.551875484,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,48.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
10.551875484,C3,Frontend_Bound,20.25,% Slots,,,,6.07,
10.551875484,C3,Bad_Speculation,3.00,% Slots,,,,6.07,
10.551875484,C3,Backend_Bound,44.43,% Slots,,,,6.07,
10.551875484,C3,Frontend_Bound.Frontend_Latency,28.80,% Slots,,rs_events.empty_end,,6.06,
10.551875484,C3,Backend_Bound.Memory_Bound,28.20,% Slots,,,,5.67,<==
10.551875484,C3,Backend_Bound.Core_Bound,16.23,% Slots,,,,5.67,
10.551875484,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.01,% Clocks_Calculated,,br_misp_retired.all_branches,,6.06,
10.551875484,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.48,% Clocks,,,,5.69,
10.551875484,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.00,% Clocks_Calculated,,br_misp_retired.all_branches,,6.06,
10.551875484,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.28,% Clocks,,idq.ms_switches,,5.69,
10.551875484,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,80.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
10.551875484,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,29.98,% Clocks,,,,6.05,
11.606293803,C0,Frontend_Bound,24.31,% Slots,,,,5.68,
11.606293803,C0,Bad_Speculation,4.11,% Slots,,,,5.68,
11.606293803,C0,Backend_Bound,32.43,% Slots,,,,5.68,
11.606293803,C0,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,,5.7,
11.606293803,C0,Backend_Bound.Memory_Bound,25.81,% Slots,,,,5.68,<==
11.606293803,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.98,% Clocks,,,,6.07,
11.606293803,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.70,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
11.606293803,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,,6.07,
11.606293803,C0-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.20,% Clocks,,itlb_misses.walk_completed,,6.08,
11.606293803,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.37,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
11.606293803,C1,Frontend_Bound,28.25,% Slots,,,,5.68,
11.606293803,C1,Backend_Bound,32.51,% Slots,,,,5.68,
11.606293803,C1,Backend_Bound.Memory_Bound,26.95,% Slots,,,,5.68,
11.606293803,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,71.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.9,<==
11.606293803,C2,Backend_Bound,34.78,% Slots,,,,5.69,
11.606293803,C2,Backend_Bound.Memory_Bound,28.17,% Slots,,,,5.69,<==
11.606293803,C3,Backend_Bound,50.65,% Slots,,,,5.69,
11.606293803,C3,Backend_Bound.Memory_Bound,50.47,% Slots,,,,5.69,
11.606293803,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,90.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.91,<==
12.65850909,C0,Frontend_Bound,23.91,% Slots,,,,6.08,
12.65850909,C0,Backend_Bound,29.74,% Slots,,,,6.08,<==
12.65850909,C0,Frontend_Bound.Frontend_Latency,19.02,% Slots,,rs_events.empty_end,,6.09,
12.65850909,C0,Backend_Bound.Memory_Bound,16.38,% Slots,,,,5.69,
12.65850909,C0,Backend_Bound.Core_Bound,13.37,% Slots,,,,5.69,
12.65850909,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.91,% Clocks,,,,5.7,
12.65850909,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,80.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,
12.65850909,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.90,% Clocks,,,,5.7,
12.65850909,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_Calculated,,br_misp_retired.all_branches,,6.09,
12.65850909,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.83,% Clocks,,idq.ms_switches,,5.7,
12.65850909,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,34.75,% Clocks,,,,6.08,
12.65850909,C1,Frontend_Bound,20.34,% Slots,,,,6.08,
12.65850909,C1,Backend_Bound,35.35,% Slots,,,,6.08,
12.65850909,C1,Retiring,40.89,% Slots,,,,6.08,
12.65850909,C1,Frontend_Bound.Frontend_Latency,24.61,% Slots,,rs_events.empty_end,,6.08,
12.65850909,C1,Backend_Bound.Memory_Bound,44.48,% Slots,,,,5.69,
12.65850909,C1,Retiring.Microcode_Sequencer,2.54,% Slots,,idq.ms_uops,,5.92,<==
12.65850909,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.17,% Clocks,,,,5.7,
12.65850909,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.83,% Clocks,,idq.ms_switches,,5.7,
12.65850909,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,42.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,
12.65850909,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.70,% Clocks_Calculated,,br_misp_retired.all_branches,,6.08,
12.65850909,C2,Backend_Bound,30.92,% Slots,,,,6.08,<==
12.65850909,C2,Backend_Bound.Memory_Bound,17.43,% Slots,,,,5.69,
12.65850909,C2,Backend_Bound.Core_Bound,13.49,% Slots,,,,5.69,
12.65850909,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,82.40,% Clocks,,,,6.08,
12.65850909,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,97.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,
12.65850909,C3,Frontend_Bound,22.34,% Slots,,,,6.08,
12.65850909,C3,Bad_Speculation,4.11,% Slots,,,,6.08,
12.65850909,C3,Backend_Bound,52.11,% Slots,,,,6.08,
12.65850909,C3,Frontend_Bound.Frontend_Latency,27.79,% Slots,,rs_events.empty_end,,6.08,
12.65850909,C3,Backend_Bound.Memory_Bound,88.10,% Slots,,,,5.69,
12.65850909,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.76,% Clocks,,,,5.7,
12.65850909,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,30.58,% Clocks_Calculated,,br_misp_retired.all_branches,,6.08,
12.65850909,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,59.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.84,<==
12.65850909,C3-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.68,% Clocks,,itlb_misses.walk_completed,,5.69,
13.708164393,C0,Frontend_Bound,21.05,% Slots,,,,5.71,
13.708164393,C0,Bad_Speculation,5.00,% Slots,,,,5.71,
13.708164393,C0,Backend_Bound,44.63,% Slots,,,,5.71,
13.708164393,C0,Frontend_Bound.Frontend_Latency,20.05,% Slots,,rs_events.empty_end,,5.72,
13.708164393,C0,Backend_Bound.Memory_Bound,46.23,% Slots,,,,5.71,
13.708164393,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.60,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
13.708164393,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,76.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
13.708164393,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.88,% Clocks,,,,6.1,
13.708164393,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.92,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
13.708164393,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.22,% Clocks,,idq.ms_switches,,6.1,
13.708164393,C1,Frontend_Bound,21.71,% Slots,,,,5.71,
13.708164393,C1,Backend_Bound,42.13,% Slots,,,,5.71,
13.708164393,C1,Backend_Bound.Memory_Bound,37.27,% Slots,,,,5.71,
13.708164393,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,92.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
13.708164393,C2,Backend_Bound,36.50,% Slots,,,,5.71,
13.708164393,C2,Backend_Bound.Memory_Bound,32.89,% Slots,,,,5.71,
13.708164393,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,91.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
13.708164393,C3,Frontend_Bound,24.49,% Slots,,,,5.71,
13.708164393,C3,Bad_Speculation,4.63,% Slots,,,,5.71,
13.708164393,C3,Backend_Bound,46.91,% Slots,,,,5.71,
13.708164393,C3,Frontend_Bound.Frontend_Latency,16.12,% Slots,,rs_events.empty_end,,5.73,
13.708164393,C3,Backend_Bound.Memory_Bound,37.44,% Slots,,,,5.71,
13.708164393,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,,6.09,
13.708164393,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.61,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
13.708164393,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,62.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
13.708164393,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.48,% Clocks,,,,6.1,
13.708164393,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.10,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
13.708164393,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.09,% Clocks,,idq.ms_switches,,6.1,
14.764610515,C0,Frontend_Bound,21.03,% Slots,,,,6.05,
14.764610515,C0,Backend_Bound,28.96,% Slots,,,,6.05,
14.764610515,C0,Frontend_Bound.Frontend_Latency,17.63,% Slots,,rs_events.empty_end,,6.07,
14.764610515,C0,Backend_Bound.Memory_Bound,21.66,% Slots,,,,5.68,
14.764610515,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,54.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
14.764610515,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,,5.68,
14.764610515,C1,Frontend_Bound,31.23,% Slots,,,,6.05,
14.764610515,C1,Backend_Bound,37.33,% Slots,,,,6.05,
14.764610515,C1,Frontend_Bound.Frontend_Latency,16.61,% Slots,,rs_events.empty_end,,6.07,
14.764610515,C1,Backend_Bound.Memory_Bound,28.53,% Slots,,,,5.68,
14.764610515,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,,5.67,
14.764610515,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,96.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
14.764610515,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,18.33,% Clocks,,,,5.67,
14.764610515,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.57,% Clocks_Calculated,,br_misp_retired.all_branches,,6.05,
14.764610515,C2,Backend_Bound,39.06,% Slots,,,,6.06,
14.764610515,C2,Backend_Bound.Memory_Bound,37.93,% Slots,,,,5.68,<==
14.764610515,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,79.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
14.764610515,C3,Frontend_Bound,26.05,% Slots,,,,6.05,
14.764610515,C3,Backend_Bound,39.32,% Slots,,,,6.05,
14.764610515,C3,Backend_Bound.Memory_Bound,31.89,% Slots,,,,5.68,
14.764610515,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,66.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
15.832423967,C0,Frontend_Bound,36.68,% Slots,,,,5.62,
15.832423967,C0,Backend_Bound,34.86,% Slots,,,,5.62,
15.832423967,C0,Retiring,46.77,% Slots,,,,5.62,
15.832423967,C0,Frontend_Bound.Frontend_Latency,43.83,% Slots,,rs_events.empty_end,,5.61,
15.832423967,C0,Backend_Bound.Memory_Bound,34.01,% Slots,,,,5.62,
15.832423967,C0,Retiring.Microcode_Sequencer,1.98,% Slots,,idq.ms_uops,,5.95,<==
15.832423967,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.95,% Clocks,,,,5.99,
15.832423967,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.32,% Clocks,,idq.ms_switches,,5.99,
15.832423967,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,58.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,
15.832423967,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.20,% Clocks,,,,5.99,
15.832423967,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,27.14,% Clocks_Calculated,,br_misp_retired.all_branches,,5.61,<==
15.832423967,C1,Frontend_Bound,22.13,% Slots,,,,5.62,
15.832423967,C1,Backend_Bound,34.49,% Slots,,,,5.62,
15.832423967,C1,Backend_Bound.Memory_Bound,38.33,% Slots,,,,5.62,<==
15.832423967,C2,Frontend_Bound,26.37,% Slots,,,,5.63,
15.832423967,C2,Backend_Bound,43.95,% Slots,,,,5.63,
15.832423967,C2,Frontend_Bound.Frontend_Latency,21.18,% Slots,,rs_events.empty_end,,5.62,
15.832423967,C2,Backend_Bound.Memory_Bound,33.30,% Slots,,,,5.63,
15.832423967,C2,Backend_Bound.Core_Bound,10.65,% Slots,,,,5.63,
15.832423967,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,,5.99,
15.832423967,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,87.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
15.832423967,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.52,% Clocks,,,,5.62,
15.832423967,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.06,% Clocks,,,,5.99,
15.832423967,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_Calculated,,br_misp_retired.all_branches,,5.62,
15.832423967,C3,Frontend_Bound,26.06,% Slots,,,,5.63,
15.832423967,C3,Backend_Bound,37.74,% Slots,,,,5.63,
15.832423967,C3,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,,5.61,
15.832423967,C3,Backend_Bound.Memory_Bound,38.07,% Slots,,,,5.63,
15.832423967,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,,5.98,
15.832423967,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,57.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
15.832423967,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.31,% Clocks,,,,5.98,
15.832423967,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.02,% Clocks_Calculated,,br_misp_retired.all_branches,,5.61,
16.8796209,C0,Backend_Bound,37.88,% Slots,,,,6.11,
16.8796209,C0,Backend_Bound.Memory_Bound,30.11,% Slots,,,,5.72,<==
16.8796209,C1,Backend_Bound,27.60,% Slots,,,,6.11,
16.8796209,C1,Backend_Bound.Memory_Bound,37.35,% Slots,,,,5.72,
16.8796209,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,79.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.73,<==
16.8796209,C2,Frontend_Bound,34.82,% Slots,,,,6.11,
16.8796209,C2,Backend_Bound,42.21,% Slots,,,,6.11,
16.8796209,C2,Frontend_Bound.Frontend_Latency,35.02,% Slots,,rs_events.empty_end,,6.11,
16.8796209,C2,Backend_Bound.Memory_Bound,40.91,% Slots,,,,5.72,
16.8796209,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.70,% Clocks,,,,5.73,
16.8796209,C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.39,% Clocks,,itlb_misses.walk_completed,,5.73,
16.8796209,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,84.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.73,<==
16.8796209,C2-T0,Backend_Bound.Memory_Bound.Store_Bound,25.09,% Stalls,,mem_uops_retired.all_stores:pp,,5.73,
16.8796209,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.78,% Clocks,,,,5.73,
16.8796209,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.38,% Clocks,,idq.ms_switches,,5.73,
16.8796209,C3,Frontend_Bound,21.94,% Slots,,,,6.11,
16.8796209,C3,Backend_Bound,37.39,% Slots,,,,6.11,
16.8796209,C3,Backend_Bound.Memory_Bound,31.09,% Slots,,,,5.72,
16.8796209,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,94.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.73,<==
