
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.45
 Yosys 0.17+103 (git sha1 a1babadd5, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k max.v top_post_synth.v

yosys> verific -vlog2k max.v top_post_synth.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'max.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_post_synth.v'
VERIFIC-WARNING [VERI-1206] top_post_synth.v:2222: overwriting previous definition of module 'top'
VERIFIC-INFO [VERI-2142] max.v:3361: previous definition of design element 'top' is here

yosys> synth_rs -top top -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.56

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top top

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] top_post_synth.v:3: compiling module 'top'
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1705: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1706: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1707: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1708: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1709: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1710: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1711: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1712: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1713: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1714: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1715: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1716: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1717: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1718: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1719: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1720: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1721: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1722: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1723: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1724: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1725: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1726: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1727: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1728: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1729: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1730: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1731: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1732: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1733: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1734: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1735: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1736: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1737: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1738: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1739: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1740: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1741: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1742: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1743: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1744: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1745: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1746: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1747: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1748: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1749: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1750: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1751: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1752: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1753: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1754: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1755: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1756: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1757: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1758: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1759: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1760: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1761: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1762: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1763: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1764: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1765: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1766: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1767: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1768: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1769: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1770: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1771: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1772: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1773: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1774: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1775: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1776: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1777: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1778: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1779: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1780: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1781: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1782: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1783: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1784: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1785: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1786: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1787: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1788: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1789: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1790: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1791: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1792: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1793: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1794: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1795: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1796: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1797: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1798: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1799: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1800: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1801: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1802: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1803: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1804: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1805: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1806: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1807: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1808: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1809: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1810: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1811: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1812: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1813: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1814: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1815: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1816: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1817: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1818: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1819: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1820: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1821: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1822: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1823: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1824: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1825: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1826: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1827: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1828: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1829: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1830: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1831: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1832: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1833: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1834: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1835: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1836: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1837: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1838: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1839: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1840: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1841: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1842: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1843: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1844: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1845: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1846: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1847: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1848: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1849: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1850: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1851: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1852: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1853: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1854: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1855: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1856: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1857: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1858: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1859: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1860: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1861: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1862: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1863: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1864: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1865: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1866: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1867: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1868: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1869: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1870: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1871: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1872: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1873: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1874: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1875: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1876: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1877: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1878: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1879: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1880: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1881: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1882: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1883: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1884: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1885: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1886: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1887: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1888: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1889: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1890: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1891: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1892: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1893: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1894: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1895: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1896: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1897: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1898: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1899: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1900: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1901: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1902: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1903: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1904: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1905: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1906: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1907: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1908: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1909: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1910: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1911: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1912: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1913: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1914: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1915: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1916: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1917: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1918: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1919: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1920: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1921: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1922: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1923: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1924: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1925: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1926: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1927: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1928: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1929: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1930: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1931: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1932: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1933: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1934: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1935: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1936: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1937: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1938: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1939: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1940: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1941: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1942: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1943: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1944: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1945: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1946: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1947: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1948: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1949: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1950: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1951: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1952: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1953: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1954: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1955: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1956: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1957: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1958: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1959: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1960: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1961: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1962: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1963: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1964: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1965: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1966: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1967: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1968: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1969: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1970: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1971: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1972: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1973: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1974: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1975: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1976: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1977: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1978: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1979: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1980: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1981: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1982: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1983: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1984: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1985: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1986: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1987: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1988: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1989: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1990: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1991: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1992: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1993: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1994: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1995: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1996: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1997: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1998: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:1999: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2000: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2001: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2002: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2003: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2004: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2005: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2006: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2007: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2008: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2009: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2010: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2011: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2012: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2013: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2014: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2015: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2016: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2017: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2018: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2019: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2020: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2021: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2022: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2023: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2024: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2025: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2026: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2027: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2028: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2029: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2030: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2031: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2032: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2033: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2034: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2035: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2036: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2037: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2038: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2039: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2040: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2041: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2042: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2043: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2044: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2045: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2046: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2047: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2048: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2049: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2050: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2051: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2052: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2053: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2054: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2055: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2056: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2057: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2058: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2059: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2060: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2061: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2062: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2063: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2064: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2065: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2066: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2067: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2068: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2069: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2070: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2071: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2072: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2073: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2074: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2075: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2076: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2077: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2078: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2079: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2080: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2081: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2082: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2083: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2084: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2085: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2086: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2087: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2088: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2089: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2090: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2091: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2092: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2093: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2094: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2095: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2096: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2097: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2098: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2099: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2100: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2101: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2102: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2103: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2104: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2105: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2106: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2107: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2108: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2109: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2110: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2111: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2112: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2113: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2114: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2115: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2116: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2117: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2118: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2119: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2120: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2121: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2122: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2123: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2124: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2125: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2126: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2127: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2128: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2129: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2130: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2131: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2132: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2133: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2134: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2135: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2136: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2137: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2138: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2139: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2140: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2141: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2142: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2143: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2144: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2145: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2146: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2147: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2148: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2149: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2150: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2151: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2152: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2153: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2154: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2155: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2156: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2157: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2158: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2159: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2160: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2161: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2162: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2163: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2164: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2165: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2166: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2167: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2168: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2169: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2170: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2171: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2172: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2173: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2174: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2175: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2176: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2177: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2178: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2179: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2180: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2181: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2182: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2183: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2184: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2185: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2186: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2187: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2188: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2189: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2190: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2191: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2192: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2193: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2194: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2195: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2196: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2197: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2198: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2199: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2200: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2201: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2202: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2203: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2204: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2205: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2206: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2207: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2208: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2209: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2210: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2211: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2212: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2213: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2214: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2215: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2216: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2217: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2218: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2219: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2220: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] top_post_synth.v:2221: expression size 32 truncated to fit in target size 1
Importing module top.

3.3.1. Analyzing design hierarchy..
Top module:  \top

3.3.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 519 unused wires.
<suppressed ~518 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.11.9. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.13.9. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 64) from port A of cell top.$verific$shift_right_3$top_post_synth.v:1705$522 ($shr).
Removed top 63 bits (of 64) from port Y of cell top.$verific$shift_right_3$top_post_synth.v:1705$522 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_5$top_post_synth.v:1706$525 ($shr).
Removed top 63 bits (of 64) from port Y of cell top.$verific$shift_right_7$top_post_synth.v:1707$528 ($shr).
Removed top 1 bits (of 64) from port A of cell top.$verific$shift_right_9$top_post_synth.v:1708$531 ($shr).
Removed top 63 bits (of 64) from port Y of cell top.$verific$shift_right_9$top_post_synth.v:1708$531 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_11$top_post_synth.v:1709$534 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_13$top_post_synth.v:1710$537 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_13$top_post_synth.v:1710$537 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_15$top_post_synth.v:1711$540 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_15$top_post_synth.v:1711$540 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_17$top_post_synth.v:1712$543 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_17$top_post_synth.v:1712$543 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_19$top_post_synth.v:1713$546 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_21$top_post_synth.v:1714$549 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_21$top_post_synth.v:1714$549 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_23$top_post_synth.v:1715$552 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_25$top_post_synth.v:1716$555 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_25$top_post_synth.v:1716$555 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_27$top_post_synth.v:1717$558 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_29$top_post_synth.v:1718$561 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_29$top_post_synth.v:1718$561 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_31$top_post_synth.v:1719$564 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_31$top_post_synth.v:1719$564 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_33$top_post_synth.v:1720$567 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_35$top_post_synth.v:1721$570 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_35$top_post_synth.v:1721$570 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_37$top_post_synth.v:1722$573 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_37$top_post_synth.v:1722$573 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_39$top_post_synth.v:1723$576 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_39$top_post_synth.v:1723$576 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_41$top_post_synth.v:1724$579 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_41$top_post_synth.v:1724$579 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_43$top_post_synth.v:1725$582 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_43$top_post_synth.v:1725$582 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_45$top_post_synth.v:1726$585 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_45$top_post_synth.v:1726$585 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_47$top_post_synth.v:1727$588 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_47$top_post_synth.v:1727$588 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_49$top_post_synth.v:1728$591 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_49$top_post_synth.v:1728$591 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_51$top_post_synth.v:1729$594 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_51$top_post_synth.v:1729$594 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_53$top_post_synth.v:1730$597 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_53$top_post_synth.v:1730$597 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_55$top_post_synth.v:1731$600 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_55$top_post_synth.v:1731$600 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_57$top_post_synth.v:1732$603 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_57$top_post_synth.v:1732$603 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_59$top_post_synth.v:1733$606 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_59$top_post_synth.v:1733$606 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_61$top_post_synth.v:1734$609 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_61$top_post_synth.v:1734$609 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_63$top_post_synth.v:1735$612 ($shr).
Removed top 4 bits (of 16) from port A of cell top.$verific$shift_right_65$top_post_synth.v:1736$615 ($shr).
Removed top 15 bits (of 16) from port Y of cell top.$verific$shift_right_65$top_post_synth.v:1736$615 ($shr).
Removed top 63 bits (of 64) from port Y of cell top.$verific$shift_right_67$top_post_synth.v:1737$618 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_69$top_post_synth.v:1738$621 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_69$top_post_synth.v:1738$621 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_71$top_post_synth.v:1739$624 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_71$top_post_synth.v:1739$624 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_73$top_post_synth.v:1740$627 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_75$top_post_synth.v:1741$630 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_75$top_post_synth.v:1741$630 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_77$top_post_synth.v:1742$633 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_77$top_post_synth.v:1742$633 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_79$top_post_synth.v:1743$636 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_81$top_post_synth.v:1744$639 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_81$top_post_synth.v:1744$639 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_83$top_post_synth.v:1745$642 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_83$top_post_synth.v:1745$642 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_85$top_post_synth.v:1746$645 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_85$top_post_synth.v:1746$645 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_87$top_post_synth.v:1747$648 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_87$top_post_synth.v:1747$648 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_89$top_post_synth.v:1748$651 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_89$top_post_synth.v:1748$651 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_91$top_post_synth.v:1749$654 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_91$top_post_synth.v:1749$654 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_93$top_post_synth.v:1750$657 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_93$top_post_synth.v:1750$657 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_95$top_post_synth.v:1751$660 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_95$top_post_synth.v:1751$660 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_97$top_post_synth.v:1752$663 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_97$top_post_synth.v:1752$663 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_99$top_post_synth.v:1753$666 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_99$top_post_synth.v:1753$666 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_101$top_post_synth.v:1754$669 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_101$top_post_synth.v:1754$669 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_103$top_post_synth.v:1755$672 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_103$top_post_synth.v:1755$672 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_105$top_post_synth.v:1756$675 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_105$top_post_synth.v:1756$675 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_107$top_post_synth.v:1757$678 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_107$top_post_synth.v:1757$678 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_109$top_post_synth.v:1758$681 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_111$top_post_synth.v:1759$684 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_113$top_post_synth.v:1760$687 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_113$top_post_synth.v:1760$687 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_115$top_post_synth.v:1761$690 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_115$top_post_synth.v:1761$690 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_117$top_post_synth.v:1762$693 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_117$top_post_synth.v:1762$693 ($shr).
Removed top 1 bits (of 8) from port A of cell top.$verific$shift_right_119$top_post_synth.v:1763$696 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_119$top_post_synth.v:1763$696 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_121$top_post_synth.v:1764$699 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_123$top_post_synth.v:1765$702 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_123$top_post_synth.v:1765$702 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_125$top_post_synth.v:1766$705 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_125$top_post_synth.v:1766$705 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_127$top_post_synth.v:1767$708 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_127$top_post_synth.v:1767$708 ($shr).
Removed top 1 bits (of 8) from port A of cell top.$verific$shift_right_129$top_post_synth.v:1768$711 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_129$top_post_synth.v:1768$711 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_131$top_post_synth.v:1769$714 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_131$top_post_synth.v:1769$714 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_133$top_post_synth.v:1770$717 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_135$top_post_synth.v:1771$720 ($shr).
Removed top 2 bits (of 64) from port A of cell top.$verific$shift_right_137$top_post_synth.v:1772$723 ($shr).
Removed top 63 bits (of 64) from port Y of cell top.$verific$shift_right_137$top_post_synth.v:1772$723 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_139$top_post_synth.v:1773$726 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_141$top_post_synth.v:1774$729 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_143$top_post_synth.v:1775$732 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_145$top_post_synth.v:1776$735 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_147$top_post_synth.v:1777$738 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_147$top_post_synth.v:1777$738 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_149$top_post_synth.v:1778$741 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_151$top_post_synth.v:1779$744 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_151$top_post_synth.v:1779$744 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_153$top_post_synth.v:1780$747 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_153$top_post_synth.v:1780$747 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_155$top_post_synth.v:1781$750 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_155$top_post_synth.v:1781$750 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_157$top_post_synth.v:1782$753 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_159$top_post_synth.v:1783$756 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_161$top_post_synth.v:1784$759 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_161$top_post_synth.v:1784$759 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_163$top_post_synth.v:1785$762 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_165$top_post_synth.v:1786$765 ($shr).
Removed top 63 bits (of 64) from port Y of cell top.$verific$shift_right_167$top_post_synth.v:1787$768 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_169$top_post_synth.v:1788$771 ($shr).
Removed top 1 bits (of 64) from port A of cell top.$verific$shift_right_171$top_post_synth.v:1789$774 ($shr).
Removed top 63 bits (of 64) from port Y of cell top.$verific$shift_right_171$top_post_synth.v:1789$774 ($shr).
Removed top 4 bits (of 64) from port A of cell top.$verific$shift_right_173$top_post_synth.v:1790$777 ($shr).
Removed top 63 bits (of 64) from port Y of cell top.$verific$shift_right_173$top_post_synth.v:1790$777 ($shr).
Removed top 33 bits (of 64) from port A of cell top.$verific$shift_right_175$top_post_synth.v:1791$780 ($shr).
Removed top 63 bits (of 64) from port Y of cell top.$verific$shift_right_175$top_post_synth.v:1791$780 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_177$top_post_synth.v:1792$783 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_179$top_post_synth.v:1793$786 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_179$top_post_synth.v:1793$786 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_181$top_post_synth.v:1794$789 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_181$top_post_synth.v:1794$789 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_183$top_post_synth.v:1795$792 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_185$top_post_synth.v:1796$795 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_185$top_post_synth.v:1796$795 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_187$top_post_synth.v:1797$798 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_187$top_post_synth.v:1797$798 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_189$top_post_synth.v:1798$801 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_189$top_post_synth.v:1798$801 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_191$top_post_synth.v:1799$804 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_193$top_post_synth.v:1800$807 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_193$top_post_synth.v:1800$807 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_195$top_post_synth.v:1801$810 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_195$top_post_synth.v:1801$810 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_197$top_post_synth.v:1802$813 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_197$top_post_synth.v:1802$813 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_199$top_post_synth.v:1803$816 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_201$top_post_synth.v:1804$819 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_203$top_post_synth.v:1805$822 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_203$top_post_synth.v:1805$822 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_205$top_post_synth.v:1806$825 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_205$top_post_synth.v:1806$825 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_207$top_post_synth.v:1807$828 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_207$top_post_synth.v:1807$828 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_209$top_post_synth.v:1808$831 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_209$top_post_synth.v:1808$831 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_211$top_post_synth.v:1809$834 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_213$top_post_synth.v:1810$837 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_215$top_post_synth.v:1811$840 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_217$top_post_synth.v:1812$843 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_217$top_post_synth.v:1812$843 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_219$top_post_synth.v:1813$846 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_221$top_post_synth.v:1814$849 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_221$top_post_synth.v:1814$849 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_223$top_post_synth.v:1815$852 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_225$top_post_synth.v:1816$855 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_225$top_post_synth.v:1816$855 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_227$top_post_synth.v:1817$858 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_229$top_post_synth.v:1818$861 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_229$top_post_synth.v:1818$861 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_231$top_post_synth.v:1819$864 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_233$top_post_synth.v:1820$867 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_235$top_post_synth.v:1821$870 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_237$top_post_synth.v:1822$873 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_237$top_post_synth.v:1822$873 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_239$top_post_synth.v:1823$876 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_239$top_post_synth.v:1823$876 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_241$top_post_synth.v:1824$879 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_243$top_post_synth.v:1825$882 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_243$top_post_synth.v:1825$882 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_245$top_post_synth.v:1826$885 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_245$top_post_synth.v:1826$885 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_247$top_post_synth.v:1827$888 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_247$top_post_synth.v:1827$888 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_249$top_post_synth.v:1828$891 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_249$top_post_synth.v:1828$891 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_251$top_post_synth.v:1829$894 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_253$top_post_synth.v:1830$897 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_255$top_post_synth.v:1831$900 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_255$top_post_synth.v:1831$900 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_257$top_post_synth.v:1832$903 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_257$top_post_synth.v:1832$903 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_259$top_post_synth.v:1833$906 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_259$top_post_synth.v:1833$906 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_261$top_post_synth.v:1834$909 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_263$top_post_synth.v:1835$912 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_263$top_post_synth.v:1835$912 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_265$top_post_synth.v:1836$915 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_265$top_post_synth.v:1836$915 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_267$top_post_synth.v:1837$918 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_267$top_post_synth.v:1837$918 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_269$top_post_synth.v:1838$921 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_269$top_post_synth.v:1838$921 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_271$top_post_synth.v:1839$924 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_271$top_post_synth.v:1839$924 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_273$top_post_synth.v:1840$927 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_273$top_post_synth.v:1840$927 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_275$top_post_synth.v:1841$930 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_275$top_post_synth.v:1841$930 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_277$top_post_synth.v:1842$933 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_277$top_post_synth.v:1842$933 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_279$top_post_synth.v:1843$936 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_279$top_post_synth.v:1843$936 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_281$top_post_synth.v:1844$939 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_281$top_post_synth.v:1844$939 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_283$top_post_synth.v:1845$942 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_283$top_post_synth.v:1845$942 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_285$top_post_synth.v:1846$945 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_285$top_post_synth.v:1846$945 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_287$top_post_synth.v:1847$948 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_287$top_post_synth.v:1847$948 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_289$top_post_synth.v:1848$951 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_289$top_post_synth.v:1848$951 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_291$top_post_synth.v:1849$954 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_291$top_post_synth.v:1849$954 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_293$top_post_synth.v:1850$957 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_293$top_post_synth.v:1850$957 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_295$top_post_synth.v:1851$960 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_295$top_post_synth.v:1851$960 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_297$top_post_synth.v:1852$963 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_297$top_post_synth.v:1852$963 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_299$top_post_synth.v:1853$966 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_299$top_post_synth.v:1853$966 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_301$top_post_synth.v:1854$969 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_301$top_post_synth.v:1854$969 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_303$top_post_synth.v:1855$972 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_303$top_post_synth.v:1855$972 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_305$top_post_synth.v:1856$975 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_305$top_post_synth.v:1856$975 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_307$top_post_synth.v:1857$978 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_307$top_post_synth.v:1857$978 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_309$top_post_synth.v:1858$981 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_309$top_post_synth.v:1858$981 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_311$top_post_synth.v:1859$984 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_311$top_post_synth.v:1859$984 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_313$top_post_synth.v:1860$987 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_313$top_post_synth.v:1860$987 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_315$top_post_synth.v:1861$990 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_315$top_post_synth.v:1861$990 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_317$top_post_synth.v:1862$993 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_317$top_post_synth.v:1862$993 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_319$top_post_synth.v:1863$996 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_319$top_post_synth.v:1863$996 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_321$top_post_synth.v:1864$999 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_321$top_post_synth.v:1864$999 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_323$top_post_synth.v:1865$1002 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_323$top_post_synth.v:1865$1002 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_325$top_post_synth.v:1866$1005 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_325$top_post_synth.v:1866$1005 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_327$top_post_synth.v:1867$1008 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_327$top_post_synth.v:1867$1008 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_329$top_post_synth.v:1868$1011 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_329$top_post_synth.v:1868$1011 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_331$top_post_synth.v:1869$1014 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_331$top_post_synth.v:1869$1014 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_333$top_post_synth.v:1870$1017 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_333$top_post_synth.v:1870$1017 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_335$top_post_synth.v:1871$1020 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_335$top_post_synth.v:1871$1020 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_337$top_post_synth.v:1872$1023 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_337$top_post_synth.v:1872$1023 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_339$top_post_synth.v:1873$1026 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_339$top_post_synth.v:1873$1026 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_341$top_post_synth.v:1874$1029 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_341$top_post_synth.v:1874$1029 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_343$top_post_synth.v:1875$1032 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_343$top_post_synth.v:1875$1032 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_345$top_post_synth.v:1876$1035 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_345$top_post_synth.v:1876$1035 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_347$top_post_synth.v:1877$1038 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_347$top_post_synth.v:1877$1038 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_349$top_post_synth.v:1878$1041 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_349$top_post_synth.v:1878$1041 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_351$top_post_synth.v:1879$1044 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_351$top_post_synth.v:1879$1044 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_353$top_post_synth.v:1880$1047 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_353$top_post_synth.v:1880$1047 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_355$top_post_synth.v:1881$1050 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_355$top_post_synth.v:1881$1050 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_357$top_post_synth.v:1882$1053 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_357$top_post_synth.v:1882$1053 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_359$top_post_synth.v:1883$1056 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_359$top_post_synth.v:1883$1056 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_361$top_post_synth.v:1884$1059 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_361$top_post_synth.v:1884$1059 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_363$top_post_synth.v:1885$1062 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_363$top_post_synth.v:1885$1062 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_365$top_post_synth.v:1886$1065 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_365$top_post_synth.v:1886$1065 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_367$top_post_synth.v:1887$1068 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_367$top_post_synth.v:1887$1068 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_369$top_post_synth.v:1888$1071 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_369$top_post_synth.v:1888$1071 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_371$top_post_synth.v:1889$1074 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_371$top_post_synth.v:1889$1074 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_373$top_post_synth.v:1890$1077 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_373$top_post_synth.v:1890$1077 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_375$top_post_synth.v:1891$1080 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_375$top_post_synth.v:1891$1080 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_377$top_post_synth.v:1892$1083 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_377$top_post_synth.v:1892$1083 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_379$top_post_synth.v:1893$1086 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_379$top_post_synth.v:1893$1086 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_381$top_post_synth.v:1894$1089 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_381$top_post_synth.v:1894$1089 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_383$top_post_synth.v:1895$1092 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_383$top_post_synth.v:1895$1092 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_385$top_post_synth.v:1896$1095 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_385$top_post_synth.v:1896$1095 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_387$top_post_synth.v:1897$1098 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_387$top_post_synth.v:1897$1098 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_389$top_post_synth.v:1898$1101 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_389$top_post_synth.v:1898$1101 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_391$top_post_synth.v:1899$1104 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_391$top_post_synth.v:1899$1104 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_393$top_post_synth.v:1900$1107 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_393$top_post_synth.v:1900$1107 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_395$top_post_synth.v:1901$1110 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_395$top_post_synth.v:1901$1110 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_397$top_post_synth.v:1902$1113 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_397$top_post_synth.v:1902$1113 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_399$top_post_synth.v:1903$1116 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_399$top_post_synth.v:1903$1116 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_401$top_post_synth.v:1904$1119 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_401$top_post_synth.v:1904$1119 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_403$top_post_synth.v:1905$1122 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_403$top_post_synth.v:1905$1122 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_405$top_post_synth.v:1906$1125 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_405$top_post_synth.v:1906$1125 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_407$top_post_synth.v:1907$1128 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_407$top_post_synth.v:1907$1128 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_409$top_post_synth.v:1908$1131 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_409$top_post_synth.v:1908$1131 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_411$top_post_synth.v:1909$1134 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_411$top_post_synth.v:1909$1134 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_413$top_post_synth.v:1910$1137 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_413$top_post_synth.v:1910$1137 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_415$top_post_synth.v:1911$1140 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_415$top_post_synth.v:1911$1140 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_417$top_post_synth.v:1912$1143 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_417$top_post_synth.v:1912$1143 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_419$top_post_synth.v:1913$1146 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_419$top_post_synth.v:1913$1146 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_421$top_post_synth.v:1914$1149 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_421$top_post_synth.v:1914$1149 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_423$top_post_synth.v:1915$1152 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_423$top_post_synth.v:1915$1152 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_425$top_post_synth.v:1916$1155 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_425$top_post_synth.v:1916$1155 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_427$top_post_synth.v:1917$1158 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_427$top_post_synth.v:1917$1158 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_429$top_post_synth.v:1918$1161 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_429$top_post_synth.v:1918$1161 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_431$top_post_synth.v:1919$1164 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_431$top_post_synth.v:1919$1164 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_433$top_post_synth.v:1920$1167 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_433$top_post_synth.v:1920$1167 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_435$top_post_synth.v:1921$1170 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_435$top_post_synth.v:1921$1170 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_437$top_post_synth.v:1922$1173 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_437$top_post_synth.v:1922$1173 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_439$top_post_synth.v:1923$1176 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_439$top_post_synth.v:1923$1176 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_441$top_post_synth.v:1924$1179 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_441$top_post_synth.v:1924$1179 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_443$top_post_synth.v:1925$1182 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_443$top_post_synth.v:1925$1182 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_445$top_post_synth.v:1926$1185 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_445$top_post_synth.v:1926$1185 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_447$top_post_synth.v:1927$1188 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_447$top_post_synth.v:1927$1188 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_449$top_post_synth.v:1928$1191 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_449$top_post_synth.v:1928$1191 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_451$top_post_synth.v:1929$1194 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_451$top_post_synth.v:1929$1194 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_453$top_post_synth.v:1930$1197 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_453$top_post_synth.v:1930$1197 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_455$top_post_synth.v:1931$1200 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_455$top_post_synth.v:1931$1200 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_457$top_post_synth.v:1932$1203 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_457$top_post_synth.v:1932$1203 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_459$top_post_synth.v:1933$1206 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_459$top_post_synth.v:1933$1206 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_461$top_post_synth.v:1934$1209 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_461$top_post_synth.v:1934$1209 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_463$top_post_synth.v:1935$1212 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_463$top_post_synth.v:1935$1212 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_465$top_post_synth.v:1936$1215 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_465$top_post_synth.v:1936$1215 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_467$top_post_synth.v:1937$1218 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_467$top_post_synth.v:1937$1218 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_469$top_post_synth.v:1938$1221 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_469$top_post_synth.v:1938$1221 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_471$top_post_synth.v:1939$1224 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_471$top_post_synth.v:1939$1224 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_473$top_post_synth.v:1940$1227 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_473$top_post_synth.v:1940$1227 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_475$top_post_synth.v:1941$1230 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_475$top_post_synth.v:1941$1230 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_477$top_post_synth.v:1942$1233 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_477$top_post_synth.v:1942$1233 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_479$top_post_synth.v:1943$1236 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_479$top_post_synth.v:1943$1236 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_481$top_post_synth.v:1944$1239 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_481$top_post_synth.v:1944$1239 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_483$top_post_synth.v:1945$1242 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_483$top_post_synth.v:1945$1242 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_485$top_post_synth.v:1946$1245 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_485$top_post_synth.v:1946$1245 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_487$top_post_synth.v:1947$1248 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_487$top_post_synth.v:1947$1248 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_489$top_post_synth.v:1948$1251 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_489$top_post_synth.v:1948$1251 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_491$top_post_synth.v:1949$1254 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_491$top_post_synth.v:1949$1254 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_493$top_post_synth.v:1950$1257 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_493$top_post_synth.v:1950$1257 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_495$top_post_synth.v:1951$1260 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_495$top_post_synth.v:1951$1260 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_497$top_post_synth.v:1952$1263 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_497$top_post_synth.v:1952$1263 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_499$top_post_synth.v:1953$1266 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_499$top_post_synth.v:1953$1266 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_501$top_post_synth.v:1954$1269 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_501$top_post_synth.v:1954$1269 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_503$top_post_synth.v:1955$1272 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_503$top_post_synth.v:1955$1272 ($shr).
Removed top 15 bits (of 16) from port Y of cell top.$verific$shift_right_505$top_post_synth.v:1956$1275 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_507$top_post_synth.v:1957$1278 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_507$top_post_synth.v:1957$1278 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_509$top_post_synth.v:1958$1281 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_509$top_post_synth.v:1958$1281 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_511$top_post_synth.v:1959$1284 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_513$top_post_synth.v:1960$1287 ($shr).
Removed top 5 bits (of 32) from port A of cell top.$verific$shift_right_515$top_post_synth.v:1961$1290 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_515$top_post_synth.v:1961$1290 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_517$top_post_synth.v:1962$1293 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_517$top_post_synth.v:1962$1293 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_519$top_post_synth.v:1963$1296 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_521$top_post_synth.v:1964$1299 ($shr).
Removed top 5 bits (of 32) from port A of cell top.$verific$shift_right_523$top_post_synth.v:1965$1302 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_523$top_post_synth.v:1965$1302 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_525$top_post_synth.v:1966$1305 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_525$top_post_synth.v:1966$1305 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_527$top_post_synth.v:1967$1308 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_527$top_post_synth.v:1967$1308 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_529$top_post_synth.v:1968$1311 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_529$top_post_synth.v:1968$1311 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_531$top_post_synth.v:1969$1314 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_531$top_post_synth.v:1969$1314 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_533$top_post_synth.v:1970$1317 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_533$top_post_synth.v:1970$1317 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_535$top_post_synth.v:1971$1320 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_535$top_post_synth.v:1971$1320 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_537$top_post_synth.v:1972$1323 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_537$top_post_synth.v:1972$1323 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_539$top_post_synth.v:1973$1326 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_539$top_post_synth.v:1973$1326 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_541$top_post_synth.v:1974$1329 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_541$top_post_synth.v:1974$1329 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_543$top_post_synth.v:1975$1332 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_543$top_post_synth.v:1975$1332 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_545$top_post_synth.v:1976$1335 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_545$top_post_synth.v:1976$1335 ($shr).
Removed top 5 bits (of 32) from port A of cell top.$verific$shift_right_547$top_post_synth.v:1977$1338 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_547$top_post_synth.v:1977$1338 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_549$top_post_synth.v:1978$1341 ($shr).
Removed top 5 bits (of 32) from port A of cell top.$verific$shift_right_551$top_post_synth.v:1979$1344 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_551$top_post_synth.v:1979$1344 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_553$top_post_synth.v:1980$1347 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_553$top_post_synth.v:1980$1347 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_555$top_post_synth.v:1981$1350 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_555$top_post_synth.v:1981$1350 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_557$top_post_synth.v:1982$1353 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_557$top_post_synth.v:1982$1353 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_559$top_post_synth.v:1983$1356 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_559$top_post_synth.v:1983$1356 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_561$top_post_synth.v:1984$1359 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_561$top_post_synth.v:1984$1359 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_563$top_post_synth.v:1985$1362 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_563$top_post_synth.v:1985$1362 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_565$top_post_synth.v:1986$1365 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_565$top_post_synth.v:1986$1365 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_567$top_post_synth.v:1987$1368 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_567$top_post_synth.v:1987$1368 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_569$top_post_synth.v:1988$1371 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_569$top_post_synth.v:1988$1371 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_571$top_post_synth.v:1989$1374 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_571$top_post_synth.v:1989$1374 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_573$top_post_synth.v:1990$1377 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_573$top_post_synth.v:1990$1377 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_575$top_post_synth.v:1991$1380 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_577$top_post_synth.v:1992$1383 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_579$top_post_synth.v:1993$1386 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_579$top_post_synth.v:1993$1386 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_581$top_post_synth.v:1994$1389 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_583$top_post_synth.v:1995$1392 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_585$top_post_synth.v:1996$1395 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_587$top_post_synth.v:1997$1398 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_589$top_post_synth.v:1998$1401 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_591$top_post_synth.v:1999$1404 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_593$top_post_synth.v:2000$1407 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_595$top_post_synth.v:2001$1410 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_597$top_post_synth.v:2002$1413 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_599$top_post_synth.v:2003$1416 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_601$top_post_synth.v:2004$1419 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_603$top_post_synth.v:2005$1422 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_605$top_post_synth.v:2006$1425 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_607$top_post_synth.v:2007$1428 ($shr).
Removed top 5 bits (of 32) from port A of cell top.$verific$shift_right_609$top_post_synth.v:2008$1431 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_609$top_post_synth.v:2008$1431 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_611$top_post_synth.v:2009$1434 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_611$top_post_synth.v:2009$1434 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_613$top_post_synth.v:2010$1437 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_613$top_post_synth.v:2010$1437 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_615$top_post_synth.v:2011$1440 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_615$top_post_synth.v:2011$1440 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_617$top_post_synth.v:2012$1443 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_617$top_post_synth.v:2012$1443 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_619$top_post_synth.v:2013$1446 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_619$top_post_synth.v:2013$1446 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_621$top_post_synth.v:2014$1449 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_621$top_post_synth.v:2014$1449 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_623$top_post_synth.v:2015$1452 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_625$top_post_synth.v:2016$1455 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_627$top_post_synth.v:2017$1458 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_629$top_post_synth.v:2018$1461 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_631$top_post_synth.v:2019$1464 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_633$top_post_synth.v:2020$1467 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_635$top_post_synth.v:2021$1470 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_637$top_post_synth.v:2022$1473 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_639$top_post_synth.v:2023$1476 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_641$top_post_synth.v:2024$1479 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_643$top_post_synth.v:2025$1482 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_645$top_post_synth.v:2026$1485 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_647$top_post_synth.v:2027$1488 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_649$top_post_synth.v:2028$1491 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_651$top_post_synth.v:2029$1494 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_651$top_post_synth.v:2029$1494 ($shr).
Removed top 5 bits (of 32) from port A of cell top.$verific$shift_right_653$top_post_synth.v:2030$1497 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_653$top_post_synth.v:2030$1497 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_655$top_post_synth.v:2031$1500 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_655$top_post_synth.v:2031$1500 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_657$top_post_synth.v:2032$1503 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_657$top_post_synth.v:2032$1503 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_659$top_post_synth.v:2033$1506 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_659$top_post_synth.v:2033$1506 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_661$top_post_synth.v:2034$1509 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_661$top_post_synth.v:2034$1509 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_663$top_post_synth.v:2035$1512 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_663$top_post_synth.v:2035$1512 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_665$top_post_synth.v:2036$1515 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_665$top_post_synth.v:2036$1515 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_667$top_post_synth.v:2037$1518 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_667$top_post_synth.v:2037$1518 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_669$top_post_synth.v:2038$1521 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_669$top_post_synth.v:2038$1521 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_671$top_post_synth.v:2039$1524 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_671$top_post_synth.v:2039$1524 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_673$top_post_synth.v:2040$1527 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_673$top_post_synth.v:2040$1527 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_675$top_post_synth.v:2041$1530 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_675$top_post_synth.v:2041$1530 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_677$top_post_synth.v:2042$1533 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_677$top_post_synth.v:2042$1533 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_679$top_post_synth.v:2043$1536 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_679$top_post_synth.v:2043$1536 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_681$top_post_synth.v:2044$1539 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_683$top_post_synth.v:2045$1542 ($shr).
Removed top 2 bits (of 8) from port A of cell top.$verific$shift_right_685$top_post_synth.v:2046$1545 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_685$top_post_synth.v:2046$1545 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_687$top_post_synth.v:2047$1548 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_689$top_post_synth.v:2048$1551 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_691$top_post_synth.v:2049$1554 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_693$top_post_synth.v:2050$1557 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_695$top_post_synth.v:2051$1560 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_697$top_post_synth.v:2052$1563 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_699$top_post_synth.v:2053$1566 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_701$top_post_synth.v:2054$1569 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_703$top_post_synth.v:2055$1572 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_705$top_post_synth.v:2056$1575 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_707$top_post_synth.v:2057$1578 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_709$top_post_synth.v:2058$1581 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_711$top_post_synth.v:2059$1584 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_713$top_post_synth.v:2060$1587 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_715$top_post_synth.v:2061$1590 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_717$top_post_synth.v:2062$1593 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_719$top_post_synth.v:2063$1596 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_721$top_post_synth.v:2064$1599 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_723$top_post_synth.v:2065$1602 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_725$top_post_synth.v:2066$1605 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_727$top_post_synth.v:2067$1608 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_729$top_post_synth.v:2068$1611 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_731$top_post_synth.v:2069$1614 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_733$top_post_synth.v:2070$1617 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_735$top_post_synth.v:2071$1620 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_737$top_post_synth.v:2072$1623 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_739$top_post_synth.v:2073$1626 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_741$top_post_synth.v:2074$1629 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_743$top_post_synth.v:2075$1632 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_745$top_post_synth.v:2076$1635 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_747$top_post_synth.v:2077$1638 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_749$top_post_synth.v:2078$1641 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_751$top_post_synth.v:2079$1644 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_753$top_post_synth.v:2080$1647 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_755$top_post_synth.v:2081$1650 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_757$top_post_synth.v:2082$1653 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_759$top_post_synth.v:2083$1656 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_761$top_post_synth.v:2084$1659 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_763$top_post_synth.v:2085$1662 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_765$top_post_synth.v:2086$1665 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_767$top_post_synth.v:2087$1668 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_769$top_post_synth.v:2088$1671 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_771$top_post_synth.v:2089$1674 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_773$top_post_synth.v:2090$1677 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_775$top_post_synth.v:2091$1680 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_775$top_post_synth.v:2091$1680 ($shr).
Removed top 1 bits (of 32) from port A of cell top.$verific$shift_right_777$top_post_synth.v:2092$1683 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_777$top_post_synth.v:2092$1683 ($shr).
Removed top 7 bits (of 8) from port Y of cell top.$verific$shift_right_779$top_post_synth.v:2093$1686 ($shr).
Removed top 15 bits (of 16) from port Y of cell top.$verific$shift_right_781$top_post_synth.v:2094$1689 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_783$top_post_synth.v:2095$1692 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_785$top_post_synth.v:2096$1695 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_785$top_post_synth.v:2096$1695 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_787$top_post_synth.v:2097$1698 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_787$top_post_synth.v:2097$1698 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_789$top_post_synth.v:2098$1701 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_789$top_post_synth.v:2098$1701 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_791$top_post_synth.v:2099$1704 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_791$top_post_synth.v:2099$1704 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_793$top_post_synth.v:2100$1707 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_793$top_post_synth.v:2100$1707 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_795$top_post_synth.v:2101$1710 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_795$top_post_synth.v:2101$1710 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_797$top_post_synth.v:2102$1713 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_797$top_post_synth.v:2102$1713 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_799$top_post_synth.v:2103$1716 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_799$top_post_synth.v:2103$1716 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_801$top_post_synth.v:2104$1719 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_801$top_post_synth.v:2104$1719 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_803$top_post_synth.v:2105$1722 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_803$top_post_synth.v:2105$1722 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_805$top_post_synth.v:2106$1725 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_805$top_post_synth.v:2106$1725 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_807$top_post_synth.v:2107$1728 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_807$top_post_synth.v:2107$1728 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_809$top_post_synth.v:2108$1731 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_809$top_post_synth.v:2108$1731 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_811$top_post_synth.v:2109$1734 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_811$top_post_synth.v:2109$1734 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_813$top_post_synth.v:2110$1737 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_813$top_post_synth.v:2110$1737 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_815$top_post_synth.v:2111$1740 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_815$top_post_synth.v:2111$1740 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_817$top_post_synth.v:2112$1743 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_817$top_post_synth.v:2112$1743 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_819$top_post_synth.v:2113$1746 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_819$top_post_synth.v:2113$1746 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_821$top_post_synth.v:2114$1749 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_821$top_post_synth.v:2114$1749 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_823$top_post_synth.v:2115$1752 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_823$top_post_synth.v:2115$1752 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_825$top_post_synth.v:2116$1755 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_825$top_post_synth.v:2116$1755 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_827$top_post_synth.v:2117$1758 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_827$top_post_synth.v:2117$1758 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_829$top_post_synth.v:2118$1761 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_829$top_post_synth.v:2118$1761 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_831$top_post_synth.v:2119$1764 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_831$top_post_synth.v:2119$1764 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_833$top_post_synth.v:2120$1767 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_833$top_post_synth.v:2120$1767 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_835$top_post_synth.v:2121$1770 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_835$top_post_synth.v:2121$1770 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_837$top_post_synth.v:2122$1773 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_837$top_post_synth.v:2122$1773 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_839$top_post_synth.v:2123$1776 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_839$top_post_synth.v:2123$1776 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_841$top_post_synth.v:2124$1779 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_841$top_post_synth.v:2124$1779 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_843$top_post_synth.v:2125$1782 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_843$top_post_synth.v:2125$1782 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_845$top_post_synth.v:2126$1785 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_845$top_post_synth.v:2126$1785 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_847$top_post_synth.v:2127$1788 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_847$top_post_synth.v:2127$1788 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_849$top_post_synth.v:2128$1791 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_849$top_post_synth.v:2128$1791 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_851$top_post_synth.v:2129$1794 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_851$top_post_synth.v:2129$1794 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_853$top_post_synth.v:2130$1797 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_853$top_post_synth.v:2130$1797 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_855$top_post_synth.v:2131$1800 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_855$top_post_synth.v:2131$1800 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_857$top_post_synth.v:2132$1803 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_857$top_post_synth.v:2132$1803 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_859$top_post_synth.v:2133$1806 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_859$top_post_synth.v:2133$1806 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_861$top_post_synth.v:2134$1809 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_861$top_post_synth.v:2134$1809 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_863$top_post_synth.v:2135$1812 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_863$top_post_synth.v:2135$1812 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_865$top_post_synth.v:2136$1815 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_865$top_post_synth.v:2136$1815 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_867$top_post_synth.v:2137$1818 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_867$top_post_synth.v:2137$1818 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_869$top_post_synth.v:2138$1821 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_869$top_post_synth.v:2138$1821 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_871$top_post_synth.v:2139$1824 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_871$top_post_synth.v:2139$1824 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_873$top_post_synth.v:2140$1827 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_873$top_post_synth.v:2140$1827 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_875$top_post_synth.v:2141$1830 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_875$top_post_synth.v:2141$1830 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_877$top_post_synth.v:2142$1833 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_877$top_post_synth.v:2142$1833 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_879$top_post_synth.v:2143$1836 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_879$top_post_synth.v:2143$1836 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_881$top_post_synth.v:2144$1839 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_881$top_post_synth.v:2144$1839 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_883$top_post_synth.v:2145$1842 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_883$top_post_synth.v:2145$1842 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_885$top_post_synth.v:2146$1845 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_885$top_post_synth.v:2146$1845 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_887$top_post_synth.v:2147$1848 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_887$top_post_synth.v:2147$1848 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_889$top_post_synth.v:2148$1851 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_889$top_post_synth.v:2148$1851 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_891$top_post_synth.v:2149$1854 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_891$top_post_synth.v:2149$1854 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_893$top_post_synth.v:2150$1857 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_893$top_post_synth.v:2150$1857 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_895$top_post_synth.v:2151$1860 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_895$top_post_synth.v:2151$1860 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_897$top_post_synth.v:2152$1863 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_897$top_post_synth.v:2152$1863 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_899$top_post_synth.v:2153$1866 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_899$top_post_synth.v:2153$1866 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_901$top_post_synth.v:2154$1869 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_901$top_post_synth.v:2154$1869 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_903$top_post_synth.v:2155$1872 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_903$top_post_synth.v:2155$1872 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_905$top_post_synth.v:2156$1875 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_905$top_post_synth.v:2156$1875 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_907$top_post_synth.v:2157$1878 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_907$top_post_synth.v:2157$1878 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_909$top_post_synth.v:2158$1881 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_909$top_post_synth.v:2158$1881 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_911$top_post_synth.v:2159$1884 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_911$top_post_synth.v:2159$1884 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_913$top_post_synth.v:2160$1887 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_913$top_post_synth.v:2160$1887 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_915$top_post_synth.v:2161$1890 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_915$top_post_synth.v:2161$1890 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_917$top_post_synth.v:2162$1893 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_917$top_post_synth.v:2162$1893 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_919$top_post_synth.v:2163$1896 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_919$top_post_synth.v:2163$1896 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_921$top_post_synth.v:2164$1899 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_921$top_post_synth.v:2164$1899 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_923$top_post_synth.v:2165$1902 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_923$top_post_synth.v:2165$1902 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_925$top_post_synth.v:2166$1905 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_925$top_post_synth.v:2166$1905 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_927$top_post_synth.v:2167$1908 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_927$top_post_synth.v:2167$1908 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_929$top_post_synth.v:2168$1911 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_929$top_post_synth.v:2168$1911 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_931$top_post_synth.v:2169$1914 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_931$top_post_synth.v:2169$1914 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_933$top_post_synth.v:2170$1917 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_933$top_post_synth.v:2170$1917 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_935$top_post_synth.v:2171$1920 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_935$top_post_synth.v:2171$1920 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_937$top_post_synth.v:2172$1923 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_937$top_post_synth.v:2172$1923 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_939$top_post_synth.v:2173$1926 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_939$top_post_synth.v:2173$1926 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_941$top_post_synth.v:2174$1929 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_941$top_post_synth.v:2174$1929 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_943$top_post_synth.v:2175$1932 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_943$top_post_synth.v:2175$1932 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_945$top_post_synth.v:2176$1935 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_945$top_post_synth.v:2176$1935 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_947$top_post_synth.v:2177$1938 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_947$top_post_synth.v:2177$1938 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_949$top_post_synth.v:2178$1941 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_949$top_post_synth.v:2178$1941 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_951$top_post_synth.v:2179$1944 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_951$top_post_synth.v:2179$1944 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_953$top_post_synth.v:2180$1947 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_953$top_post_synth.v:2180$1947 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_955$top_post_synth.v:2181$1950 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_955$top_post_synth.v:2181$1950 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_957$top_post_synth.v:2182$1953 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_957$top_post_synth.v:2182$1953 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_959$top_post_synth.v:2183$1956 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_959$top_post_synth.v:2183$1956 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_961$top_post_synth.v:2184$1959 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_961$top_post_synth.v:2184$1959 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_963$top_post_synth.v:2185$1962 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_963$top_post_synth.v:2185$1962 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_965$top_post_synth.v:2186$1965 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_965$top_post_synth.v:2186$1965 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_967$top_post_synth.v:2187$1968 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_967$top_post_synth.v:2187$1968 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_969$top_post_synth.v:2188$1971 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_969$top_post_synth.v:2188$1971 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_971$top_post_synth.v:2189$1974 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_971$top_post_synth.v:2189$1974 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_973$top_post_synth.v:2190$1977 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_973$top_post_synth.v:2190$1977 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_975$top_post_synth.v:2191$1980 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_975$top_post_synth.v:2191$1980 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_977$top_post_synth.v:2192$1983 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_977$top_post_synth.v:2192$1983 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_979$top_post_synth.v:2193$1986 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_979$top_post_synth.v:2193$1986 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_981$top_post_synth.v:2194$1989 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_981$top_post_synth.v:2194$1989 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_983$top_post_synth.v:2195$1992 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_983$top_post_synth.v:2195$1992 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_985$top_post_synth.v:2196$1995 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_985$top_post_synth.v:2196$1995 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_987$top_post_synth.v:2197$1998 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_987$top_post_synth.v:2197$1998 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_989$top_post_synth.v:2198$2001 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_989$top_post_synth.v:2198$2001 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_991$top_post_synth.v:2199$2004 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_991$top_post_synth.v:2199$2004 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_993$top_post_synth.v:2200$2007 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_993$top_post_synth.v:2200$2007 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_995$top_post_synth.v:2201$2010 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_995$top_post_synth.v:2201$2010 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_997$top_post_synth.v:2202$2013 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_997$top_post_synth.v:2202$2013 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_999$top_post_synth.v:2203$2016 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_999$top_post_synth.v:2203$2016 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1001$top_post_synth.v:2204$2019 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1003$top_post_synth.v:2205$2022 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1003$top_post_synth.v:2205$2022 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1005$top_post_synth.v:2206$2025 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1005$top_post_synth.v:2206$2025 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1007$top_post_synth.v:2207$2028 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1007$top_post_synth.v:2207$2028 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1009$top_post_synth.v:2208$2031 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1009$top_post_synth.v:2208$2031 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1011$top_post_synth.v:2209$2034 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1011$top_post_synth.v:2209$2034 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1013$top_post_synth.v:2210$2037 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1013$top_post_synth.v:2210$2037 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1015$top_post_synth.v:2211$2040 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1015$top_post_synth.v:2211$2040 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1017$top_post_synth.v:2212$2043 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1017$top_post_synth.v:2212$2043 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1019$top_post_synth.v:2213$2046 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1019$top_post_synth.v:2213$2046 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1021$top_post_synth.v:2214$2049 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1021$top_post_synth.v:2214$2049 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1023$top_post_synth.v:2215$2052 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1023$top_post_synth.v:2215$2052 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1025$top_post_synth.v:2216$2055 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1025$top_post_synth.v:2216$2055 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1027$top_post_synth.v:2217$2058 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1027$top_post_synth.v:2217$2058 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1029$top_post_synth.v:2218$2061 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1029$top_post_synth.v:2218$2061 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1031$top_post_synth.v:2219$2064 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1031$top_post_synth.v:2219$2064 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1033$top_post_synth.v:2220$2067 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1033$top_post_synth.v:2220$2067 ($shr).
Removed top 4 bits (of 32) from port A of cell top.$verific$shift_right_1035$top_post_synth.v:2221$2070 ($shr).
Removed top 31 bits (of 32) from port Y of cell top.$verific$shift_right_1035$top_post_synth.v:2221$2070 ($shr).

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 517 unused wires.
<suppressed ~1 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.19.9. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== top ===

   Number of wires:               1029
   Number of wire bits:           1029
   Number of public wires:        1029
   Number of public wire bits:    1029
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                517
     $shr                          517


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.21.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.21.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> memory_share

3.21.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> memory_collect

3.21.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== top ===

   Number of wires:               1029
   Number of wire bits:           1029
   Number of public wires:        1029
   Number of public wire bits:    1029
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                517
     $shr                          517


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> stat

3.24. Printing statistics.

=== top ===

   Number of wires:               1029
   Number of wire bits:           1029
   Number of public wires:        1029
   Number of public wire bits:    1029
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                517
     $shr                          517


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using template $paramod$constmap:eab83f671a78668f92a7d7d0939523e23d8f6691$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b71849b3bf02e37eb67cf9e90114f38907873439$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8073a716d239b48ed7355e848e171e71b8393849$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:02fa623122892ac8dcf6f992c07c1780d9301bc5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9cb1a9a5bdf8b285b005273502a0eb8067798085$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a6168725da380de5ebf5f9c3c02de9abb047bad5$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:cfba7c2ebe2bde094fb89c06b27f0593210120bb$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cfba7c2ebe2bde094fb89c06b27f0593210120bb$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.34. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cfba7c2ebe2bde094fb89c06b27f0593210120bb$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4713 debug messages>

yosys [$paramod$constmap:cfba7c2ebe2bde094fb89c06b27f0593210120bb$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cfba7c2ebe2bde094fb89c06b27f0593210120bb$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~339 debug messages>

yosys [$paramod$constmap:cfba7c2ebe2bde094fb89c06b27f0593210120bb$paramod$3c981d0c179bdd3564005185clean -purge
Removed 111 unused cells and 14 unused wires.
Using template $paramod$constmap:cfba7c2ebe2bde094fb89c06b27f0593210120bb$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e8e69664a0199b14580767b6db7366c28a02365e$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a8a638efd16c8145a25d97d174ef63b9d8c40c63$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a8a638efd16c8145a25d97d174ef63b9d8c40c63$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.41. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a8a638efd16c8145a25d97d174ef63b9d8c40c63$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~230 debug messages>

yosys [$paramod$constmap:a8a638efd16c8145a25d97d174ef63b9d8c40c63$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a8a638efd16c8145a25d97d174ef63b9d8c40c63$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:a8a638efd16c8145a25d97d174ef63b9d8c40c63$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:a8a638efd16c8145a25d97d174ef63b9d8c40c63$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:eede4cc214751621dfc5d8c5dd80d7ca16806c40$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eede4cc214751621dfc5d8c5dd80d7ca16806c40$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eede4cc214751621dfc5d8c5dd80d7ca16806c40$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:eede4cc214751621dfc5d8c5dd80d7ca16806c40$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eede4cc214751621dfc5d8c5dd80d7ca16806c40$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~339 debug messages>

yosys [$paramod$constmap:eede4cc214751621dfc5d8c5dd80d7ca16806c40$paramod$3c981d0c179bdd3564005185clean -purge
Removed 105 unused cells and 14 unused wires.
Using template $paramod$constmap:eede4cc214751621dfc5d8c5dd80d7ca16806c40$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d2d324d6de893a1a593a17eefe529e5064eb4255$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1c5ab1e1f5f034467f8ab0e1c79543edaa2088f1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1c5ab1e1f5f034467f8ab0e1c79543edaa2088f1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1c5ab1e1f5f034467f8ab0e1c79543edaa2088f1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~328 debug messages>

yosys [$paramod$constmap:1c5ab1e1f5f034467f8ab0e1c79543edaa2088f1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1c5ab1e1f5f034467f8ab0e1c79543edaa2088f1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:1c5ab1e1f5f034467f8ab0e1c79543edaa2088f1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 279 unused cells and 16 unused wires.
Using template $paramod$constmap:1c5ab1e1f5f034467f8ab0e1c79543edaa2088f1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:78b9812351e2743da68b5bfb4a7d3db1a4abc130$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:78b9812351e2743da68b5bfb4a7d3db1a4abc130$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:78b9812351e2743da68b5bfb4a7d3db1a4abc130$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:78b9812351e2743da68b5bfb4a7d3db1a4abc130$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:78b9812351e2743da68b5bfb4a7d3db1a4abc130$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~346 debug messages>

yosys [$paramod$constmap:78b9812351e2743da68b5bfb4a7d3db1a4abc130$paramod$3c981d0c179bdd3564005185clean -purge
Removed 102 unused cells and 14 unused wires.
Using template $paramod$constmap:78b9812351e2743da68b5bfb4a7d3db1a4abc130$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4efd67f72239edc0aaf7a4e3fe76e3703f4bed0e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4efd67f72239edc0aaf7a4e3fe76e3703f4bed0e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4efd67f72239edc0aaf7a4e3fe76e3703f4bed0e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4efd67f72239edc0aaf7a4e3fe76e3703f4bed0e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4efd67f72239edc0aaf7a4e3fe76e3703f4bed0e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:4efd67f72239edc0aaf7a4e3fe76e3703f4bed0e$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 119 unused cells and 15 unused wires.
Using template $paramod$constmap:4efd67f72239edc0aaf7a4e3fe76e3703f4bed0e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0010ce9010bb32bbec387b29e20a27fa085bc3f2$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:9a7f5cdb506fddc3da0a5d3eee2ad5a835b4f368$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9a7f5cdb506fddc3da0a5d3eee2ad5a835b4f368$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9a7f5cdb506fddc3da0a5d3eee2ad5a835b4f368$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~268 debug messages>

yosys [$paramod$constmap:9a7f5cdb506fddc3da0a5d3eee2ad5a835b4f368$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9a7f5cdb506fddc3da0a5d3eee2ad5a835b4f368$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:9a7f5cdb506fddc3da0a5d3eee2ad5a835b4f368$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:9a7f5cdb506fddc3da0a5d3eee2ad5a835b4f368$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:31ee79d4fb759ead6f9ea0afb37d666d99b19029$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:eb10581b014a069f4ad6ef8ede7a969ca942181a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eb10581b014a069f4ad6ef8ede7a969ca942181a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.68. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eb10581b014a069f4ad6ef8ede7a969ca942181a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1086 debug messages>

yosys [$paramod$constmap:eb10581b014a069f4ad6ef8ede7a969ca942181a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eb10581b014a069f4ad6ef8ede7a969ca942181a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~373 debug messages>

yosys [$paramod$constmap:eb10581b014a069f4ad6ef8ede7a969ca942181a$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 100 unused cells and 16 unused wires.
Using template $paramod$constmap:eb10581b014a069f4ad6ef8ede7a969ca942181a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:995ca6ae9204b9676961b26f6d35af000afda18c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:995ca6ae9204b9676961b26f6d35af000afda18c$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:995ca6ae9204b9676961b26f6d35af000afda18c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:995ca6ae9204b9676961b26f6d35af000afda18c$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:995ca6ae9204b9676961b26f6d35af000afda18c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~896 debug messages>

yosys [$paramod$constmap:995ca6ae9204b9676961b26f6d35af000afda18c$paramod$7770928ec5556165010d8e0fclean -purge
Removed 216 unused cells and 17 unused wires.
Using template $paramod$constmap:995ca6ae9204b9676961b26f6d35af000afda18c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4a1ba6824a86d61a9488f9229218f372bb52993d$paramod$56aa5296eddf7f65643db7048ed06f3a22448d0c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:e9e6736641b129d4b2daecb06cc1f6a5e4e0eed2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e9e6736641b129d4b2daecb06cc1f6a5e4e0eed2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e9e6736641b129d4b2daecb06cc1f6a5e4e0eed2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~663 debug messages>

yosys [$paramod$constmap:e9e6736641b129d4b2daecb06cc1f6a5e4e0eed2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.78. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e9e6736641b129d4b2daecb06cc1f6a5e4e0eed2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~354 debug messages>

yosys [$paramod$constmap:e9e6736641b129d4b2daecb06cc1f6a5e4e0eed2$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 113 unused cells and 15 unused wires.
Using template $paramod$constmap:e9e6736641b129d4b2daecb06cc1f6a5e4e0eed2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
Creating constmapped module `$paramod$constmap:6ab6fe1012f8e80a104634668634747186edae09$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6ab6fe1012f8e80a104634668634747186edae09$paramod$f62de447fdef7b02fb99df3bopt_muxtree

3.25.79. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6ab6fe1012f8e80a104634668634747186edae09$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

yosys [$paramod$constmap:6ab6fe1012f8e80a104634668634747186edae09$paramod$f62de447fdef7b02fb99df3bopt_expr -mux_undef -mux_bool -fine

3.25.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6ab6fe1012f8e80a104634668634747186edae09$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~40 debug messages>

yosys [$paramod$constmap:6ab6fe1012f8e80a104634668634747186edae09$paramod$f62de447fdef7b02fb99df3bclean -purge
Removed 9 unused cells and 11 unused wires.
Using template $paramod$constmap:6ab6fe1012f8e80a104634668634747186edae09$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3fac746b76bd8bf7306b47ae5b8393fe74a11ffb$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:f292c7947307e94f0f649b4713d88c1869f28c57$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f292c7947307e94f0f649b4713d88c1869f28c57$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f292c7947307e94f0f649b4713d88c1869f28c57$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~477 debug messages>

yosys [$paramod$constmap:f292c7947307e94f0f649b4713d88c1869f28c57$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f292c7947307e94f0f649b4713d88c1869f28c57$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~363 debug messages>

yosys [$paramod$constmap:f292c7947307e94f0f649b4713d88c1869f28c57$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 110 unused cells and 16 unused wires.
Using template $paramod$constmap:f292c7947307e94f0f649b4713d88c1869f28c57$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:94af855b2dfdb5b7fd1cdb6ea1d18fbfdbcc17f5$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:1fc001ecac941c7522e4645843ff0f29a12fcc4f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1fc001ecac941c7522e4645843ff0f29a12fcc4f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.93. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1fc001ecac941c7522e4645843ff0f29a12fcc4f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~530 debug messages>

yosys [$paramod$constmap:1fc001ecac941c7522e4645843ff0f29a12fcc4f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1fc001ecac941c7522e4645843ff0f29a12fcc4f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:1fc001ecac941c7522e4645843ff0f29a12fcc4f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:1fc001ecac941c7522e4645843ff0f29a12fcc4f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:833ce8ce2811c5843a62bf9ec02373af09be8733$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:833ce8ce2811c5843a62bf9ec02373af09be8733$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:833ce8ce2811c5843a62bf9ec02373af09be8733$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:833ce8ce2811c5843a62bf9ec02373af09be8733$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:833ce8ce2811c5843a62bf9ec02373af09be8733$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:833ce8ce2811c5843a62bf9ec02373af09be8733$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 113 unused cells and 16 unused wires.
Using template $paramod$constmap:833ce8ce2811c5843a62bf9ec02373af09be8733$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:8615cccff79e87a460ca35d78694ad002350f29a$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8615cccff79e87a460ca35d78694ad002350f29a$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.97. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8615cccff79e87a460ca35d78694ad002350f29a$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

yosys [$paramod$constmap:8615cccff79e87a460ca35d78694ad002350f29a$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8615cccff79e87a460ca35d78694ad002350f29a$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:8615cccff79e87a460ca35d78694ad002350f29a$paramod$3c981d0c179bdd3564005185clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:8615cccff79e87a460ca35d78694ad002350f29a$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:9d6f2f22840c3caad12935151282a26acbe4a38b$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9d6f2f22840c3caad12935151282a26acbe4a38b$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.25.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9d6f2f22840c3caad12935151282a26acbe4a38b$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9d6f2f22840c3caad12935151282a26acbe4a38b$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.25.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9d6f2f22840c3caad12935151282a26acbe4a38b$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:9d6f2f22840c3caad12935151282a26acbe4a38b$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 13 unused wires.
Using template $paramod$constmap:9d6f2f22840c3caad12935151282a26acbe4a38b$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~163 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7clean -purge
Removed 26 unused cells and 14 unused wires.
Using template $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:cda28a3c0d6f3b5b7f7caa1a88f1a3cad9f8dbaf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cda28a3c0d6f3b5b7f7caa1a88f1a3cad9f8dbaf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.103. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cda28a3c0d6f3b5b7f7caa1a88f1a3cad9f8dbaf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cda28a3c0d6f3b5b7f7caa1a88f1a3cad9f8dbaf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cda28a3c0d6f3b5b7f7caa1a88f1a3cad9f8dbaf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:cda28a3c0d6f3b5b7f7caa1a88f1a3cad9f8dbaf$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 16 unused wires.
Using template $paramod$constmap:cda28a3c0d6f3b5b7f7caa1a88f1a3cad9f8dbaf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3ed9fcbe8aa6985f1af665ba996e83f5b1dad110$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
No more expansions possible.
<suppressed ~666 debug messages>

yosys> stat

3.26. Printing statistics.

=== top ===

   Number of wires:               5225
   Number of wire bits:         1119479
   Number of public wires:        1029
   Number of public wire bits:    1029
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4867
     $_MUX_                       3235
     $_NOT_                       1632


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~4686 debug messages>
Removed a total of 1562 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2663 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~374 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 144 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.27.23. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~472 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.30.10. Finished OPT passes. (There is nothing left to do.)

yosys> techmap -map +/techmap.v

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -sat

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.32.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  2931 cells in clk={ }, en={ }, arst={ }, srst={ }

3.33.2. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 2931 gates and 3445 wires to a netlist network with 512 inputs and 130 outputs.

3.33.2.1. Executing ABC.

yosys> abc -dff

3.34. Executing ABC pass (technology mapping using ABC).

3.34.1. Summary of detected clock domains:
  2494 cells in clk={ }, en={ }, arst={ }, srst={ }

3.34.2. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 2494 gates and 3006 wires to a netlist network with 512 inputs and 130 outputs.

3.34.2.1. Executing ABC.

yosys> abc -dff

3.35. Executing ABC pass (technology mapping using ABC).

3.35.1. Summary of detected clock domains:
  2476 cells in clk={ }, en={ }, arst={ }, srst={ }

3.35.2. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 2476 gates and 2988 wires to a netlist network with 512 inputs and 130 outputs.

3.35.2.1. Executing ABC.

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  2465 cells in clk={ }, en={ }, arst={ }, srst={ }

3.36.2. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 2465 gates and 2977 wires to a netlist network with 512 inputs and 130 outputs.

3.36.2.1. Executing ABC.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.38. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge -nomux

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 11389 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.38.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.38.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_hPYfoW/abc_tmp_1.scr

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 2471 gates and 2983 wires to a netlist network with 512 inputs and 130 outputs.

3.39.1.1. Executing ABC.
DE:   #PIs = 512  #Luts =   663  Max Lvl = 135  Avg Lvl = 133.97  [   0.89 sec. at Pass 0]
DE:   #PIs = 512  #Luts =   532  Max Lvl = 143  Avg Lvl = 141.90  [  16.37 sec. at Pass 1]
DE:   #PIs = 512  #Luts =   526  Max Lvl = 137  Avg Lvl = 135.95  [   1.74 sec. at Pass 2]
DE:   #PIs = 512  #Luts =   517  Max Lvl = 136  Avg Lvl = 134.95  [   2.13 sec. at Pass 3]
DE:   #PIs = 512  #Luts =   515  Max Lvl = 134  Avg Lvl = 132.97  [   1.91 sec. at Pass 4]
DE:   #PIs = 512  #Luts =   515  Max Lvl = 134  Avg Lvl = 132.97  [   2.72 sec. at Pass 5]
DE:   #PIs = 512  #Luts =   513  Max Lvl = 133  Avg Lvl = 131.98  [   2.22 sec. at Pass 6]
DE:   #PIs = 512  #Luts =   513  Max Lvl = 133  Avg Lvl = 131.98  [   2.62 sec. at Pass 7]
DE:   #PIs = 512  #Luts =   513  Max Lvl = 133  Avg Lvl = 131.98  [   2.02 sec. at Pass 8]
DE:   #PIs = 512  #Luts =   513  Max Lvl = 133  Avg Lvl = 131.98  [   2.58 sec. at Pass 9]
DE:   #PIs = 512  #Luts =   513  Max Lvl = 133  Avg Lvl = 131.98  [   5.27 sec. at Pass 10]
DE:   #PIs = 512  #Luts =   513  Max Lvl = 133  Avg Lvl = 131.98  [   1.15 sec. at Pass 11]

yosys> opt

3.40. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge -nomux

3.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2983 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.40.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.40.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.41. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.42. Printing statistics.

=== top ===

   Number of wires:               1025
   Number of wire bits:           1025
   Number of public wires:         642
   Number of public wire bits:     642
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                513
     $lut                          513


yosys> shregmap -minlen 8 -maxlen 20

3.43. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.44. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.45. Printing statistics.

=== top ===

   Number of wires:               1025
   Number of wire bits:           1025
   Number of public wires:         642
   Number of public wire bits:     642
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                513
     $lut                          513


yosys> techmap -map +/rapidsilicon/genesis/ffs_map.v

3.46. Executing TECHMAP pass (map to technology primitives).

3.46.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.46.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~67 debug messages>

yosys> techmap -map +/techmap.v

3.47. Executing TECHMAP pass (map to technology primitives).

3.47.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.47.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~584 debug messages>

yosys> opt_expr -mux_undef

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~7268 debug messages>

yosys> simplemap

3.49. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6444 debug messages>
Removed a total of 2148 cells.

yosys> opt_dff -nodffe -nosdff

3.52. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 986 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.54. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~363 debug messages>

yosys> opt_merge -nomux

3.54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.54.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.54.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.54.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.54.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.54.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.54.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.54.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.54.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.54.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_hPYfoW/abc_tmp_2.scr

3.55. Executing ABC pass (technology mapping using ABC).

3.55.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 3060 gates and 3574 wires to a netlist network with 512 inputs and 130 outputs.

3.55.1.1. Executing ABC.
DE:   #PIs = 512  #Luts =   521  Max Lvl = 133  Avg Lvl = 131.98  [   0.35 sec. at Pass 0]
DE:   #PIs = 512  #Luts =   521  Max Lvl = 133  Avg Lvl = 131.98  [  27.15 sec. at Pass 1]
DE:   #PIs = 512  #Luts =   513  Max Lvl = 133  Avg Lvl = 131.98  [   2.14 sec. at Pass 2]
DE:   #PIs = 512  #Luts =   513  Max Lvl = 133  Avg Lvl = 131.98  [   2.54 sec. at Pass 3]
DE:   #PIs = 512  #Luts =   513  Max Lvl = 133  Avg Lvl = 131.98  [   3.06 sec. at Pass 4]
DE:   #PIs = 512  #Luts =   513  Max Lvl = 133  Avg Lvl = 131.98  [   3.50 sec. at Pass 5]
DE:   #PIs = 512  #Luts =   513  Max Lvl = 133  Avg Lvl = 131.98  [   6.09 sec. at Pass 6]
DE:   #PIs = 512  #Luts =   513  Max Lvl = 133  Avg Lvl = 131.98  [   1.12 sec. at Pass 7]

yosys> opt

3.56. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.56.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge -nomux

3.56.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.56.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.56.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.56.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.56.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.56.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2326 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.56.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.56.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.56.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.56.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.56.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.56.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.56.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.56.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.56.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.57. Executing HIERARCHY pass (managing design hierarchy).

3.57.1. Analyzing design hierarchy..
Top module:  \top

3.57.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

yosys> stat

3.58. Printing statistics.

=== top ===

   Number of wires:               1025
   Number of wire bits:           1025
   Number of public wires:         642
   Number of public wire bits:     642
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                513
     $lut                          513


yosys> opt_clean -purge

3.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> write_verilog -noattr -nohex synthesized.v

3.60. Executing Verilog backend.
Dumping module `\top'.

Warnings: 518 unique messages, 518 total
End of script. Logfile hash: 4cffb8bd27, CPU: user 22.11s system 1.08s, MEM: 229.08 MB peak
Yosys 0.17+103 (git sha1 a1babadd5, gcc 9.1.0 -fPIC -Os)
Time spent: 93% 6x abc (343 sec), 1% 77x opt_expr (6 sec), ...
real 125.73
user 341.03
sys 24.32
