*******************************************************************

  Device    [PLL]

  Author    [rjliu]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of PLL // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 140 # 4200 );
    //
    // Poloygon declaration
    //
shape
    [ 0, 0 ]  ->  [ , 4200 ]
                            <
                                // output
                                FBDLY_OB                @[ , 56],
                                CLKSWITCH_FLAG          @[ ,554],
                                TEST_OUT                @[ ,562],
                                LOCK_LOCAL              @[ ,550],
                                CLK_INT_FB              @[ ,350+3600],
                                
                                LOCK                    @[ ,580+3600],
                                CLK_OUT4_CAS            @[ ,585+3600],
                                
                                // input
                                CLK_CAS                 @[ ,35],
                                LOCK_CAS                @[ ,40],
                                
                                CLK_IN0                 @[ ,297+3600],
                                CLK_IN1                 @[ ,295+3600],
                                CLK_FBIN                @[ ,293+3600],
                                
                                CRIPPLE_SEL_DYN         @[,164+340+2400],
                                DYNSEL_CLKIN            @[,132+340],
                                DYNSEL_MANNU_EN         @[,96+340],
                                FBDLY_DIRECTION         @[,52+340],
                                FBDLY_LOAD              @[,160+80],
                                FBDLY_MOVE              @[,158+80],
                                FDIV_RATIO_DYN[0]       @[,162+340+1200],
                                FDIV_RATIO_DYN[1]       @[,132+80],
                                FDIV_RATIO_DYN[2]       @[,50+340+1200],
                                FDIV_RATIO_DYN[3]       @[,124+340],
                                FDIV_RATIO_DYN[4]       @[,58+80],
                                FDIV_RATIO_DYN[5]       @[,88+340+1200],
                                FDIV_RATIO_DYN[6]       @[,166+80],
                                FDIV_RATIO_DYN[7]       @[,124+80],
                                FDIV_RATIO_DYN[8]       @[,96+340+1200],
                                FDIV_RATIO_DYN[9]       @[,166+340],
                                FPHASESTEP_N            @[,56+340+1200],
                                GATE_5MUX1              @[,168+340+3600],
                                GATE_CLKOUT[0]          @[,90+340+1200],
                                GATE_CLKOUT[1]          @[,58+80+1200],
                                GATE_CLKOUT[2]          @[,130+340+2400],
                                GATE_CLKOUT[3]          @[,86+80+2400],
                                GATE_CLKOUT[4]          @[,90+80+1200],
                                GATE_CLKOUT[5]          @[,86+340],
                                ICP_BASE_TRIM_DYN       @[,166+340+1200],
                                ICP_SEL_DYN[0]          @[,168+80+2400],
                                ICP_SEL_DYN[1]          @[,96+80+2400],
                                ICP_SEL_DYN[2]          @[,50+80+2400],
                                ICP_SEL_DYN[3]          @[,166+80+1200],
                                IDIV_RATIO_DYN[0]       @[,164+80],
                                IDIV_RATIO_DYN[1]       @[,94+80],
                                IDIV_RATIO_DYN[2]       @[,122+340],
                                IDIV_RATIO_DYN[3]       @[,168+80],
                                IDIV_RATIO_DYN[4]       @[,122+80],
                                IDIV_RATIO_DYN[5]       @[,126+80],
                                IDIV_RATIO_DYN[6]       @[,132+340+1200],
                                IDIV_RATIO_DYN[7]       @[,164+340],
                                IDIV_RATIO_DYN[8]       @[,96+80],
                                IDIV_RATIO_DYN[9]       @[,126+340],
                                LDO_TEST_SEL            @[,128+80+1200],
                                LOAD_FPHASE             @[,160+80+1200],
                                LPFRES_SEL_DYN[0]       @[,96+340+2400],
                                LPFRES_SEL_DYN[1]       @[,124+80+1200],
                                LPFRES_SEL_DYN[2]       @[,50+340+2400],
                                MDIV_RATIO_DYN[0]       @[,50+80],
                                MDIV_RATIO_DYN[1]       @[,168+340],
                                MDIV_RATIO_DYN[2]       @[,92+340],
                                MDIV_RATIO_DYN[3]       @[,94+340],
                                MDIV_RATIO_DYN[4]       @[,52+80],
                                MDIV_RATIO_DYN[5]       @[,92+80],
                                MDIV_RATIO_DYN[6]       @[,160+340],
                                ODIV0_DUTY_DYN[0]       @[,162+340],
                                ODIV0_DUTY_DYN[1]       @[,168+80+1200],
                                ODIV0_DUTY_DYN[2]       @[,130+340+1200],
                                ODIV0_DUTY_DYN[3]       @[,162+80],
                                ODIV0_DUTY_DYN[4]       @[,128+80],
                                ODIV0_DUTY_DYN[5]       @[,164+80+1200],
                                ODIV0_DUTY_DYN[6]       @[,126+340+1200],
                                ODIV0_DUTY_DYN[7]       @[,88+340],
                                ODIV0_DUTY_DYN[8]       @[,128+340],
                                ODIV0_DUTY_DYN[9]       @[,168+340+1200],
                                ODIV0_RATIO_DYN[0]      @[,58+340],
                                ODIV0_RATIO_DYN[1]      @[,164+340+1200],
                                ODIV0_RATIO_DYN[2]      @[,50+80+1200],
                                ODIV0_RATIO_DYN[3]      @[,88+80],
                                ODIV0_RATIO_DYN[4]      @[,60+340],
                                ODIV0_RATIO_DYN[5]      @[,96+80+1200],
                                ODIV0_RATIO_DYN[6]      @[,158+80+1200],
                                ODIV0_RATIO_DYN[7]      @[,60+80],
                                ODIV0_RATIO_DYN[8]      @[,86+80],
                                ODIV0_RATIO_DYN[9]      @[,158+340+1200],
                                ODIV1_DUTY_DYN[0]       @[,164+80+3600],
                                ODIV1_DUTY_DYN[1]       @[,168+340+2400],
                                ODIV1_DUTY_DYN[2]       @[,60+340+2400],
                                ODIV1_DUTY_DYN[3]       @[,52+340+3600],
                                ODIV1_DUTY_DYN[4]       @[,94+80+3600],
                                ODIV1_DUTY_DYN[5]       @[,164+80+2400],
                                ODIV1_DUTY_DYN[6]       @[,86+340+2400],
                                ODIV1_DUTY_DYN[7]       @[,122+340+3600],
                                ODIV1_DUTY_DYN[8]       @[,160+340+3600],
                                ODIV1_DUTY_DYN[9]       @[,126+80+2400],
                                ODIV1_RATIO_DYN[0]      @[,50+80+3600],
                                ODIV1_RATIO_DYN[1]      @[,166+340+2400],
                                ODIV1_RATIO_DYN[2]      @[,166+80+2400],
                                ODIV1_RATIO_DYN[3]      @[,94+340+3600],
                                ODIV1_RATIO_DYN[4]      @[,90+340+3600],
                                ODIV1_RATIO_DYN[5]      @[,50+340+3600],
                                ODIV1_RATIO_DYN[6]      @[,126+80+3600],
                                ODIV1_RATIO_DYN[7]      @[,164+340+3600],
                                ODIV1_RATIO_DYN[8]      @[,168+80+3600],
                                ODIV1_RATIO_DYN[9]      @[,96+80+3600],
                                ODIV2_DUTY_DYN[0]       @[,158+80+3600],
                                ODIV2_DUTY_DYN[1]       @[,132+80+2400],
                                ODIV2_DUTY_DYN[2]       @[,130+340+3600],
                                ODIV2_DUTY_DYN[3]       @[,132+340+3600],
                                ODIV2_DUTY_DYN[4]       @[,132+80+3600],
                                ODIV2_DUTY_DYN[5]       @[,132+340+2400],
                                ODIV2_DUTY_DYN[6]       @[,128+340+2400],
                                ODIV2_DUTY_DYN[7]       @[,128+340+3600],
                                ODIV2_DUTY_DYN[8]       @[,128+80+3600],
                                ODIV2_DUTY_DYN[9]       @[,88+340+2400],
                                ODIV2_RATIO_DYN[0]      @[,92+340+3600],
                                ODIV2_RATIO_DYN[1]      @[,88+80+2400],
                                ODIV2_RATIO_DYN[2]      @[,162+80+2400],
                                ODIV2_RATIO_DYN[3]      @[,122+80+3600],
                                ODIV2_RATIO_DYN[4]      @[,158+340+3600],
                                ODIV2_RATIO_DYN[5]      @[,58+340+2400],
                                ODIV2_RATIO_DYN[6]      @[,162+340+2400],
                                ODIV2_RATIO_DYN[7]      @[,126+340+3600],
                                ODIV2_RATIO_DYN[8]      @[,52+80+3600],
                                ODIV2_RATIO_DYN[9]      @[,96+340+3600],
                                ODIV3_DUTY_DYN[0]       @[,60+340+3600],
                                ODIV3_DUTY_DYN[1]       @[,128+80+2400],
                                ODIV3_DUTY_DYN[2]       @[,160+340+2400],
                                ODIV3_DUTY_DYN[3]       @[,60+80+3600],
                                ODIV3_DUTY_DYN[4]       @[,86+340+3600],
                                ODIV3_DUTY_DYN[5]       @[,122+80+2400],
                                ODIV3_DUTY_DYN[6]       @[,122+340+2400],
                                ODIV3_DUTY_DYN[7]       @[,58+80+3600],
                                ODIV3_DUTY_DYN[8]       @[,86+80+3600],
                                ODIV3_DUTY_DYN[9]       @[,94+80+2400],
                                ODIV3_RATIO_DYN[0]      @[,88+80+3600],
                                ODIV3_RATIO_DYN[1]      @[,54+340+2400],
                                ODIV3_RATIO_DYN[2]      @[,90+80+2400],
                                ODIV3_RATIO_DYN[3]      @[,58+340+3600],
                                ODIV3_RATIO_DYN[4]      @[,162+80+3600],
                                ODIV3_RATIO_DYN[5]      @[,58+80+2400],
                                ODIV3_RATIO_DYN[6]      @[,124+80+2400],
                                ODIV3_RATIO_DYN[7]      @[,88+340+3600],
                                ODIV3_RATIO_DYN[8]      @[,162+340+3600],
                                ODIV3_RATIO_DYN[9]      @[,60+80+2400],
                                ODIV4_DUTY_DYN[0]       @[,128+340+1200],
                                ODIV4_DUTY_DYN[1]       @[,92+80+1200],
                                ODIV4_DUTY_DYN[2]       @[,160+340+1200],
                                ODIV4_DUTY_DYN[3]       @[,132+80+1200],
                                ODIV4_DUTY_DYN[4]       @[,158+340],
                                ODIV4_DUTY_DYN[5]       @[,92+340+1200],
                                ODIV4_DUTY_DYN[6]       @[,52+340+1200],
                                ODIV4_DUTY_DYN[7]       @[,90+340],
                                ODIV4_DUTY_DYN[8]       @[,130+340],
                                ODIV4_DUTY_DYN[9]       @[,122+80+1200],
                                ODIV4_RATIO_DYN[0]      @[,130+80],
                                ODIV4_RATIO_DYN[1]      @[,126+80+1200],
                                ODIV4_RATIO_DYN[2]      @[,94+340+1200],
                                ODIV4_RATIO_DYN[3]      @[,54+80],
                                ODIV4_RATIO_DYN[4]      @[,56+340],
                                ODIV4_RATIO_DYN[5]      @[,94+80+1200],
                                ODIV4_RATIO_DYN[6]      @[,122+340+1200],
                                ODIV4_RATIO_DYN[7]      @[,56+80],
                                ODIV4_RATIO_DYN[8]      @[,90+80],
                                ODIV4_RATIO_DYN[9]      @[,52+80+1200],
                                PFDENA_DYN              @[,50+340],
                                PHASEDIR                @[,54+80+1200],
                                PHASESEL[0]             @[,54+340+1200],
                                PHASESEL[1]             @[,130+80+1200],
                                PHASESEL[2]             @[,56+80+1200],
                                PLL_PWRDOWN             @[,54+340],
                                RST_ODIV                @[,24+340],
                                RST_PLL                 @[,24+80]
                             >

              ->  [ 140, ]

              ->  [ , 0]
                            <
                                CLK_OUT_EXT                @[ ,580],

                                CLK_OUT0                   @[ ,564+3600],
                                CLK_OUT1                   @[ ,562+3600],
                                CLK_OUT2                   @[ ,560+3600],
                                CLK_OUT3                   @[ ,558+3600],
                                CLK_OUT4                   @[ ,556+3600],
                                
                                CLK_OUT_5MUX1              @[ ,552+3600],
                                CLK_OUT0_WL                @[ ,550+3600]
                            >

              ->  [ 0, ]  ;

}; // symbol logsym_0 of PLL

symbol logsym_1 of PLL // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 140 # 4200 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 4200 ]
                            <
                                // output
                                FBDLY_OB                @[ , 56+3600],
                                CLKSWITCH_FLAG          @[ ,554+3600],
                                TEST_OUT                @[ ,562+3600],
                                LOCK_LOCAL              @[ ,550+3600],
                                CLK_INT_FB              @[ ,350],
                                
                                LOCK                    @[ ,580+3600],
                                CLK_OUT4_CAS            @[ ,585+3600],
                                
                                // input
                                CLK_CAS                 @[ ,35],
                                LOCK_CAS                @[ ,40],
                                
                                CLK_IN0                 @[ ,297],
                                CLK_IN1                 @[ ,295],
                                CLK_FBIN                @[ ,293],
                                
                                CRIPPLE_SEL_DYN         @[ , 86+ 80+1200],
                                DYNSEL_CLKIN            @[ ,166+ 80+3600],
                                DYNSEL_MANNU_EN         @[ ,124+ 80+3600],
                                FBDLY_DIRECTION         @[ , 90+340+3600],
                                FBDLY_LOAD              @[ ,130+340+3600],
                                FBDLY_MOVE              @[ , 54+340+3600],
                                FDIV_RATIO_DYN[0]       @[ ,160+340+3600],
                                FDIV_RATIO_DYN[1]       @[ , 50+ 80+3600],
                                FDIV_RATIO_DYN[2]       @[ , 92+ 80+3600],
                                FDIV_RATIO_DYN[3]       @[ ,164+340+3600],
                                FDIV_RATIO_DYN[4]       @[ ,168+ 80+3600],
                                FDIV_RATIO_DYN[5]       @[ , 96+ 80+3600],
                                FDIV_RATIO_DYN[6]       @[ ,166+ 80+2400],
                                FDIV_RATIO_DYN[7]       @[ ,166+340+2400],
                                FDIV_RATIO_DYN[8]       @[ , 96+340+3600],
                                FDIV_RATIO_DYN[9]       @[ ,124+ 80+2400],
                                FPHASESTEP_N            @[ , 52+ 80+2400],
                                GATE_5MUX1              @[ , 88+ 80],
                                GATE_CLKOUT[0]          @[ , 50+340+3600],
                                GATE_CLKOUT[1]          @[ ,164+ 80+2400],
                                GATE_CLKOUT[2]          @[ , 54+ 80+1200],
                                GATE_CLKOUT[3]          @[ ,164+340+1200],
                                GATE_CLKOUT[4]          @[ , 56+ 80+2400],
                                GATE_CLKOUT[5]          @[ ,164+ 80+3600],
                                ICP_BASE_TRIM_DYN       @[ , 96+ 80+2400],
                                ICP_SEL_DYN[0]          @[ , 58+ 80+1200],
                                ICP_SEL_DYN[1]          @[ ,166+ 80+1200],
                                ICP_SEL_DYN[2]          @[ ,164+340+2400],
                                ICP_SEL_DYN[3]          @[ ,168+ 80+2400],
                                IDIV_RATIO_DYN[0]       @[ ,162+340+3600],
                                IDIV_RATIO_DYN[1]       @[ ,162+ 80+3600],
                                IDIV_RATIO_DYN[2]       @[ , 58+340+3600],
                                IDIV_RATIO_DYN[3]       @[ , 86+ 80+3600],
                                IDIV_RATIO_DYN[4]       @[ , 58+ 80+3600],
                                IDIV_RATIO_DYN[5]       @[ , 60+340+3600],
                                IDIV_RATIO_DYN[6]       @[ , 88+ 80+3600],
                                IDIV_RATIO_DYN[7]       @[ , 86+340+3600],
                                IDIV_RATIO_DYN[8]       @[ ,124+340+3600],
                                IDIV_RATIO_DYN[9]       @[ , 60+ 80+3600],
                                LDO_TEST_SEL            @[ , 56+340+3600],
                                LOAD_FPHASE             @[ , 94+ 80+2400],
                                LPFRES_SEL_DYN[0]       @[ ,124+340+1200],
                                LPFRES_SEL_DYN[1]       @[ ,166+340+1200],
                                LPFRES_SEL_DYN[2]       @[ , 96+340+2400],
                                MDIV_RATIO_DYN[0]       @[ , 88+340+3600],
                                MDIV_RATIO_DYN[1]       @[ ,132+340+3600],
                                MDIV_RATIO_DYN[2]       @[ ,132+ 80+3600],
                                MDIV_RATIO_DYN[3]       @[ ,128+340+3600],
                                MDIV_RATIO_DYN[4]       @[ ,128+ 80+3600],
                                MDIV_RATIO_DYN[5]       @[ ,158+340+3600],
                                MDIV_RATIO_DYN[6]       @[ ,158+ 80+3600],
                                ODIV0_DUTY_DYN[0]       @[ ,122+340+3600],
                                ODIV0_DUTY_DYN[1]       @[ , 60+ 80+2400],
                                ODIV0_DUTY_DYN[2]       @[ , 60+340+2400],
                                ODIV0_DUTY_DYN[3]       @[ , 94+340+3600],
                                ODIV0_DUTY_DYN[4]       @[ , 52+ 80+3600],
                                ODIV0_DUTY_DYN[5]       @[ , 88+ 80+2400],
                                ODIV0_DUTY_DYN[6]       @[ , 58+340+2400],
                                ODIV0_DUTY_DYN[7]       @[ ,122+ 80+3600],
                                ODIV0_DUTY_DYN[8]       @[ , 52+340+3600],
                                ODIV0_DUTY_DYN[9]       @[ ,162+ 80+2400],
                                ODIV0_RATIO_DYN[0]      @[ , 94+ 80+3600],
                                ODIV0_RATIO_DYN[1]      @[ ,128+ 80+2400],
                                ODIV0_RATIO_DYN[2]      @[ , 86+340+2400],
                                ODIV0_RATIO_DYN[3]      @[ ,168+340+3600],
                                ODIV0_RATIO_DYN[4]      @[ ,126+340+3600],
                                ODIV0_RATIO_DYN[5]      @[ , 58+ 80+2400],
                                ODIV0_RATIO_DYN[6]      @[ , 86+ 80+2400],
                                ODIV0_RATIO_DYN[7]      @[ , 92+340+3600],
                                ODIV0_RATIO_DYN[8]      @[ ,126+ 80+3600],
                                ODIV0_RATIO_DYN[9]      @[ ,124+340+2400],
                                ODIV1_DUTY_DYN[0]       @[ , 86+ 80],
                                ODIV1_DUTY_DYN[1]       @[ , 50+340+1200],
                                ODIV1_DUTY_DYN[2]       @[ ,166+340],
                                ODIV1_DUTY_DYN[3]       @[ ,124+ 80],
                                ODIV1_DUTY_DYN[4]       @[ , 58+ 80],
                                ODIV1_DUTY_DYN[5]       @[ ,124+340],
                                ODIV1_DUTY_DYN[6]       @[ ,162+ 80],
                                ODIV1_DUTY_DYN[7]       @[ , 90+340],
                                ODIV1_DUTY_DYN[8]       @[ ,158+ 80],
                                ODIV1_DUTY_DYN[9]       @[ ,130+340],
                                ODIV1_RATIO_DYN[0]      @[ , 92+ 80],
                                ODIV1_RATIO_DYN[1]      @[ , 56+340],
                                ODIV1_RATIO_DYN[2]      @[ , 54+ 80],
                                ODIV1_RATIO_DYN[3]      @[ ,160+340],
                                ODIV1_RATIO_DYN[4]      @[ , 92+340],
                                ODIV1_RATIO_DYN[5]      @[ ,130+ 80],
                                ODIV1_RATIO_DYN[6]      @[ ,160+ 80],
                                ODIV1_RATIO_DYN[7]      @[ , 52+340],
                                ODIV1_RATIO_DYN[8]      @[ ,122+ 80],
                                ODIV1_RATIO_DYN[9]      @[ , 54+340],
                                ODIV2_DUTY_DYN[0]       @[ ,126+ 80],
                                ODIV2_DUTY_DYN[1]       @[ , 94+340+1200],
                                ODIV2_DUTY_DYN[2]       @[ ,122+340+1200],
                                ODIV2_DUTY_DYN[3]       @[ ,126+340],
                                ODIV2_DUTY_DYN[4]       @[ ,164+ 80],
                                ODIV2_DUTY_DYN[5]       @[ , 94+ 80+1200],
                                ODIV2_DUTY_DYN[6]       @[ ,126+ 80+1200],
                                ODIV2_DUTY_DYN[7]       @[ ,168+ 80],
                                ODIV2_DUTY_DYN[8]       @[ ,164+340],
                                ODIV2_DUTY_DYN[9]       @[ , 90+340+1200],
                                ODIV2_RATIO_DYN[0]      @[ ,168+340],
                                ODIV2_RATIO_DYN[1]      @[ , 52+ 80+1200],
                                ODIV2_RATIO_DYN[2]      @[ ,122+ 80+1200],
                                ODIV2_RATIO_DYN[3]      @[ , 94+ 80],
                                ODIV2_RATIO_DYN[4]      @[ ,122+340],
                                ODIV2_RATIO_DYN[5]      @[ , 52+340+1200],
                                ODIV2_RATIO_DYN[6]      @[ , 92+340+1200],
                                ODIV2_RATIO_DYN[7]      @[ , 94+340],
                                ODIV2_RATIO_DYN[8]      @[ , 52+ 80],
                                ODIV2_RATIO_DYN[9]      @[ ,168+340+1200],
                                ODIV3_DUTY_DYN[0]       @[ , 88+340],
                                ODIV3_DUTY_DYN[1]       @[ , 50+ 80+1200],
                                ODIV3_DUTY_DYN[2]       @[ ,166+ 80],
                                ODIV3_DUTY_DYN[3]       @[ ,128+ 80],
                                ODIV3_DUTY_DYN[4]       @[ ,128+340],
                                ODIV3_DUTY_DYN[5]       @[ , 96+ 80+1200],
                                ODIV3_DUTY_DYN[6]       @[ , 54+340+1200],
                                ODIV3_DUTY_DYN[7]       @[ ,132+ 80],
                                ODIV3_DUTY_DYN[8]       @[ ,132+340],
                                ODIV3_DUTY_DYN[9]       @[ , 92+ 80+1200],
                                ODIV3_RATIO_DYN[0]      @[ ,162+340],
                                ODIV3_RATIO_DYN[1]      @[ ,168+ 80+1200],
                                ODIV3_RATIO_DYN[2]      @[ , 96+340+1200],
                                ODIV3_RATIO_DYN[3]      @[ , 58+340],
                                ODIV3_RATIO_DYN[4]      @[ , 60+340],
                                ODIV3_RATIO_DYN[5]      @[ ,164+ 80+1200],
                                ODIV3_RATIO_DYN[6]      @[ ,126+340+1200],
                                ODIV3_RATIO_DYN[7]      @[ , 60+ 80],
                                ODIV3_RATIO_DYN[8]      @[ , 86+340],
                                ODIV3_RATIO_DYN[9]      @[ ,160+340+1200],
                                ODIV4_DUTY_DYN[0]       @[ ,126+ 80+2400],
                                ODIV4_DUTY_DYN[1]       @[ , 54+340+2400],
                                ODIV4_DUTY_DYN[2]       @[ , 92+ 80+2400],
                                ODIV4_DUTY_DYN[3]       @[ ,158+340+2400],
                                ODIV4_DUTY_DYN[4]       @[ ,158+ 80+2400],
                                ODIV4_DUTY_DYN[5]       @[ ,160+340+2400],
                                ODIV4_DUTY_DYN[6]       @[ , 52+340+2400],
                                ODIV4_DUTY_DYN[7]       @[ , 90+340+2400],
                                ODIV4_DUTY_DYN[8]       @[ ,130+340+2400],
                                ODIV4_DUTY_DYN[9]       @[ , 92+340+2400],
                                ODIV4_RATIO_DYN[0]      @[ ,132+340+2400],
                                ODIV4_RATIO_DYN[1]      @[ ,160+ 80+2400],
                                ODIV4_RATIO_DYN[2]      @[ ,130+ 80+2400],
                                ODIV4_RATIO_DYN[3]      @[ ,132+ 80+2400],
                                ODIV4_RATIO_DYN[4]      @[ ,128+340+2400],
                                ODIV4_RATIO_DYN[5]      @[ , 54+ 80+2400],
                                ODIV4_RATIO_DYN[6]      @[ , 56+340+2400],
                                ODIV4_RATIO_DYN[7]      @[ , 88+340+2400],
                                ODIV4_RATIO_DYN[8]      @[ ,162+340+2400],
                                ODIV4_RATIO_DYN[9]      @[ , 90+ 80+2400],
                                PFDENA_DYN              @[ ,166+340+3600],
                                PHASEDIR                @[ ,168+340+2400],
                                PHASESEL[0]             @[ ,122+340+2400],
                                PHASESEL[1]             @[ , 94+340+2400],
                                PHASESEL[2]             @[ ,122+ 80+2400],
                                PLL_PWRDOWN             @[ , 90+ 80+3600],
                                RST_ODIV                @[ , 24+ 80+3600],
                                RST_PLL                 @[ , 24+340+3600]
                             >

              ->  [ 140, ]

              ->  [ , 0]
                            <
                                CLK_OUT_EXT             @[ ,580+3600],

                                CLK_OUT0                @[ , 64],
                                CLK_OUT1                @[ , 62],
                                CLK_OUT2                @[ , 60],
                                CLK_OUT3                @[ , 58],
                                CLK_OUT4                @[ , 56],
                                
                                CLK_OUT_5MUX1           @[ , 52],
                                CLK_OUT0_WL             @[ , 50]
                            >

              ->  [ 0, ]  ;

}; // symbol logsym_1 of PLL


/*******************************************************************************

  Device    [PLL]

  Author    [rjliu]

  Abstract  [The floorplan symbol]

  Revision History:

********************************************************************************/
symbol fpsym of PLL // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 140 # 140*8 );

    shape
    [ 0, 0 ]  ->  [ , 140*8 ]
              ->  [ 140, ]
              ->  [ , 0 ]
              ->  [ 0, ];


    "PLL" @ [70,70*8];


}; // end of symbol fpsym of PLL
