#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Aug 26 11:33:40 2017
# Process ID: 6280
# Current directory: C:/Users/tim/fpgaprojects/useful-components/UART/UART.runs/uart_fifo_fifo_generator_0_0_synth_1
# Command line: vivado.exe -log uart_fifo_fifo_generator_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_fifo_fifo_generator_0_0.tcl
# Log file: C:/Users/tim/fpgaprojects/useful-components/UART/UART.runs/uart_fifo_fifo_generator_0_0_synth_1/uart_fifo_fifo_generator_0_0.vds
# Journal file: C:/Users/tim/fpgaprojects/useful-components/UART/UART.runs/uart_fifo_fifo_generator_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source uart_fifo_fifo_generator_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP uart_fifo_fifo_generator_0_0, cache-ID = d930ea82cfb0403b.
