
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//namei_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401330 <.init>:
  401330:	stp	x29, x30, [sp, #-16]!
  401334:	mov	x29, sp
  401338:	bl	401dc8 <ferror@plt+0x6b8>
  40133c:	ldp	x29, x30, [sp], #16
  401340:	ret

Disassembly of section .plt:

0000000000401350 <memcpy@plt-0x20>:
  401350:	stp	x16, x30, [sp, #-16]!
  401354:	adrp	x16, 415000 <ferror@plt+0x138f0>
  401358:	ldr	x17, [x16, #4088]
  40135c:	add	x16, x16, #0xff8
  401360:	br	x17
  401364:	nop
  401368:	nop
  40136c:	nop

0000000000401370 <memcpy@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401374:	ldr	x17, [x16]
  401378:	add	x16, x16, #0x0
  40137c:	br	x17

0000000000401380 <_exit@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401384:	ldr	x17, [x16, #8]
  401388:	add	x16, x16, #0x8
  40138c:	br	x17

0000000000401390 <strtoul@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401394:	ldr	x17, [x16, #16]
  401398:	add	x16, x16, #0x10
  40139c:	br	x17

00000000004013a0 <strlen@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013a4:	ldr	x17, [x16, #24]
  4013a8:	add	x16, x16, #0x18
  4013ac:	br	x17

00000000004013b0 <fputs@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013b4:	ldr	x17, [x16, #32]
  4013b8:	add	x16, x16, #0x20
  4013bc:	br	x17

00000000004013c0 <mbstowcs@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013c4:	ldr	x17, [x16, #40]
  4013c8:	add	x16, x16, #0x28
  4013cc:	br	x17

00000000004013d0 <exit@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013d4:	ldr	x17, [x16, #48]
  4013d8:	add	x16, x16, #0x30
  4013dc:	br	x17

00000000004013e0 <dup@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013e4:	ldr	x17, [x16, #56]
  4013e8:	add	x16, x16, #0x38
  4013ec:	br	x17

00000000004013f0 <strtoimax@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013f4:	ldr	x17, [x16, #64]
  4013f8:	add	x16, x16, #0x40
  4013fc:	br	x17

0000000000401400 <strtod@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401404:	ldr	x17, [x16, #72]
  401408:	add	x16, x16, #0x48
  40140c:	br	x17

0000000000401410 <readlink@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401414:	ldr	x17, [x16, #80]
  401418:	add	x16, x16, #0x50
  40141c:	br	x17

0000000000401420 <__cxa_atexit@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401424:	ldr	x17, [x16, #88]
  401428:	add	x16, x16, #0x58
  40142c:	br	x17

0000000000401430 <fputc@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401434:	ldr	x17, [x16, #96]
  401438:	add	x16, x16, #0x60
  40143c:	br	x17

0000000000401440 <asprintf@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401444:	ldr	x17, [x16, #104]
  401448:	add	x16, x16, #0x68
  40144c:	br	x17

0000000000401450 <snprintf@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401454:	ldr	x17, [x16, #112]
  401458:	add	x16, x16, #0x70
  40145c:	br	x17

0000000000401460 <localeconv@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401464:	ldr	x17, [x16, #120]
  401468:	add	x16, x16, #0x78
  40146c:	br	x17

0000000000401470 <fileno@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401474:	ldr	x17, [x16, #128]
  401478:	add	x16, x16, #0x80
  40147c:	br	x17

0000000000401480 <malloc@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401484:	ldr	x17, [x16, #136]
  401488:	add	x16, x16, #0x88
  40148c:	br	x17

0000000000401490 <wcswidth@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401494:	ldr	x17, [x16, #144]
  401498:	add	x16, x16, #0x90
  40149c:	br	x17

00000000004014a0 <strncmp@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014a4:	ldr	x17, [x16, #152]
  4014a8:	add	x16, x16, #0x98
  4014ac:	br	x17

00000000004014b0 <bindtextdomain@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014b4:	ldr	x17, [x16, #160]
  4014b8:	add	x16, x16, #0xa0
  4014bc:	br	x17

00000000004014c0 <__libc_start_main@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014c4:	ldr	x17, [x16, #168]
  4014c8:	add	x16, x16, #0xa8
  4014cc:	br	x17

00000000004014d0 <fgetc@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014d4:	ldr	x17, [x16, #176]
  4014d8:	add	x16, x16, #0xb0
  4014dc:	br	x17

00000000004014e0 <calloc@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014e4:	ldr	x17, [x16, #184]
  4014e8:	add	x16, x16, #0xb8
  4014ec:	br	x17

00000000004014f0 <strdup@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014f4:	ldr	x17, [x16, #192]
  4014f8:	add	x16, x16, #0xc0
  4014fc:	br	x17

0000000000401500 <strerror@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401504:	ldr	x17, [x16, #200]
  401508:	add	x16, x16, #0xc8
  40150c:	br	x17

0000000000401510 <close@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401514:	ldr	x17, [x16, #208]
  401518:	add	x16, x16, #0xd0
  40151c:	br	x17

0000000000401520 <strrchr@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401524:	ldr	x17, [x16, #216]
  401528:	add	x16, x16, #0xd8
  40152c:	br	x17

0000000000401530 <__gmon_start__@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401534:	ldr	x17, [x16, #224]
  401538:	add	x16, x16, #0xe0
  40153c:	br	x17

0000000000401540 <strtoumax@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401544:	ldr	x17, [x16, #232]
  401548:	add	x16, x16, #0xe8
  40154c:	br	x17

0000000000401550 <abort@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401554:	ldr	x17, [x16, #240]
  401558:	add	x16, x16, #0xf0
  40155c:	br	x17

0000000000401560 <textdomain@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401564:	ldr	x17, [x16, #248]
  401568:	add	x16, x16, #0xf8
  40156c:	br	x17

0000000000401570 <getopt_long@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401574:	ldr	x17, [x16, #256]
  401578:	add	x16, x16, #0x100
  40157c:	br	x17

0000000000401580 <strcmp@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401584:	ldr	x17, [x16, #264]
  401588:	add	x16, x16, #0x108
  40158c:	br	x17

0000000000401590 <getpwuid@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401594:	ldr	x17, [x16, #272]
  401598:	add	x16, x16, #0x110
  40159c:	br	x17

00000000004015a0 <warn@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015a4:	ldr	x17, [x16, #280]
  4015a8:	add	x16, x16, #0x118
  4015ac:	br	x17

00000000004015b0 <__ctype_b_loc@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015b4:	ldr	x17, [x16, #288]
  4015b8:	add	x16, x16, #0x120
  4015bc:	br	x17

00000000004015c0 <strtol@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015c4:	ldr	x17, [x16, #296]
  4015c8:	add	x16, x16, #0x128
  4015cc:	br	x17

00000000004015d0 <free@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015d4:	ldr	x17, [x16, #304]
  4015d8:	add	x16, x16, #0x130
  4015dc:	br	x17

00000000004015e0 <vasprintf@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015e4:	ldr	x17, [x16, #312]
  4015e8:	add	x16, x16, #0x138
  4015ec:	br	x17

00000000004015f0 <strndup@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015f4:	ldr	x17, [x16, #320]
  4015f8:	add	x16, x16, #0x140
  4015fc:	br	x17

0000000000401600 <strspn@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401604:	ldr	x17, [x16, #328]
  401608:	add	x16, x16, #0x148
  40160c:	br	x17

0000000000401610 <strchr@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401614:	ldr	x17, [x16, #336]
  401618:	add	x16, x16, #0x150
  40161c:	br	x17

0000000000401620 <fflush@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401624:	ldr	x17, [x16, #344]
  401628:	add	x16, x16, #0x158
  40162c:	br	x17

0000000000401630 <__lxstat@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401634:	ldr	x17, [x16, #352]
  401638:	add	x16, x16, #0x160
  40163c:	br	x17

0000000000401640 <warnx@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401644:	ldr	x17, [x16, #360]
  401648:	add	x16, x16, #0x168
  40164c:	br	x17

0000000000401650 <dcgettext@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401654:	ldr	x17, [x16, #368]
  401658:	add	x16, x16, #0x170
  40165c:	br	x17

0000000000401660 <errx@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401664:	ldr	x17, [x16, #376]
  401668:	add	x16, x16, #0x178
  40166c:	br	x17

0000000000401670 <strcspn@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401674:	ldr	x17, [x16, #384]
  401678:	add	x16, x16, #0x180
  40167c:	br	x17

0000000000401680 <printf@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401684:	ldr	x17, [x16, #392]
  401688:	add	x16, x16, #0x188
  40168c:	br	x17

0000000000401690 <__assert_fail@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401694:	ldr	x17, [x16, #400]
  401698:	add	x16, x16, #0x190
  40169c:	br	x17

00000000004016a0 <__errno_location@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016a4:	ldr	x17, [x16, #408]
  4016a8:	add	x16, x16, #0x198
  4016ac:	br	x17

00000000004016b0 <putchar@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016b4:	ldr	x17, [x16, #416]
  4016b8:	add	x16, x16, #0x1a0
  4016bc:	br	x17

00000000004016c0 <__xstat@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016c4:	ldr	x17, [x16, #424]
  4016c8:	add	x16, x16, #0x1a8
  4016cc:	br	x17

00000000004016d0 <getgrgid@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016d4:	ldr	x17, [x16, #432]
  4016d8:	add	x16, x16, #0x1b0
  4016dc:	br	x17

00000000004016e0 <fprintf@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016e4:	ldr	x17, [x16, #440]
  4016e8:	add	x16, x16, #0x1b8
  4016ec:	br	x17

00000000004016f0 <err@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016f4:	ldr	x17, [x16, #448]
  4016f8:	add	x16, x16, #0x1c0
  4016fc:	br	x17

0000000000401700 <setlocale@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401704:	ldr	x17, [x16, #456]
  401708:	add	x16, x16, #0x1c8
  40170c:	br	x17

0000000000401710 <ferror@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401714:	ldr	x17, [x16, #464]
  401718:	add	x16, x16, #0x1d0
  40171c:	br	x17

Disassembly of section .text:

0000000000401720 <.text>:
  401720:	stp	x29, x30, [sp, #-272]!
  401724:	mov	x29, sp
  401728:	stp	x25, x26, [sp, #64]
  40172c:	adrp	x26, 403000 <ferror@plt+0x18f0>
  401730:	add	x26, x26, #0xfb4
  401734:	stp	x19, x20, [sp, #16]
  401738:	adrp	x19, 403000 <ferror@plt+0x18f0>
  40173c:	add	x19, x19, #0xf84
  401740:	stp	x21, x22, [sp, #32]
  401744:	mov	w22, w0
  401748:	mov	w0, #0x6                   	// #6
  40174c:	stp	x23, x24, [sp, #48]
  401750:	adrp	x21, 404000 <ferror@plt+0x28f0>
  401754:	add	x21, x21, #0x2e8
  401758:	stp	x27, x28, [sp, #80]
  40175c:	adrp	x23, 404000 <ferror@plt+0x28f0>
  401760:	adrp	x24, 404000 <ferror@plt+0x28f0>
  401764:	str	x1, [sp, #112]
  401768:	mov	x1, x26
  40176c:	bl	401700 <setlocale@plt>
  401770:	add	x21, x21, #0x8
  401774:	adrp	x1, 403000 <ferror@plt+0x18f0>
  401778:	add	x1, x1, #0xf72
  40177c:	mov	x0, x19
  401780:	bl	4014b0 <bindtextdomain@plt>
  401784:	mov	x0, x19
  401788:	add	x23, x23, #0x1f8
  40178c:	bl	401560 <textdomain@plt>
  401790:	add	x24, x24, #0x2d0
  401794:	adrp	x0, 401000 <memcpy@plt-0x370>
  401798:	adrp	x20, 416000 <ferror@plt+0x148f0>
  40179c:	add	x0, x0, #0xf10
  4017a0:	bl	403e90 <ferror@plt+0x2780>
  4017a4:	ldr	x1, [sp, #112]
  4017a8:	mov	x3, x21
  4017ac:	mov	x2, x23
  4017b0:	mov	w0, w22
  4017b4:	mov	x4, #0x0                   	// #0
  4017b8:	add	x19, x20, #0x218
  4017bc:	bl	401570 <getopt_long@plt>
  4017c0:	cmn	w0, #0x1
  4017c4:	b.ne	401828 <ferror@plt+0x118>  // b.any
  4017c8:	adrp	x21, 416000 <ferror@plt+0x148f0>
  4017cc:	ldr	w0, [x21, #504]
  4017d0:	cmp	w0, w22
  4017d4:	b.ne	401a00 <ferror@plt+0x2f0>  // b.any
  4017d8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4017dc:	add	x1, x1, #0x201
  4017e0:	mov	w2, #0x5                   	// #5
  4017e4:	mov	x0, #0x0                   	// #0
  4017e8:	bl	401650 <dcgettext@plt>
  4017ec:	bl	401640 <warnx@plt>
  4017f0:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4017f4:	mov	w2, #0x5                   	// #5
  4017f8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4017fc:	add	x1, x1, #0x1d1
  401800:	ldr	x19, [x0, #496]
  401804:	mov	x0, #0x0                   	// #0
  401808:	bl	401650 <dcgettext@plt>
  40180c:	adrp	x1, 416000 <ferror@plt+0x148f0>
  401810:	ldr	x2, [x1, #520]
  401814:	mov	x1, x0
  401818:	mov	x0, x19
  40181c:	bl	4016e0 <fprintf@plt>
  401820:	mov	w0, #0x1                   	// #1
  401824:	b	4019d0 <ferror@plt+0x2c0>
  401828:	cmp	w0, #0x56
  40182c:	b.eq	4019d4 <ferror@plt+0x2c4>  // b.none
  401830:	sub	w0, w0, #0x68
  401834:	cmp	w0, #0x10
  401838:	b.hi	4017f0 <ferror@plt+0xe0>  // b.pmore
  40183c:	ldrb	w0, [x24, w0, uxtw]
  401840:	adr	x1, 40184c <ferror@plt+0x13c>
  401844:	add	x0, x1, w0, sxtb #2
  401848:	br	x0
  40184c:	ldr	w0, [x20, #536]
  401850:	mov	w1, #0x34                  	// #52
  401854:	orr	w0, w0, w1
  401858:	str	w0, [x20, #536]
  40185c:	b	4017a4 <ferror@plt+0x94>
  401860:	ldr	w0, [x20, #536]
  401864:	orr	w0, w0, #0x4
  401868:	b	401858 <ferror@plt+0x148>
  40186c:	ldr	w0, [x20, #536]
  401870:	orr	w0, w0, #0x2
  401874:	b	401858 <ferror@plt+0x148>
  401878:	ldr	w0, [x20, #536]
  40187c:	orr	w0, w0, #0x10
  401880:	b	401858 <ferror@plt+0x148>
  401884:	ldr	w0, [x20, #536]
  401888:	orr	w0, w0, #0x8
  40188c:	b	401858 <ferror@plt+0x148>
  401890:	ldr	w0, [x20, #536]
  401894:	orr	w0, w0, #0x20
  401898:	b	401858 <ferror@plt+0x148>
  40189c:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4018a0:	ldr	x20, [x0, #520]
  4018a4:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4018a8:	ldr	x19, [x0, #512]
  4018ac:	ldrsb	w0, [x20]
  4018b0:	cbnz	w0, 4018bc <ferror@plt+0x1ac>
  4018b4:	adrp	x20, 403000 <ferror@plt+0x18f0>
  4018b8:	add	x20, x20, #0xf6c
  4018bc:	mov	w2, #0x5                   	// #5
  4018c0:	adrp	x1, 403000 <ferror@plt+0x18f0>
  4018c4:	mov	x0, #0x0                   	// #0
  4018c8:	add	x1, x1, #0xf8f
  4018cc:	bl	401650 <dcgettext@plt>
  4018d0:	mov	x1, x19
  4018d4:	bl	4013b0 <fputs@plt>
  4018d8:	mov	w2, #0x5                   	// #5
  4018dc:	adrp	x1, 403000 <ferror@plt+0x18f0>
  4018e0:	mov	x0, #0x0                   	// #0
  4018e4:	add	x1, x1, #0xf98
  4018e8:	bl	401650 <dcgettext@plt>
  4018ec:	mov	x1, x0
  4018f0:	mov	x2, x20
  4018f4:	mov	x0, x19
  4018f8:	bl	4016e0 <fprintf@plt>
  4018fc:	mov	x1, x19
  401900:	mov	w0, #0xa                   	// #10
  401904:	bl	401430 <fputc@plt>
  401908:	mov	w2, #0x5                   	// #5
  40190c:	adrp	x1, 403000 <ferror@plt+0x18f0>
  401910:	mov	x0, #0x0                   	// #0
  401914:	add	x1, x1, #0xfb5
  401918:	bl	401650 <dcgettext@plt>
  40191c:	mov	x1, x19
  401920:	bl	4013b0 <fputs@plt>
  401924:	mov	w2, #0x5                   	// #5
  401928:	adrp	x1, 403000 <ferror@plt+0x18f0>
  40192c:	mov	x0, #0x0                   	// #0
  401930:	add	x1, x1, #0xfe9
  401934:	bl	401650 <dcgettext@plt>
  401938:	mov	x1, x19
  40193c:	bl	4013b0 <fputs@plt>
  401940:	mov	w2, #0x5                   	// #5
  401944:	adrp	x1, 403000 <ferror@plt+0x18f0>
  401948:	mov	x0, #0x0                   	// #0
  40194c:	add	x1, x1, #0xff4
  401950:	bl	401650 <dcgettext@plt>
  401954:	mov	x1, x19
  401958:	bl	4013b0 <fputs@plt>
  40195c:	mov	w2, #0x5                   	// #5
  401960:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401964:	mov	x0, #0x0                   	// #0
  401968:	add	x1, x1, #0x141
  40196c:	bl	401650 <dcgettext@plt>
  401970:	mov	x19, x0
  401974:	mov	w2, #0x5                   	// #5
  401978:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40197c:	mov	x0, #0x0                   	// #0
  401980:	add	x1, x1, #0x153
  401984:	bl	401650 <dcgettext@plt>
  401988:	mov	x4, x0
  40198c:	adrp	x3, 404000 <ferror@plt+0x28f0>
  401990:	add	x3, x3, #0x163
  401994:	mov	x2, x19
  401998:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40199c:	adrp	x0, 404000 <ferror@plt+0x28f0>
  4019a0:	add	x1, x1, #0x172
  4019a4:	add	x0, x0, #0x17e
  4019a8:	bl	401680 <printf@plt>
  4019ac:	mov	w2, #0x5                   	// #5
  4019b0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4019b4:	mov	x0, #0x0                   	// #0
  4019b8:	add	x1, x1, #0x18f
  4019bc:	bl	401650 <dcgettext@plt>
  4019c0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4019c4:	add	x1, x1, #0x1aa
  4019c8:	bl	401680 <printf@plt>
  4019cc:	mov	w0, #0x0                   	// #0
  4019d0:	bl	4013d0 <exit@plt>
  4019d4:	mov	w2, #0x5                   	// #5
  4019d8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4019dc:	mov	x0, #0x0                   	// #0
  4019e0:	add	x1, x1, #0x1b3
  4019e4:	bl	401650 <dcgettext@plt>
  4019e8:	adrp	x1, 416000 <ferror@plt+0x148f0>
  4019ec:	adrp	x2, 404000 <ferror@plt+0x28f0>
  4019f0:	add	x2, x2, #0x1bf
  4019f4:	ldr	x1, [x1, #520]
  4019f8:	bl	401680 <printf@plt>
  4019fc:	b	4019cc <ferror@plt+0x2bc>
  401a00:	bl	403d14 <ferror@plt+0x2604>
  401a04:	str	x0, [x19, #8]
  401a08:	cbnz	x0, 401a28 <ferror@plt+0x318>
  401a0c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401a10:	add	x1, x1, #0x21e
  401a14:	mov	w2, #0x5                   	// #5
  401a18:	bl	401650 <dcgettext@plt>
  401a1c:	mov	x1, x0
  401a20:	mov	w0, #0x1                   	// #1
  401a24:	bl	4016f0 <err@plt>
  401a28:	bl	403d14 <ferror@plt+0x2604>
  401a2c:	str	x0, [x19, #16]
  401a30:	mov	w23, #0x0                   	// #0
  401a34:	cbz	x0, 401a7c <ferror@plt+0x36c>
  401a38:	adrp	x27, 404000 <ferror@plt+0x28f0>
  401a3c:	add	x27, x27, #0x266
  401a40:	ldr	w0, [x21, #504]
  401a44:	cmp	w0, w22
  401a48:	b.lt	401a8c <ferror@plt+0x37c>  // b.tstop
  401a4c:	ldr	x0, [x19, #8]
  401a50:	bl	403d20 <ferror@plt+0x2610>
  401a54:	ldr	x0, [x19, #16]
  401a58:	bl	403d20 <ferror@plt+0x2610>
  401a5c:	mov	w0, w23
  401a60:	ldp	x19, x20, [sp, #16]
  401a64:	ldp	x21, x22, [sp, #32]
  401a68:	ldp	x23, x24, [sp, #48]
  401a6c:	ldp	x25, x26, [sp, #64]
  401a70:	ldp	x27, x28, [sp, #80]
  401a74:	ldp	x29, x30, [sp], #272
  401a78:	ret
  401a7c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401a80:	mov	w2, #0x5                   	// #5
  401a84:	add	x1, x1, #0x23b
  401a88:	b	401a18 <ferror@plt+0x308>
  401a8c:	ldr	x1, [sp, #112]
  401a90:	ldr	x24, [x1, w0, sxtw #3]
  401a94:	add	x1, sp, #0x90
  401a98:	mov	x0, x24
  401a9c:	bl	403ea0 <ferror@plt+0x2790>
  401aa0:	cmp	w0, #0x0
  401aa4:	mov	x1, x24
  401aa8:	csinc	w23, w23, wzr, eq  // eq = none
  401aac:	mov	x3, #0x0                   	// #0
  401ab0:	mov	w2, #0x0                   	// #0
  401ab4:	mov	x0, #0x0                   	// #0
  401ab8:	bl	40232c <ferror@plt+0xc1c>
  401abc:	mov	x20, x0
  401ac0:	cbz	x0, 401b9c <ferror@plt+0x48c>
  401ac4:	ldr	w0, [x19]
  401ac8:	and	w25, w0, #0x2
  401acc:	tbnz	w0, #1, 401be0 <ferror@plt+0x4d0>
  401ad0:	mov	x28, x20
  401ad4:	ldr	w0, [x28, #168]
  401ad8:	cbnz	w0, 401bd8 <ferror@plt+0x4c8>
  401adc:	ldr	w0, [x28, #16]
  401ae0:	and	w0, w0, #0xf000
  401ae4:	cmp	w0, #0xa, lsl #12
  401ae8:	b.ne	401bd8 <ferror@plt+0x4c8>  // b.any
  401aec:	add	w25, w25, #0x1
  401af0:	cmp	w25, #0x14
  401af4:	ldr	x5, [x28, #152]
  401af8:	b.le	401bac <ferror@plt+0x49c>
  401afc:	mov	x0, x5
  401b00:	bl	401f84 <ferror@plt+0x874>
  401b04:	mov	w0, #0xffffffff            	// #-1
  401b08:	str	w0, [sp, #104]
  401b0c:	str	xzr, [x28, #152]
  401b10:	mov	x25, x20
  401b14:	mov	x1, x24
  401b18:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401b1c:	add	x0, x0, #0x299
  401b20:	bl	401680 <printf@plt>
  401b24:	ldr	w28, [x25, #168]
  401b28:	cbz	w28, 401bf0 <ferror@plt+0x4e0>
  401b2c:	ldr	w2, [x19]
  401b30:	mov	w0, #0xa                   	// #10
  401b34:	tst	x2, #0x4
  401b38:	csinc	w0, w0, wzr, ne  // ne = any
  401b3c:	tbz	w2, #4, 401b58 <ferror@plt+0x448>
  401b40:	ldp	x1, x4, [x19, #8]
  401b44:	ldr	w1, [x1, #8]
  401b48:	ldr	w4, [x4, #8]
  401b4c:	add	w1, w1, w4
  401b50:	add	w1, w1, #0x2
  401b54:	add	w0, w0, w1
  401b58:	tst	x2, #0x20
  401b5c:	ldr	w1, [x25, #160]
  401b60:	cinc	w0, w0, eq  // eq = none
  401b64:	mov	x2, x26
  401b68:	add	w1, w0, w1, lsl #1
  401b6c:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401b70:	add	x0, x0, #0x258
  401b74:	bl	401680 <printf@plt>
  401b78:	ldr	w0, [x25, #168]
  401b7c:	ldr	x20, [x25, #128]
  401b80:	bl	401500 <strerror@plt>
  401b84:	mov	x2, x0
  401b88:	mov	x1, x20
  401b8c:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401b90:	add	x0, x0, #0x25d
  401b94:	bl	401680 <printf@plt>
  401b98:	mov	w23, #0x1                   	// #1
  401b9c:	ldr	w0, [x21, #504]
  401ba0:	add	w0, w0, #0x1
  401ba4:	str	w0, [x21, #504]
  401ba8:	b	401a40 <ferror@plt+0x330>
  401bac:	ldr	w2, [x28, #144]
  401bb0:	add	x3, sp, #0x80
  401bb4:	ldr	x1, [x28, #136]
  401bb8:	mov	x0, x28
  401bbc:	str	x5, [sp, #104]
  401bc0:	bl	40232c <ferror@plt+0xc1c>
  401bc4:	str	x0, [x28, #152]
  401bc8:	ldr	x5, [sp, #104]
  401bcc:	ldr	x0, [sp, #128]
  401bd0:	cbz	x0, 401be8 <ferror@plt+0x4d8>
  401bd4:	str	x5, [x0, #152]
  401bd8:	ldr	x28, [x28, #152]
  401bdc:	cbnz	x28, 401ad4 <ferror@plt+0x3c4>
  401be0:	str	wzr, [sp, #104]
  401be4:	b	401b10 <ferror@plt+0x400>
  401be8:	str	x5, [x28, #152]
  401bec:	b	401bd8 <ferror@plt+0x4c8>
  401bf0:	ldr	w0, [x25, #16]
  401bf4:	add	x1, sp, #0x80
  401bf8:	bl	403090 <ferror@plt+0x1980>
  401bfc:	ldr	w0, [x25, #164]
  401c00:	cbz	w0, 401c0c <ferror@plt+0x4fc>
  401c04:	mov	w0, #0x44                  	// #68
  401c08:	strb	w0, [sp, #128]
  401c0c:	ldr	w0, [x19]
  401c10:	and	w2, w0, #0x20
  401c14:	tbnz	w0, #5, 401c34 <ferror@plt+0x524>
  401c18:	ldr	w0, [x25, #160]
  401c1c:	adrp	x4, 416000 <ferror@plt+0x148f0>
  401c20:	cmp	w2, w0
  401c24:	ldr	x1, [x4, #512]
  401c28:	b.lt	401d30 <ferror@plt+0x620>  // b.tstop
  401c2c:	mov	w0, #0x20                  	// #32
  401c30:	bl	401430 <fputc@plt>
  401c34:	ldr	w0, [x19]
  401c38:	tbz	w0, #2, 401d48 <ferror@plt+0x638>
  401c3c:	adrp	x0, 403000 <ferror@plt+0x18f0>
  401c40:	add	x1, sp, #0x80
  401c44:	add	x0, x0, #0xf55
  401c48:	bl	401680 <printf@plt>
  401c4c:	ldr	w0, [x19]
  401c50:	tbz	w0, #4, 401cb4 <ferror@plt+0x5a4>
  401c54:	ldr	x0, [x19, #8]
  401c58:	ldr	w1, [x25, #24]
  401c5c:	ldr	w5, [x0, #8]
  401c60:	str	w5, [sp, #124]
  401c64:	bl	403cf0 <ferror@plt+0x25e0>
  401c68:	ldr	w5, [sp, #124]
  401c6c:	adrp	x4, 404000 <ferror@plt+0x28f0>
  401c70:	ldr	x2, [x0, #8]
  401c74:	add	x4, x4, #0x269
  401c78:	mov	w1, w5
  401c7c:	mov	x0, x4
  401c80:	bl	401680 <printf@plt>
  401c84:	ldr	x0, [x19, #16]
  401c88:	ldr	w1, [x25, #28]
  401c8c:	ldr	w5, [x0, #8]
  401c90:	str	w5, [sp, #124]
  401c94:	bl	403cf0 <ferror@plt+0x25e0>
  401c98:	ldr	w5, [sp, #124]
  401c9c:	ldr	x2, [x0, #8]
  401ca0:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401ca4:	add	x4, x0, #0x269
  401ca8:	mov	w1, w5
  401cac:	mov	x0, x4
  401cb0:	bl	401680 <printf@plt>
  401cb4:	ldr	w0, [x19]
  401cb8:	tbz	w0, #5, 401ccc <ferror@plt+0x5bc>
  401cbc:	ldr	w0, [x25, #160]
  401cc0:	adrp	x2, 416000 <ferror@plt+0x148f0>
  401cc4:	cmp	w28, w0
  401cc8:	b.lt	401d54 <ferror@plt+0x644>  // b.tstop
  401ccc:	ldr	w0, [x25, #16]
  401cd0:	ldr	x1, [x25, #128]
  401cd4:	and	w0, w0, #0xf000
  401cd8:	cmp	w0, #0xa, lsl #12
  401cdc:	b.ne	401d68 <ferror@plt+0x658>  // b.any
  401ce0:	ldr	x2, [x25, #136]
  401ce4:	ldrsw	x0, [x25, #144]
  401ce8:	add	x2, x2, x0
  401cec:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401cf0:	add	x0, x0, #0x26f
  401cf4:	bl	401680 <printf@plt>
  401cf8:	ldr	x25, [x25, #152]
  401cfc:	cbnz	x25, 401b24 <ferror@plt+0x414>
  401d00:	mov	x0, x20
  401d04:	bl	401f84 <ferror@plt+0x874>
  401d08:	ldr	w0, [sp, #104]
  401d0c:	cbz	w0, 401b9c <ferror@plt+0x48c>
  401d10:	mov	w2, #0x5                   	// #5
  401d14:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401d18:	mov	x0, #0x0                   	// #0
  401d1c:	add	x1, x1, #0x27a
  401d20:	bl	401650 <dcgettext@plt>
  401d24:	mov	x1, x24
  401d28:	bl	401640 <warnx@plt>
  401d2c:	b	401b98 <ferror@plt+0x488>
  401d30:	mov	x0, x27
  401d34:	str	w2, [sp, #124]
  401d38:	bl	4013b0 <fputs@plt>
  401d3c:	ldr	w2, [sp, #124]
  401d40:	add	w2, w2, #0x1
  401d44:	b	401c18 <ferror@plt+0x508>
  401d48:	ldrsb	w0, [sp, #128]
  401d4c:	bl	4016b0 <putchar@plt>
  401d50:	b	401c4c <ferror@plt+0x53c>
  401d54:	ldr	x1, [x2, #512]
  401d58:	mov	x0, x27
  401d5c:	add	w28, w28, #0x1
  401d60:	bl	4013b0 <fputs@plt>
  401d64:	b	401cbc <ferror@plt+0x5ac>
  401d68:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401d6c:	add	x0, x0, #0x261
  401d70:	bl	401680 <printf@plt>
  401d74:	b	401cf8 <ferror@plt+0x5e8>
  401d78:	mov	x29, #0x0                   	// #0
  401d7c:	mov	x30, #0x0                   	// #0
  401d80:	mov	x5, x0
  401d84:	ldr	x1, [sp]
  401d88:	add	x2, sp, #0x8
  401d8c:	mov	x6, sp
  401d90:	movz	x0, #0x0, lsl #48
  401d94:	movk	x0, #0x0, lsl #32
  401d98:	movk	x0, #0x40, lsl #16
  401d9c:	movk	x0, #0x1720
  401da0:	movz	x3, #0x0, lsl #48
  401da4:	movk	x3, #0x0, lsl #32
  401da8:	movk	x3, #0x40, lsl #16
  401dac:	movk	x3, #0x3e08
  401db0:	movz	x4, #0x0, lsl #48
  401db4:	movk	x4, #0x0, lsl #32
  401db8:	movk	x4, #0x40, lsl #16
  401dbc:	movk	x4, #0x3e88
  401dc0:	bl	4014c0 <__libc_start_main@plt>
  401dc4:	bl	401550 <abort@plt>
  401dc8:	adrp	x0, 415000 <ferror@plt+0x138f0>
  401dcc:	ldr	x0, [x0, #4064]
  401dd0:	cbz	x0, 401dd8 <ferror@plt+0x6c8>
  401dd4:	b	401530 <__gmon_start__@plt>
  401dd8:	ret
  401ddc:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401de0:	add	x1, x0, #0x1f0
  401de4:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401de8:	add	x0, x0, #0x1f0
  401dec:	cmp	x1, x0
  401df0:	b.eq	401e1c <ferror@plt+0x70c>  // b.none
  401df4:	sub	sp, sp, #0x10
  401df8:	adrp	x1, 403000 <ferror@plt+0x18f0>
  401dfc:	ldr	x1, [x1, #3800]
  401e00:	str	x1, [sp, #8]
  401e04:	cbz	x1, 401e14 <ferror@plt+0x704>
  401e08:	mov	x16, x1
  401e0c:	add	sp, sp, #0x10
  401e10:	br	x16
  401e14:	add	sp, sp, #0x10
  401e18:	ret
  401e1c:	ret
  401e20:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401e24:	add	x1, x0, #0x1f0
  401e28:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401e2c:	add	x0, x0, #0x1f0
  401e30:	sub	x1, x1, x0
  401e34:	mov	x2, #0x2                   	// #2
  401e38:	asr	x1, x1, #3
  401e3c:	sdiv	x1, x1, x2
  401e40:	cbz	x1, 401e6c <ferror@plt+0x75c>
  401e44:	sub	sp, sp, #0x10
  401e48:	adrp	x2, 403000 <ferror@plt+0x18f0>
  401e4c:	ldr	x2, [x2, #3808]
  401e50:	str	x2, [sp, #8]
  401e54:	cbz	x2, 401e64 <ferror@plt+0x754>
  401e58:	mov	x16, x2
  401e5c:	add	sp, sp, #0x10
  401e60:	br	x16
  401e64:	add	sp, sp, #0x10
  401e68:	ret
  401e6c:	ret
  401e70:	stp	x29, x30, [sp, #-32]!
  401e74:	mov	x29, sp
  401e78:	str	x19, [sp, #16]
  401e7c:	adrp	x19, 416000 <ferror@plt+0x148f0>
  401e80:	ldrb	w0, [x19, #528]
  401e84:	cbnz	w0, 401e94 <ferror@plt+0x784>
  401e88:	bl	401ddc <ferror@plt+0x6cc>
  401e8c:	mov	w0, #0x1                   	// #1
  401e90:	strb	w0, [x19, #528]
  401e94:	ldr	x19, [sp, #16]
  401e98:	ldp	x29, x30, [sp], #32
  401e9c:	ret
  401ea0:	b	401e20 <ferror@plt+0x710>
  401ea4:	stp	x29, x30, [sp, #-32]!
  401ea8:	mov	x29, sp
  401eac:	stp	x19, x20, [sp, #16]
  401eb0:	mov	x19, x0
  401eb4:	bl	4016a0 <__errno_location@plt>
  401eb8:	str	wzr, [x0]
  401ebc:	mov	x20, x0
  401ec0:	mov	x0, x19
  401ec4:	bl	401710 <ferror@plt>
  401ec8:	cbz	w0, 401ee4 <ferror@plt+0x7d4>
  401ecc:	ldr	w0, [x20]
  401ed0:	cmp	w0, #0x9
  401ed4:	csetm	w0, ne  // ne = any
  401ed8:	ldp	x19, x20, [sp, #16]
  401edc:	ldp	x29, x30, [sp], #32
  401ee0:	ret
  401ee4:	mov	x0, x19
  401ee8:	bl	401620 <fflush@plt>
  401eec:	cbnz	w0, 401ecc <ferror@plt+0x7bc>
  401ef0:	mov	x0, x19
  401ef4:	bl	401470 <fileno@plt>
  401ef8:	tbnz	w0, #31, 401ecc <ferror@plt+0x7bc>
  401efc:	bl	4013e0 <dup@plt>
  401f00:	tbnz	w0, #31, 401ecc <ferror@plt+0x7bc>
  401f04:	bl	401510 <close@plt>
  401f08:	cbz	w0, 401ed8 <ferror@plt+0x7c8>
  401f0c:	b	401ecc <ferror@plt+0x7bc>
  401f10:	stp	x29, x30, [sp, #-16]!
  401f14:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401f18:	mov	x29, sp
  401f1c:	ldr	x0, [x0, #512]
  401f20:	bl	401ea4 <ferror@plt+0x794>
  401f24:	cbz	w0, 401f6c <ferror@plt+0x85c>
  401f28:	bl	4016a0 <__errno_location@plt>
  401f2c:	ldr	w0, [x0]
  401f30:	cmp	w0, #0x20
  401f34:	b.eq	401f6c <ferror@plt+0x85c>  // b.none
  401f38:	adrp	x1, 403000 <ferror@plt+0x18f0>
  401f3c:	mov	w2, #0x5                   	// #5
  401f40:	add	x1, x1, #0xee8
  401f44:	cbz	w0, 401f5c <ferror@plt+0x84c>
  401f48:	mov	x0, #0x0                   	// #0
  401f4c:	bl	401650 <dcgettext@plt>
  401f50:	bl	4015a0 <warn@plt>
  401f54:	mov	w0, #0x1                   	// #1
  401f58:	bl	401380 <_exit@plt>
  401f5c:	mov	x0, #0x0                   	// #0
  401f60:	bl	401650 <dcgettext@plt>
  401f64:	bl	401640 <warnx@plt>
  401f68:	b	401f54 <ferror@plt+0x844>
  401f6c:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401f70:	ldr	x0, [x0, #496]
  401f74:	bl	401ea4 <ferror@plt+0x794>
  401f78:	cbnz	w0, 401f54 <ferror@plt+0x844>
  401f7c:	ldp	x29, x30, [sp], #16
  401f80:	ret
  401f84:	stp	x29, x30, [sp, #-32]!
  401f88:	mov	x29, sp
  401f8c:	stp	x19, x20, [sp, #16]
  401f90:	mov	x19, x0
  401f94:	cbnz	x19, 401fa4 <ferror@plt+0x894>
  401f98:	ldp	x19, x20, [sp, #16]
  401f9c:	ldp	x29, x30, [sp], #32
  401fa0:	ret
  401fa4:	ldr	x0, [x19, #128]
  401fa8:	ldr	x20, [x19, #152]
  401fac:	bl	4015d0 <free@plt>
  401fb0:	ldr	x0, [x19, #136]
  401fb4:	bl	4015d0 <free@plt>
  401fb8:	mov	x0, x19
  401fbc:	mov	x19, x20
  401fc0:	bl	4015d0 <free@plt>
  401fc4:	b	401f94 <ferror@plt+0x884>
  401fc8:	stp	x29, x30, [sp, #-16]!
  401fcc:	mov	x29, sp
  401fd0:	cbnz	x0, 401ff4 <ferror@plt+0x8e4>
  401fd4:	adrp	x3, 404000 <ferror@plt+0x28f0>
  401fd8:	adrp	x1, 403000 <ferror@plt+0x18f0>
  401fdc:	adrp	x0, 403000 <ferror@plt+0x18f0>
  401fe0:	add	x3, x3, #0x2e8
  401fe4:	add	x1, x1, #0xef4
  401fe8:	add	x0, x0, #0xf07
  401fec:	mov	w2, #0x4a                  	// #74
  401ff0:	bl	401690 <__assert_fail@plt>
  401ff4:	bl	4014f0 <strdup@plt>
  401ff8:	cbnz	x0, 40200c <ferror@plt+0x8fc>
  401ffc:	adrp	x1, 403000 <ferror@plt+0x18f0>
  402000:	mov	w0, #0x1                   	// #1
  402004:	add	x1, x1, #0xf0b
  402008:	bl	4016f0 <err@plt>
  40200c:	ldp	x29, x30, [sp], #16
  402010:	ret
  402014:	stp	x29, x30, [sp, #-32]!
  402018:	mov	x29, sp
  40201c:	str	x19, [sp, #16]
  402020:	mov	x19, x0
  402024:	bl	401480 <malloc@plt>
  402028:	cmp	x0, #0x0
  40202c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  402030:	b.eq	402048 <ferror@plt+0x938>  // b.none
  402034:	adrp	x1, 403000 <ferror@plt+0x18f0>
  402038:	mov	x2, x19
  40203c:	add	x1, x1, #0xf23
  402040:	mov	w0, #0x1                   	// #1
  402044:	bl	4016f0 <err@plt>
  402048:	ldr	x19, [sp, #16]
  40204c:	ldp	x29, x30, [sp], #32
  402050:	ret
  402054:	mov	x12, #0x1040                	// #4160
  402058:	sub	sp, sp, x12
  40205c:	mov	x2, #0x1000                	// #4096
  402060:	stp	x29, x30, [sp]
  402064:	mov	x29, sp
  402068:	stp	x21, x22, [sp, #32]
  40206c:	mov	x21, x1
  402070:	mov	x22, x0
  402074:	add	x1, sp, #0x40
  402078:	mov	x0, x21
  40207c:	stp	x19, x20, [sp, #16]
  402080:	stp	x23, x24, [sp, #48]
  402084:	bl	401410 <readlink@plt>
  402088:	cmp	x0, #0x0
  40208c:	b.gt	4020b4 <ferror@plt+0x9a4>
  402090:	mov	w2, #0x5                   	// #5
  402094:	adrp	x1, 403000 <ferror@plt+0x18f0>
  402098:	mov	x0, #0x0                   	// #0
  40209c:	add	x1, x1, #0xf3d
  4020a0:	bl	401650 <dcgettext@plt>
  4020a4:	mov	x1, x0
  4020a8:	mov	x2, x21
  4020ac:	mov	w0, #0x1                   	// #1
  4020b0:	bl	4016f0 <err@plt>
  4020b4:	mov	x19, x0
  4020b8:	ldrsb	w0, [sp, #64]
  4020bc:	cmp	w0, #0x2f
  4020c0:	b.eq	40215c <ferror@plt+0xa4c>  // b.none
  4020c4:	mov	x0, x21
  4020c8:	mov	w1, #0x2f                  	// #47
  4020cc:	bl	401520 <strrchr@plt>
  4020d0:	cbz	x0, 40215c <ferror@plt+0xa4c>
  4020d4:	sub	x2, x0, x21
  4020d8:	str	w2, [x22, #144]
  4020dc:	add	w2, w2, #0x1
  4020e0:	mov	w23, #0x1                   	// #1
  4020e4:	add	x19, x19, w2, sxtw
  4020e8:	add	x0, x19, #0x1
  4020ec:	bl	402014 <ferror@plt+0x904>
  4020f0:	ldrsb	w1, [sp, #64]
  4020f4:	mov	x20, x0
  4020f8:	str	x0, [x22, #136]
  4020fc:	cmp	w1, #0x2f
  402100:	b.eq	402164 <ferror@plt+0xa54>  // b.none
  402104:	cbz	w23, 402164 <ferror@plt+0xa54>
  402108:	ldr	w23, [x22, #144]
  40210c:	mov	x1, x21
  402110:	sxtw	x24, w23
  402114:	mov	x2, x24
  402118:	bl	401370 <memcpy@plt>
  40211c:	mov	w0, #0x2f                  	// #47
  402120:	add	x1, sp, #0x40
  402124:	strb	w0, [x20, x24]
  402128:	add	w0, w23, #0x1
  40212c:	str	w0, [x22, #144]
  402130:	sub	x2, x19, w0, sxtw
  402134:	add	x0, x20, w0, sxtw
  402138:	bl	401370 <memcpy@plt>
  40213c:	strb	wzr, [x20, x19]
  402140:	mov	x12, #0x1040                	// #4160
  402144:	ldp	x29, x30, [sp]
  402148:	ldp	x19, x20, [sp, #16]
  40214c:	ldp	x21, x22, [sp, #32]
  402150:	ldp	x23, x24, [sp, #48]
  402154:	add	sp, sp, x12
  402158:	ret
  40215c:	mov	w23, #0x0                   	// #0
  402160:	b	4020e8 <ferror@plt+0x9d8>
  402164:	mov	x2, x19
  402168:	add	x1, sp, #0x40
  40216c:	mov	x0, x20
  402170:	b	402138 <ferror@plt+0xa28>
  402174:	stp	x29, x30, [sp, #-192]!
  402178:	mov	x29, sp
  40217c:	stp	x19, x20, [sp, #16]
  402180:	stp	x21, x22, [sp, #32]
  402184:	str	x23, [sp, #48]
  402188:	cbz	x2, 402324 <ferror@plt+0xc14>
  40218c:	mov	x20, x0
  402190:	mov	x21, x1
  402194:	mov	x22, x2
  402198:	mov	w23, w3
  40219c:	mov	x1, #0xb0                  	// #176
  4021a0:	mov	x0, #0x1                   	// #1
  4021a4:	bl	4014e0 <calloc@plt>
  4021a8:	mov	x19, x0
  4021ac:	cbnz	x0, 4021c4 <ferror@plt+0xab4>
  4021b0:	adrp	x1, 403000 <ferror@plt+0x18f0>
  4021b4:	add	x1, x1, #0xf23
  4021b8:	mov	x2, #0xb0                  	// #176
  4021bc:	mov	w0, #0x1                   	// #1
  4021c0:	bl	4016f0 <err@plt>
  4021c4:	cbz	x20, 4021cc <ferror@plt+0xabc>
  4021c8:	str	x0, [x20, #152]
  4021cc:	str	w23, [x19, #160]
  4021d0:	mov	x0, x22
  4021d4:	bl	401fc8 <ferror@plt+0x8b8>
  4021d8:	str	x0, [x19, #128]
  4021dc:	mov	x1, x19
  4021e0:	mov	x0, x21
  4021e4:	bl	403eb0 <ferror@plt+0x27a0>
  4021e8:	cbz	w0, 402210 <ferror@plt+0xb00>
  4021ec:	bl	4016a0 <__errno_location@plt>
  4021f0:	ldr	w0, [x0]
  4021f4:	str	w0, [x19, #168]
  4021f8:	mov	x0, x19
  4021fc:	ldp	x19, x20, [sp, #16]
  402200:	ldp	x21, x22, [sp, #32]
  402204:	ldr	x23, [sp, #48]
  402208:	ldp	x29, x30, [sp], #192
  40220c:	ret
  402210:	ldr	w0, [x19, #16]
  402214:	and	w0, w0, #0xf000
  402218:	cmp	w0, #0xa, lsl #12
  40221c:	b.ne	40222c <ferror@plt+0xb1c>  // b.any
  402220:	mov	x1, x21
  402224:	mov	x0, x19
  402228:	bl	402054 <ferror@plt+0x944>
  40222c:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402230:	add	x23, x0, #0x218
  402234:	mov	x22, x0
  402238:	ldr	w1, [x0, #536]
  40223c:	tbz	w1, #4, 402258 <ferror@plt+0xb48>
  402240:	ldr	w1, [x19, #24]
  402244:	ldr	x0, [x23, #8]
  402248:	bl	403d68 <ferror@plt+0x2658>
  40224c:	ldr	w1, [x19, #28]
  402250:	ldr	x0, [x23, #16]
  402254:	bl	403db8 <ferror@plt+0x26a8>
  402258:	ldr	w0, [x22, #536]
  40225c:	tbz	w0, #3, 4021f8 <ferror@plt+0xae8>
  402260:	ldr	w0, [x19, #16]
  402264:	and	w0, w0, #0xf000
  402268:	cmp	w0, #0x4, lsl #12
  40226c:	b.ne	4021f8 <ferror@plt+0xae8>  // b.any
  402270:	cbz	x20, 40228c <ferror@plt+0xb7c>
  402274:	ldr	w0, [x20, #16]
  402278:	and	w0, w0, #0xf000
  40227c:	cmp	w0, #0x4, lsl #12
  402280:	b.eq	4022f8 <ferror@plt+0xbe8>  // b.none
  402284:	cmp	w0, #0xa, lsl #12
  402288:	b.ne	4021f8 <ferror@plt+0xae8>  // b.any
  40228c:	mov	x0, x21
  402290:	bl	4013a0 <strlen@plt>
  402294:	mov	x22, x0
  402298:	add	x0, x0, #0x4
  40229c:	bl	402014 <ferror@plt+0x904>
  4022a0:	mov	x20, x0
  4022a4:	mov	x1, x21
  4022a8:	mov	x2, x22
  4022ac:	bl	401370 <memcpy@plt>
  4022b0:	mov	w0, #0x2e2f                	// #11823
  4022b4:	add	x1, sp, #0x40
  4022b8:	movk	w0, #0x2e, lsl #16
  4022bc:	str	w0, [x20, x22]
  4022c0:	mov	x0, x20
  4022c4:	bl	403ea0 <ferror@plt+0x2790>
  4022c8:	cbz	w0, 4022ec <ferror@plt+0xbdc>
  4022cc:	mov	w2, #0x5                   	// #5
  4022d0:	adrp	x1, 403000 <ferror@plt+0x18f0>
  4022d4:	mov	x0, #0x0                   	// #0
  4022d8:	add	x1, x1, #0xf58
  4022dc:	bl	401650 <dcgettext@plt>
  4022e0:	mov	x1, x0
  4022e4:	mov	x2, x20
  4022e8:	b	4021bc <ferror@plt+0xaac>
  4022ec:	mov	x0, x20
  4022f0:	add	x20, sp, #0x40
  4022f4:	bl	4015d0 <free@plt>
  4022f8:	ldr	x0, [x19]
  4022fc:	ldr	x1, [x20]
  402300:	cmp	x1, x0
  402304:	b.ne	402318 <ferror@plt+0xc08>  // b.any
  402308:	ldr	x0, [x19, #8]
  40230c:	ldr	x1, [x20, #8]
  402310:	cmp	x1, x0
  402314:	b.ne	4021f8 <ferror@plt+0xae8>  // b.any
  402318:	mov	w0, #0x1                   	// #1
  40231c:	str	w0, [x19, #164]
  402320:	b	4021f8 <ferror@plt+0xae8>
  402324:	mov	x19, #0x0                   	// #0
  402328:	b	4021f8 <ferror@plt+0xae8>
  40232c:	stp	x29, x30, [sp, #-80]!
  402330:	mov	x29, sp
  402334:	stp	x19, x20, [sp, #16]
  402338:	mov	x20, x1
  40233c:	stp	x21, x22, [sp, #32]
  402340:	stp	x23, x24, [sp, #48]
  402344:	stp	x25, x26, [sp, #64]
  402348:	cbz	x1, 402400 <ferror@plt+0xcf0>
  40234c:	mov	x19, x0
  402350:	mov	w23, w2
  402354:	mov	x25, x3
  402358:	cbz	x0, 40241c <ferror@plt+0xd0c>
  40235c:	ldr	w24, [x0, #160]
  402360:	add	w24, w24, #0x1
  402364:	mov	x0, x20
  402368:	bl	401fc8 <ferror@plt+0x8b8>
  40236c:	mov	x22, x0
  402370:	add	x21, x0, w23, sxtw
  402374:	ldrsb	w0, [x0, w23, sxtw]
  402378:	cmp	w0, #0x2f
  40237c:	b.ne	402424 <ferror@plt+0xd14>  // b.any
  402380:	ldrsb	w0, [x21, #1]!
  402384:	cmp	w0, #0x2f
  402388:	b.eq	402380 <ferror@plt+0xc70>  // b.none
  40238c:	adrp	x2, 403000 <ferror@plt+0x18f0>
  402390:	add	x2, x2, #0xf6a
  402394:	mov	x0, x19
  402398:	mov	w3, w24
  40239c:	mov	x1, x2
  4023a0:	bl	402174 <ferror@plt+0xa64>
  4023a4:	mov	x19, x0
  4023a8:	mov	x20, x0
  4023ac:	mov	w26, #0x2f                  	// #47
  4023b0:	ldrsb	w0, [x21]
  4023b4:	cbz	w0, 402450 <ferror@plt+0xd40>
  4023b8:	mov	x0, x21
  4023bc:	mov	w1, #0x2f                  	// #47
  4023c0:	bl	401610 <strchr@plt>
  4023c4:	mov	x23, x0
  4023c8:	cbz	x0, 4023d0 <ferror@plt+0xcc0>
  4023cc:	strb	wzr, [x0]
  4023d0:	mov	x0, x19
  4023d4:	mov	w3, w24
  4023d8:	mov	x2, x21
  4023dc:	mov	x1, x22
  4023e0:	bl	402174 <ferror@plt+0xa64>
  4023e4:	mov	x19, x0
  4023e8:	cmp	x20, #0x0
  4023ec:	csel	x20, x20, x0, ne  // ne = any
  4023f0:	cbnz	x23, 40242c <ferror@plt+0xd1c>
  4023f4:	cbnz	x25, 402448 <ferror@plt+0xd38>
  4023f8:	mov	x0, x22
  4023fc:	bl	4015d0 <free@plt>
  402400:	mov	x0, x20
  402404:	ldp	x19, x20, [sp, #16]
  402408:	ldp	x21, x22, [sp, #32]
  40240c:	ldp	x23, x24, [sp, #48]
  402410:	ldp	x25, x26, [sp, #64]
  402414:	ldp	x29, x30, [sp], #80
  402418:	ret
  40241c:	mov	w24, #0x0                   	// #0
  402420:	b	402364 <ferror@plt+0xc54>
  402424:	mov	x20, #0x0                   	// #0
  402428:	b	4023ac <ferror@plt+0xc9c>
  40242c:	mov	x21, x23
  402430:	strb	w26, [x21], #1
  402434:	ldrsb	w0, [x21]
  402438:	cmp	w0, #0x2f
  40243c:	b.ne	4023b0 <ferror@plt+0xca0>  // b.any
  402440:	add	x21, x21, #0x1
  402444:	b	402434 <ferror@plt+0xd24>
  402448:	str	x19, [x25]
  40244c:	b	4023f8 <ferror@plt+0xce8>
  402450:	cmp	x20, #0x0
  402454:	csel	x20, x20, x19, ne  // ne = any
  402458:	b	4023f4 <ferror@plt+0xce4>
  40245c:	str	xzr, [x1]
  402460:	cbz	x0, 402498 <ferror@plt+0xd88>
  402464:	ldrsb	w2, [x0]
  402468:	cmp	w2, #0x2f
  40246c:	b.ne	4024b8 <ferror@plt+0xda8>  // b.any
  402470:	ldrsb	w2, [x0, #1]
  402474:	cmp	w2, #0x2f
  402478:	b.eq	40249c <ferror@plt+0xd8c>  // b.none
  40247c:	mov	x2, #0x1                   	// #1
  402480:	str	x2, [x1]
  402484:	add	x2, x0, x2
  402488:	ldrsb	w3, [x2]
  40248c:	cmp	w3, #0x2f
  402490:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402494:	b.ne	4024a4 <ferror@plt+0xd94>  // b.any
  402498:	ret
  40249c:	add	x0, x0, #0x1
  4024a0:	b	402460 <ferror@plt+0xd50>
  4024a4:	ldr	x3, [x1]
  4024a8:	add	x2, x2, #0x1
  4024ac:	add	x3, x3, #0x1
  4024b0:	str	x3, [x1]
  4024b4:	b	402488 <ferror@plt+0xd78>
  4024b8:	cbnz	w2, 40247c <ferror@plt+0xd6c>
  4024bc:	mov	x0, #0x0                   	// #0
  4024c0:	b	402498 <ferror@plt+0xd88>
  4024c4:	stp	x29, x30, [sp, #-64]!
  4024c8:	mov	x29, sp
  4024cc:	stp	x21, x22, [sp, #32]
  4024d0:	mov	x22, x0
  4024d4:	str	x23, [sp, #48]
  4024d8:	mov	x23, x1
  4024dc:	stp	x19, x20, [sp, #16]
  4024e0:	mov	x20, #0x0                   	// #0
  4024e4:	mov	w19, #0x0                   	// #0
  4024e8:	ldrsb	w1, [x22, x20]
  4024ec:	mov	w21, w20
  4024f0:	cbz	w1, 40250c <ferror@plt+0xdfc>
  4024f4:	cbnz	w19, 402528 <ferror@plt+0xe18>
  4024f8:	cmp	w1, #0x5c
  4024fc:	b.eq	402534 <ferror@plt+0xe24>  // b.none
  402500:	mov	x0, x23
  402504:	bl	401610 <strchr@plt>
  402508:	cbz	x0, 40252c <ferror@plt+0xe1c>
  40250c:	sub	w0, w21, w19
  402510:	ldp	x19, x20, [sp, #16]
  402514:	sxtw	x0, w0
  402518:	ldp	x21, x22, [sp, #32]
  40251c:	ldr	x23, [sp, #48]
  402520:	ldp	x29, x30, [sp], #64
  402524:	ret
  402528:	mov	w19, #0x0                   	// #0
  40252c:	add	x20, x20, #0x1
  402530:	b	4024e8 <ferror@plt+0xdd8>
  402534:	mov	w19, #0x1                   	// #1
  402538:	b	40252c <ferror@plt+0xe1c>
  40253c:	stp	x29, x30, [sp, #-16]!
  402540:	mov	x3, x0
  402544:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402548:	mov	x29, sp
  40254c:	ldr	w0, [x0, #488]
  402550:	mov	x2, x1
  402554:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402558:	add	x1, x1, #0x410
  40255c:	bl	4016f0 <err@plt>
  402560:	stp	x29, x30, [sp, #-64]!
  402564:	mov	x29, sp
  402568:	stp	x19, x20, [sp, #16]
  40256c:	mov	x19, x0
  402570:	mov	x20, x1
  402574:	stp	x21, x22, [sp, #32]
  402578:	mov	w22, w2
  40257c:	str	xzr, [sp, #56]
  402580:	bl	4016a0 <__errno_location@plt>
  402584:	str	wzr, [x0]
  402588:	cbz	x19, 4025c8 <ferror@plt+0xeb8>
  40258c:	mov	x21, x0
  402590:	ldrsb	w0, [x19]
  402594:	cbz	w0, 4025c8 <ferror@plt+0xeb8>
  402598:	add	x1, sp, #0x38
  40259c:	mov	w2, w22
  4025a0:	mov	x0, x19
  4025a4:	bl	401540 <strtoumax@plt>
  4025a8:	ldr	w1, [x21]
  4025ac:	cbnz	w1, 4025e4 <ferror@plt+0xed4>
  4025b0:	ldr	x1, [sp, #56]
  4025b4:	cmp	x1, x19
  4025b8:	b.eq	4025c8 <ferror@plt+0xeb8>  // b.none
  4025bc:	cbz	x1, 4025f8 <ferror@plt+0xee8>
  4025c0:	ldrsb	w1, [x1]
  4025c4:	cbz	w1, 4025f8 <ferror@plt+0xee8>
  4025c8:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4025cc:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4025d0:	mov	x3, x19
  4025d4:	mov	x2, x20
  4025d8:	ldr	w0, [x0, #488]
  4025dc:	add	x1, x1, #0x410
  4025e0:	bl	401660 <errx@plt>
  4025e4:	cmp	w1, #0x22
  4025e8:	b.ne	4025c8 <ferror@plt+0xeb8>  // b.any
  4025ec:	mov	x1, x20
  4025f0:	mov	x0, x19
  4025f4:	bl	40253c <ferror@plt+0xe2c>
  4025f8:	ldp	x19, x20, [sp, #16]
  4025fc:	ldp	x21, x22, [sp, #32]
  402600:	ldp	x29, x30, [sp], #64
  402604:	ret
  402608:	stp	x29, x30, [sp, #-32]!
  40260c:	mov	x29, sp
  402610:	stp	x19, x20, [sp, #16]
  402614:	mov	x19, x1
  402618:	mov	x20, x0
  40261c:	bl	4016a0 <__errno_location@plt>
  402620:	mov	w1, #0x22                  	// #34
  402624:	str	w1, [x0]
  402628:	adrp	x0, 416000 <ferror@plt+0x148f0>
  40262c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402630:	mov	x3, x20
  402634:	mov	x2, x19
  402638:	ldr	w0, [x0, #488]
  40263c:	add	x1, x1, #0x410
  402640:	bl	4016f0 <err@plt>
  402644:	stp	x29, x30, [sp, #-32]!
  402648:	mov	x29, sp
  40264c:	stp	x19, x20, [sp, #16]
  402650:	mov	x20, x1
  402654:	mov	x19, x0
  402658:	bl	402560 <ferror@plt+0xe50>
  40265c:	mov	x1, #0xffffffff            	// #4294967295
  402660:	cmp	x0, x1
  402664:	b.ls	402674 <ferror@plt+0xf64>  // b.plast
  402668:	mov	x1, x20
  40266c:	mov	x0, x19
  402670:	bl	402608 <ferror@plt+0xef8>
  402674:	ldp	x19, x20, [sp, #16]
  402678:	ldp	x29, x30, [sp], #32
  40267c:	ret
  402680:	adrp	x1, 416000 <ferror@plt+0x148f0>
  402684:	str	w0, [x1, #488]
  402688:	ret
  40268c:	stp	x29, x30, [sp, #-112]!
  402690:	mov	x29, sp
  402694:	stp	x19, x20, [sp, #16]
  402698:	stp	x21, x22, [sp, #32]
  40269c:	stp	x23, x24, [sp, #48]
  4026a0:	stp	x25, x26, [sp, #64]
  4026a4:	stp	x27, x28, [sp, #80]
  4026a8:	str	xzr, [x1]
  4026ac:	cbnz	x0, 4026c4 <ferror@plt+0xfb4>
  4026b0:	mov	w23, #0xffffffea            	// #-22
  4026b4:	bl	4016a0 <__errno_location@plt>
  4026b8:	neg	w1, w23
  4026bc:	str	w1, [x0]
  4026c0:	b	4029b4 <ferror@plt+0x12a4>
  4026c4:	mov	x21, x0
  4026c8:	ldrsb	w0, [x0]
  4026cc:	cbz	w0, 4026b0 <ferror@plt+0xfa0>
  4026d0:	mov	x20, x1
  4026d4:	mov	x22, x2
  4026d8:	bl	4015b0 <__ctype_b_loc@plt>
  4026dc:	mov	x26, x0
  4026e0:	mov	x0, x21
  4026e4:	ldr	x3, [x26]
  4026e8:	ldrb	w2, [x0]
  4026ec:	ldrsb	w1, [x0]
  4026f0:	ldrh	w2, [x3, x2, lsl #1]
  4026f4:	tbnz	w2, #13, 402754 <ferror@plt+0x1044>
  4026f8:	cmp	w1, #0x2d
  4026fc:	b.eq	4026b0 <ferror@plt+0xfa0>  // b.none
  402700:	bl	4016a0 <__errno_location@plt>
  402704:	mov	x25, x0
  402708:	add	x1, sp, #0x68
  40270c:	mov	x0, x21
  402710:	mov	w2, #0x0                   	// #0
  402714:	str	xzr, [sp, #104]
  402718:	str	wzr, [x25]
  40271c:	bl	401540 <strtoumax@plt>
  402720:	ldr	w23, [x25]
  402724:	ldr	x27, [sp, #104]
  402728:	mov	x19, x0
  40272c:	cmp	x27, x21
  402730:	b.eq	402744 <ferror@plt+0x1034>  // b.none
  402734:	cbz	w23, 40275c <ferror@plt+0x104c>
  402738:	sub	x0, x0, #0x1
  40273c:	cmn	x0, #0x3
  402740:	b.ls	40275c <ferror@plt+0x104c>  // b.plast
  402744:	cbz	w23, 4026b0 <ferror@plt+0xfa0>
  402748:	neg	w23, w23
  40274c:	tbnz	w23, #31, 4026b4 <ferror@plt+0xfa4>
  402750:	b	4029b4 <ferror@plt+0x12a4>
  402754:	add	x0, x0, #0x1
  402758:	b	4026e8 <ferror@plt+0xfd8>
  40275c:	cbz	x27, 4029ac <ferror@plt+0x129c>
  402760:	ldrsb	w0, [x27]
  402764:	cbz	w0, 4029ac <ferror@plt+0x129c>
  402768:	mov	w21, #0x0                   	// #0
  40276c:	mov	x24, #0x0                   	// #0
  402770:	ldrsb	w0, [x27, #1]
  402774:	cmp	w0, #0x69
  402778:	b.ne	402848 <ferror@plt+0x1138>  // b.any
  40277c:	ldrsb	w0, [x27, #2]
  402780:	and	w0, w0, #0xffffffdf
  402784:	cmp	w0, #0x42
  402788:	b.ne	402794 <ferror@plt+0x1084>  // b.any
  40278c:	ldrsb	w0, [x27, #3]
  402790:	cbz	w0, 402954 <ferror@plt+0x1244>
  402794:	bl	401460 <localeconv@plt>
  402798:	mov	x28, x0
  40279c:	cbz	x0, 402930 <ferror@plt+0x1220>
  4027a0:	ldr	x28, [x0]
  4027a4:	cbz	x28, 402930 <ferror@plt+0x1220>
  4027a8:	mov	x0, x28
  4027ac:	bl	4013a0 <strlen@plt>
  4027b0:	mov	x23, x0
  4027b4:	cbnz	x24, 4026b0 <ferror@plt+0xfa0>
  4027b8:	ldrsb	w0, [x27]
  4027bc:	cbz	w0, 4026b0 <ferror@plt+0xfa0>
  4027c0:	cbz	x28, 4026b0 <ferror@plt+0xfa0>
  4027c4:	mov	x2, x23
  4027c8:	mov	x1, x27
  4027cc:	mov	x0, x28
  4027d0:	bl	4014a0 <strncmp@plt>
  4027d4:	cbnz	w0, 4026b0 <ferror@plt+0xfa0>
  4027d8:	add	x23, x27, x23
  4027dc:	sub	w1, w21, w23
  4027e0:	ldrsb	w0, [x23]
  4027e4:	add	w21, w1, w23
  4027e8:	cmp	w0, #0x30
  4027ec:	b.eq	402938 <ferror@plt+0x1228>  // b.none
  4027f0:	ldr	x1, [x26]
  4027f4:	ldrh	w0, [x1, w0, sxtw #1]
  4027f8:	tbz	w0, #11, 402940 <ferror@plt+0x1230>
  4027fc:	str	wzr, [x25]
  402800:	mov	x0, x23
  402804:	add	x1, sp, #0x68
  402808:	mov	w2, #0x0                   	// #0
  40280c:	str	xzr, [sp, #104]
  402810:	bl	401540 <strtoumax@plt>
  402814:	mov	x24, x0
  402818:	ldr	x0, [sp, #104]
  40281c:	cmp	x0, x23
  402820:	ldr	w23, [x25]
  402824:	b.eq	402744 <ferror@plt+0x1034>  // b.none
  402828:	cbz	w23, 40294c <ferror@plt+0x123c>
  40282c:	sub	x1, x24, #0x1
  402830:	cmn	x1, #0x3
  402834:	b.hi	402744 <ferror@plt+0x1034>  // b.pmore
  402838:	cbz	x0, 4026b0 <ferror@plt+0xfa0>
  40283c:	ldrsb	w0, [x0]
  402840:	cbnz	w0, 402944 <ferror@plt+0x1234>
  402844:	b	4026b0 <ferror@plt+0xfa0>
  402848:	and	w1, w0, #0xffffffdf
  40284c:	cmp	w1, #0x42
  402850:	b.ne	402790 <ferror@plt+0x1080>  // b.any
  402854:	ldrsb	w0, [x27, #2]
  402858:	cbnz	w0, 402794 <ferror@plt+0x1084>
  40285c:	mov	w25, #0x3e8                 	// #1000
  402860:	adrp	x3, 404000 <ferror@plt+0x28f0>
  402864:	ldrsb	w26, [x27]
  402868:	add	x23, x3, #0x419
  40286c:	mov	w1, w26
  402870:	mov	x0, x23
  402874:	bl	401610 <strchr@plt>
  402878:	mov	x3, x0
  40287c:	cbz	x0, 40295c <ferror@plt+0x124c>
  402880:	sub	x3, x3, x23
  402884:	sxtw	x4, w25
  402888:	add	w3, w3, #0x1
  40288c:	mov	w1, w3
  402890:	mov	w0, w3
  402894:	cbnz	w0, 40297c <ferror@plt+0x126c>
  402898:	mov	w23, #0x0                   	// #0
  40289c:	cbz	x22, 4028a4 <ferror@plt+0x1194>
  4028a0:	str	w3, [x22]
  4028a4:	cmp	x24, #0x0
  4028a8:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4028ac:	b.eq	402928 <ferror@plt+0x1218>  // b.none
  4028b0:	sxtw	x0, w25
  4028b4:	mov	x2, #0x1                   	// #1
  4028b8:	umulh	x3, x2, x0
  4028bc:	sub	w1, w1, #0x1
  4028c0:	cbnz	x3, 4028cc <ferror@plt+0x11bc>
  4028c4:	mul	x2, x2, x0
  4028c8:	cbnz	w1, 4028b8 <ferror@plt+0x11a8>
  4028cc:	mov	x0, #0xa                   	// #10
  4028d0:	mov	x1, x0
  4028d4:	cmp	x24, x0
  4028d8:	b.hi	402998 <ferror@plt+0x1288>  // b.pmore
  4028dc:	mov	w1, #0x0                   	// #0
  4028e0:	mov	x3, #0xa                   	// #10
  4028e4:	cmp	w21, w1
  4028e8:	b.ne	4029a0 <ferror@plt+0x1290>  // b.any
  4028ec:	mov	x3, #0x1                   	// #1
  4028f0:	mov	x4, #0xa                   	// #10
  4028f4:	udiv	x1, x24, x4
  4028f8:	mov	x6, x24
  4028fc:	msub	x5, x1, x4, x24
  402900:	mov	x24, x1
  402904:	mov	x1, x3
  402908:	mul	x3, x3, x4
  40290c:	cbz	x5, 402920 <ferror@plt+0x1210>
  402910:	udiv	x1, x0, x1
  402914:	udiv	x1, x1, x5
  402918:	udiv	x1, x2, x1
  40291c:	add	x19, x19, x1
  402920:	cmp	x6, #0x9
  402924:	b.hi	4028f4 <ferror@plt+0x11e4>  // b.pmore
  402928:	str	x19, [x20]
  40292c:	b	40274c <ferror@plt+0x103c>
  402930:	mov	x23, #0x0                   	// #0
  402934:	b	4027b4 <ferror@plt+0x10a4>
  402938:	add	x23, x23, #0x1
  40293c:	b	4027e0 <ferror@plt+0x10d0>
  402940:	str	x23, [sp, #104]
  402944:	ldr	x27, [sp, #104]
  402948:	b	402770 <ferror@plt+0x1060>
  40294c:	cbnz	x24, 402838 <ferror@plt+0x1128>
  402950:	b	402944 <ferror@plt+0x1234>
  402954:	mov	w25, #0x400                 	// #1024
  402958:	b	402860 <ferror@plt+0x1150>
  40295c:	adrp	x3, 404000 <ferror@plt+0x28f0>
  402960:	add	x23, x3, #0x422
  402964:	mov	w1, w26
  402968:	mov	x0, x23
  40296c:	bl	401610 <strchr@plt>
  402970:	mov	x3, x0
  402974:	cbnz	x0, 402880 <ferror@plt+0x1170>
  402978:	b	4026b0 <ferror@plt+0xfa0>
  40297c:	umulh	x2, x19, x4
  402980:	sub	w0, w0, #0x1
  402984:	cbnz	x2, 402990 <ferror@plt+0x1280>
  402988:	mul	x19, x19, x4
  40298c:	b	402894 <ferror@plt+0x1184>
  402990:	mov	w23, #0xffffffde            	// #-34
  402994:	b	40289c <ferror@plt+0x118c>
  402998:	mul	x0, x0, x1
  40299c:	b	4028d4 <ferror@plt+0x11c4>
  4029a0:	mul	x0, x0, x3
  4029a4:	add	w1, w1, #0x1
  4029a8:	b	4028e4 <ferror@plt+0x11d4>
  4029ac:	mov	w23, #0x0                   	// #0
  4029b0:	str	x19, [x20]
  4029b4:	mov	w0, w23
  4029b8:	ldp	x19, x20, [sp, #16]
  4029bc:	ldp	x21, x22, [sp, #32]
  4029c0:	ldp	x23, x24, [sp, #48]
  4029c4:	ldp	x25, x26, [sp, #64]
  4029c8:	ldp	x27, x28, [sp, #80]
  4029cc:	ldp	x29, x30, [sp], #112
  4029d0:	ret
  4029d4:	mov	x2, #0x0                   	// #0
  4029d8:	b	40268c <ferror@plt+0xf7c>
  4029dc:	stp	x29, x30, [sp, #-48]!
  4029e0:	mov	x29, sp
  4029e4:	stp	x19, x20, [sp, #16]
  4029e8:	mov	x20, x1
  4029ec:	mov	x19, x0
  4029f0:	stp	x21, x22, [sp, #32]
  4029f4:	mov	x21, x0
  4029f8:	cbz	x19, 402a54 <ferror@plt+0x1344>
  4029fc:	ldrsb	w22, [x19]
  402a00:	cbnz	w22, 402a30 <ferror@plt+0x1320>
  402a04:	cbnz	x20, 402a58 <ferror@plt+0x1348>
  402a08:	cmp	x19, #0x0
  402a0c:	ccmp	x21, x19, #0x2, ne  // ne = any
  402a10:	b.cs	402a1c <ferror@plt+0x130c>  // b.hs, b.nlast
  402a14:	ldrsb	w0, [x19]
  402a18:	cbz	w0, 402a4c <ferror@plt+0x133c>
  402a1c:	mov	w0, #0x0                   	// #0
  402a20:	ldp	x19, x20, [sp, #16]
  402a24:	ldp	x21, x22, [sp, #32]
  402a28:	ldp	x29, x30, [sp], #48
  402a2c:	ret
  402a30:	bl	4015b0 <__ctype_b_loc@plt>
  402a34:	ubfiz	x22, x22, #1, #8
  402a38:	ldr	x0, [x0]
  402a3c:	ldrh	w0, [x0, x22]
  402a40:	tbz	w0, #11, 402a04 <ferror@plt+0x12f4>
  402a44:	add	x19, x19, #0x1
  402a48:	b	4029f8 <ferror@plt+0x12e8>
  402a4c:	mov	w0, #0x1                   	// #1
  402a50:	b	402a20 <ferror@plt+0x1310>
  402a54:	cbz	x20, 402a1c <ferror@plt+0x130c>
  402a58:	str	x19, [x20]
  402a5c:	b	402a08 <ferror@plt+0x12f8>
  402a60:	stp	x29, x30, [sp, #-48]!
  402a64:	mov	x29, sp
  402a68:	stp	x19, x20, [sp, #16]
  402a6c:	mov	x20, x1
  402a70:	mov	x19, x0
  402a74:	stp	x21, x22, [sp, #32]
  402a78:	mov	x21, x0
  402a7c:	cbz	x19, 402ad8 <ferror@plt+0x13c8>
  402a80:	ldrsb	w22, [x19]
  402a84:	cbnz	w22, 402ab4 <ferror@plt+0x13a4>
  402a88:	cbnz	x20, 402adc <ferror@plt+0x13cc>
  402a8c:	cmp	x19, #0x0
  402a90:	ccmp	x21, x19, #0x2, ne  // ne = any
  402a94:	b.cs	402aa0 <ferror@plt+0x1390>  // b.hs, b.nlast
  402a98:	ldrsb	w0, [x19]
  402a9c:	cbz	w0, 402ad0 <ferror@plt+0x13c0>
  402aa0:	mov	w0, #0x0                   	// #0
  402aa4:	ldp	x19, x20, [sp, #16]
  402aa8:	ldp	x21, x22, [sp, #32]
  402aac:	ldp	x29, x30, [sp], #48
  402ab0:	ret
  402ab4:	bl	4015b0 <__ctype_b_loc@plt>
  402ab8:	ubfiz	x22, x22, #1, #8
  402abc:	ldr	x0, [x0]
  402ac0:	ldrh	w0, [x0, x22]
  402ac4:	tbz	w0, #12, 402a88 <ferror@plt+0x1378>
  402ac8:	add	x19, x19, #0x1
  402acc:	b	402a7c <ferror@plt+0x136c>
  402ad0:	mov	w0, #0x1                   	// #1
  402ad4:	b	402aa4 <ferror@plt+0x1394>
  402ad8:	cbz	x20, 402aa0 <ferror@plt+0x1390>
  402adc:	str	x19, [x20]
  402ae0:	b	402a8c <ferror@plt+0x137c>
  402ae4:	stp	x29, x30, [sp, #-128]!
  402ae8:	mov	x29, sp
  402aec:	stp	x19, x20, [sp, #16]
  402af0:	mov	x19, x0
  402af4:	add	x0, sp, #0x80
  402af8:	mov	x20, x1
  402afc:	stp	x0, x0, [sp, #48]
  402b00:	add	x0, sp, #0x50
  402b04:	str	x21, [sp, #32]
  402b08:	str	x0, [sp, #64]
  402b0c:	mov	w0, #0xffffffd0            	// #-48
  402b10:	str	w0, [sp, #72]
  402b14:	str	wzr, [sp, #76]
  402b18:	stp	x2, x3, [sp, #80]
  402b1c:	stp	x4, x5, [sp, #96]
  402b20:	stp	x6, x7, [sp, #112]
  402b24:	ldr	w1, [sp, #72]
  402b28:	ldr	x0, [sp, #48]
  402b2c:	tbnz	w1, #31, 402b90 <ferror@plt+0x1480>
  402b30:	add	x1, x0, #0xf
  402b34:	and	x1, x1, #0xfffffffffffffff8
  402b38:	str	x1, [sp, #48]
  402b3c:	ldr	x1, [x0]
  402b40:	cbz	x1, 402bc8 <ferror@plt+0x14b8>
  402b44:	ldr	w2, [sp, #72]
  402b48:	ldr	x0, [sp, #48]
  402b4c:	tbnz	w2, #31, 402bac <ferror@plt+0x149c>
  402b50:	add	x2, x0, #0xf
  402b54:	and	x2, x2, #0xfffffffffffffff8
  402b58:	str	x2, [sp, #48]
  402b5c:	ldr	x21, [x0]
  402b60:	cbz	x21, 402bc8 <ferror@plt+0x14b8>
  402b64:	mov	x0, x19
  402b68:	bl	401580 <strcmp@plt>
  402b6c:	cbz	w0, 402be4 <ferror@plt+0x14d4>
  402b70:	mov	x1, x21
  402b74:	mov	x0, x19
  402b78:	bl	401580 <strcmp@plt>
  402b7c:	cbnz	w0, 402b24 <ferror@plt+0x1414>
  402b80:	ldp	x19, x20, [sp, #16]
  402b84:	ldr	x21, [sp, #32]
  402b88:	ldp	x29, x30, [sp], #128
  402b8c:	ret
  402b90:	add	w2, w1, #0x8
  402b94:	str	w2, [sp, #72]
  402b98:	cmp	w2, #0x0
  402b9c:	b.gt	402b30 <ferror@plt+0x1420>
  402ba0:	add	x0, sp, #0x80
  402ba4:	add	x0, x0, w1, sxtw
  402ba8:	b	402b3c <ferror@plt+0x142c>
  402bac:	add	w3, w2, #0x8
  402bb0:	str	w3, [sp, #72]
  402bb4:	cmp	w3, #0x0
  402bb8:	b.gt	402b50 <ferror@plt+0x1440>
  402bbc:	add	x0, sp, #0x80
  402bc0:	add	x0, x0, w2, sxtw
  402bc4:	b	402b5c <ferror@plt+0x144c>
  402bc8:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402bcc:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402bd0:	mov	x3, x19
  402bd4:	mov	x2, x20
  402bd8:	ldr	w0, [x0, #488]
  402bdc:	add	x1, x1, #0x410
  402be0:	bl	401660 <errx@plt>
  402be4:	mov	w0, #0x1                   	// #1
  402be8:	b	402b80 <ferror@plt+0x1470>
  402bec:	add	x1, x0, x1
  402bf0:	sxtb	w2, w2
  402bf4:	cmp	x0, x1
  402bf8:	b.eq	402c04 <ferror@plt+0x14f4>  // b.none
  402bfc:	ldrsb	w3, [x0]
  402c00:	cbnz	w3, 402c0c <ferror@plt+0x14fc>
  402c04:	mov	x0, #0x0                   	// #0
  402c08:	ret
  402c0c:	cmp	w2, w3
  402c10:	b.eq	402c08 <ferror@plt+0x14f8>  // b.none
  402c14:	add	x0, x0, #0x1
  402c18:	b	402bf4 <ferror@plt+0x14e4>
  402c1c:	stp	x29, x30, [sp, #-32]!
  402c20:	mov	w2, #0xa                   	// #10
  402c24:	mov	x29, sp
  402c28:	stp	x19, x20, [sp, #16]
  402c2c:	mov	x20, x1
  402c30:	mov	x19, x0
  402c34:	bl	402644 <ferror@plt+0xf34>
  402c38:	mov	w1, #0xffff                	// #65535
  402c3c:	cmp	w0, w1
  402c40:	b.ls	402c50 <ferror@plt+0x1540>  // b.plast
  402c44:	mov	x1, x20
  402c48:	mov	x0, x19
  402c4c:	bl	402608 <ferror@plt+0xef8>
  402c50:	ldp	x19, x20, [sp, #16]
  402c54:	ldp	x29, x30, [sp], #32
  402c58:	ret
  402c5c:	stp	x29, x30, [sp, #-32]!
  402c60:	mov	w2, #0x10                  	// #16
  402c64:	mov	x29, sp
  402c68:	stp	x19, x20, [sp, #16]
  402c6c:	mov	x20, x1
  402c70:	mov	x19, x0
  402c74:	bl	402644 <ferror@plt+0xf34>
  402c78:	mov	w1, #0xffff                	// #65535
  402c7c:	cmp	w0, w1
  402c80:	b.ls	402c90 <ferror@plt+0x1580>  // b.plast
  402c84:	mov	x1, x20
  402c88:	mov	x0, x19
  402c8c:	bl	402608 <ferror@plt+0xef8>
  402c90:	ldp	x19, x20, [sp, #16]
  402c94:	ldp	x29, x30, [sp], #32
  402c98:	ret
  402c9c:	mov	w2, #0xa                   	// #10
  402ca0:	b	402644 <ferror@plt+0xf34>
  402ca4:	mov	w2, #0x10                  	// #16
  402ca8:	b	402644 <ferror@plt+0xf34>
  402cac:	stp	x29, x30, [sp, #-64]!
  402cb0:	mov	x29, sp
  402cb4:	stp	x19, x20, [sp, #16]
  402cb8:	mov	x19, x0
  402cbc:	mov	x20, x1
  402cc0:	str	x21, [sp, #32]
  402cc4:	str	xzr, [sp, #56]
  402cc8:	bl	4016a0 <__errno_location@plt>
  402ccc:	str	wzr, [x0]
  402cd0:	cbz	x19, 402d10 <ferror@plt+0x1600>
  402cd4:	mov	x21, x0
  402cd8:	ldrsb	w0, [x19]
  402cdc:	cbz	w0, 402d10 <ferror@plt+0x1600>
  402ce0:	add	x1, sp, #0x38
  402ce4:	mov	x0, x19
  402ce8:	mov	w2, #0xa                   	// #10
  402cec:	bl	4013f0 <strtoimax@plt>
  402cf0:	ldr	w1, [x21]
  402cf4:	cbnz	w1, 402d2c <ferror@plt+0x161c>
  402cf8:	ldr	x1, [sp, #56]
  402cfc:	cmp	x1, x19
  402d00:	b.eq	402d10 <ferror@plt+0x1600>  // b.none
  402d04:	cbz	x1, 402d40 <ferror@plt+0x1630>
  402d08:	ldrsb	w1, [x1]
  402d0c:	cbz	w1, 402d40 <ferror@plt+0x1630>
  402d10:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402d14:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402d18:	mov	x3, x19
  402d1c:	mov	x2, x20
  402d20:	ldr	w0, [x0, #488]
  402d24:	add	x1, x1, #0x410
  402d28:	bl	401660 <errx@plt>
  402d2c:	cmp	w1, #0x22
  402d30:	b.ne	402d10 <ferror@plt+0x1600>  // b.any
  402d34:	mov	x1, x20
  402d38:	mov	x0, x19
  402d3c:	bl	40253c <ferror@plt+0xe2c>
  402d40:	ldp	x19, x20, [sp, #16]
  402d44:	ldr	x21, [sp, #32]
  402d48:	ldp	x29, x30, [sp], #64
  402d4c:	ret
  402d50:	stp	x29, x30, [sp, #-32]!
  402d54:	mov	x29, sp
  402d58:	stp	x19, x20, [sp, #16]
  402d5c:	mov	x20, x1
  402d60:	mov	x19, x0
  402d64:	bl	402cac <ferror@plt+0x159c>
  402d68:	mov	x1, #0x80000000            	// #2147483648
  402d6c:	add	x1, x0, x1
  402d70:	mov	x2, #0xffffffff            	// #4294967295
  402d74:	cmp	x1, x2
  402d78:	b.ls	402d88 <ferror@plt+0x1678>  // b.plast
  402d7c:	mov	x1, x20
  402d80:	mov	x0, x19
  402d84:	bl	402608 <ferror@plt+0xef8>
  402d88:	ldp	x19, x20, [sp, #16]
  402d8c:	ldp	x29, x30, [sp], #32
  402d90:	ret
  402d94:	stp	x29, x30, [sp, #-32]!
  402d98:	mov	x29, sp
  402d9c:	stp	x19, x20, [sp, #16]
  402da0:	mov	x19, x1
  402da4:	mov	x20, x0
  402da8:	bl	402d50 <ferror@plt+0x1640>
  402dac:	add	w2, w0, #0x8, lsl #12
  402db0:	mov	w1, #0xffff                	// #65535
  402db4:	cmp	w2, w1
  402db8:	b.ls	402de4 <ferror@plt+0x16d4>  // b.plast
  402dbc:	bl	4016a0 <__errno_location@plt>
  402dc0:	mov	w1, #0x22                  	// #34
  402dc4:	str	w1, [x0]
  402dc8:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402dcc:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402dd0:	mov	x3, x20
  402dd4:	mov	x2, x19
  402dd8:	ldr	w0, [x0, #488]
  402ddc:	add	x1, x1, #0x410
  402de0:	bl	4016f0 <err@plt>
  402de4:	ldp	x19, x20, [sp, #16]
  402de8:	ldp	x29, x30, [sp], #32
  402dec:	ret
  402df0:	mov	w2, #0xa                   	// #10
  402df4:	b	402560 <ferror@plt+0xe50>
  402df8:	mov	w2, #0x10                  	// #16
  402dfc:	b	402560 <ferror@plt+0xe50>
  402e00:	stp	x29, x30, [sp, #-64]!
  402e04:	mov	x29, sp
  402e08:	stp	x19, x20, [sp, #16]
  402e0c:	mov	x19, x0
  402e10:	mov	x20, x1
  402e14:	str	x21, [sp, #32]
  402e18:	str	xzr, [sp, #56]
  402e1c:	bl	4016a0 <__errno_location@plt>
  402e20:	str	wzr, [x0]
  402e24:	cbz	x19, 402e60 <ferror@plt+0x1750>
  402e28:	mov	x21, x0
  402e2c:	ldrsb	w0, [x19]
  402e30:	cbz	w0, 402e60 <ferror@plt+0x1750>
  402e34:	mov	x0, x19
  402e38:	add	x1, sp, #0x38
  402e3c:	bl	401400 <strtod@plt>
  402e40:	ldr	w0, [x21]
  402e44:	cbnz	w0, 402e7c <ferror@plt+0x176c>
  402e48:	ldr	x0, [sp, #56]
  402e4c:	cmp	x0, x19
  402e50:	b.eq	402e60 <ferror@plt+0x1750>  // b.none
  402e54:	cbz	x0, 402e90 <ferror@plt+0x1780>
  402e58:	ldrsb	w0, [x0]
  402e5c:	cbz	w0, 402e90 <ferror@plt+0x1780>
  402e60:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402e64:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402e68:	mov	x3, x19
  402e6c:	mov	x2, x20
  402e70:	ldr	w0, [x0, #488]
  402e74:	add	x1, x1, #0x410
  402e78:	bl	401660 <errx@plt>
  402e7c:	cmp	w0, #0x22
  402e80:	b.ne	402e60 <ferror@plt+0x1750>  // b.any
  402e84:	mov	x1, x20
  402e88:	mov	x0, x19
  402e8c:	bl	40253c <ferror@plt+0xe2c>
  402e90:	ldp	x19, x20, [sp, #16]
  402e94:	ldr	x21, [sp, #32]
  402e98:	ldp	x29, x30, [sp], #64
  402e9c:	ret
  402ea0:	stp	x29, x30, [sp, #-64]!
  402ea4:	mov	x29, sp
  402ea8:	stp	x19, x20, [sp, #16]
  402eac:	mov	x19, x0
  402eb0:	str	x21, [sp, #32]
  402eb4:	mov	x21, x1
  402eb8:	str	xzr, [sp, #56]
  402ebc:	bl	4016a0 <__errno_location@plt>
  402ec0:	str	wzr, [x0]
  402ec4:	mov	x20, x0
  402ec8:	cbz	x19, 402f04 <ferror@plt+0x17f4>
  402ecc:	ldrsb	w0, [x19]
  402ed0:	cbz	w0, 402f04 <ferror@plt+0x17f4>
  402ed4:	add	x1, sp, #0x38
  402ed8:	mov	x0, x19
  402edc:	mov	w2, #0xa                   	// #10
  402ee0:	bl	4015c0 <strtol@plt>
  402ee4:	ldr	w1, [x20]
  402ee8:	cbnz	w1, 402f04 <ferror@plt+0x17f4>
  402eec:	ldr	x1, [sp, #56]
  402ef0:	cmp	x1, x19
  402ef4:	b.eq	402f04 <ferror@plt+0x17f4>  // b.none
  402ef8:	cbz	x1, 402f30 <ferror@plt+0x1820>
  402efc:	ldrsb	w1, [x1]
  402f00:	cbz	w1, 402f30 <ferror@plt+0x1820>
  402f04:	ldr	w1, [x20]
  402f08:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402f0c:	adrp	x2, 404000 <ferror@plt+0x28f0>
  402f10:	mov	x3, x19
  402f14:	cmp	w1, #0x22
  402f18:	ldr	w0, [x0, #488]
  402f1c:	add	x1, x2, #0x410
  402f20:	mov	x2, x21
  402f24:	b.ne	402f2c <ferror@plt+0x181c>  // b.any
  402f28:	bl	4016f0 <err@plt>
  402f2c:	bl	401660 <errx@plt>
  402f30:	ldp	x19, x20, [sp, #16]
  402f34:	ldr	x21, [sp, #32]
  402f38:	ldp	x29, x30, [sp], #64
  402f3c:	ret
  402f40:	stp	x29, x30, [sp, #-64]!
  402f44:	mov	x29, sp
  402f48:	stp	x19, x20, [sp, #16]
  402f4c:	mov	x19, x0
  402f50:	str	x21, [sp, #32]
  402f54:	mov	x21, x1
  402f58:	str	xzr, [sp, #56]
  402f5c:	bl	4016a0 <__errno_location@plt>
  402f60:	str	wzr, [x0]
  402f64:	mov	x20, x0
  402f68:	cbz	x19, 402fa4 <ferror@plt+0x1894>
  402f6c:	ldrsb	w0, [x19]
  402f70:	cbz	w0, 402fa4 <ferror@plt+0x1894>
  402f74:	add	x1, sp, #0x38
  402f78:	mov	x0, x19
  402f7c:	mov	w2, #0xa                   	// #10
  402f80:	bl	401390 <strtoul@plt>
  402f84:	ldr	w1, [x20]
  402f88:	cbnz	w1, 402fa4 <ferror@plt+0x1894>
  402f8c:	ldr	x1, [sp, #56]
  402f90:	cmp	x1, x19
  402f94:	b.eq	402fa4 <ferror@plt+0x1894>  // b.none
  402f98:	cbz	x1, 402fd0 <ferror@plt+0x18c0>
  402f9c:	ldrsb	w1, [x1]
  402fa0:	cbz	w1, 402fd0 <ferror@plt+0x18c0>
  402fa4:	ldr	w1, [x20]
  402fa8:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402fac:	adrp	x2, 404000 <ferror@plt+0x28f0>
  402fb0:	mov	x3, x19
  402fb4:	cmp	w1, #0x22
  402fb8:	ldr	w0, [x0, #488]
  402fbc:	add	x1, x2, #0x410
  402fc0:	mov	x2, x21
  402fc4:	b.ne	402fcc <ferror@plt+0x18bc>  // b.any
  402fc8:	bl	4016f0 <err@plt>
  402fcc:	bl	401660 <errx@plt>
  402fd0:	ldp	x19, x20, [sp, #16]
  402fd4:	ldr	x21, [sp, #32]
  402fd8:	ldp	x29, x30, [sp], #64
  402fdc:	ret
  402fe0:	stp	x29, x30, [sp, #-48]!
  402fe4:	mov	x29, sp
  402fe8:	stp	x19, x20, [sp, #16]
  402fec:	mov	x19, x1
  402ff0:	mov	x20, x0
  402ff4:	add	x1, sp, #0x28
  402ff8:	bl	4029d4 <ferror@plt+0x12c4>
  402ffc:	cbnz	w0, 403010 <ferror@plt+0x1900>
  403000:	ldp	x19, x20, [sp, #16]
  403004:	ldr	x0, [sp, #40]
  403008:	ldp	x29, x30, [sp], #48
  40300c:	ret
  403010:	bl	4016a0 <__errno_location@plt>
  403014:	mov	x1, x0
  403018:	adrp	x0, 416000 <ferror@plt+0x148f0>
  40301c:	adrp	x4, 404000 <ferror@plt+0x28f0>
  403020:	mov	x3, x20
  403024:	ldr	w2, [x1]
  403028:	add	x1, x4, #0x410
  40302c:	ldr	w0, [x0, #488]
  403030:	cbz	w2, 40303c <ferror@plt+0x192c>
  403034:	mov	x2, x19
  403038:	bl	4016f0 <err@plt>
  40303c:	mov	x2, x19
  403040:	bl	401660 <errx@plt>
  403044:	stp	x29, x30, [sp, #-32]!
  403048:	mov	x29, sp
  40304c:	str	x19, [sp, #16]
  403050:	mov	x19, x1
  403054:	mov	x1, x2
  403058:	bl	402e00 <ferror@plt+0x16f0>
  40305c:	fcvtzs	d1, d0
  403060:	mov	x0, #0x848000000000        	// #145685290680320
  403064:	movk	x0, #0x412e, lsl #48
  403068:	str	d1, [x19]
  40306c:	scvtf	d1, d1
  403070:	fsub	d0, d0, d1
  403074:	fmov	d1, x0
  403078:	fmul	d0, d0, d1
  40307c:	fcvtzs	d0, d0
  403080:	str	d0, [x19, #8]
  403084:	ldr	x19, [sp, #16]
  403088:	ldp	x29, x30, [sp], #32
  40308c:	ret
  403090:	mov	w3, w0
  403094:	mov	x0, x1
  403098:	and	w1, w3, #0xf000
  40309c:	cmp	w1, #0x4, lsl #12
  4030a0:	b.ne	4031d0 <ferror@plt+0x1ac0>  // b.any
  4030a4:	mov	w1, #0x64                  	// #100
  4030a8:	mov	w2, #0x1                   	// #1
  4030ac:	strb	w1, [x0]
  4030b0:	and	x4, x2, #0xffff
  4030b4:	add	w5, w2, #0x1
  4030b8:	and	x5, x5, #0x3
  4030bc:	tst	x3, #0x100
  4030c0:	mov	w6, #0x2d                  	// #45
  4030c4:	mov	w1, #0x72                  	// #114
  4030c8:	csel	w1, w1, w6, ne  // ne = any
  4030cc:	tst	x3, #0x80
  4030d0:	strb	w1, [x0, x4]
  4030d4:	mov	w1, #0x77                  	// #119
  4030d8:	csel	w1, w1, w6, ne  // ne = any
  4030dc:	strb	w1, [x0, x5]
  4030e0:	add	w4, w2, #0x2
  4030e4:	and	w1, w3, #0x40
  4030e8:	and	w4, w4, #0xffff
  4030ec:	tbz	w3, #11, 403238 <ferror@plt+0x1b28>
  4030f0:	cmp	w1, #0x0
  4030f4:	mov	w5, #0x53                  	// #83
  4030f8:	mov	w1, #0x73                  	// #115
  4030fc:	csel	w1, w1, w5, ne  // ne = any
  403100:	and	x4, x4, #0xffff
  403104:	add	w5, w2, #0x3
  403108:	and	x5, x5, #0x7
  40310c:	tst	x3, #0x20
  403110:	mov	w6, #0x2d                  	// #45
  403114:	strb	w1, [x0, x4]
  403118:	add	w4, w2, #0x4
  40311c:	and	x4, x4, #0xf
  403120:	mov	w1, #0x72                  	// #114
  403124:	csel	w1, w1, w6, ne  // ne = any
  403128:	tst	x3, #0x10
  40312c:	strb	w1, [x0, x5]
  403130:	mov	w1, #0x77                  	// #119
  403134:	csel	w1, w1, w6, ne  // ne = any
  403138:	strb	w1, [x0, x4]
  40313c:	add	w5, w2, #0x5
  403140:	and	w1, w3, #0x8
  403144:	and	w5, w5, #0xffff
  403148:	tbz	w3, #10, 403248 <ferror@plt+0x1b38>
  40314c:	cmp	w1, #0x0
  403150:	mov	w4, #0x53                  	// #83
  403154:	mov	w1, #0x73                  	// #115
  403158:	csel	w1, w1, w4, ne  // ne = any
  40315c:	and	x5, x5, #0xffff
  403160:	add	w4, w2, #0x6
  403164:	and	x4, x4, #0xf
  403168:	tst	x3, #0x4
  40316c:	mov	w6, #0x2d                  	// #45
  403170:	strb	w1, [x0, x5]
  403174:	add	w5, w2, #0x7
  403178:	and	x5, x5, #0xf
  40317c:	mov	w1, #0x72                  	// #114
  403180:	csel	w1, w1, w6, ne  // ne = any
  403184:	tst	x3, #0x2
  403188:	strb	w1, [x0, x4]
  40318c:	mov	w1, #0x77                  	// #119
  403190:	csel	w1, w1, w6, ne  // ne = any
  403194:	strb	w1, [x0, x5]
  403198:	add	w4, w2, #0x8
  40319c:	and	w1, w3, #0x1
  4031a0:	and	w4, w4, #0xffff
  4031a4:	tbz	w3, #9, 403258 <ferror@plt+0x1b48>
  4031a8:	cmp	w1, #0x0
  4031ac:	mov	w3, #0x54                  	// #84
  4031b0:	mov	w1, #0x74                  	// #116
  4031b4:	csel	w1, w1, w3, ne  // ne = any
  4031b8:	and	x3, x4, #0xffff
  4031bc:	add	w2, w2, #0x9
  4031c0:	and	x2, x2, #0xffff
  4031c4:	strb	w1, [x0, x3]
  4031c8:	strb	wzr, [x0, x2]
  4031cc:	ret
  4031d0:	cmp	w1, #0xa, lsl #12
  4031d4:	b.ne	4031e0 <ferror@plt+0x1ad0>  // b.any
  4031d8:	mov	w1, #0x6c                  	// #108
  4031dc:	b	4030a8 <ferror@plt+0x1998>
  4031e0:	cmp	w1, #0x2, lsl #12
  4031e4:	b.ne	4031f0 <ferror@plt+0x1ae0>  // b.any
  4031e8:	mov	w1, #0x63                  	// #99
  4031ec:	b	4030a8 <ferror@plt+0x1998>
  4031f0:	cmp	w1, #0x6, lsl #12
  4031f4:	b.ne	403200 <ferror@plt+0x1af0>  // b.any
  4031f8:	mov	w1, #0x62                  	// #98
  4031fc:	b	4030a8 <ferror@plt+0x1998>
  403200:	cmp	w1, #0xc, lsl #12
  403204:	b.ne	403210 <ferror@plt+0x1b00>  // b.any
  403208:	mov	w1, #0x73                  	// #115
  40320c:	b	4030a8 <ferror@plt+0x1998>
  403210:	cmp	w1, #0x1, lsl #12
  403214:	b.ne	403220 <ferror@plt+0x1b10>  // b.any
  403218:	mov	w1, #0x70                  	// #112
  40321c:	b	4030a8 <ferror@plt+0x1998>
  403220:	cmp	w1, #0x8, lsl #12
  403224:	b.ne	403230 <ferror@plt+0x1b20>  // b.any
  403228:	mov	w1, #0x2d                  	// #45
  40322c:	b	4030a8 <ferror@plt+0x1998>
  403230:	mov	w2, #0x0                   	// #0
  403234:	b	4030b0 <ferror@plt+0x19a0>
  403238:	cmp	w1, #0x0
  40323c:	mov	w1, #0x78                  	// #120
  403240:	csel	w1, w1, w6, ne  // ne = any
  403244:	b	403100 <ferror@plt+0x19f0>
  403248:	cmp	w1, #0x0
  40324c:	mov	w1, #0x78                  	// #120
  403250:	csel	w1, w1, w6, ne  // ne = any
  403254:	b	40315c <ferror@plt+0x1a4c>
  403258:	cmp	w1, #0x0
  40325c:	mov	w1, #0x78                  	// #120
  403260:	csel	w1, w1, w6, ne  // ne = any
  403264:	b	4031b8 <ferror@plt+0x1aa8>
  403268:	stp	x29, x30, [sp, #-80]!
  40326c:	mov	x29, sp
  403270:	stp	x19, x20, [sp, #16]
  403274:	tbz	w0, #1, 403380 <ferror@plt+0x1c70>
  403278:	add	x4, sp, #0x29
  40327c:	mov	w2, #0x20                  	// #32
  403280:	strb	w2, [sp, #40]
  403284:	mov	w2, #0xa                   	// #10
  403288:	mov	x3, #0x1                   	// #1
  40328c:	lsl	x5, x3, x2
  403290:	cmp	x1, x5
  403294:	b.cc	4032a4 <ferror@plt+0x1b94>  // b.lo, b.ul, b.last
  403298:	add	w2, w2, #0xa
  40329c:	cmp	w2, #0x46
  4032a0:	b.ne	40328c <ferror@plt+0x1b7c>  // b.any
  4032a4:	subs	w5, w2, #0xa
  4032a8:	b.eq	403388 <ferror@plt+0x1c78>  // b.none
  4032ac:	mov	w3, #0xa                   	// #10
  4032b0:	udiv	w3, w5, w3
  4032b4:	sxtw	x3, w3
  4032b8:	adrp	x6, 404000 <ferror@plt+0x28f0>
  4032bc:	add	x6, x6, #0x42d
  4032c0:	ldrsb	w6, [x3, x6]
  4032c4:	cbz	w5, 403390 <ferror@plt+0x1c80>
  4032c8:	mov	x19, #0xffffffffffffffff    	// #-1
  4032cc:	lsr	x20, x1, x5
  4032d0:	lsl	x19, x19, x5
  4032d4:	bic	x1, x1, x19
  4032d8:	mov	x3, x4
  4032dc:	strb	w6, [x3], #1
  4032e0:	tbz	w0, #0, 4032f8 <ferror@plt+0x1be8>
  4032e4:	cmp	w6, #0x42
  4032e8:	b.eq	4032f8 <ferror@plt+0x1be8>  // b.none
  4032ec:	add	x3, x4, #0x3
  4032f0:	mov	w5, #0x4269                	// #17001
  4032f4:	sturh	w5, [x4, #1]
  4032f8:	strb	wzr, [x3]
  4032fc:	cbz	x1, 4033b4 <ferror@plt+0x1ca4>
  403300:	sub	w2, w2, #0x14
  403304:	lsr	x1, x1, x2
  403308:	tbz	w0, #2, 40339c <ferror@plt+0x1c8c>
  40330c:	add	x1, x1, #0x5
  403310:	mov	x0, #0xa                   	// #10
  403314:	udiv	x19, x1, x0
  403318:	udiv	x1, x19, x0
  40331c:	msub	x0, x1, x0, x19
  403320:	cmp	x0, #0x0
  403324:	csel	x19, x19, x1, ne  // ne = any
  403328:	cbz	x19, 4033b4 <ferror@plt+0x1ca4>
  40332c:	bl	401460 <localeconv@plt>
  403330:	cbz	x0, 403344 <ferror@plt+0x1c34>
  403334:	ldr	x4, [x0]
  403338:	cbz	x4, 403344 <ferror@plt+0x1c34>
  40333c:	ldrsb	w0, [x4]
  403340:	cbnz	w0, 40334c <ferror@plt+0x1c3c>
  403344:	adrp	x4, 404000 <ferror@plt+0x28f0>
  403348:	add	x4, x4, #0x42b
  40334c:	adrp	x2, 404000 <ferror@plt+0x28f0>
  403350:	add	x6, sp, #0x28
  403354:	mov	x5, x19
  403358:	mov	w3, w20
  40335c:	add	x2, x2, #0x435
  403360:	add	x0, sp, #0x30
  403364:	mov	x1, #0x20                  	// #32
  403368:	bl	401450 <snprintf@plt>
  40336c:	add	x0, sp, #0x30
  403370:	bl	4014f0 <strdup@plt>
  403374:	ldp	x19, x20, [sp, #16]
  403378:	ldp	x29, x30, [sp], #80
  40337c:	ret
  403380:	add	x4, sp, #0x28
  403384:	b	403284 <ferror@plt+0x1b74>
  403388:	mov	x3, #0x0                   	// #0
  40338c:	b	4032b8 <ferror@plt+0x1ba8>
  403390:	mov	w20, w1
  403394:	mov	x1, #0x0                   	// #0
  403398:	b	4032d8 <ferror@plt+0x1bc8>
  40339c:	add	x1, x1, #0x32
  4033a0:	mov	x19, #0x64                  	// #100
  4033a4:	udiv	x19, x1, x19
  4033a8:	cmp	x19, #0xa
  4033ac:	b.ne	403328 <ferror@plt+0x1c18>  // b.any
  4033b0:	add	w20, w20, #0x1
  4033b4:	add	x4, sp, #0x28
  4033b8:	mov	w3, w20
  4033bc:	add	x0, sp, #0x30
  4033c0:	adrp	x2, 404000 <ferror@plt+0x28f0>
  4033c4:	mov	x1, #0x20                  	// #32
  4033c8:	add	x2, x2, #0x43f
  4033cc:	bl	401450 <snprintf@plt>
  4033d0:	b	40336c <ferror@plt+0x1c5c>
  4033d4:	cbnz	x0, 4033f8 <ferror@plt+0x1ce8>
  4033d8:	mov	w0, #0xffffffff            	// #-1
  4033dc:	ret
  4033e0:	mov	w0, #0xffffffff            	// #-1
  4033e4:	ldp	x19, x20, [sp, #16]
  4033e8:	ldp	x21, x22, [sp, #32]
  4033ec:	ldp	x23, x24, [sp, #48]
  4033f0:	ldp	x29, x30, [sp], #64
  4033f4:	ret
  4033f8:	stp	x29, x30, [sp, #-64]!
  4033fc:	mov	x29, sp
  403400:	stp	x19, x20, [sp, #16]
  403404:	mov	x19, x0
  403408:	stp	x21, x22, [sp, #32]
  40340c:	stp	x23, x24, [sp, #48]
  403410:	ldrsb	w0, [x0]
  403414:	cbz	w0, 4033e0 <ferror@plt+0x1cd0>
  403418:	cmp	x1, #0x0
  40341c:	mov	x22, x1
  403420:	mov	x23, x2
  403424:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403428:	b.eq	4033e0 <ferror@plt+0x1cd0>  // b.none
  40342c:	mov	x24, x3
  403430:	cbz	x3, 4033e0 <ferror@plt+0x1cd0>
  403434:	mov	x0, #0x0                   	// #0
  403438:	mov	x20, #0x0                   	// #0
  40343c:	ldrsb	w1, [x19]
  403440:	cbnz	w1, 40344c <ferror@plt+0x1d3c>
  403444:	mov	x0, x20
  403448:	b	4033e4 <ferror@plt+0x1cd4>
  40344c:	cmp	x23, x20
  403450:	b.ls	4034b4 <ferror@plt+0x1da4>  // b.plast
  403454:	cmp	x0, #0x0
  403458:	csel	x0, x0, x19, ne  // ne = any
  40345c:	cmp	w1, #0x2c
  403460:	ldrsb	w1, [x19, #1]
  403464:	csel	x21, x19, xzr, eq  // eq = none
  403468:	cbnz	w1, 4034a8 <ferror@plt+0x1d98>
  40346c:	add	x21, x19, #0x1
  403470:	cmp	x0, x21
  403474:	b.cs	4033e0 <ferror@plt+0x1cd0>  // b.hs, b.nlast
  403478:	sub	x1, x21, x0
  40347c:	blr	x24
  403480:	mov	w1, w0
  403484:	cmn	w0, #0x1
  403488:	b.eq	4033e0 <ferror@plt+0x1cd0>  // b.none
  40348c:	str	w1, [x22, x20, lsl #2]
  403490:	add	x0, x20, #0x1
  403494:	ldrsb	w1, [x21]
  403498:	cbz	w1, 4033e4 <ferror@plt+0x1cd4>
  40349c:	mov	x20, x0
  4034a0:	mov	x0, #0x0                   	// #0
  4034a4:	b	4034ac <ferror@plt+0x1d9c>
  4034a8:	cbnz	x21, 403470 <ferror@plt+0x1d60>
  4034ac:	add	x19, x19, #0x1
  4034b0:	b	40343c <ferror@plt+0x1d2c>
  4034b4:	mov	w0, #0xfffffffe            	// #-2
  4034b8:	b	4033e4 <ferror@plt+0x1cd4>
  4034bc:	cbz	x0, 403530 <ferror@plt+0x1e20>
  4034c0:	stp	x29, x30, [sp, #-32]!
  4034c4:	mov	x29, sp
  4034c8:	str	x19, [sp, #16]
  4034cc:	mov	x19, x3
  4034d0:	mov	x3, x4
  4034d4:	ldrsb	w4, [x0]
  4034d8:	cbz	w4, 403538 <ferror@plt+0x1e28>
  4034dc:	cbz	x19, 403538 <ferror@plt+0x1e28>
  4034e0:	ldr	x5, [x19]
  4034e4:	cmp	x5, x2
  4034e8:	b.hi	403538 <ferror@plt+0x1e28>  // b.pmore
  4034ec:	cmp	w4, #0x2b
  4034f0:	b.ne	403528 <ferror@plt+0x1e18>  // b.any
  4034f4:	add	x0, x0, #0x1
  4034f8:	ldr	x4, [x19]
  4034fc:	sub	x2, x2, x4
  403500:	add	x1, x1, x4, lsl #2
  403504:	bl	4033d4 <ferror@plt+0x1cc4>
  403508:	cmp	w0, #0x0
  40350c:	b.le	40351c <ferror@plt+0x1e0c>
  403510:	ldr	x1, [x19]
  403514:	add	x1, x1, w0, sxtw
  403518:	str	x1, [x19]
  40351c:	ldr	x19, [sp, #16]
  403520:	ldp	x29, x30, [sp], #32
  403524:	ret
  403528:	str	xzr, [x19]
  40352c:	b	4034f8 <ferror@plt+0x1de8>
  403530:	mov	w0, #0xffffffff            	// #-1
  403534:	ret
  403538:	mov	w0, #0xffffffff            	// #-1
  40353c:	b	40351c <ferror@plt+0x1e0c>
  403540:	cmp	x0, #0x0
  403544:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403548:	b.eq	403600 <ferror@plt+0x1ef0>  // b.none
  40354c:	stp	x29, x30, [sp, #-64]!
  403550:	mov	x29, sp
  403554:	stp	x19, x20, [sp, #16]
  403558:	mov	x20, x1
  40355c:	stp	x21, x22, [sp, #32]
  403560:	str	x23, [sp, #48]
  403564:	cbz	x1, 403608 <ferror@plt+0x1ef8>
  403568:	mov	x22, x2
  40356c:	mov	x19, x0
  403570:	mov	w23, #0x1                   	// #1
  403574:	mov	x0, #0x0                   	// #0
  403578:	ldrsb	w1, [x19]
  40357c:	cbz	w1, 4035d4 <ferror@plt+0x1ec4>
  403580:	cmp	x0, #0x0
  403584:	csel	x0, x0, x19, ne  // ne = any
  403588:	cmp	w1, #0x2c
  40358c:	ldrsb	w1, [x19, #1]
  403590:	csel	x21, x19, xzr, eq  // eq = none
  403594:	cbnz	w1, 4035ec <ferror@plt+0x1edc>
  403598:	add	x21, x19, #0x1
  40359c:	cmp	x0, x21
  4035a0:	b.cs	403610 <ferror@plt+0x1f00>  // b.hs, b.nlast
  4035a4:	sub	x1, x21, x0
  4035a8:	blr	x22
  4035ac:	tbnz	w0, #31, 4035d8 <ferror@plt+0x1ec8>
  4035b0:	asr	w1, w0, #3
  4035b4:	and	w3, w0, #0x7
  4035b8:	sxtw	x1, w1
  4035bc:	lsl	w3, w23, w3
  4035c0:	ldrb	w0, [x20, x1]
  4035c4:	orr	w3, w3, w0
  4035c8:	strb	w3, [x20, x1]
  4035cc:	ldrsb	w0, [x21]
  4035d0:	cbnz	w0, 4035f8 <ferror@plt+0x1ee8>
  4035d4:	mov	w0, #0x0                   	// #0
  4035d8:	ldp	x19, x20, [sp, #16]
  4035dc:	ldp	x21, x22, [sp, #32]
  4035e0:	ldr	x23, [sp, #48]
  4035e4:	ldp	x29, x30, [sp], #64
  4035e8:	ret
  4035ec:	cbnz	x21, 40359c <ferror@plt+0x1e8c>
  4035f0:	add	x19, x19, #0x1
  4035f4:	b	403578 <ferror@plt+0x1e68>
  4035f8:	mov	x0, #0x0                   	// #0
  4035fc:	b	4035f0 <ferror@plt+0x1ee0>
  403600:	mov	w0, #0xffffffea            	// #-22
  403604:	ret
  403608:	mov	w0, #0xffffffea            	// #-22
  40360c:	b	4035d8 <ferror@plt+0x1ec8>
  403610:	mov	w0, #0xffffffff            	// #-1
  403614:	b	4035d8 <ferror@plt+0x1ec8>
  403618:	cmp	x0, #0x0
  40361c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403620:	b.eq	4036bc <ferror@plt+0x1fac>  // b.none
  403624:	stp	x29, x30, [sp, #-48]!
  403628:	mov	x29, sp
  40362c:	stp	x19, x20, [sp, #16]
  403630:	mov	x20, x1
  403634:	stp	x21, x22, [sp, #32]
  403638:	cbz	x1, 4036c4 <ferror@plt+0x1fb4>
  40363c:	mov	x22, x2
  403640:	mov	x19, x0
  403644:	mov	x0, #0x0                   	// #0
  403648:	ldrsb	w1, [x19]
  40364c:	cbz	w1, 403694 <ferror@plt+0x1f84>
  403650:	cmp	x0, #0x0
  403654:	csel	x0, x0, x19, ne  // ne = any
  403658:	cmp	w1, #0x2c
  40365c:	ldrsb	w1, [x19, #1]
  403660:	csel	x21, x19, xzr, eq  // eq = none
  403664:	cbnz	w1, 4036a8 <ferror@plt+0x1f98>
  403668:	add	x21, x19, #0x1
  40366c:	cmp	x0, x21
  403670:	b.cs	4036cc <ferror@plt+0x1fbc>  // b.hs, b.nlast
  403674:	sub	x1, x21, x0
  403678:	blr	x22
  40367c:	tbnz	x0, #63, 403698 <ferror@plt+0x1f88>
  403680:	ldr	x1, [x20]
  403684:	orr	x0, x1, x0
  403688:	str	x0, [x20]
  40368c:	ldrsb	w0, [x21]
  403690:	cbnz	w0, 4036b4 <ferror@plt+0x1fa4>
  403694:	mov	w0, #0x0                   	// #0
  403698:	ldp	x19, x20, [sp, #16]
  40369c:	ldp	x21, x22, [sp, #32]
  4036a0:	ldp	x29, x30, [sp], #48
  4036a4:	ret
  4036a8:	cbnz	x21, 40366c <ferror@plt+0x1f5c>
  4036ac:	add	x19, x19, #0x1
  4036b0:	b	403648 <ferror@plt+0x1f38>
  4036b4:	mov	x0, #0x0                   	// #0
  4036b8:	b	4036ac <ferror@plt+0x1f9c>
  4036bc:	mov	w0, #0xffffffea            	// #-22
  4036c0:	ret
  4036c4:	mov	w0, #0xffffffea            	// #-22
  4036c8:	b	403698 <ferror@plt+0x1f88>
  4036cc:	mov	w0, #0xffffffff            	// #-1
  4036d0:	b	403698 <ferror@plt+0x1f88>
  4036d4:	stp	x29, x30, [sp, #-80]!
  4036d8:	mov	x29, sp
  4036dc:	stp	x19, x20, [sp, #16]
  4036e0:	stp	x21, x22, [sp, #32]
  4036e4:	str	x23, [sp, #48]
  4036e8:	str	xzr, [sp, #72]
  4036ec:	cbnz	x0, 403708 <ferror@plt+0x1ff8>
  4036f0:	mov	w0, #0x0                   	// #0
  4036f4:	ldp	x19, x20, [sp, #16]
  4036f8:	ldp	x21, x22, [sp, #32]
  4036fc:	ldr	x23, [sp, #48]
  403700:	ldp	x29, x30, [sp], #80
  403704:	ret
  403708:	str	w3, [x1]
  40370c:	mov	x19, x0
  403710:	str	w3, [x2]
  403714:	mov	x23, x1
  403718:	mov	x21, x2
  40371c:	mov	w22, w3
  403720:	bl	4016a0 <__errno_location@plt>
  403724:	str	wzr, [x0]
  403728:	mov	x20, x0
  40372c:	ldrsb	w0, [x19]
  403730:	cmp	w0, #0x3a
  403734:	b.ne	403778 <ferror@plt+0x2068>  // b.any
  403738:	add	x19, x19, #0x1
  40373c:	add	x1, sp, #0x48
  403740:	mov	x0, x19
  403744:	mov	w2, #0xa                   	// #10
  403748:	bl	4015c0 <strtol@plt>
  40374c:	str	w0, [x21]
  403750:	ldr	w0, [x20]
  403754:	cbnz	w0, 403770 <ferror@plt+0x2060>
  403758:	ldr	x0, [sp, #72]
  40375c:	cbz	x0, 403770 <ferror@plt+0x2060>
  403760:	ldrsb	w1, [x0]
  403764:	cbnz	w1, 403770 <ferror@plt+0x2060>
  403768:	cmp	x0, x19
  40376c:	b.ne	4036f0 <ferror@plt+0x1fe0>  // b.any
  403770:	mov	w0, #0xffffffff            	// #-1
  403774:	b	4036f4 <ferror@plt+0x1fe4>
  403778:	add	x1, sp, #0x48
  40377c:	mov	x0, x19
  403780:	mov	w2, #0xa                   	// #10
  403784:	bl	4015c0 <strtol@plt>
  403788:	str	w0, [x23]
  40378c:	str	w0, [x21]
  403790:	ldr	w0, [x20]
  403794:	cbnz	w0, 403770 <ferror@plt+0x2060>
  403798:	ldr	x1, [sp, #72]
  40379c:	cbz	x1, 403770 <ferror@plt+0x2060>
  4037a0:	cmp	x1, x19
  4037a4:	b.eq	403770 <ferror@plt+0x2060>  // b.none
  4037a8:	ldrsb	w2, [x1]
  4037ac:	cmp	w2, #0x3a
  4037b0:	b.ne	4037c4 <ferror@plt+0x20b4>  // b.any
  4037b4:	ldrsb	w2, [x1, #1]
  4037b8:	cbnz	w2, 4037cc <ferror@plt+0x20bc>
  4037bc:	str	w22, [x21]
  4037c0:	b	4036f4 <ferror@plt+0x1fe4>
  4037c4:	cmp	w2, #0x2d
  4037c8:	b.ne	4036f0 <ferror@plt+0x1fe0>  // b.any
  4037cc:	add	x19, x1, #0x1
  4037d0:	str	wzr, [x20]
  4037d4:	str	xzr, [sp, #72]
  4037d8:	b	40373c <ferror@plt+0x202c>
  4037dc:	stp	x29, x30, [sp, #-64]!
  4037e0:	mov	x29, sp
  4037e4:	stp	x19, x20, [sp, #16]
  4037e8:	mov	x19, x1
  4037ec:	str	x21, [sp, #32]
  4037f0:	cmp	x0, #0x0
  4037f4:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4037f8:	b.ne	403804 <ferror@plt+0x20f4>  // b.any
  4037fc:	mov	w0, #0x0                   	// #0
  403800:	b	40388c <ferror@plt+0x217c>
  403804:	add	x1, sp, #0x30
  403808:	bl	40245c <ferror@plt+0xd4c>
  40380c:	add	x1, sp, #0x38
  403810:	mov	x20, x0
  403814:	mov	x0, x19
  403818:	bl	40245c <ferror@plt+0xd4c>
  40381c:	mov	x19, x0
  403820:	ldp	x21, x0, [sp, #48]
  403824:	adds	x1, x21, x0
  403828:	b.eq	403888 <ferror@plt+0x2178>  // b.none
  40382c:	cmp	x1, #0x1
  403830:	b.ne	403854 <ferror@plt+0x2144>  // b.any
  403834:	cbz	x20, 403844 <ferror@plt+0x2134>
  403838:	ldrsb	w1, [x20]
  40383c:	cmp	w1, #0x2f
  403840:	b.eq	403888 <ferror@plt+0x2178>  // b.none
  403844:	cbz	x19, 4037fc <ferror@plt+0x20ec>
  403848:	ldrsb	w1, [x19]
  40384c:	cmp	w1, #0x2f
  403850:	b.eq	403888 <ferror@plt+0x2178>  // b.none
  403854:	cmp	x20, #0x0
  403858:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  40385c:	b.eq	4037fc <ferror@plt+0x20ec>  // b.none
  403860:	cmp	x21, x0
  403864:	b.ne	4037fc <ferror@plt+0x20ec>  // b.any
  403868:	mov	x2, x21
  40386c:	mov	x1, x19
  403870:	mov	x0, x20
  403874:	bl	4014a0 <strncmp@plt>
  403878:	cbnz	w0, 4037fc <ferror@plt+0x20ec>
  40387c:	add	x0, x20, x21
  403880:	add	x19, x19, x21
  403884:	b	4037f0 <ferror@plt+0x20e0>
  403888:	mov	w0, #0x1                   	// #1
  40388c:	ldp	x19, x20, [sp, #16]
  403890:	ldr	x21, [sp, #32]
  403894:	ldp	x29, x30, [sp], #64
  403898:	ret
  40389c:	stp	x29, x30, [sp, #-64]!
  4038a0:	mov	x29, sp
  4038a4:	stp	x19, x20, [sp, #16]
  4038a8:	stp	x21, x22, [sp, #32]
  4038ac:	mov	x21, x1
  4038b0:	orr	x1, x0, x1
  4038b4:	stp	x23, x24, [sp, #48]
  4038b8:	cbnz	x1, 4038d8 <ferror@plt+0x21c8>
  4038bc:	adrp	x0, 403000 <ferror@plt+0x18f0>
  4038c0:	add	x0, x0, #0xfb4
  4038c4:	ldp	x19, x20, [sp, #16]
  4038c8:	ldp	x21, x22, [sp, #32]
  4038cc:	ldp	x23, x24, [sp, #48]
  4038d0:	ldp	x29, x30, [sp], #64
  4038d4:	b	4014f0 <strdup@plt>
  4038d8:	mov	x23, x0
  4038dc:	mov	x22, x2
  4038e0:	cbnz	x0, 403900 <ferror@plt+0x21f0>
  4038e4:	mov	x0, x21
  4038e8:	mov	x1, x2
  4038ec:	ldp	x19, x20, [sp, #16]
  4038f0:	ldp	x21, x22, [sp, #32]
  4038f4:	ldp	x23, x24, [sp, #48]
  4038f8:	ldp	x29, x30, [sp], #64
  4038fc:	b	4015f0 <strndup@plt>
  403900:	cbz	x21, 4038c4 <ferror@plt+0x21b4>
  403904:	bl	4013a0 <strlen@plt>
  403908:	mov	x20, x0
  40390c:	mvn	x0, x0
  403910:	cmp	x22, x0
  403914:	b.hi	403964 <ferror@plt+0x2254>  // b.pmore
  403918:	add	x24, x22, x20
  40391c:	add	x0, x24, #0x1
  403920:	bl	401480 <malloc@plt>
  403924:	mov	x19, x0
  403928:	cbz	x0, 40394c <ferror@plt+0x223c>
  40392c:	mov	x2, x20
  403930:	mov	x1, x23
  403934:	bl	401370 <memcpy@plt>
  403938:	mov	x2, x22
  40393c:	mov	x1, x21
  403940:	add	x0, x19, x20
  403944:	bl	401370 <memcpy@plt>
  403948:	strb	wzr, [x19, x24]
  40394c:	mov	x0, x19
  403950:	ldp	x19, x20, [sp, #16]
  403954:	ldp	x21, x22, [sp, #32]
  403958:	ldp	x23, x24, [sp, #48]
  40395c:	ldp	x29, x30, [sp], #64
  403960:	ret
  403964:	mov	x19, #0x0                   	// #0
  403968:	b	40394c <ferror@plt+0x223c>
  40396c:	stp	x29, x30, [sp, #-32]!
  403970:	mov	x29, sp
  403974:	stp	x19, x20, [sp, #16]
  403978:	mov	x20, x0
  40397c:	mov	x19, x1
  403980:	cbz	x1, 4039a4 <ferror@plt+0x2294>
  403984:	mov	x0, x1
  403988:	bl	4013a0 <strlen@plt>
  40398c:	mov	x2, x0
  403990:	mov	x1, x19
  403994:	mov	x0, x20
  403998:	ldp	x19, x20, [sp, #16]
  40399c:	ldp	x29, x30, [sp], #32
  4039a0:	b	40389c <ferror@plt+0x218c>
  4039a4:	mov	x2, #0x0                   	// #0
  4039a8:	b	403990 <ferror@plt+0x2280>
  4039ac:	stp	x29, x30, [sp, #-288]!
  4039b0:	mov	x29, sp
  4039b4:	str	x19, [sp, #16]
  4039b8:	mov	x19, x0
  4039bc:	add	x0, sp, #0x120
  4039c0:	stp	x0, x0, [sp, #80]
  4039c4:	add	x0, sp, #0xf0
  4039c8:	str	x0, [sp, #96]
  4039cc:	mov	w0, #0xffffffd0            	// #-48
  4039d0:	str	w0, [sp, #104]
  4039d4:	mov	w0, #0xffffff80            	// #-128
  4039d8:	str	w0, [sp, #108]
  4039dc:	add	x0, sp, #0x48
  4039e0:	stp	x2, x3, [sp, #240]
  4039e4:	ldp	x2, x3, [sp, #80]
  4039e8:	stp	x2, x3, [sp, #32]
  4039ec:	ldp	x2, x3, [sp, #96]
  4039f0:	stp	x2, x3, [sp, #48]
  4039f4:	add	x2, sp, #0x20
  4039f8:	str	q0, [sp, #112]
  4039fc:	str	q1, [sp, #128]
  403a00:	str	q2, [sp, #144]
  403a04:	str	q3, [sp, #160]
  403a08:	str	q4, [sp, #176]
  403a0c:	str	q5, [sp, #192]
  403a10:	str	q6, [sp, #208]
  403a14:	str	q7, [sp, #224]
  403a18:	stp	x4, x5, [sp, #256]
  403a1c:	stp	x6, x7, [sp, #272]
  403a20:	bl	4015e0 <vasprintf@plt>
  403a24:	tbnz	w0, #31, 403a54 <ferror@plt+0x2344>
  403a28:	ldr	x1, [sp, #72]
  403a2c:	sxtw	x2, w0
  403a30:	mov	x0, x19
  403a34:	bl	40389c <ferror@plt+0x218c>
  403a38:	mov	x19, x0
  403a3c:	ldr	x0, [sp, #72]
  403a40:	bl	4015d0 <free@plt>
  403a44:	mov	x0, x19
  403a48:	ldr	x19, [sp, #16]
  403a4c:	ldp	x29, x30, [sp], #288
  403a50:	ret
  403a54:	mov	x19, #0x0                   	// #0
  403a58:	b	403a44 <ferror@plt+0x2334>
  403a5c:	stp	x29, x30, [sp, #-80]!
  403a60:	mov	x29, sp
  403a64:	stp	x23, x24, [sp, #48]
  403a68:	ldr	x23, [x0]
  403a6c:	stp	x19, x20, [sp, #16]
  403a70:	mov	x20, x0
  403a74:	stp	x21, x22, [sp, #32]
  403a78:	ldrsb	w0, [x23]
  403a7c:	cbz	w0, 403aa8 <ferror@plt+0x2398>
  403a80:	mov	x0, x23
  403a84:	mov	x22, x1
  403a88:	mov	x21, x2
  403a8c:	mov	w24, w3
  403a90:	mov	x1, x2
  403a94:	bl	401600 <strspn@plt>
  403a98:	add	x19, x23, x0
  403a9c:	ldrsb	w23, [x23, x0]
  403aa0:	cbnz	w23, 403ab0 <ferror@plt+0x23a0>
  403aa4:	str	x19, [x20]
  403aa8:	mov	x19, #0x0                   	// #0
  403aac:	b	403b1c <ferror@plt+0x240c>
  403ab0:	cbz	w24, 403b64 <ferror@plt+0x2454>
  403ab4:	adrp	x0, 404000 <ferror@plt+0x28f0>
  403ab8:	mov	w1, w23
  403abc:	add	x0, x0, #0x444
  403ac0:	bl	401610 <strchr@plt>
  403ac4:	cbz	x0, 403b34 <ferror@plt+0x2424>
  403ac8:	add	x1, sp, #0x48
  403acc:	add	x24, x19, #0x1
  403ad0:	mov	x0, x24
  403ad4:	strb	w23, [sp, #72]
  403ad8:	strb	wzr, [sp, #73]
  403adc:	bl	4024c4 <ferror@plt+0xdb4>
  403ae0:	add	x1, x19, x0
  403ae4:	str	x0, [x22]
  403ae8:	ldrsb	w1, [x1, #1]
  403aec:	cbz	w1, 403aa4 <ferror@plt+0x2394>
  403af0:	cmp	w23, w1
  403af4:	b.ne	403aa4 <ferror@plt+0x2394>  // b.any
  403af8:	add	x0, x0, #0x2
  403afc:	add	x22, x19, x0
  403b00:	ldrsb	w1, [x19, x0]
  403b04:	cbz	w1, 403b14 <ferror@plt+0x2404>
  403b08:	mov	x0, x21
  403b0c:	bl	401610 <strchr@plt>
  403b10:	cbz	x0, 403aa4 <ferror@plt+0x2394>
  403b14:	mov	x19, x24
  403b18:	str	x22, [x20]
  403b1c:	mov	x0, x19
  403b20:	ldp	x19, x20, [sp, #16]
  403b24:	ldp	x21, x22, [sp, #32]
  403b28:	ldp	x23, x24, [sp, #48]
  403b2c:	ldp	x29, x30, [sp], #80
  403b30:	ret
  403b34:	mov	x1, x21
  403b38:	mov	x0, x19
  403b3c:	bl	4024c4 <ferror@plt+0xdb4>
  403b40:	str	x0, [x22]
  403b44:	add	x22, x19, x0
  403b48:	ldrsb	w1, [x19, x0]
  403b4c:	cbz	w1, 403b5c <ferror@plt+0x244c>
  403b50:	mov	x0, x21
  403b54:	bl	401610 <strchr@plt>
  403b58:	cbz	x0, 403aa4 <ferror@plt+0x2394>
  403b5c:	str	x22, [x20]
  403b60:	b	403b1c <ferror@plt+0x240c>
  403b64:	mov	x1, x21
  403b68:	mov	x0, x19
  403b6c:	bl	401670 <strcspn@plt>
  403b70:	str	x0, [x22]
  403b74:	add	x0, x19, x0
  403b78:	str	x0, [x20]
  403b7c:	b	403b1c <ferror@plt+0x240c>
  403b80:	stp	x29, x30, [sp, #-32]!
  403b84:	mov	x29, sp
  403b88:	str	x19, [sp, #16]
  403b8c:	mov	x19, x0
  403b90:	mov	x0, x19
  403b94:	bl	4014d0 <fgetc@plt>
  403b98:	cmn	w0, #0x1
  403b9c:	b.eq	403bb8 <ferror@plt+0x24a8>  // b.none
  403ba0:	cmp	w0, #0xa
  403ba4:	b.ne	403b90 <ferror@plt+0x2480>  // b.any
  403ba8:	mov	w0, #0x0                   	// #0
  403bac:	ldr	x19, [sp, #16]
  403bb0:	ldp	x29, x30, [sp], #32
  403bb4:	ret
  403bb8:	mov	w0, #0x1                   	// #1
  403bbc:	b	403bac <ferror@plt+0x249c>
  403bc0:	sub	sp, sp, #0x450
  403bc4:	stp	x29, x30, [sp]
  403bc8:	mov	x29, sp
  403bcc:	stp	x19, x20, [sp, #16]
  403bd0:	stp	x21, x22, [sp, #32]
  403bd4:	mov	x21, x0
  403bd8:	mov	x22, x1
  403bdc:	mov	x0, #0x1                   	// #1
  403be0:	mov	x1, #0x18                  	// #24
  403be4:	str	x23, [sp, #48]
  403be8:	mov	x23, x2
  403bec:	bl	4014e0 <calloc@plt>
  403bf0:	cbz	x0, 403cc0 <ferror@plt+0x25b0>
  403bf4:	str	x23, [x0]
  403bf8:	mov	x20, x0
  403bfc:	cbz	x22, 403c68 <ferror@plt+0x2558>
  403c00:	mov	x1, x22
  403c04:	add	x0, sp, #0x48
  403c08:	mov	x2, #0x100                 	// #256
  403c0c:	bl	4013c0 <mbstowcs@plt>
  403c10:	cbz	x0, 403c5c <ferror@plt+0x254c>
  403c14:	add	x0, sp, #0x48
  403c18:	mov	x1, #0x100                 	// #256
  403c1c:	str	wzr, [sp, #1096]
  403c20:	bl	401490 <wcswidth@plt>
  403c24:	mov	w19, w0
  403c28:	cmp	w0, #0x0
  403c2c:	b.le	403c6c <ferror@plt+0x255c>
  403c30:	mov	x0, x22
  403c34:	bl	4014f0 <strdup@plt>
  403c38:	str	x0, [x20, #8]
  403c3c:	cbnz	x0, 403c84 <ferror@plt+0x2574>
  403c40:	mov	x0, x20
  403c44:	ldp	x29, x30, [sp]
  403c48:	ldp	x19, x20, [sp, #16]
  403c4c:	ldp	x21, x22, [sp, #32]
  403c50:	ldr	x23, [sp, #48]
  403c54:	add	sp, sp, #0x450
  403c58:	b	4015d0 <free@plt>
  403c5c:	mov	x0, x22
  403c60:	bl	4013a0 <strlen@plt>
  403c64:	b	403c24 <ferror@plt+0x2514>
  403c68:	mov	w19, #0x0                   	// #0
  403c6c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  403c70:	mov	x2, x23
  403c74:	add	x1, x1, #0x447
  403c78:	add	x0, x20, #0x8
  403c7c:	bl	401440 <asprintf@plt>
  403c80:	tbnz	w0, #31, 403c40 <ferror@plt+0x2530>
  403c84:	ldr	x0, [x21]
  403c88:	cbz	x0, 403ce8 <ferror@plt+0x25d8>
  403c8c:	ldr	x1, [x0, #16]
  403c90:	cbnz	x1, 403cd8 <ferror@plt+0x25c8>
  403c94:	str	x20, [x0, #16]
  403c98:	cmp	w19, #0x0
  403c9c:	b.gt	403cb0 <ferror@plt+0x25a0>
  403ca0:	ldr	x0, [x20, #8]
  403ca4:	cbz	x0, 403ce0 <ferror@plt+0x25d0>
  403ca8:	bl	4013a0 <strlen@plt>
  403cac:	mov	w19, w0
  403cb0:	ldr	w0, [x21, #8]
  403cb4:	cmp	w0, w19
  403cb8:	csel	w0, w0, w19, ge  // ge = tcont
  403cbc:	str	w0, [x21, #8]
  403cc0:	ldp	x29, x30, [sp]
  403cc4:	ldp	x19, x20, [sp, #16]
  403cc8:	ldp	x21, x22, [sp, #32]
  403ccc:	ldr	x23, [sp, #48]
  403cd0:	add	sp, sp, #0x450
  403cd4:	ret
  403cd8:	mov	x0, x1
  403cdc:	b	403c88 <ferror@plt+0x2578>
  403ce0:	mov	w19, #0x0                   	// #0
  403ce4:	b	403cb0 <ferror@plt+0x25a0>
  403ce8:	str	x20, [x21]
  403cec:	b	403c98 <ferror@plt+0x2588>
  403cf0:	cbz	x0, 403cfc <ferror@plt+0x25ec>
  403cf4:	ldr	x0, [x0]
  403cf8:	cbnz	x0, 403d00 <ferror@plt+0x25f0>
  403cfc:	ret
  403d00:	ldr	x2, [x0]
  403d04:	cmp	x2, x1
  403d08:	b.eq	403cfc <ferror@plt+0x25ec>  // b.none
  403d0c:	ldr	x0, [x0, #16]
  403d10:	b	403cf8 <ferror@plt+0x25e8>
  403d14:	mov	x1, #0x10                  	// #16
  403d18:	mov	x0, #0x1                   	// #1
  403d1c:	b	4014e0 <calloc@plt>
  403d20:	stp	x29, x30, [sp, #-48]!
  403d24:	mov	x29, sp
  403d28:	stp	x19, x20, [sp, #16]
  403d2c:	mov	x20, x0
  403d30:	ldr	x19, [x0]
  403d34:	str	x21, [sp, #32]
  403d38:	cbnz	x19, 403d50 <ferror@plt+0x2640>
  403d3c:	mov	x0, x20
  403d40:	ldp	x19, x20, [sp, #16]
  403d44:	ldr	x21, [sp, #32]
  403d48:	ldp	x29, x30, [sp], #48
  403d4c:	b	4015d0 <free@plt>
  403d50:	ldp	x0, x21, [x19, #8]
  403d54:	bl	4015d0 <free@plt>
  403d58:	mov	x0, x19
  403d5c:	mov	x19, x21
  403d60:	bl	4015d0 <free@plt>
  403d64:	b	403d38 <ferror@plt+0x2628>
  403d68:	stp	x29, x30, [sp, #-32]!
  403d6c:	mov	x29, sp
  403d70:	stp	x19, x20, [sp, #16]
  403d74:	mov	x20, x0
  403d78:	bl	403cf0 <ferror@plt+0x25e0>
  403d7c:	cbnz	x0, 403dac <ferror@plt+0x269c>
  403d80:	mov	x19, x1
  403d84:	mov	w0, w1
  403d88:	bl	401590 <getpwuid@plt>
  403d8c:	mov	x1, x0
  403d90:	cbz	x0, 403d98 <ferror@plt+0x2688>
  403d94:	ldr	x1, [x0]
  403d98:	mov	x2, x19
  403d9c:	mov	x0, x20
  403da0:	ldp	x19, x20, [sp, #16]
  403da4:	ldp	x29, x30, [sp], #32
  403da8:	b	403bc0 <ferror@plt+0x24b0>
  403dac:	ldp	x19, x20, [sp, #16]
  403db0:	ldp	x29, x30, [sp], #32
  403db4:	ret
  403db8:	stp	x29, x30, [sp, #-32]!
  403dbc:	mov	x29, sp
  403dc0:	stp	x19, x20, [sp, #16]
  403dc4:	mov	x20, x0
  403dc8:	bl	403cf0 <ferror@plt+0x25e0>
  403dcc:	cbnz	x0, 403dfc <ferror@plt+0x26ec>
  403dd0:	mov	x19, x1
  403dd4:	mov	w0, w1
  403dd8:	bl	4016d0 <getgrgid@plt>
  403ddc:	mov	x1, x0
  403de0:	cbz	x0, 403de8 <ferror@plt+0x26d8>
  403de4:	ldr	x1, [x0]
  403de8:	mov	x2, x19
  403dec:	mov	x0, x20
  403df0:	ldp	x19, x20, [sp, #16]
  403df4:	ldp	x29, x30, [sp], #32
  403df8:	b	403bc0 <ferror@plt+0x24b0>
  403dfc:	ldp	x19, x20, [sp, #16]
  403e00:	ldp	x29, x30, [sp], #32
  403e04:	ret
  403e08:	stp	x29, x30, [sp, #-64]!
  403e0c:	mov	x29, sp
  403e10:	stp	x19, x20, [sp, #16]
  403e14:	adrp	x20, 415000 <ferror@plt+0x138f0>
  403e18:	add	x20, x20, #0xdf0
  403e1c:	stp	x21, x22, [sp, #32]
  403e20:	adrp	x21, 415000 <ferror@plt+0x138f0>
  403e24:	add	x21, x21, #0xde8
  403e28:	sub	x20, x20, x21
  403e2c:	mov	w22, w0
  403e30:	stp	x23, x24, [sp, #48]
  403e34:	mov	x23, x1
  403e38:	mov	x24, x2
  403e3c:	bl	401330 <memcpy@plt-0x40>
  403e40:	cmp	xzr, x20, asr #3
  403e44:	b.eq	403e70 <ferror@plt+0x2760>  // b.none
  403e48:	asr	x20, x20, #3
  403e4c:	mov	x19, #0x0                   	// #0
  403e50:	ldr	x3, [x21, x19, lsl #3]
  403e54:	mov	x2, x24
  403e58:	add	x19, x19, #0x1
  403e5c:	mov	x1, x23
  403e60:	mov	w0, w22
  403e64:	blr	x3
  403e68:	cmp	x20, x19
  403e6c:	b.ne	403e50 <ferror@plt+0x2740>  // b.any
  403e70:	ldp	x19, x20, [sp, #16]
  403e74:	ldp	x21, x22, [sp, #32]
  403e78:	ldp	x23, x24, [sp, #48]
  403e7c:	ldp	x29, x30, [sp], #64
  403e80:	ret
  403e84:	nop
  403e88:	ret
  403e8c:	nop
  403e90:	adrp	x2, 416000 <ferror@plt+0x148f0>
  403e94:	mov	x1, #0x0                   	// #0
  403e98:	ldr	x2, [x2, #480]
  403e9c:	b	401420 <__cxa_atexit@plt>
  403ea0:	mov	x2, x1
  403ea4:	mov	x1, x0
  403ea8:	mov	w0, #0x0                   	// #0
  403eac:	b	4016c0 <__xstat@plt>
  403eb0:	mov	x2, x1
  403eb4:	mov	x1, x0
  403eb8:	mov	w0, #0x0                   	// #0
  403ebc:	b	401630 <__lxstat@plt>

Disassembly of section .fini:

0000000000403ec0 <.fini>:
  403ec0:	stp	x29, x30, [sp, #-16]!
  403ec4:	mov	x29, sp
  403ec8:	ldp	x29, x30, [sp], #16
  403ecc:	ret
