INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Software/Xilinx/Vivado_Project/uart/uart.sim/sim_1/impl/timing/xsim/tb_uart_tx_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_gen
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/sources_1/new/uart_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/sources_1/new/uart_txd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_txd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/sim_1/new/tb_uart_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_tx_top
