Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 21 04:38:07 2023
| Host         : Smile running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_game_of_whack_a_mole_timing_summary_routed.rpt -pb Top_game_of_whack_a_mole_timing_summary_routed.pb -rpx Top_game_of_whack_a_mole_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_game_of_whack_a_mole
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  396         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (396)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (821)
5. checking no_input_delay (9)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (396)
--------------------------
 There are 396 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (821)
--------------------------------------------------
 There are 821 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  844          inf        0.000                      0                  844           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           844 Endpoints
Min Delay           844 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/s8/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/s8/oS_ENS_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.604ns  (logic 2.177ns (25.301%)  route 6.427ns (74.699%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE                         0.000     0.000 r  d1/s8/CNT_SCAN_reg[0]/C
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/s8/CNT_SCAN_reg[0]/Q
                         net (fo=32, routed)          1.019     1.475    d1/s8/CNT_SCAN_reg[0]_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  d1/s8/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.145    d1/s8/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.725 r  d1/s8/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.725    d1/s8/CNT_SCAN1_carry_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.839 r  d1/s8/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.839    d1/s8/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.953 r  d1/s8/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.953    d1/s8/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.181 f  d1/s8/CNT_SCAN1_carry__2/CO[2]
                         net (fo=79, routed)          2.493     5.674    d1/s8/CO[0]
    SLICE_X84Y102        LUT5 (Prop_lut5_I3_O)        0.313     5.987 r  d1/s8/oS_COM[7]_i_5/O
                         net (fo=11, routed)          1.317     7.303    d1/s8/oS_COM[7]_i_5_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.427 r  d1/s8/oS_ENS[6]_i_6/O
                         net (fo=5, routed)           1.053     8.480    d1/s8/oS_ENS[6]_i_6_n_0
    SLICE_X82Y110        LUT6 (Prop_lut6_I4_O)        0.124     8.604 r  d1/s8/oS_ENS[3]_i_1/O
                         net (fo=1, routed)           0.000     8.604    d1/s8/oS_ENS[3]_i_1_n_0
    SLICE_X82Y110        FDRE                                         r  d1/s8/oS_ENS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/s8/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/s8/oS_ENS_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.604ns  (logic 2.177ns (25.301%)  route 6.427ns (74.699%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE                         0.000     0.000 r  d1/s8/CNT_SCAN_reg[0]/C
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/s8/CNT_SCAN_reg[0]/Q
                         net (fo=32, routed)          1.019     1.475    d1/s8/CNT_SCAN_reg[0]_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  d1/s8/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.145    d1/s8/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.725 r  d1/s8/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.725    d1/s8/CNT_SCAN1_carry_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.839 r  d1/s8/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.839    d1/s8/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.953 r  d1/s8/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.953    d1/s8/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.181 f  d1/s8/CNT_SCAN1_carry__2/CO[2]
                         net (fo=79, routed)          2.493     5.674    d1/s8/CO[0]
    SLICE_X84Y102        LUT5 (Prop_lut5_I3_O)        0.313     5.987 r  d1/s8/oS_COM[7]_i_5/O
                         net (fo=11, routed)          1.317     7.303    d1/s8/oS_COM[7]_i_5_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.427 r  d1/s8/oS_ENS[6]_i_6/O
                         net (fo=5, routed)           1.053     8.480    d1/s8/oS_ENS[6]_i_6_n_0
    SLICE_X83Y110        LUT6 (Prop_lut6_I4_O)        0.124     8.604 r  d1/s8/oS_ENS[6]_i_1/O
                         net (fo=1, routed)           0.000     8.604    d1/s8/oS_ENS[6]_i_1_n_0
    SLICE_X83Y110        FDRE                                         r  d1/s8/oS_ENS_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/s8/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/s8/oS_ENS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.460ns  (logic 2.177ns (25.733%)  route 6.283ns (74.267%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE                         0.000     0.000 r  d1/s8/CNT_SCAN_reg[0]/C
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/s8/CNT_SCAN_reg[0]/Q
                         net (fo=32, routed)          1.019     1.475    d1/s8/CNT_SCAN_reg[0]_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  d1/s8/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.145    d1/s8/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.725 r  d1/s8/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.725    d1/s8/CNT_SCAN1_carry_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.839 r  d1/s8/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.839    d1/s8/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.953 r  d1/s8/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.953    d1/s8/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.181 f  d1/s8/CNT_SCAN1_carry__2/CO[2]
                         net (fo=79, routed)          2.493     5.674    d1/s8/CO[0]
    SLICE_X84Y102        LUT5 (Prop_lut5_I3_O)        0.313     5.987 r  d1/s8/oS_COM[7]_i_5/O
                         net (fo=11, routed)          1.317     7.303    d1/s8/oS_COM[7]_i_5_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.427 r  d1/s8/oS_ENS[6]_i_6/O
                         net (fo=5, routed)           0.909     8.336    d1/s8/oS_ENS[6]_i_6_n_0
    SLICE_X84Y108        LUT6 (Prop_lut6_I2_O)        0.124     8.460 r  d1/s8/oS_ENS[0]_i_1/O
                         net (fo=1, routed)           0.000     8.460    d1/s8/oS_ENS[0]_i_1_n_0
    SLICE_X84Y108        FDRE                                         r  d1/s8/oS_ENS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s1/out_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 1.523ns (18.032%)  route 6.921ns (81.968%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB3                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  rst_IBUF_inst/O
                         net (fo=375, routed)         6.921     8.444    s1/rst_IBUF
    SLICE_X78Y111        FDCE                                         f  s1/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s1/out_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 1.523ns (18.032%)  route 6.921ns (81.968%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB3                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  rst_IBUF_inst/O
                         net (fo=375, routed)         6.921     8.444    s1/rst_IBUF
    SLICE_X78Y111        FDCE                                         f  s1/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Tim_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.424ns  (logic 1.647ns (19.546%)  route 6.778ns (80.454%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB3                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  rst_IBUF_inst/O
                         net (fo=375, routed)         6.100     7.623    rst_IBUF
    SLICE_X78Y103        LUT3 (Prop_lut3_I1_O)        0.124     7.747 r  Tim[7]_i_1/O
                         net (fo=8, routed)           0.678     8.424    Tim[7]_i_1_n_0
    SLICE_X78Y106        FDRE                                         r  Tim_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Tim_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.424ns  (logic 1.647ns (19.546%)  route 6.778ns (80.454%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB3                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  rst_IBUF_inst/O
                         net (fo=375, routed)         6.100     7.623    rst_IBUF
    SLICE_X78Y103        LUT3 (Prop_lut3_I1_O)        0.124     7.747 r  Tim[7]_i_1/O
                         net (fo=8, routed)           0.678     8.424    Tim[7]_i_1_n_0
    SLICE_X78Y106        FDRE                                         r  Tim_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/s8/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/s8/oS_ENS_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.372ns  (logic 2.177ns (26.004%)  route 6.195ns (73.996%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE                         0.000     0.000 r  d1/s8/CNT_SCAN_reg[0]/C
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/s8/CNT_SCAN_reg[0]/Q
                         net (fo=32, routed)          1.019     1.475    d1/s8/CNT_SCAN_reg[0]_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  d1/s8/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.145    d1/s8/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.725 r  d1/s8/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.725    d1/s8/CNT_SCAN1_carry_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.839 r  d1/s8/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.839    d1/s8/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.953 r  d1/s8/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.953    d1/s8/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.181 f  d1/s8/CNT_SCAN1_carry__2/CO[2]
                         net (fo=79, routed)          2.493     5.674    d1/s8/CO[0]
    SLICE_X84Y102        LUT5 (Prop_lut5_I3_O)        0.313     5.987 r  d1/s8/oS_COM[7]_i_5/O
                         net (fo=11, routed)          1.317     7.303    d1/s8/oS_COM[7]_i_5_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.427 r  d1/s8/oS_ENS[6]_i_6/O
                         net (fo=5, routed)           0.821     8.248    d1/s8/oS_ENS[6]_i_6_n_0
    SLICE_X82Y109        LUT6 (Prop_lut6_I4_O)        0.124     8.372 r  d1/s8/oS_ENS[4]_i_1/O
                         net (fo=1, routed)           0.000     8.372    d1/s8/oS_ENS[4]_i_1_n_0
    SLICE_X82Y109        FDRE                                         r  d1/s8/oS_ENS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/s8/CNT_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/s8/oS_ENS_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.368ns  (logic 2.177ns (26.016%)  route 6.191ns (73.984%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE                         0.000     0.000 r  d1/s8/CNT_SCAN_reg[0]/C
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/s8/CNT_SCAN_reg[0]/Q
                         net (fo=32, routed)          1.019     1.475    d1/s8/CNT_SCAN_reg[0]_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  d1/s8/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.547     2.145    d1/s8/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.725 r  d1/s8/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.725    d1/s8/CNT_SCAN1_carry_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.839 r  d1/s8/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.839    d1/s8/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.953 r  d1/s8/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.953    d1/s8/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.181 f  d1/s8/CNT_SCAN1_carry__2/CO[2]
                         net (fo=79, routed)          2.493     5.674    d1/s8/CO[0]
    SLICE_X84Y102        LUT5 (Prop_lut5_I3_O)        0.313     5.987 r  d1/s8/oS_COM[7]_i_5/O
                         net (fo=11, routed)          1.317     7.303    d1/s8/oS_COM[7]_i_5_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.427 r  d1/s8/oS_ENS[6]_i_6/O
                         net (fo=5, routed)           0.817     8.244    d1/s8/oS_ENS[6]_i_6_n_0
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.124     8.368 r  d1/s8/oS_ENS[5]_i_1/O
                         net (fo=1, routed)           0.000     8.368    d1/s8/oS_ENS[5]_i_1_n_0
    SLICE_X84Y109        FDRE                                         r  d1/s8/oS_ENS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s1/out_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.308ns  (logic 1.523ns (18.327%)  route 6.785ns (81.673%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB3                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  rst_IBUF_inst/O
                         net (fo=375, routed)         6.785     8.308    s1/rst_IBUF
    SLICE_X78Y109        FDCE                                         f  s1/out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l1/r1/data_reg[30]/C
                            (rising edge-triggered cell FDPE)
  Destination:            l1/r1/data_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.431%)  route 0.059ns (28.569%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDPE                         0.000     0.000 r  l1/r1/data_reg[30]/C
    SLICE_X80Y90         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  l1/r1/data_reg[30]/Q
                         net (fo=1, routed)           0.059     0.207    l1/r1/data_reg_n_0_[30]
    SLICE_X81Y90         FDPE                                         r  l1/r1/data_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/r1/data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l1/r1/data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDCE                         0.000     0.000 r  l1/r1/data_reg[10]/C
    SLICE_X81Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l1/r1/data_reg[10]/Q
                         net (fo=1, routed)           0.104     0.245    l1/r1/data_reg_n_0_[10]
    SLICE_X81Y90         FDPE                                         r  l1/r1/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/r1/data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l1/r1/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDCE                         0.000     0.000 r  l1/r1/data_reg[5]/C
    SLICE_X83Y90         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  l1/r1/data_reg[5]/Q
                         net (fo=1, routed)           0.120     0.248    l1/r1/data_reg_n_0_[5]
    SLICE_X83Y90         FDPE                                         r  l1/r1/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/r1/data_reg[25]/C
                            (rising edge-triggered cell FDPE)
  Destination:            l1/r1/data_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDPE                         0.000     0.000 r  l1/r1/data_reg[25]/C
    SLICE_X81Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  l1/r1/data_reg[25]/Q
                         net (fo=1, routed)           0.112     0.253    l1/r1/data_reg_n_0_[25]
    SLICE_X80Y91         FDCE                                         r  l1/r1/data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/r1/data_reg[31]/C
                            (rising edge-triggered cell FDPE)
  Destination:            l1/r1/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.351%)  route 0.126ns (49.649%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDPE                         0.000     0.000 r  l1/r1/data_reg[31]/C
    SLICE_X81Y90         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  l1/r1/data_reg[31]/Q
                         net (fo=6, routed)           0.126     0.254    l1/r1/data_reg_n_0_[31]
    SLICE_X83Y90         FDCE                                         r  l1/r1/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/r1/data_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l1/r1/data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.148ns (56.178%)  route 0.115ns (43.822%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDCE                         0.000     0.000 r  l1/r1/data_reg[21]/C
    SLICE_X80Y90         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  l1/r1/data_reg[21]/Q
                         net (fo=1, routed)           0.115     0.263    l1/r1/data_reg_n_0_[21]
    SLICE_X81Y91         FDPE                                         r  l1/r1/data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/r1/data_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l1/r1/data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDCE                         0.000     0.000 r  l1/r1/data_reg[19]/C
    SLICE_X80Y90         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  l1/r1/data_reg[19]/Q
                         net (fo=1, routed)           0.119     0.267    l1/r1/data_reg_n_0_[19]
    SLICE_X80Y90         FDPE                                         r  l1/r1/data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/r1/data_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l1/r1/data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDCE                         0.000     0.000 r  l1/r1/data_reg[29]/C
    SLICE_X80Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  l1/r1/data_reg[29]/Q
                         net (fo=1, routed)           0.110     0.274    l1/r1/data_reg_n_0_[29]
    SLICE_X80Y90         FDPE                                         r  l1/r1/data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/r1/data_reg[18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            l1/r1/data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDPE                         0.000     0.000 r  l1/r1/data_reg[18]/C
    SLICE_X80Y90         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  l1/r1/data_reg[18]/Q
                         net (fo=1, routed)           0.112     0.276    l1/r1/data_reg_n_0_[18]
    SLICE_X80Y90         FDCE                                         r  l1/r1/data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l1/r1/data_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l1/r1/data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDCE                         0.000     0.000 r  l1/r1/data_reg[17]/C
    SLICE_X80Y90         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  l1/r1/data_reg[17]/Q
                         net (fo=1, routed)           0.112     0.276    l1/r1/data_reg_n_0_[17]
    SLICE_X80Y90         FDPE                                         r  l1/r1/data_reg[18]/D
  -------------------------------------------------------------------    -------------------





