#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Aug 15 10:44:00 2024
# Process ID: 1133
# Current directory: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_finn_design_0_0_synth_1
# Command line: vivado -log vmk180_thin_finn_design_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vmk180_thin_finn_design_0_0.tcl
# Log file: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_finn_design_0_0_synth_1/vmk180_thin_finn_design_0_0.vds
# Journal file: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_finn_design_0_0_synth_1/vivado.jou
# Running On: finn_dev_hannayan, OS: Linux, CPU Frequency: 3190.625 MHz, CPU Physical cores: 32, Host memory: 540363 MB
#-----------------------------------------------------------
Sourcing tcl script '/tmp/home_dir/.Xilinx/Vivado/Vivado_init.tcl'
484 Beta devices matching pattern found, 484 enabled.
enable_beta_device: Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2045.383 ; gain = 132.520 ; free physical = 73727 ; free virtual = 492374
source vmk180_thin_finn_design_0_0.tcl -notrace
INFO: Dispatch client connection id - 37273
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/int/xo/ip_repo/xilinx_com_hls_instrumentation_wrapper_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/int/xo/ip_repo/xilinx_finn_finn_finn_design_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis/2022.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vmk180_thin_finn_design_0_0
Command: synth_design -top vmk180_thin_finn_design_0_0 -part xcvm1802-vsva2197-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvm1802'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvm1802'
INFO: [Device 21-403] Loading part xcvm1802-vsva2197-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1374
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-9661] initial value of parameter 'DEPTH' is omitted [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:34]
WARNING: [Synth 8-9661] initial value of parameter 'WIDTH' is omitted [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:35]
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:73]
WARNING: [Synth 8-9661] initial value of parameter 'DEPTH' is omitted [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:34]
WARNING: [Synth 8-9661] initial value of parameter 'WIDTH' is omitted [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:35]
WARNING: [Synth 8-9661] initial value of parameter 'IBITS' is omitted [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc_axi.sv:35]
WARNING: [Synth 8-9661] initial value of parameter 'OBITS' is omitted [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc_axi.sv:36]
WARNING: [Synth 8-9661] initial value of parameter 'IBITS' is omitted [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc.sv:35]
WARNING: [Synth 8-9661] initial value of parameter 'OBITS' is omitted [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc.sv:36]
WARNING: [Synth 8-10592] closing label :memstream_axi_wrapper is only allowed in SystemVerilog mode [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi_wrapper.v:126]
WARNING: [Synth 8-10592] closing label :memstream_axi_wrapper is only allowed in SystemVerilog mode [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi_wrapper.v:126]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3308.879 ; gain = 351.828 ; free physical = 64052 ; free virtual = 482702
Synthesis current peak Physical Memory [PSS] (MB): peak = 2534.216; parent = 2398.682; children = 135.534
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4283.969; parent = 3327.695; children = 956.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vmk180_thin_finn_design_0_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_finn_design_0_0/synth/vmk180_thin_finn_design_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'finn_design_wrapper' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/hdl/finn_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'finn_design' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:292]
INFO: [Synth 8-6157] synthesizing module 'finn_design_LabelSelect_Batch_0_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_LabelSelect_Batch_0_0/synth/finn_design_LabelSelect_Batch_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LabelSelect_Batch_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/94a3/hdl/verilog/LabelSelect_Batch_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'LabelSelect_Batch_0_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/94a3/hdl/verilog/LabelSelect_Batch_0_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'LabelSelect_Batch_0_flow_control_loop_pipe_sequential_init' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/94a3/hdl/verilog/LabelSelect_Batch_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LabelSelect_Batch_0_flow_control_loop_pipe_sequential_init' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/94a3/hdl/verilog/LabelSelect_Batch_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LabelSelect_Batch_0_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/94a3/hdl/verilog/LabelSelect_Batch_0_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'LabelSelect_Batch_0_regslice_both' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/94a3/hdl/verilog/LabelSelect_Batch_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LabelSelect_Batch_0_regslice_both' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/94a3/hdl/verilog/LabelSelect_Batch_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LabelSelect_Batch_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/94a3/hdl/verilog/LabelSelect_Batch_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_LabelSelect_Batch_0_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_LabelSelect_Batch_0_0/synth/finn_design_LabelSelect_Batch_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_imp_MT0NP' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:12]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_0_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_0_0/synth/finn_design_MatrixVectorActivation_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_mux_164_49_1_1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0_mux_164_49_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_mux_164_49_1_1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0_mux_164_49_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_regslice_both' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_regslice_both' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_regslice_both__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_regslice_both__parameterized0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_0_regslice_both__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_regslice_both__parameterized1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0ef6/hdl/verilog/MatrixVectorActivation_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_0_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_0_0/synth/finn_design_MatrixVectorActivation_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_0_wstrm_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_0_wstrm_0/synth/finn_design_MatrixVectorActivation_0_wstrm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi_wrapper' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6157] synthesizing module 'memstream' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:33]
INFO: [Synth 8-3876] $readmem data file './memblock_MatrixVectorActivation_0.dat' is read successfully [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'memstream' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:33]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_if' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:31]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_if' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'ip_addr' does not match port width (13) of module 'axi4lite_if' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi_wrapper' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_0_wstrm_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_0_wstrm_0/synth/finn_design_MatrixVectorActivation_0_wstrm_0.v:53]
WARNING: [Synth 8-7071] port 'awready' of module 'finn_design_MatrixVectorActivation_0_wstrm_0' is unconnected for instance 'MatrixVectorActivation_0_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'wready' of module 'finn_design_MatrixVectorActivation_0_wstrm_0' is unconnected for instance 'MatrixVectorActivation_0_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'bvalid' of module 'finn_design_MatrixVectorActivation_0_wstrm_0' is unconnected for instance 'MatrixVectorActivation_0_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'bresp' of module 'finn_design_MatrixVectorActivation_0_wstrm_0' is unconnected for instance 'MatrixVectorActivation_0_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'arready' of module 'finn_design_MatrixVectorActivation_0_wstrm_0' is unconnected for instance 'MatrixVectorActivation_0_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'rvalid' of module 'finn_design_MatrixVectorActivation_0_wstrm_0' is unconnected for instance 'MatrixVectorActivation_0_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'rresp' of module 'finn_design_MatrixVectorActivation_0_wstrm_0' is unconnected for instance 'MatrixVectorActivation_0_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'rdata' of module 'finn_design_MatrixVectorActivation_0_wstrm_0' is unconnected for instance 'MatrixVectorActivation_0_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7023] instance 'MatrixVectorActivation_0_wstrm' of module 'finn_design_MatrixVectorActivation_0_wstrm_0' has 25 connections declared, but only 17 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:62]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_0_imp_MT0NP' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:12]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_1_imp_16PJ27U' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:82]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_1_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_1_0/synth/finn_design_MatrixVectorActivation_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_1_mux_83_8_1_1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1_mux_83_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_1_mux_83_8_1_1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1_mux_83_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_1_regslice_both' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_1_regslice_both' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_1_regslice_both__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_1_regslice_both__parameterized0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_1_regslice_both__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_1_regslice_both__parameterized1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_1_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_1_0/synth/finn_design_MatrixVectorActivation_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_1_wstrm_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_1_wstrm_0/synth/finn_design_MatrixVectorActivation_1_wstrm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi_wrapper__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6157] synthesizing module 'memstream__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:33]
INFO: [Synth 8-3876] $readmem data file './memblock_MatrixVectorActivation_1.dat' is read successfully [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'memstream__parameterized0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:33]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_if__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:31]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_if__parameterized0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'ip_addr' does not match port width (9) of module 'axi4lite_if__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi__parameterized0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi_wrapper__parameterized0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_1_wstrm_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_1_wstrm_0/synth/finn_design_MatrixVectorActivation_1_wstrm_0.v:53]
WARNING: [Synth 8-7071] port 'awready' of module 'finn_design_MatrixVectorActivation_1_wstrm_0' is unconnected for instance 'MatrixVectorActivation_1_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:132]
WARNING: [Synth 8-7071] port 'wready' of module 'finn_design_MatrixVectorActivation_1_wstrm_0' is unconnected for instance 'MatrixVectorActivation_1_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:132]
WARNING: [Synth 8-7071] port 'bvalid' of module 'finn_design_MatrixVectorActivation_1_wstrm_0' is unconnected for instance 'MatrixVectorActivation_1_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:132]
WARNING: [Synth 8-7071] port 'bresp' of module 'finn_design_MatrixVectorActivation_1_wstrm_0' is unconnected for instance 'MatrixVectorActivation_1_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:132]
WARNING: [Synth 8-7071] port 'arready' of module 'finn_design_MatrixVectorActivation_1_wstrm_0' is unconnected for instance 'MatrixVectorActivation_1_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:132]
WARNING: [Synth 8-7071] port 'rvalid' of module 'finn_design_MatrixVectorActivation_1_wstrm_0' is unconnected for instance 'MatrixVectorActivation_1_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:132]
WARNING: [Synth 8-7071] port 'rresp' of module 'finn_design_MatrixVectorActivation_1_wstrm_0' is unconnected for instance 'MatrixVectorActivation_1_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:132]
WARNING: [Synth 8-7071] port 'rdata' of module 'finn_design_MatrixVectorActivation_1_wstrm_0' is unconnected for instance 'MatrixVectorActivation_1_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:132]
WARNING: [Synth 8-7023] instance 'MatrixVectorActivation_1_wstrm' of module 'finn_design_MatrixVectorActivation_1_wstrm_0' has 25 connections declared, but only 17 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:132]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_1_imp_16PJ27U' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:82]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_imp_1U5U4NE' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:152]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_2_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_2_0/synth/finn_design_MatrixVectorActivation_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_mux_83_8_1_1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2_mux_83_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_mux_83_8_1_1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2_mux_83_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_regslice_both' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_regslice_both' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_regslice_both__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_regslice_both__parameterized0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_regslice_both__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_regslice_both__parameterized1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_2_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_2_0/synth/finn_design_MatrixVectorActivation_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_2_wstrm_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_2_wstrm_0/synth/finn_design_MatrixVectorActivation_2_wstrm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi_wrapper__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6157] synthesizing module 'memstream__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:33]
INFO: [Synth 8-3876] $readmem data file './memblock_MatrixVectorActivation_2.dat' is read successfully [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'memstream__parameterized1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:33]
WARNING: [Synth 8-689] width (32) of port connection 'ip_addr' does not match port width (9) of module 'axi4lite_if__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi__parameterized1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi_wrapper__parameterized1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_2_wstrm_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_2_wstrm_0/synth/finn_design_MatrixVectorActivation_2_wstrm_0.v:53]
WARNING: [Synth 8-7071] port 'awready' of module 'finn_design_MatrixVectorActivation_2_wstrm_0' is unconnected for instance 'MatrixVectorActivation_2_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:202]
WARNING: [Synth 8-7071] port 'wready' of module 'finn_design_MatrixVectorActivation_2_wstrm_0' is unconnected for instance 'MatrixVectorActivation_2_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:202]
WARNING: [Synth 8-7071] port 'bvalid' of module 'finn_design_MatrixVectorActivation_2_wstrm_0' is unconnected for instance 'MatrixVectorActivation_2_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:202]
WARNING: [Synth 8-7071] port 'bresp' of module 'finn_design_MatrixVectorActivation_2_wstrm_0' is unconnected for instance 'MatrixVectorActivation_2_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:202]
WARNING: [Synth 8-7071] port 'arready' of module 'finn_design_MatrixVectorActivation_2_wstrm_0' is unconnected for instance 'MatrixVectorActivation_2_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:202]
WARNING: [Synth 8-7071] port 'rvalid' of module 'finn_design_MatrixVectorActivation_2_wstrm_0' is unconnected for instance 'MatrixVectorActivation_2_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:202]
WARNING: [Synth 8-7071] port 'rresp' of module 'finn_design_MatrixVectorActivation_2_wstrm_0' is unconnected for instance 'MatrixVectorActivation_2_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:202]
WARNING: [Synth 8-7071] port 'rdata' of module 'finn_design_MatrixVectorActivation_2_wstrm_0' is unconnected for instance 'MatrixVectorActivation_2_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:202]
WARNING: [Synth 8-7023] instance 'MatrixVectorActivation_2_wstrm' of module 'finn_design_MatrixVectorActivation_2_wstrm_0' has 25 connections declared, but only 17 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:202]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_imp_1U5U4NE' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:152]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_3_imp_WP21D1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:222]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_3_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_3_0/synth/finn_design_MatrixVectorActivation_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_3' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/f602/hdl/verilog/MatrixVectorActivation_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/f602/hdl/verilog/MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/f602/hdl/verilog/MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/f602/hdl/verilog/MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/f602/hdl/verilog/MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_3_regslice_both' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/f602/hdl/verilog/MatrixVectorActivation_3_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_3_regslice_both' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/f602/hdl/verilog/MatrixVectorActivation_3_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_3_regslice_both__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/f602/hdl/verilog/MatrixVectorActivation_3_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_3_regslice_both__parameterized0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/f602/hdl/verilog/MatrixVectorActivation_3_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_3_regslice_both__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/f602/hdl/verilog/MatrixVectorActivation_3_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_3_regslice_both__parameterized1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/f602/hdl/verilog/MatrixVectorActivation_3_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_3' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/f602/hdl/verilog/MatrixVectorActivation_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_3_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_3_0/synth/finn_design_MatrixVectorActivation_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_3_wstrm_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_3_wstrm_0/synth/finn_design_MatrixVectorActivation_3_wstrm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi_wrapper__parameterized2' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi__parameterized2' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6157] synthesizing module 'memstream__parameterized2' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:33]
INFO: [Synth 8-3876] $readmem data file './memblock_MatrixVectorActivation_3.dat' is read successfully [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'memstream__parameterized2' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:33]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_if__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:31]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_if__parameterized1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'ip_addr' does not match port width (7) of module 'axi4lite_if__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi__parameterized2' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi_wrapper__parameterized2' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_3_wstrm_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_MatrixVectorActivation_3_wstrm_0/synth/finn_design_MatrixVectorActivation_3_wstrm_0.v:53]
WARNING: [Synth 8-7071] port 'awready' of module 'finn_design_MatrixVectorActivation_3_wstrm_0' is unconnected for instance 'MatrixVectorActivation_3_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:272]
WARNING: [Synth 8-7071] port 'wready' of module 'finn_design_MatrixVectorActivation_3_wstrm_0' is unconnected for instance 'MatrixVectorActivation_3_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:272]
WARNING: [Synth 8-7071] port 'bvalid' of module 'finn_design_MatrixVectorActivation_3_wstrm_0' is unconnected for instance 'MatrixVectorActivation_3_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:272]
WARNING: [Synth 8-7071] port 'bresp' of module 'finn_design_MatrixVectorActivation_3_wstrm_0' is unconnected for instance 'MatrixVectorActivation_3_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:272]
WARNING: [Synth 8-7071] port 'arready' of module 'finn_design_MatrixVectorActivation_3_wstrm_0' is unconnected for instance 'MatrixVectorActivation_3_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:272]
WARNING: [Synth 8-7071] port 'rvalid' of module 'finn_design_MatrixVectorActivation_3_wstrm_0' is unconnected for instance 'MatrixVectorActivation_3_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:272]
WARNING: [Synth 8-7071] port 'rresp' of module 'finn_design_MatrixVectorActivation_3_wstrm_0' is unconnected for instance 'MatrixVectorActivation_3_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:272]
WARNING: [Synth 8-7071] port 'rdata' of module 'finn_design_MatrixVectorActivation_3_wstrm_0' is unconnected for instance 'MatrixVectorActivation_3_wstrm' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:272]
WARNING: [Synth 8-7023] instance 'MatrixVectorActivation_3_wstrm' of module 'finn_design_MatrixVectorActivation_3_wstrm_0' has 25 connections declared, but only 17 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:272]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_3_imp_WP21D1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:222]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_0_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthConverter_rtl_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/StreamingDataWidthConverter_rtl_0.v:32]
INFO: [Synth 8-6157] synthesizing module 'dwc_axi' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc_axi.sv:34]
INFO: [Synth 8-6157] synthesizing module 'dwc' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'dwc' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'dwc_axi' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc_axi.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthConverter_rtl_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/StreamingDataWidthConverter_rtl_0.v:32]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_0_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_1_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthConverter_rtl_1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_1/StreamingDataWidthConverter_rtl_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'dwc_axi__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc_axi.sv:34]
INFO: [Synth 8-6157] synthesizing module 'dwc__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'dwc__parameterized0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'dwc_axi__parameterized0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc_axi.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthConverter_rtl_1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_1/StreamingDataWidthConverter_rtl_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_1_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_2_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth/finn_design_StreamingDataWidthConverter_rtl_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthConverter_rtl_2' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_2/StreamingDataWidthConverter_rtl_2.v:32]
INFO: [Synth 8-6157] synthesizing module 'dwc_axi__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc_axi.sv:34]
INFO: [Synth 8-6157] synthesizing module 'dwc__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'dwc__parameterized1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'dwc_axi__parameterized1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc_axi.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthConverter_rtl_2' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_2/StreamingDataWidthConverter_rtl_2.v:32]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_2_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth/finn_design_StreamingDataWidthConverter_rtl_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_3_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/synth/finn_design_StreamingDataWidthConverter_rtl_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthConverter_rtl_3' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_3/StreamingDataWidthConverter_rtl_3.v:32]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthConverter_rtl_3' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_3/StreamingDataWidthConverter_rtl_3.v:32]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_3_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/synth/finn_design_StreamingDataWidthConverter_rtl_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_4_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0/synth/finn_design_StreamingDataWidthConverter_rtl_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthConverter_rtl_4' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_4/StreamingDataWidthConverter_rtl_4.v:32]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthConverter_rtl_4' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_4/StreamingDataWidthConverter_rtl_4.v:32]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_4_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0/synth/finn_design_StreamingDataWidthConverter_rtl_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_5_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0/synth/finn_design_StreamingDataWidthConverter_rtl_5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthConverter_rtl_5' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_5/StreamingDataWidthConverter_rtl_5.v:32]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthConverter_rtl_5' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_5/StreamingDataWidthConverter_rtl_5.v:32]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_5_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0/synth/finn_design_StreamingDataWidthConverter_rtl_5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_6_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0/synth/finn_design_StreamingDataWidthConverter_rtl_6_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthConverter_rtl_6' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_6/StreamingDataWidthConverter_rtl_6.v:32]
INFO: [Synth 8-6157] synthesizing module 'dwc_axi__parameterized2' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc_axi.sv:34]
INFO: [Synth 8-6157] synthesizing module 'dwc__parameterized2' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'dwc__parameterized2' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'dwc_axi__parameterized2' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_0/dwc_axi.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthConverter_rtl_6' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/rtl_ops/StreamingDataWidthConverter_rtl_6/StreamingDataWidthConverter_rtl_6.v:32]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_6_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0/synth/finn_design_StreamingDataWidthConverter_rtl_6_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_0_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_0_0/synth/finn_design_StreamingFIFO_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingFIFO_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/StreamingFIFO_0.v:2]
INFO: [Synth 8-6157] synthesizing module 'Q_srl' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/Q_srl.v:72]
INFO: [Synth 8-6155] done synthesizing module 'Q_srl' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/Q_srl.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/StreamingFIFO_0.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/StreamingFIFO_0.v:35]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFIFO_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/StreamingFIFO_0.v:2]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_0_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_0_0/synth/finn_design_StreamingFIFO_0_0.v:53]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_0_0' is unconnected for instance 'StreamingFIFO_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:547]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_0_0' is unconnected for instance 'StreamingFIFO_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:547]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_0' of module 'finn_design_StreamingFIFO_0_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:547]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_1_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_1_0/synth/finn_design_StreamingFIFO_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingFIFO_1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c1bf/StreamingFIFO_1.v:2]
INFO: [Synth 8-6157] synthesizing module 'Q_srl__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/Q_srl.v:72]
INFO: [Synth 8-6155] done synthesizing module 'Q_srl__parameterized0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/Q_srl.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c1bf/StreamingFIFO_1.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c1bf/StreamingFIFO_1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFIFO_1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c1bf/StreamingFIFO_1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_1_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_1_0/synth/finn_design_StreamingFIFO_1_0.v:53]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_1_0' is unconnected for instance 'StreamingFIFO_1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:556]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_1_0' is unconnected for instance 'StreamingFIFO_1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:556]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_1' of module 'finn_design_StreamingFIFO_1_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:556]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_10_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_10_0/synth/finn_design_StreamingFIFO_10_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingFIFO_10' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/88d6/StreamingFIFO_10.v:2]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/88d6/StreamingFIFO_10.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/88d6/StreamingFIFO_10.v:35]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFIFO_10' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/88d6/StreamingFIFO_10.v:2]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_10_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_10_0/synth/finn_design_StreamingFIFO_10_0.v:53]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_10_0' is unconnected for instance 'StreamingFIFO_10' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:565]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_10_0' is unconnected for instance 'StreamingFIFO_10' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:565]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_10' of module 'finn_design_StreamingFIFO_10_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:565]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_11_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_11_0/synth/finn_design_StreamingFIFO_11_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingFIFO_11' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/8575/StreamingFIFO_11.v:2]
INFO: [Synth 8-6157] synthesizing module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/Q_srl.v:72]
INFO: [Synth 8-6155] done synthesizing module 'Q_srl__parameterized1' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/Q_srl.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/8575/StreamingFIFO_11.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/8575/StreamingFIFO_11.v:35]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFIFO_11' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/8575/StreamingFIFO_11.v:2]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_11_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_11_0/synth/finn_design_StreamingFIFO_11_0.v:53]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_11_0' is unconnected for instance 'StreamingFIFO_11' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:574]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_11_0' is unconnected for instance 'StreamingFIFO_11' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:574]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_11' of module 'finn_design_StreamingFIFO_11_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:574]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_12_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_12_0/synth/finn_design_StreamingFIFO_12_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingFIFO_12' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/4534/StreamingFIFO_12.v:2]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/4534/StreamingFIFO_12.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/4534/StreamingFIFO_12.v:35]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFIFO_12' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/4534/StreamingFIFO_12.v:2]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_12_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_12_0/synth/finn_design_StreamingFIFO_12_0.v:53]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_12_0' is unconnected for instance 'StreamingFIFO_12' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:583]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_12_0' is unconnected for instance 'StreamingFIFO_12' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:583]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_12' of module 'finn_design_StreamingFIFO_12_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:583]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_13_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_13_0/synth/finn_design_StreamingFIFO_13_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingFIFO_13' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/bfe6/StreamingFIFO_13.v:2]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/bfe6/StreamingFIFO_13.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/bfe6/StreamingFIFO_13.v:35]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFIFO_13' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/bfe6/StreamingFIFO_13.v:2]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_13_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_13_0/synth/finn_design_StreamingFIFO_13_0.v:53]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_13_0' is unconnected for instance 'StreamingFIFO_13' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:592]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_13_0' is unconnected for instance 'StreamingFIFO_13' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:592]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_13' of module 'finn_design_StreamingFIFO_13_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:592]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_14_0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_14_0/synth/finn_design_StreamingFIFO_14_0.v:53]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Q_srl__parameterized2' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/Q_srl.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized2' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/475a/StreamingFIFO_14.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized2' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/475a/StreamingFIFO_14.v:35]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFIFO_14' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/475a/StreamingFIFO_14.v:2]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_14_0' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ip/finn_design_StreamingFIFO_14_0/synth/finn_design_StreamingFIFO_14_0.v:53]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_14_0' is unconnected for instance 'StreamingFIFO_14' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:601]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_14_0' is unconnected for instance 'StreamingFIFO_14' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:601]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_14' of module 'finn_design_StreamingFIFO_14_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:601]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/eec2/StreamingFIFO_15.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/eec2/StreamingFIFO_15.v:35]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFIFO_15' (0#1) [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/eec2/StreamingFIFO_15.v:2]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_15_0' is unconnected for instance 'StreamingFIFO_15' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:610]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_15_0' is unconnected for instance 'StreamingFIFO_15' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:610]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_15' of module 'finn_design_StreamingFIFO_15_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:610]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/9dc9/StreamingFIFO_16.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/9dc9/StreamingFIFO_16.v:35]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_16_0' is unconnected for instance 'StreamingFIFO_16' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:619]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_16_0' is unconnected for instance 'StreamingFIFO_16' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:619]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_16' of module 'finn_design_StreamingFIFO_16_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:619]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized3' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/6a57/StreamingFIFO_2.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized3' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/6a57/StreamingFIFO_2.v:35]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_2_0' is unconnected for instance 'StreamingFIFO_2' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:628]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_2_0' is unconnected for instance 'StreamingFIFO_2' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:628]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_2' of module 'finn_design_StreamingFIFO_2_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:628]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized4' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/ce1a/StreamingFIFO_3.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized4' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/ce1a/StreamingFIFO_3.v:35]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_3_0' is unconnected for instance 'StreamingFIFO_3' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:637]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_3_0' is unconnected for instance 'StreamingFIFO_3' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:637]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_3' of module 'finn_design_StreamingFIFO_3_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:637]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/5756/StreamingFIFO_4.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/5756/StreamingFIFO_4.v:35]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_4_0' is unconnected for instance 'StreamingFIFO_4' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:646]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_4_0' is unconnected for instance 'StreamingFIFO_4' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:646]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_4' of module 'finn_design_StreamingFIFO_4_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:646]
WARNING: [Synth 8-689] width (5) of port connection 'count' does not match port width (6) of module 'Q_srl__parameterized5' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/a7d5/StreamingFIFO_5.v:34]
WARNING: [Synth 8-689] width (5) of port connection 'maxcount' does not match port width (6) of module 'Q_srl__parameterized5' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/a7d5/StreamingFIFO_5.v:35]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_5_0' is unconnected for instance 'StreamingFIFO_5' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:655]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_5_0' is unconnected for instance 'StreamingFIFO_5' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:655]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_5' of module 'finn_design_StreamingFIFO_5_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:655]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/208e/StreamingFIFO_6.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized0' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/208e/StreamingFIFO_6.v:35]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_6_0' is unconnected for instance 'StreamingFIFO_6' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:664]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_6_0' is unconnected for instance 'StreamingFIFO_6' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:664]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_6' of module 'finn_design_StreamingFIFO_6_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:664]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/9eb0/StreamingFIFO_7.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/9eb0/StreamingFIFO_7.v:35]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_7_0' is unconnected for instance 'StreamingFIFO_7' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:673]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_7_0' is unconnected for instance 'StreamingFIFO_7' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:673]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_7' of module 'finn_design_StreamingFIFO_7_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:673]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/833c/StreamingFIFO_8.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'maxcount' does not match port width (2) of module 'Q_srl__parameterized1' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/833c/StreamingFIFO_8.v:35]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_8_0' is unconnected for instance 'StreamingFIFO_8' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:682]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_8_0' is unconnected for instance 'StreamingFIFO_8' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:682]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_8' of module 'finn_design_StreamingFIFO_8_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:682]
WARNING: [Synth 8-689] width (5) of port connection 'count' does not match port width (6) of module 'Q_srl__parameterized5' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/4639/StreamingFIFO_9.v:34]
WARNING: [Synth 8-689] width (5) of port connection 'maxcount' does not match port width (6) of module 'Q_srl__parameterized5' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/4639/StreamingFIFO_9.v:35]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_9_0' is unconnected for instance 'StreamingFIFO_9' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:691]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_9_0' is unconnected for instance 'StreamingFIFO_9' [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:691]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_9' of module 'finn_design_StreamingFIFO_9_0' has 10 connections declared, but only 8 given [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/synth/finn_design.v:691]
INFO: [Synth 8-3876] $readmem data file './Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R.dat' is read successfully [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/bb9b/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R.v:28]
INFO: [Synth 8-3876] $readmem data file './Thresholding_Batch_1_threshs_ROM_2P_LUTRAM_1R.dat' is read successfully [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/217d/hdl/verilog/Thresholding_Batch_1_threshs_ROM_2P_LUTRAM_1R.v:28]
INFO: [Synth 8-3876] $readmem data file './Thresholding_Batch_2_threshs_ROM_2P_LUTRAM_1R.dat' is read successfully [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/af02/hdl/verilog/Thresholding_Batch_2_threshs_ROM_2P_LUTRAM_1R.v:28]
INFO: [Synth 8-3876] $readmem data file './Thresholding_Batch_3_threshs_ROM_2P_LUTRAM_1R.dat' is read successfully [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0126/hdl/verilog/Thresholding_Batch_3_threshs_ROM_2P_LUTRAM_1R.v:28]
WARNING: [Synth 8-6014] Unused sequential element blkStage1.Ptr_reg[0][lst] was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:86]
WARNING: [Synth 8-6014] Unused sequential element blkStage1.Ptr_reg[1][lst] was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:106]
WARNING: [Synth 8-6014] Unused sequential element blkStage2.Ptr_reg[2][lst] was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:141]
WARNING: [Synth 8-6014] Unused sequential element wready_reg was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:135]
WARNING: [Synth 8-6014] Unused sequential element internal_wack_reg was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:154]
WARNING: [Synth 8-6014] Unused sequential element blkStage1.Ptr_reg[0][lst] was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:86]
WARNING: [Synth 8-6014] Unused sequential element blkStage1.Ptr_reg[1][lst] was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:106]
WARNING: [Synth 8-6014] Unused sequential element blkStage2.Ptr_reg[2][lst] was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:141]
WARNING: [Synth 8-6014] Unused sequential element wready_reg was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:135]
WARNING: [Synth 8-6014] Unused sequential element internal_wack_reg was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:154]
WARNING: [Synth 8-6014] Unused sequential element blkStage1.Ptr_reg[0][lst] was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:86]
WARNING: [Synth 8-6014] Unused sequential element blkStage1.Ptr_reg[1][lst] was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:106]
WARNING: [Synth 8-6014] Unused sequential element blkStage2.Ptr_reg[2][lst] was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:141]
WARNING: [Synth 8-6014] Unused sequential element blkStage1.Ptr_reg[0][lst] was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:86]
WARNING: [Synth 8-6014] Unused sequential element blkStage1.Ptr_reg[1][lst] was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:106]
WARNING: [Synth 8-6014] Unused sequential element blkStage2.Ptr_reg[2][lst] was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/memstream.sv:141]
WARNING: [Synth 8-6014] Unused sequential element wready_reg was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:135]
WARNING: [Synth 8-6014] Unused sequential element internal_wack_reg was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:154]
WARNING: [Synth 8-6014] Unused sequential element addr_full_reg was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/Q_srl.v:143]
WARNING: [Synth 8-6014] Unused sequential element addr_full_reg was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/Q_srl.v:143]
WARNING: [Synth 8-6014] Unused sequential element addr_full_reg was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/Q_srl.v:143]
WARNING: [Synth 8-6014] Unused sequential element addr_full_reg was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/Q_srl.v:143]
WARNING: [Synth 8-6014] Unused sequential element addr_full_reg was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/Q_srl.v:143]
WARNING: [Synth 8-6014] Unused sequential element addr_full_reg was removed.  [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7dda/Q_srl.v:143]
WARNING: [Synth 8-7129] Port ap_loop_exit_done in module Thresholding_Batch_3_flow_control_loop_pipe_no_ap_cont is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Thresholding_Batch_3_threshs_ROM_2P_LUTRAM_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_loop_exit_done in module Thresholding_Batch_2_flow_control_loop_pipe_no_ap_cont is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Thresholding_Batch_2_threshs_ROM_2P_LUTRAM_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_loop_exit_done in module Thresholding_Batch_1_flow_control_loop_pipe_no_ap_cont is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Thresholding_Batch_1_threshs_ROM_2P_LUTRAM_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[71] in module dwc_axi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[70] in module dwc_axi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[7] in module dwc_axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[6] in module dwc_axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[5] in module dwc_axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[4] in module dwc_axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[3] in module dwc_axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[2] in module dwc_axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[1] in module dwc_axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[2] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[1] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[0] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[3] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[2] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[1] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[0] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[2] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[1] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[0] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[31] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[30] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[29] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[28] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[27] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[26] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[25] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[24] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[23] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[22] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[21] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[20] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[19] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[18] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[17] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[16] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[15] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[14] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[13] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[12] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[11] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[10] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[9] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[8] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[7] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[6] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[5] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[4] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[3] in module memstream__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk2x in module memstream_axi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[2] in module axi4lite_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[1] in module axi4lite_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[0] in module axi4lite_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[3] in module axi4lite_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[2] in module axi4lite_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[1] in module axi4lite_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[0] in module axi4lite_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[2] in module axi4lite_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[1] in module axi4lite_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[0] in module axi4lite_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[31] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[30] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[29] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[28] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[27] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[26] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[25] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[24] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[23] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[22] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[21] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[20] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[19] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[18] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[17] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[16] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[15] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[14] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[13] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[12] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[11] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[10] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[9] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[8] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[7] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[6] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk2x in module memstream_axi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[31] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[30] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[29] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[28] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[27] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[26] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[25] in module memstream__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3485.660 ; gain = 528.609 ; free physical = 63733 ; free virtual = 482390
Synthesis current peak Physical Memory [PSS] (MB): peak = 2695.755; parent = 2560.293; children = 135.534
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4441.938; parent = 3485.664; children = 956.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3503.473 ; gain = 546.422 ; free physical = 63860 ; free virtual = 482517
Synthesis current peak Physical Memory [PSS] (MB): peak = 2695.755; parent = 2560.293; children = 135.534
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4459.750; parent = 3503.477; children = 956.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3503.473 ; gain = 546.422 ; free physical = 63852 ; free virtual = 482510
Synthesis current peak Physical Memory [PSS] (MB): peak = 2695.755; parent = 2560.293; children = 135.534
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4459.750; parent = 3503.477; children = 956.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3503.473 ; gain = 0.000 ; free physical = 63636 ; free virtual = 482297
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvm1802.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_finn_design_0_0/vmk180_thin_finn_design_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3661.516 ; gain = 13.234 ; free physical = 63311 ; free virtual = 481998
Finished Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_finn_design_0_0/vmk180_thin_finn_design_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_finn_design_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_finn_design_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3661.516 ; gain = 0.000 ; free physical = 63297 ; free virtual = 481984
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3661.516 ; gain = 0.000 ; free physical = 63216 ; free virtual = 481904
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3661.516 ; gain = 704.465 ; free physical = 62371 ; free virtual = 481046
Synthesis current peak Physical Memory [PSS] (MB): peak = 2721.959; parent = 2586.522; children = 135.534
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4617.793; parent = 3661.520; children = 956.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvm1802-vsva2197-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3661.516 ; gain = 704.465 ; free physical = 62381 ; free virtual = 481056
Synthesis current peak Physical Memory [PSS] (MB): peak = 2721.959; parent = 2586.522; children = 135.534
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4617.793; parent = 3661.520; children = 956.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_finn_design_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3661.516 ; gain = 704.465 ; free physical = 62507 ; free virtual = 481182
Synthesis current peak Physical Memory [PSS] (MB): peak = 2721.959; parent = 2586.522; children = 135.534
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4617.793; parent = 3661.520; children = 956.273
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'fold.gen_wdata[24].ip_wdata_wide_reg' and it is trimmed from '32' to '16' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:175]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_if'
WARNING: [Synth 8-3936] Found unconnected internal register 'W_packed_V_reg_2846_reg' and it is trimmed from '64' to '62' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/60c8/hdl/verilog/MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch.v:633]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_if__parameterized0'
WARNING: [Synth 8-3936] Found unconnected internal register 'W_packed_V_reg_2846_reg' and it is trimmed from '64' to '62' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/7a93/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch.v:633]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'fold.gen_wdata[2].ip_wdata_wide_reg' and it is trimmed from '32' to '16' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:175]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_if__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Q_srl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Q_srl__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Q_srl__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Q_srl__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Q_srl__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Q_srl__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Q_srl__parameterized5'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'Thresholding_Batch_0_Thresholding_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'Thresholding_Batch_0_Thresholding_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'Thresholding_Batch_1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'Thresholding_Batch_1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'Thresholding_Batch_1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'Thresholding_Batch_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'Thresholding_Batch_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'Thresholding_Batch_2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'Thresholding_Batch_3'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'Thresholding_Batch_3'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'Thresholding_Batch_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_WRITE |                               01 |                               10
              STATE_READ |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4lite_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-6904] The RAM "memstream__parameterized0:/blkStage2.Mem_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_WRITE |                               01 |                               10
              STATE_READ |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4lite_if__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-6904] The RAM "memstream__parameterized1:/blkStage2.Mem_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_WRITE |                               01 |                               10
              STATE_READ |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4lite_if__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             state_empty |                              001 |                               00
               state_one |                              010 |                               01
              state_more |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Q_srl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             state_empty |                               00 |                               00
               state_one |                               01 |                               01
              state_more |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Q_srl__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             state_empty |                               00 |                               00
               state_one |                               01 |                               01
              state_more |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Q_srl__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             state_empty |                               00 |                               00
               state_one |                               01 |                               01
              state_more |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Q_srl__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             state_empty |                              001 |                               00
               state_one |                              010 |                               01
              state_more |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Q_srl__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             state_empty |                               00 |                               00
               state_one |                               01 |                               01
              state_more |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Q_srl__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             state_empty |                               00 |                               00
               state_one |                               01 |                               01
              state_more |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Q_srl__parameterized5'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM q0_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'Thresholding_Batch_0_Thresholding_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'Thresholding_Batch_0_Thresholding_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'Thresholding_Batch_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'Thresholding_Batch_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'Thresholding_Batch_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'Thresholding_Batch_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'Thresholding_Batch_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'Thresholding_Batch_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'Thresholding_Batch_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'Thresholding_Batch_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'Thresholding_Batch_3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3661.516 ; gain = 704.465 ; free physical = 62948 ; free virtual = 481626
Synthesis current peak Physical Memory [PSS] (MB): peak = 2721.959; parent = 2586.522; children = 135.534
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4617.793; parent = 3661.520; children = 956.273
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/TLastMarker_0/inst/regslice_both_out_V_V_keep_V_U' (TLastMarker_0_regslice_both__parameterized0) to 'inst/finn_design_i/TLastMarker_0/inst/regslice_both_out_V_V_last_V_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_1_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_2_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_3_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_4_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_5_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_6_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_7_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_8_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_9_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_10_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_11_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_12_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_13_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_14_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_15_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_16_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_17_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_18_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_19_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_20_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_21_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_22_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_23_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_24_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_25_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_26_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_27_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_28_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_29_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_30_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_31_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_32_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_33_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_34_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_35_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_36_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_37_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_38_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_39_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_40_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_41_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_42_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_43_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_44_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_45_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_46_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_47_U'
INFO: [Synth 8-223] decloning instance 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_BRAM_1R) to 'inst/finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_48_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	  15 Input   10 Bit       Adders := 16    
	   2 Input    7 Bit       Adders := 6     
	   5 Input    7 Bit       Adders := 16    
	   3 Input    7 Bit       Adders := 10    
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 7     
	   3 Input    3 Bit       Adders := 52    
	   2 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 234   
	   2 Input    2 Bit       Adders := 112   
	   2 Input    1 Bit       Adders := 15    
+---XORs : 
	   3 Input      1 Bit         XORs := 992   
	   2 Input      1 Bit         XORs := 52    
+---Registers : 
	              784 Bit    Registers := 3     
	              392 Bit    Registers := 4     
	              160 Bit    Registers := 4     
	               80 Bit    Registers := 3     
	               72 Bit    Registers := 4     
	               64 Bit    Registers := 6     
	               62 Bit    Registers := 2     
	               56 Bit    Registers := 14    
	               49 Bit    Registers := 16    
	               32 Bit    Registers := 41    
	               16 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 36    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 156   
	                7 Bit    Registers := 80    
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 388   
	                1 Bit    Registers := 261   
+---RAMs : 
	              49K Bit	(64 X 784 bit)          RAMs := 1     
	               4K Bit	(64 X 64 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  784 Bit        Muxes := 1     
	   3 Input  392 Bit        Muxes := 1     
	   2 Input  392 Bit        Muxes := 1     
	   2 Input  160 Bit        Muxes := 1     
	   3 Input  160 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   3 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 4     
	   3 Input   56 Bit        Muxes := 3     
	   2 Input   49 Bit        Muxes := 16    
	   2 Input   32 Bit        Muxes := 4     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 33    
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 28    
	   3 Input    8 Bit        Muxes := 10    
	   2 Input    7 Bit        Muxes := 65    
	   2 Input    6 Bit        Muxes := 11    
	   2 Input    5 Bit        Muxes := 7     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 15    
	   6 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 15    
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 187   
	   4 Input    2 Bit        Muxes := 26    
	   3 Input    2 Bit        Muxes := 111   
	   7 Input    2 Bit        Muxes := 4     
	  15 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 274   
	   3 Input    1 Bit        Muxes := 53    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '8' to '7' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/94a3/hdl/verilog/LabelSelect_Batch_0_regslice_both.v:85]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '8' to '7' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/94a3/hdl/verilog/LabelSelect_Batch_0_regslice_both.v:91]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/core/config_if/ip_addr_reg' and it is trimmed from '13' to '6' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'MatrixVectorActivation_1_wstrm/inst/core/config_if/ip_addr_reg' and it is trimmed from '9' to '6' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:153]
INFO: [Synth 8-6904] The RAM "inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'MatrixVectorActivation_2_wstrm/inst/core/config_if/ip_addr_reg' and it is trimmed from '9' to '6' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:153]
INFO: [Synth 8-6904] The RAM "inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'MatrixVectorActivation_3_wstrm/inst/core/config_if/ip_addr_reg' and it is trimmed from '7' to '3' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/c51c/hdl/axilite_if.v:153]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '16' to '10' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/217d/hdl/verilog/Thresholding_Batch_1_regslice_both.v:85]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '16' to '10' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/217d/hdl/verilog/Thresholding_Batch_1_regslice_both.v:91]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '8' to '7' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/af02/hdl/verilog/Thresholding_Batch_2_regslice_both.v:85]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '8' to '7' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/af02/hdl/verilog/Thresholding_Batch_2_regslice_both.v:91]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '8' to '7' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0126/hdl/verilog/Thresholding_Batch_3_regslice_both.v:85]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '8' to '7' bits. [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ipshared/2eeb/verilog/finn_design/ipshared/0126/hdl/verilog/Thresholding_Batch_3_regslice_both.v:91]
INFO: [Synth 8-6904] The RAM "inst/finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg
WARNING: [Synth 8-3332] Sequential element (MatrixVectorActivation_0_wstrm/inst/core/config_if/FSM_sequential_state_reg[1]) is unused and will be removed from module MatrixVectorActivation_0_imp_MT0NP.
WARNING: [Synth 8-3332] Sequential element (MatrixVectorActivation_0_wstrm/inst/core/config_if/FSM_sequential_state_reg[0]) is unused and will be removed from module MatrixVectorActivation_0_imp_MT0NP.
WARNING: [Synth 8-3332] Sequential element (MatrixVectorActivation_1_wstrm/inst/core/config_if/FSM_sequential_state_reg[1]) is unused and will be removed from module MatrixVectorActivation_1_imp_16PJ27U.
WARNING: [Synth 8-3332] Sequential element (MatrixVectorActivation_1_wstrm/inst/core/config_if/FSM_sequential_state_reg[0]) is unused and will be removed from module MatrixVectorActivation_1_imp_16PJ27U.
WARNING: [Synth 8-3332] Sequential element (MatrixVectorActivation_2_wstrm/inst/core/config_if/FSM_sequential_state_reg[1]) is unused and will be removed from module MatrixVectorActivation_2_imp_1U5U4NE.
WARNING: [Synth 8-3332] Sequential element (MatrixVectorActivation_2_wstrm/inst/core/config_if/FSM_sequential_state_reg[0]) is unused and will be removed from module MatrixVectorActivation_2_imp_1U5U4NE.
WARNING: [Synth 8-3332] Sequential element (MatrixVectorActivation_3_wstrm/inst/core/config_if/FSM_sequential_state_reg[1]) is unused and will be removed from module MatrixVectorActivation_3_imp_WP21D1.
WARNING: [Synth 8-3332] Sequential element (MatrixVectorActivation_3_wstrm/inst/core/config_if/FSM_sequential_state_reg[0]) is unused and will be removed from module MatrixVectorActivation_3_imp_WP21D1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 3884.820 ; gain = 927.770 ; free physical = 67108 ; free virtual = 485813
Synthesis current peak Physical Memory [PSS] (MB): peak = 2979.240; parent = 2835.761; children = 148.870
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4841.098; parent = 3884.824; children = 956.273
---------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------------------------------+------------------------------------------------------------+---------------+----------------+
|Module Name                                   | RTL Object                                                 | Depth x Width | Implemented As | 
+----------------------------------------------+------------------------------------------------------------+---------------+----------------+
|Thresholding_Batch_1_threshs_ROM_2P_LUTRAM_1R | rom0                                                       | 64x9          | LUT            | 
|Thresholding_Batch_2_threshs_ROM_2P_LUTRAM_1R | rom0                                                       | 64x6          | LUT            | 
|Thresholding_Batch_3_threshs_ROM_2P_LUTRAM_1R | rom0                                                       | 64x6          | LUT            | 
|finn_design_Thresholding_Batch_1_0            | p_0_out                                                    | 64x9          | LUT            | 
|finn_design_Thresholding_Batch_2_0            | p_0_out                                                    | 64x6          | LUT            | 
|finn_design_Thresholding_Batch_3_0            | p_0_out                                                    | 64x6          | LUT            | 
|finn_design_Thresholding_Batch_0_0            | inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg | 16x2          | Block RAM      | 
|finn_design_Thresholding_Batch_0_0            | inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg | 16x2          | Block RAM      | 
+----------------------------------------------+------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------+----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                 | RTL Object                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------+----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/finn_design_i/MatrixVectorActivation_0 | MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg | 64 x 784(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 11     |                 | 
+--------------------------------------------+----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------+----------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                 | RTL Object                                                                 | Inference      | Size (Depth x Width) | Primitives     | 
+--------------------------------------------+----------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/finn_design_i/MatrixVectorActivation_1 | MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg | Implied        | 64 x 64              | RAM64X1S x 64  | 
|inst/finn_design_i/MatrixVectorActivation_2 | MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg | Implied        | 64 x 64              | RAM64X1S x 64  | 
|inst/finn_design_i/MatrixVectorActivation_3 | MatrixVectorActivation_3_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg | User Attribute | 8 x 80               | RAM16X1S x 80  | 
+--------------------------------------------+----------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:49 . Memory (MB): peak = 4304.062 ; gain = 1347.012 ; free physical = 75370 ; free virtual = 494075
Synthesis current peak Physical Memory [PSS] (MB): peak = 3623.269; parent = 3431.568; children = 191.700
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5260.340; parent = 4304.066; children = 956.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:04 . Memory (MB): peak = 4468.555 ; gain = 1511.504 ; free physical = 77901 ; free virtual = 496593
Synthesis current peak Physical Memory [PSS] (MB): peak = 3823.350; parent = 3609.857; children = 213.492
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5424.832; parent = 4468.559; children = 956.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------+----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                 | RTL Object                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------+----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/finn_design_i/MatrixVectorActivation_0 | MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg | 64 x 784(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 11     |                 | 
+--------------------------------------------+----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+--------------------------------------------+----------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                 | RTL Object                                                                 | Inference      | Size (Depth x Width) | Primitives     | 
+--------------------------------------------+----------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/finn_design_i/MatrixVectorActivation_1 | MatrixVectorActivation_1_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg | Implied        | 64 x 64              | RAM64X1S x 64  | 
|inst/finn_design_i/MatrixVectorActivation_2 | MatrixVectorActivation_2_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg | Implied        | 64 x 64              | RAM64X1S x 64  | 
|inst/finn_design_i/MatrixVectorActivation_3 | MatrixVectorActivation_3_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg | User Attribute | 8 x 80               | RAM16X1S x 80  | 
+--------------------------------------------+----------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[18] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[17] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[18] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[17] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[139] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[69] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[39] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[139] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[69] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[39] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[19] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[19] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[79] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[59] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[79] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[59] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[99] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[98] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[97] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[38] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[37] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[99] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[98] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[97] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[38] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[37] from retiming_backward is deleted already 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6887:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6881:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6875:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6869:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6863:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6857:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6851:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6845:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6839:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6833:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6827:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6821:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6815:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6809:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6803:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6797:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6791:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6785:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6779:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6773:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6767:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6761:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6755:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6749:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6743:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6737:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6731:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6725:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6719:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6713:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6707:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6701:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6695:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6689:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6683:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6677:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6671:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6665:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6659:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6653:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6647:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6641:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6635:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6629:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6623:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6617:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6611:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6605:LUT6CY/I4 is dangling, no retiming 
Pin .:vmk180_thin_finn_design_0_0/inst:finn_design_wrapper/<finn_design>/<Thresholding_Batch_0>/<partition__78>/i_3_6599:LUT6CY/I4 is dangling, no retiming 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[88] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[87] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[8] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[7] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[88] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[87] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[8] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[7] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[16] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[16] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[138] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[137] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[138] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[137] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[159] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[119] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[159] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[119] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[49] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[48] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[47] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[49] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[48] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[47] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[149] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[149] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[58] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[57] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[58] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[57] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[28] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[27] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[28] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[27] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[109] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[109] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[29] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[29] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[158] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[157] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[158] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[157] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[9] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[9] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[108] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[107] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[108] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[107] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[128] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[127] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[128] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[127] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[89] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[89] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[148] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[147] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[148] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[147] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[129] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[129] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[78] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[77] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[78] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[77] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[96] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[36] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[96] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[36] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[86] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[6] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[86] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[6] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[68] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[67] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[66] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[68] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[67] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[66] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[136] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[136] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[118] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[117] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[118] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[117] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[46] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[46] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[56] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[56] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[26] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[26] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[156] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[156] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[106] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[106] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[126] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[126] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[146] from retiming_backward is deleted already 
RETIMING: backward move register inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[146] from retiming_backward is deleted already 
Retiming wrong orgSlack: 1317 and worstSlack: 970
INFO: [Synth 8-5816] Retiming module `finn_design_wrapper`
   Worst Slack before retiming is 1317 and worst slack after retiming is 970
   Numbers of local forward move = 1, and local backward move = 62

	Retimed registers names:
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[6]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_13_48432_fu_1708_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[6]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_14_48434_fu_1712_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[6]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_i_i_i2_15_48436_fu_1716_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[6]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[6]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[7]_bret__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[8]_bret__2__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[8]_bret__4__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0406_fu_1656_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[6]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_10426_fu_1696_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[7]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[7]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_11428_fu_1700_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[6]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_12430_fu_1704_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[6]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_1408_fu_1660_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[6]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_2410_fu_1664_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[6]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_3412_fu_1668_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[6]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_4414_fu_1672_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[6]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_5416_fu_1676_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[6]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_6418_fu_1680_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[7]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[7]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_7420_fu_1684_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[6]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_8422_fu_1688_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[6]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[6]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[6]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[6]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[7]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[7]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[8]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[8]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[8]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[8]_bret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[8]_bret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[8]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[8]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[8]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[8]_bret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[9]_bret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[9]_bret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[9]_bret__1__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[9]_bret__3__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[9]_bret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/p_0_0_0_9424_fu_1692_reg[9]_bret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_fret
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_fret__0
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_fret__1
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_fret__2
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_fret__3
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_fret__4
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_fret__5
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_fret__6
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_fret__7
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_fret__8
		inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_fret__9
 

INFO: [Synth 8-5816] Retiming module `finn_design_wrapper' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `vmk180_thin_finn_design_0_0`
   Worst Slack before retiming is 970 and worst slack after retiming is 970
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `vmk180_thin_finn_design_0_0' done


INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst/grp_Thresholding_Batch_fu_134/p_ZL7threshs_0_U/q0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:15 . Memory (MB): peak = 4553.555 ; gain = 1596.504 ; free physical = 78718 ; free virtual = 497410
Synthesis current peak Physical Memory [PSS] (MB): peak = 3834.924; parent = 3621.484; children = 213.492
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5509.832; parent = 4553.559; children = 956.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin i_3_6599:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6605:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6611:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6617:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6623:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6629:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6635:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6641:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6647:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6653:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6659:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6665:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6671:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6677:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6683:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6689:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6695:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6701:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6707:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6713:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6719:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6725:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6731:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6737:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6743:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6749:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6755:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6761:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6767:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6773:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6779:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6785:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6791:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6797:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6803:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6809:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6815:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6821:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6827:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6833:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6839:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6845:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6851:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6857:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6863:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6869:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6875:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6881:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_6887:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_7461:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_7583:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_3_7706:I4 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:02:20 . Memory (MB): peak = 4553.555 ; gain = 1596.504 ; free physical = 78334 ; free virtual = 497026
Synthesis current peak Physical Memory [PSS] (MB): peak = 3834.924; parent = 3621.484; children = 213.492
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5509.832; parent = 4553.559; children = 956.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:10 ; elapsed = 00:02:20 . Memory (MB): peak = 4553.555 ; gain = 1596.504 ; free physical = 78320 ; free virtual = 497013
Synthesis current peak Physical Memory [PSS] (MB): peak = 3834.924; parent = 3621.484; children = 213.492
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5509.832; parent = 4553.559; children = 956.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:21 . Memory (MB): peak = 4553.555 ; gain = 1596.504 ; free physical = 78201 ; free virtual = 496893
Synthesis current peak Physical Memory [PSS] (MB): peak = 3836.455; parent = 3623.016; children = 213.492
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5509.832; parent = 4553.559; children = 956.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:21 . Memory (MB): peak = 4553.555 ; gain = 1596.504 ; free physical = 78186 ; free virtual = 496878
Synthesis current peak Physical Memory [PSS] (MB): peak = 3836.471; parent = 3623.031; children = 213.492
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5509.832; parent = 4553.559; children = 956.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:12 ; elapsed = 00:02:22 . Memory (MB): peak = 4553.555 ; gain = 1596.504 ; free physical = 78733 ; free virtual = 497425
Synthesis current peak Physical Memory [PSS] (MB): peak = 3836.471; parent = 3623.031; children = 213.492
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5509.832; parent = 4553.559; children = 956.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:12 ; elapsed = 00:02:23 . Memory (MB): peak = 4553.555 ; gain = 1596.504 ; free physical = 78718 ; free virtual = 497410
Synthesis current peak Physical Memory [PSS] (MB): peak = 3836.471; parent = 3623.031; children = 213.492
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5509.832; parent = 4553.559; children = 956.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | srl_reg[30] | 8      | 8          | 0      | 8       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+


Retiming Report:
+--------------------+-----+
|Retiming summary:   |     | 
+--------------------+-----+
|Forward Retiming    | 1   | 
|Backward Retiming   | 62  | 
|New registers added | 347 | 
|Registers deleted   | 186 | 
+--------------------+-----+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |LOOKAHEAD8   |    69|
|4     |LUT1         |     9|
|5     |LUT2         |   170|
|6     |LUT3         |  2255|
|7     |LUT4         |   716|
|8     |LUT5         |  1207|
|9     |LUT6         |  2148|
|10    |LUT6CY       |   450|
|11    |LUT6         |   271|
|12    |RAM16X1S     |    79|
|13    |RAM64X1S     |   128|
|14    |RAMB18E5_INT |     1|
|15    |RAMB36E5_INT |    11|
|26    |SRLC32E      |    16|
|27    |FDRE         |  9869|
|28    |FDSE         |    33|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:12 ; elapsed = 00:02:23 . Memory (MB): peak = 4553.555 ; gain = 1596.504 ; free physical = 78704 ; free virtual = 497396
Synthesis current peak Physical Memory [PSS] (MB): peak = 3836.471; parent = 3623.031; children = 213.492
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5509.832; parent = 4553.559; children = 956.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:01 ; elapsed = 00:02:11 . Memory (MB): peak = 4553.555 ; gain = 1438.461 ; free physical = 78760 ; free virtual = 497452
Synthesis Optimization Complete : Time (s): cpu = 00:02:12 ; elapsed = 00:02:23 . Memory (MB): peak = 4553.562 ; gain = 1596.504 ; free physical = 78750 ; free virtual = 497442
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4564.523 ; gain = 0.000 ; free physical = 78672 ; free virtual = 497364
INFO: [Netlist 29-17] Analyzing 940 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvm1802.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_10 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_8 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/inst/core/genUnpumped.mem/blkStage2.Mem_reg_9 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4567.492 ; gain = 0.000 ; free physical = 78175 ; free virtual = 496868
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 940 instances were transformed.
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 450 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 271 instances
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM64X1S => RAM64X1S (RAMS64E5, VCC): 128 instances
  RAMB18E5 => RAMB18E5_INT: 1 instance 
  RAMB36E5 => RAMB36E5_INT: 11 instances

Synth Design complete, checksum: 70d9afa2
INFO: [Common 17-83] Releasing license: Synthesis
459 Infos, 276 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:02:50 . Memory (MB): peak = 4567.492 ; gain = 2417.059 ; free physical = 78416 ; free virtual = 497108
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_finn_design_0_0_synth_1/vmk180_thin_finn_design_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP vmk180_thin_finn_design_0_0, cache-ID = e945c132d1c728ac
INFO: [Coretcl 2-1174] Renamed 164 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.runs/vmk180_thin_finn_design_0_0_synth_1/vmk180_thin_finn_design_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vmk180_thin_finn_design_0_0_utilization_synth.rpt -pb vmk180_thin_finn_design_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 15 10:47:53 2024...
