

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_54_8_VITIS_LOOP_55_9'
================================================================
* Date:           Sun Feb  5 16:53:39 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.325 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  1.380 us|  1.380 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_8_VITIS_LOOP_55_9  |       21|       21|         6|          2|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     4|        -|       -|    -|
|Expression           |        -|     -|        0|    6208|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|        0|     708|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     109|    -|
|Register             |        -|     -|      208|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     7|      208|    7057|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dsub_64ns_64ns_64_1_full_dsp_1_U705  |dsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|   3|  0|  708|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_10ns_11ns_21_4_1_U706  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    |mul_mul_10ns_11ns_21_4_1_U707  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    |mul_mul_10ns_11ns_21_4_1_U708  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    |mul_mul_11ns_12ns_23_4_1_U709  |mul_mul_11ns_12ns_23_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln54_1_fu_205_p2     |         +|   0|  0|    12|           4|           1|
    |add_ln54_fu_211_p2       |         +|   0|  0|     9|           2|           1|
    |add_ln55_fu_427_p2       |         +|   0|  0|    10|           3|           1|
    |add_ln56_10_fu_727_p2    |         +|   0|  0|    15|           8|           8|
    |add_ln56_11_fu_736_p2    |         +|   0|  0|    19|           8|           5|
    |add_ln56_12_fu_799_p2    |         +|   0|  0|    19|           8|           8|
    |add_ln56_1_fu_395_p2     |         +|   0|  0|    17|          10|          10|
    |add_ln56_2_fu_401_p2     |         +|   0|  0|    15|           8|           8|
    |add_ln56_3_fu_617_p2     |         +|   0|  0|    18|           9|           9|
    |add_ln56_4_fu_417_p2     |         +|   0|  0|    17|          11|          11|
    |add_ln56_5_fu_411_p2     |         +|   0|  0|    17|          11|          11|
    |add_ln56_6_fu_629_p2     |         +|   0|  0|    13|           6|           5|
    |add_ln56_7_fu_639_p2     |         +|   0|  0|    18|           9|           9|
    |add_ln56_8_fu_746_p2     |         +|   0|  0|    16|           9|           9|
    |add_ln56_9_fu_721_p2     |         +|   0|  0|    18|           9|           9|
    |add_ln56_fu_509_p2       |         +|   0|  0|    19|           8|           8|
    |sub_ln56_1_fu_258_p2     |         -|   0|  0|    15|           8|           8|
    |sub_ln56_2_fu_381_p2     |         -|   0|  0|    14|           7|           7|
    |sub_ln56_3_fu_611_p2     |         -|   0|  0|    18|           9|           9|
    |sub_ln56_4_fu_709_p2     |         -|   0|  0|    16|           9|           9|
    |sub_ln56_5_fu_715_p2     |         -|   0|  0|    19|           8|           8|
    |sub_ln56_6_fu_793_p2     |         -|   0|  0|    19|           8|           8|
    |sub_ln56_7_fu_309_p2     |         -|   0|  0|    15|           8|           8|
    |sub_ln56_fu_503_p2       |         -|   0|  0|    19|           8|           8|
    |icmp_ln54_fu_199_p2      |      icmp|   0|  0|     9|           4|           4|
    |icmp_ln55_fu_267_p2      |      icmp|   0|  0|     9|           3|           4|
    |lshr_ln56_1_fu_857_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln56_fu_842_p2      |      lshr|   0|  0|  1865|         448|         448|
    |select_ln54_1_fu_292_p3  |    select|   0|  0|    10|           1|          10|
    |select_ln54_2_fu_524_p3  |    select|   0|  0|     5|           1|           5|
    |select_ln54_3_fu_805_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln54_4_fu_315_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln54_5_fu_327_p3  |    select|   0|  0|     5|           1|           5|
    |select_ln54_6_fu_347_p3  |    select|   0|  0|     2|           1|           2|
    |select_ln54_fu_273_p3    |    select|   0|  0|     3|           1|           1|
    |epnp_d0                  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln56_fu_756_p2       |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0|  6208|        1555|        1627|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                      |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten48_load  |   9|          2|    4|          8|
    |epnp_address0                           |  14|          3|    8|         24|
    |epnp_we0                                |   9|          2|   56|        112|
    |i_166_fu_120                            |   9|          2|    2|          4|
    |indvar_flatten48_fu_124                 |   9|          2|    4|          8|
    |j_fu_116                                |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 109|         24|   83|        175|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln54_reg_986                      |   2|   0|    2|          0|
    |add_ln56_2_reg_1022                   |   5|   0|    8|          3|
    |add_ln56_2_reg_1022_pp0_iter1_reg     |   5|   0|    8|          3|
    |add_ln56_3_reg_1062                   |   6|   0|    9|          3|
    |add_ln56_9_reg_1077                   |   6|   0|    9|          3|
    |add_ln56_reg_1037                     |   5|   0|    8|          3|
    |ap_CS_fsm                             |   2|   0|    2|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |i_166_fu_120                          |   2|   0|    2|          0|
    |i_reg_964                             |   2|   0|    2|          0|
    |i_reg_964_pp0_iter1_reg               |   2|   0|    2|          0|
    |icmp_ln54_reg_982                     |   1|   0|    1|          0|
    |icmp_ln54_reg_982_pp0_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln55_reg_1004                    |   1|   0|    1|          0|
    |icmp_ln55_reg_1004_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten48_fu_124               |   4|   0|    4|          0|
    |j_fu_116                              |   3|   0|    3|          0|
    |select_ln54_2_reg_1042                |   5|   0|    5|          0|
    |select_ln54_4_reg_1010                |   5|   0|    8|          3|
    |select_ln54_4_reg_1010_pp0_iter1_reg  |   5|   0|    8|          3|
    |shl_ln56_9_reg_1016                   |   2|   0|    5|          3|
    |shl_ln56_9_reg_1016_pp0_iter1_reg     |   2|   0|    5|          3|
    |shl_ln56_reg_1082                     |  56|   0|   56|          0|
    |tmp_1270_reg_1072                     |   6|   0|    6|          0|
    |tmp_2150_reg_1047                     |   2|   0|    2|          0|
    |tmp_2151_reg_1052                     |   4|   0|    4|          0|
    |zext_ln56_4_cast_reg_994              |   2|   0|   10|          8|
    |zext_ln56_cast_reg_972                |   2|   0|   10|          8|
    |add_ln54_reg_986                      |  64|  32|    2|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 208|  32|  189|         43|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_54_8_VITIS_LOOP_55_9|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_54_8_VITIS_LOOP_55_9|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_54_8_VITIS_LOOP_55_9|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_54_8_VITIS_LOOP_55_9|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_54_8_VITIS_LOOP_55_9|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_54_8_VITIS_LOOP_55_9|  return value|
|epnp_address0  |  out|    8|   ap_memory|                                                epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                                epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                                                epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                                                epnp|         array|
|epnp_q0        |   in|  448|   ap_memory|                                                epnp|         array|
|epnp_address1  |  out|    8|   ap_memory|                                                epnp|         array|
|epnp_ce1       |  out|    1|   ap_memory|                                                epnp|         array|
|epnp_q1        |   in|  448|   ap_memory|                                                epnp|         array|
+---------------+-----+-----+------------+----------------------------------------------------+--------------+

