<module name="FSS0_FSAS_0_OTFA_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_revid" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_revid" offset="0x0" width="32" description="">
		<bitfield id="REVID" width="32" begin="31" end="0" resetval="0x1196425472" description="REVID" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_scfg" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_scfg" offset="0x4" width="32" description="">
		<bitfield id="IDLE_MODE" width="2" begin="1" end="0" resetval="0x2" description="IDLE MODE" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_isr" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_isr" offset="0x8" width="32" description="">
		<bitfield id="MAC_ERR" width="4" begin="15" end="12" resetval="0x0" description="MAC error" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WRT_ERR" width="4" begin="11" end="8" resetval="0x0" description="Write error" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="REGION_BV" width="4" begin="7" end="4" resetval="0x0" description="Region overflow boundary event caused by a burst transaction crossed a start or end of a region" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CTR_WKV" width="4" begin="3" end="0" resetval="0x0" description="AES mode 0 enabled region violated Wrt Once Per Wrt Key rule " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_is" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_is" offset="0xC" width="32" description="">
		<bitfield id="MAC_ERR" width="4" begin="15" end="12" resetval="0x0" description="MAC error" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WRT_ERR" width="4" begin="11" end="8" resetval="0x0" description="Write error " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="REGION_BV" width="4" begin="7" end="4" resetval="0x0" description="Region overflow boundary event caused by a burst transaction crossed a start or end of a region" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CTR_WKV" width="4" begin="3" end="0" resetval="0x0" description="AES mode 0 enabled region violated Wrt Once Per Wrt Key rule " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_ies" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_ies" offset="0x10" width="32" description="">
		<bitfield id="MAC_ERR" width="4" begin="15" end="12" resetval="0x0" description="MAC error" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WRT_ERR" width="4" begin="11" end="8" resetval="0x0" description="Write error" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="REGION_BV" width="4" begin="7" end="4" resetval="0x0" description="Region overflow boundary event caused by a burst transaction crossed a start or end of a region" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CTR_WKV" width="4" begin="3" end="0" resetval="0x0" description="AES mode 0 enabled region violated Wrt Once Per Wrt Key rule " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_iec" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_iec" offset="0x14" width="32" description="">
		<bitfield id="MAC_ERR" width="4" begin="15" end="12" resetval="0x0" description="MAC error" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WRT_ERR" width="4" begin="11" end="8" resetval="0x0" description="Write error" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="REGION_BV" width="4" begin="7" end="4" resetval="0x0" description="Region overflow boundary event caused by a burst transaction crossed a start or end of a region" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CTR_WKV" width="4" begin="3" end="0" resetval="0x0" description="AES mode 0 enabled region violated Wrt Once Per Wrt Key rule " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_ccfg" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_ccfg" offset="0x18" width="32" description="">
		<bitfield id="MASTER_EN_RD" width="1" begin="31" end="31" resetval="0x0" description="This register controls the enabling the functionality of this IP Disabled and Bypass mode active" range="31" rwaccess="R/W"/> 
		<bitfield id="ERROR_RESP_EN" width="1" begin="9" end="9" resetval="0x0" description="This register controls the enabling the the ocp error response for mac errors " range="9" rwaccess="R/W"/> 
		<bitfield id="OTFA_WAIT" width="1" begin="8" end="8" resetval="0x0" description="This register allows the ability to stop accepting any new transactions from getting accepted and allow the current transactions to complete" range="8" rwaccess="R/W"/> 
		<bitfield id="CACHE_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="MAC cache enable" range="6" rwaccess="R/W"/> 
		<bitfield id="CACHE_EVICT_MODE" width="1" begin="5" end="5" resetval="0x0" description="cache evict mode" range="5" rwaccess="R/W"/> 
		<bitfield id="KEY_SIZE" width="1" begin="4" end="4" resetval="0x0" description="Key Size, 0 128 Bit 1 256 Bit" range="4" rwaccess="R/W"/> 
		<bitfield id="RD_WRT_OPT" width="4" begin="3" end="0" resetval="0x0" description="This register defines the static allocation of the AES cores to read transactions. The remainder will be allocated to write transactions" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_cstatus" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_cstatus" offset="0x1C" width="32" description="">
		<bitfield id="BUSY" width="1" begin="31" end="31" resetval="0x0" description="0 No transactions are active, crypto or none crypto   1 One or more transactions are active, crypto or none crypto " range="31" rwaccess="R"/> 
		<bitfield id="CRYPTO_BUSY" width="1" begin="30" end="30" resetval="0x0" description="0 No transactions are active, crypto or none crypto  1 One or more transactions are active, crypto or none crypto " range="30" rwaccess="R"/> 
		<bitfield id="RD_STALL_EVENT_CNT" width="14" begin="29" end="16" resetval="0x0" description="rd stall event do to lack of eng" range="29 - 16" rwaccess="R/W1TC"/> 
		<bitfield id="WRT_STALL_EVENT_CNT" width="14" begin="13" end="0" resetval="0x0" description="wrt stall event do to lack of eng" range="13 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgcfg0" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgcfg0" offset="0x20" width="32" description="">
		<bitfield id="WRT_PROTECT0" width="1" begin="4" end="4" resetval="0x0" description="WRT protect" range="4" rwaccess="R/W"/> 
		<bitfield id="MAC_MODE0" width="2" begin="3" end="2" resetval="0x0" description="MAC mode" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="AES_MODE0" width="2" begin="1" end="0" resetval="0x0" description="AES mode" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgmacst0" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgmacst0" offset="0x24" width="32" description="">
		<bitfield id="M_START0" width="20" begin="19" end="0" resetval="0x0" description="This defines the start of the mac buffer in 4KBytes steps" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgst0" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgst0" offset="0x28" width="32" description="">
		<bitfield id="R_START0" width="20" begin="19" end="0" resetval="0x0" description="This defines the start of the crypto region in 4KBytes steps" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgsi0" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgsi0" offset="0x2C" width="32" description="">
		<bitfield id="R_SIZE0" width="20" begin="19" end="0" resetval="0x0" description="This defines the size of the crypto region in 4KBytes steps" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye00" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye00" offset="0x30" width="32" description="">
		<bitfield id="R_KEY_E00" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye01" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye01" offset="0x34" width="32" description="">
		<bitfield id="R_KEY_E01" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye02" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye02" offset="0x38" width="32" description="">
		<bitfield id="R_KEY_E02" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye03" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye03" offset="0x3C" width="32" description="">
		<bitfield id="R_KEY_E03" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye04" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye04" offset="0x40" width="32" description="">
		<bitfield id="R_KEY_E04" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye05" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye05" offset="0x44" width="32" description="">
		<bitfield id="R_KEY_E05" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye06" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye06" offset="0x48" width="32" description="">
		<bitfield id="R_KEY_E06" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye07" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye07" offset="0x4C" width="32" description="">
		<bitfield id="R_KEY_E07" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep00" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep00" offset="0x50" width="32" description="">
		<bitfield id="R_KEY_EP00" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep01" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep01" offset="0x54" width="32" description="">
		<bitfield id="R_KEY_EP01" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep02" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep02" offset="0x58" width="32" description="">
		<bitfield id="R_KEY_EP02" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep03" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep03" offset="0x5C" width="32" description="">
		<bitfield id="R_KEY_EP03" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep04" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep04" offset="0x60" width="32" description="">
		<bitfield id="R_KEY_EP04" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep05" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep05" offset="0x64" width="32" description="">
		<bitfield id="R_KEY_EP05" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep06" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep06" offset="0x68" width="32" description="">
		<bitfield id="R_KEY_EP06" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep07" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep07" offset="0x6C" width="32" description="">
		<bitfield id="R_KEY_EP07" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya00" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya00" offset="0x70" width="32" description="">
		<bitfield id="R_KEY_A00" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya01" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya01" offset="0x74" width="32" description="">
		<bitfield id="R_KEY_A01" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya02" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya02" offset="0x78" width="32" description="">
		<bitfield id="R_KEY_A02" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya03" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya03" offset="0x7C" width="32" description="">
		<bitfield id="R_KEY_A03" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap00" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap00" offset="0x80" width="32" description="">
		<bitfield id="R_KEY_AP00" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap01" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap01" offset="0x84" width="32" description="">
		<bitfield id="R_KEY_AP01" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap02" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap02" offset="0x88" width="32" description="">
		<bitfield id="R_KEY_AP02" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap03" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap03" offset="0x8C" width="32" description="">
		<bitfield id="R_KEY_AP03" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv00" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv00" offset="0x90" width="32" description="">
		<bitfield id="R_IV00" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv01" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv01" offset="0x94" width="32" description="">
		<bitfield id="R_IV01" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv02" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv02" offset="0x98" width="32" description="">
		<bitfield id="R_IV02" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv03" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv03" offset="0x9C" width="32" description="">
		<bitfield id="R_IV03" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgcfg1" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgcfg1" offset="0xA0" width="32" description="">
		<bitfield id="WRT_PROTECT1" width="1" begin="4" end="4" resetval="0x0" description="WRT protect" range="4" rwaccess="R/W"/> 
		<bitfield id="MAC_MODE1" width="2" begin="3" end="2" resetval="0x0" description="MAC mode" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="AES_MODE1" width="2" begin="1" end="0" resetval="0x0" description="AES mode" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgmacst1" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgmacst1" offset="0xA4" width="32" description="">
		<bitfield id="M_START1" width="20" begin="19" end="0" resetval="0x0" description="This defines the start of the mac buffer in 4KBytes steps" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgst1" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgst1" offset="0xA8" width="32" description="">
		<bitfield id="R_START1" width="20" begin="19" end="0" resetval="0x0" description="This defines the start of the crypto region in 4KBytes steps" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgsi1" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgsi1" offset="0xAC" width="32" description="">
		<bitfield id="R_SIZE1" width="20" begin="19" end="0" resetval="0x0" description="This defines the size of the crypto region in 4KBytes steps" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye10" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye10" offset="0xB0" width="32" description="">
		<bitfield id="R_KEY_E10" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye11" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye11" offset="0xB4" width="32" description="">
		<bitfield id="R_KEY_E11" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye12" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye12" offset="0xB8" width="32" description="">
		<bitfield id="R_KEY_E12" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye13" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye13" offset="0xBC" width="32" description="">
		<bitfield id="R_KEY_E13" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye14" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye14" offset="0xC0" width="32" description="">
		<bitfield id="R_KEY_E14" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye15" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye15" offset="0xC4" width="32" description="">
		<bitfield id="R_KEY_E15" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye16" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye16" offset="0xC8" width="32" description="">
		<bitfield id="R_KEY_E16" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye17" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye17" offset="0xCC" width="32" description="">
		<bitfield id="R_KEY_E17" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep10" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep10" offset="0xD0" width="32" description="">
		<bitfield id="R_KEY_EP10" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep11" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep11" offset="0xD4" width="32" description="">
		<bitfield id="R_KEY_EP11" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep12" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep12" offset="0xD8" width="32" description="">
		<bitfield id="R_KEY_EP12" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep13" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep13" offset="0xDC" width="32" description="">
		<bitfield id="R_KEY_EP13" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep14" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep14" offset="0xE0" width="32" description="">
		<bitfield id="R_KEY_EP14" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep15" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep15" offset="0xE4" width="32" description="">
		<bitfield id="R_KEY_EP15" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep16" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep16" offset="0xE8" width="32" description="">
		<bitfield id="R_KEY_EP16" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep17" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep17" offset="0xEC" width="32" description="">
		<bitfield id="R_KEY_EP17" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya10" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya10" offset="0xF0" width="32" description="">
		<bitfield id="R_KEY_A10" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya11" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya11" offset="0xF4" width="32" description="">
		<bitfield id="R_KEY_A11" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya12" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya12" offset="0xF8" width="32" description="">
		<bitfield id="R_KEY_A12" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya13" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya13" offset="0xFC" width="32" description="">
		<bitfield id="R_KEY_A13" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap10" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap10" offset="0x100" width="32" description="">
		<bitfield id="R_KEY_AP10" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap11" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap11" offset="0x104" width="32" description="">
		<bitfield id="R_KEY_AP11" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap12" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap12" offset="0x108" width="32" description="">
		<bitfield id="R_KEY_AP12" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap13" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap13" offset="0x10C" width="32" description="">
		<bitfield id="R_KEY_AP13" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv10" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv10" offset="0x110" width="32" description="">
		<bitfield id="R_IV10" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv11" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv11" offset="0x114" width="32" description="">
		<bitfield id="R_IV11" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv12" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv12" offset="0x118" width="32" description="">
		<bitfield id="R_IV12" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv13" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv13" offset="0x11C" width="32" description="">
		<bitfield id="R_IV13" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgcfg2" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgcfg2" offset="0x120" width="32" description="">
		<bitfield id="WRT_PROTECT2" width="1" begin="4" end="4" resetval="0x0" description="WRT protect" range="4" rwaccess="R/W"/> 
		<bitfield id="MAC_MODE2" width="2" begin="3" end="2" resetval="0x0" description="MAC mode" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="AES_MODE2" width="2" begin="1" end="0" resetval="0x0" description="AES mode" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgmacst2" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgmacst2" offset="0x124" width="32" description="">
		<bitfield id="M_START2" width="20" begin="19" end="0" resetval="0x0" description="This defines the start of the mac buffer in 4KBytes steps" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgst2" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgst2" offset="0x128" width="32" description="">
		<bitfield id="R_START2" width="20" begin="19" end="0" resetval="0x0" description="This defines the start of the crypto region in 4KBytes steps" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgsi2" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgsi2" offset="0x12C" width="32" description="">
		<bitfield id="R_SIZE2" width="20" begin="19" end="0" resetval="0x0" description="This defines the size of the crypto region in 4KBytes steps" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye20" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye20" offset="0x130" width="32" description="">
		<bitfield id="R_KEY_E20" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye21" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye21" offset="0x134" width="32" description="">
		<bitfield id="R_KEY_E21" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye22" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye22" offset="0x138" width="32" description="">
		<bitfield id="R_KEY_E22" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye23" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye23" offset="0x13C" width="32" description="">
		<bitfield id="R_KEY_E23" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye24" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye24" offset="0x140" width="32" description="">
		<bitfield id="R_KEY_E24" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye25" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye25" offset="0x144" width="32" description="">
		<bitfield id="R_KEY_E25" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye26" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye26" offset="0x148" width="32" description="">
		<bitfield id="R_KEY_E26" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye27" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye27" offset="0x14C" width="32" description="">
		<bitfield id="R_KEY_E27" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep20" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep20" offset="0x150" width="32" description="">
		<bitfield id="R_KEY_EP20" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep21" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep21" offset="0x154" width="32" description="">
		<bitfield id="R_KEY_EP21" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep22" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep22" offset="0x158" width="32" description="">
		<bitfield id="R_KEY_EP22" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep23" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep23" offset="0x15C" width="32" description="">
		<bitfield id="R_KEY_EP23" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep24" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep24" offset="0x160" width="32" description="">
		<bitfield id="R_KEY_EP24" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep25" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep25" offset="0x164" width="32" description="">
		<bitfield id="R_KEY_EP25" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep26" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep26" offset="0x168" width="32" description="">
		<bitfield id="R_KEY_EP26" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep27" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep27" offset="0x16C" width="32" description="">
		<bitfield id="R_KEY_EP27" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya20" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya20" offset="0x170" width="32" description="">
		<bitfield id="R_KEY_A20" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya21" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya21" offset="0x174" width="32" description="">
		<bitfield id="R_KEY_A21" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya22" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya22" offset="0x178" width="32" description="">
		<bitfield id="R_KEY_A22" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya23" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya23" offset="0x17C" width="32" description="">
		<bitfield id="R_KEY_A23" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap20" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap20" offset="0x180" width="32" description="">
		<bitfield id="R_KEY_AP20" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap21" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap21" offset="0x184" width="32" description="">
		<bitfield id="R_KEY_AP21" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap22" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap22" offset="0x188" width="32" description="">
		<bitfield id="R_KEY_AP22" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap23" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap23" offset="0x18C" width="32" description="">
		<bitfield id="R_KEY_AP23" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv20" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv20" offset="0x190" width="32" description="">
		<bitfield id="R_IV20" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv21" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv21" offset="0x194" width="32" description="">
		<bitfield id="R_IV21" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv22" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv22" offset="0x198" width="32" description="">
		<bitfield id="R_IV22" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv23" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv23" offset="0x19C" width="32" description="">
		<bitfield id="R_IV23" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgcfg3" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgcfg3" offset="0x1A0" width="32" description="">
		<bitfield id="WRT_PROTECT3" width="1" begin="4" end="4" resetval="0x0" description="WRT protect" range="4" rwaccess="R/W"/> 
		<bitfield id="MAC_MODE3" width="2" begin="3" end="2" resetval="0x0" description="MAC mode" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="AES_MODE3" width="2" begin="1" end="0" resetval="0x0" description="AES mode" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgmacst3" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgmacst3" offset="0x1A4" width="32" description="">
		<bitfield id="M_START3" width="20" begin="19" end="0" resetval="0x0" description="This defines the start of the mac buffer in 4KBytes steps" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgst3" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgst3" offset="0x1A8" width="32" description="">
		<bitfield id="R_START3" width="20" begin="19" end="0" resetval="0x0" description="This defines the start of the crypto region in 4KBytes steps" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgsi3" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rgsi3" offset="0x1AC" width="32" description="">
		<bitfield id="R_SIZE3" width="20" begin="19" end="0" resetval="0x0" description="This defines the size of the crypto region in 4KBytes steps" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye30" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye30" offset="0x1B0" width="32" description="">
		<bitfield id="R_KEY_E30" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye31" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye31" offset="0x1B4" width="32" description="">
		<bitfield id="R_KEY_E31" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye32" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye32" offset="0x1B8" width="32" description="">
		<bitfield id="R_KEY_E32" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye33" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye33" offset="0x1BC" width="32" description="">
		<bitfield id="R_KEY_E33" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye34" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye34" offset="0x1C0" width="32" description="">
		<bitfield id="R_KEY_E34" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye35" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye35" offset="0x1C4" width="32" description="">
		<bitfield id="R_KEY_E35" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye36" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye36" offset="0x1C8" width="32" description="">
		<bitfield id="R_KEY_E36" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye37" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeye37" offset="0x1CC" width="32" description="">
		<bitfield id="R_KEY_E37" width="32" begin="31" end="0" resetval="0x0" description="Key E" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep30" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep30" offset="0x1D0" width="32" description="">
		<bitfield id="R_KEY_EP30" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep31" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep31" offset="0x1D4" width="32" description="">
		<bitfield id="R_KEY_EP31" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep32" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep32" offset="0x1D8" width="32" description="">
		<bitfield id="R_KEY_EP32" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep33" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep33" offset="0x1DC" width="32" description="">
		<bitfield id="R_KEY_EP33" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep34" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep34" offset="0x1E0" width="32" description="">
		<bitfield id="R_KEY_EP34" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep35" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep35" offset="0x1E4" width="32" description="">
		<bitfield id="R_KEY_EP35" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep36" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep36" offset="0x1E8" width="32" description="">
		<bitfield id="R_KEY_EP36" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep37" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyep37" offset="0x1EC" width="32" description="">
		<bitfield id="R_KEY_EP37" width="32" begin="31" end="0" resetval="0x0" description="Key EP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya30" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya30" offset="0x1F0" width="32" description="">
		<bitfield id="R_KEY_A30" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya31" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya31" offset="0x1F4" width="32" description="">
		<bitfield id="R_KEY_A31" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya32" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya32" offset="0x1F8" width="32" description="">
		<bitfield id="R_KEY_A32" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya33" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeya33" offset="0x1FC" width="32" description="">
		<bitfield id="R_KEY_A33" width="32" begin="31" end="0" resetval="0x0" description="Key A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap30" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap30" offset="0x200" width="32" description="">
		<bitfield id="R_KEY_AP30" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap31" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap31" offset="0x204" width="32" description="">
		<bitfield id="R_KEY_AP31" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap32" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap32" offset="0x208" width="32" description="">
		<bitfield id="R_KEY_AP32" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap33" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rkeyap33" offset="0x20C" width="32" description="">
		<bitfield id="R_KEY_AP33" width="32" begin="31" end="0" resetval="0x0" description="Key AP" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv30" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv30" offset="0x210" width="32" description="">
		<bitfield id="R_IV30" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv31" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv31" offset="0x214" width="32" description="">
		<bitfield id="R_IV31" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv32" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv32" offset="0x218" width="32" description="">
		<bitfield id="R_IV32" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv33" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_riv33" offset="0x21C" width="32" description="">
		<bitfield id="R_IV33" width="32" begin="31" end="0" resetval="0x0" description="IV" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_irqaddinfo0" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_irqaddinfo0" offset="0x220" width="32" description="">
		<bitfield id="IRQ_MADDR" width="32" begin="31" end="0" resetval="0x0" description="Master Address which caused the event" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_irqaddinfo1" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_irqaddinfo1" offset="0x224" width="32" description="">
		<bitfield id="IRQ_MLEN" width="4" begin="17" end="14" resetval="0x0" description="Master LENGTH  which caused the event" range="17 - 14" rwaccess="R"/> 
		<bitfield id="IRQ_MSEQ" width="3" begin="13" end="11" resetval="0x0" description="Master SEQ  which caused the event" range="13 - 11" rwaccess="R"/> 
		<bitfield id="IRQ_MCMD" width="3" begin="10" end="8" resetval="0x0" description="Master CMD  which caused the event" range="10 - 8" rwaccess="R"/> 
		<bitfield id="IRQ_MID" width="8" begin="7" end="0" resetval="0x0" description="Master TAG ID  which caused the event" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_maccacheinfo" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_maccacheinfo" offset="0x228" width="32" description="">
		<bitfield id="CACHE_MISS_EVENT_CNT" width="16" begin="15" end="0" resetval="0x0" description="MAC Cache Miss event cnt" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rmwrmcnt" acronym="FSAS__FSAS_OTFA_CFG__FSAS_OTFA_REGS_rmwrmcnt" offset="0x22C" width="32" description="">
		<bitfield id="RM_EVENT_CNT" width="16" begin="31" end="16" resetval="0x0" description="RM event cnt" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RMW_EVENT_CNT" width="16" begin="15" end="0" resetval="0x0" description="RMW event cnt" range="15 - 0" rwaccess="R"/>
	</register>
</module>