Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 13 13:15:54 2025
| Host         : DESKTOP-QBCQ4N2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.412        0.000                      0                   65        0.215        0.000                      0                   65        9.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.412        0.000                      0                   65        0.215        0.000                      0                   65        9.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.412ns  (required time - arrival time)
  Source:                 design_1_i/Assignment_0/inst/speed_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/speed_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 2.314ns (43.443%)  route 3.012ns (56.557%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.725     3.033    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y76         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDPE (Prop_fdpe_C_Q)         0.456     3.489 r  design_1_i/Assignment_0/inst/speed_reg[20]/Q
                         net (fo=6, routed)           0.882     4.371    design_1_i/Assignment_0/inst/speed_reg[20]
    SLICE_X41Y76         LUT2 (Prop_lut2_I0_O)        0.152     4.523 f  design_1_i/Assignment_0/inst/speed[6]_i_11/O
                         net (fo=1, routed)           0.906     5.429    design_1_i/Assignment_0/inst/speed[6]_i_11_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.326     5.755 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     6.634    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.758 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     7.094    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.674 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.674    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.797    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.025 r  design_1_i/Assignment_0/inst/speed_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.025    design_1_i/Assignment_0/inst/speed_reg[18]_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.359 r  design_1_i/Assignment_0/inst/speed_reg[22]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.359    design_1_i/Assignment_0/inst/speed_reg[22]_i_1_n_6
    SLICE_X40Y77         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.552    22.744    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y77         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[23]/C
                         clock pessimism              0.268    23.012    
                         clock uncertainty           -0.302    22.710    
    SLICE_X40Y77         FDPE (Setup_fdpe_C_D)        0.062    22.772    design_1_i/Assignment_0/inst/speed_reg[23]
  -------------------------------------------------------------------
                         required time                         22.772    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                 14.412    

Slack (MET) :             14.508ns  (required time - arrival time)
  Source:                 design_1_i/Assignment_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 2.848ns (54.367%)  route 2.390ns (45.633%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.726     3.034    design_1_i/Assignment_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  design_1_i/Assignment_0/inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     4.359    design_1_i/Assignment_0/inst/counter_reg[3]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.483 r  design_1_i/Assignment_0/inst/led0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.483    design_1_i/Assignment_0/inst/led0_carry_i_6_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.033 r  design_1_i/Assignment_0/inst/led0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.033    design_1_i/Assignment_0/inst/led0_carry_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  design_1_i/Assignment_0/inst/led0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.156    design_1_i/Assignment_0/inst/led0_carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.270 f  design_1_i/Assignment_0/inst/led0_carry__1/CO[3]
                         net (fo=28, routed)          1.565     6.835    design_1_i/Assignment_0/inst/load
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.959 r  design_1_i/Assignment_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     6.959    design_1_i/Assignment_0/inst/counter[0]_i_6_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.472 r  design_1_i/Assignment_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/Assignment_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.589 r  design_1_i/Assignment_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/Assignment_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.706 r  design_1_i/Assignment_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.715    design_1_i/Assignment_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  design_1_i/Assignment_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/Assignment_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  design_1_i/Assignment_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.949    design_1_i/Assignment_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.272 r  design_1_i/Assignment_0/inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.272    design_1_i/Assignment_0/inst/counter_reg[20]_i_1_n_6
    SLICE_X42Y77         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.552    22.744    design_1_i/Assignment_0/inst/clk
    SLICE_X42Y77         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[21]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X42Y77         FDCE (Setup_fdce_C_D)        0.109    22.781    design_1_i/Assignment_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         22.781    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                 14.508    

Slack (MET) :             14.516ns  (required time - arrival time)
  Source:                 design_1_i/Assignment_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 2.840ns (54.297%)  route 2.390ns (45.703%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.726     3.034    design_1_i/Assignment_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  design_1_i/Assignment_0/inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     4.359    design_1_i/Assignment_0/inst/counter_reg[3]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.483 r  design_1_i/Assignment_0/inst/led0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.483    design_1_i/Assignment_0/inst/led0_carry_i_6_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.033 r  design_1_i/Assignment_0/inst/led0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.033    design_1_i/Assignment_0/inst/led0_carry_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  design_1_i/Assignment_0/inst/led0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.156    design_1_i/Assignment_0/inst/led0_carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.270 f  design_1_i/Assignment_0/inst/led0_carry__1/CO[3]
                         net (fo=28, routed)          1.565     6.835    design_1_i/Assignment_0/inst/load
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.959 r  design_1_i/Assignment_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     6.959    design_1_i/Assignment_0/inst/counter[0]_i_6_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.472 r  design_1_i/Assignment_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/Assignment_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.589 r  design_1_i/Assignment_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/Assignment_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.706 r  design_1_i/Assignment_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.715    design_1_i/Assignment_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  design_1_i/Assignment_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/Assignment_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  design_1_i/Assignment_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.949    design_1_i/Assignment_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.264 r  design_1_i/Assignment_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.264    design_1_i/Assignment_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X42Y77         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.552    22.744    design_1_i/Assignment_0/inst/clk
    SLICE_X42Y77         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[23]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X42Y77         FDCE (Setup_fdce_C_D)        0.109    22.781    design_1_i/Assignment_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         22.781    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                 14.516    

Slack (MET) :             14.523ns  (required time - arrival time)
  Source:                 design_1_i/Assignment_0/inst/speed_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/speed_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 2.203ns (42.240%)  route 3.012ns (57.760%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.725     3.033    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y76         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDPE (Prop_fdpe_C_Q)         0.456     3.489 r  design_1_i/Assignment_0/inst/speed_reg[20]/Q
                         net (fo=6, routed)           0.882     4.371    design_1_i/Assignment_0/inst/speed_reg[20]
    SLICE_X41Y76         LUT2 (Prop_lut2_I0_O)        0.152     4.523 f  design_1_i/Assignment_0/inst/speed[6]_i_11/O
                         net (fo=1, routed)           0.906     5.429    design_1_i/Assignment_0/inst/speed[6]_i_11_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.326     5.755 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     6.634    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.758 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     7.094    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.674 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.674    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.797    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.025 r  design_1_i/Assignment_0/inst/speed_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.025    design_1_i/Assignment_0/inst/speed_reg[18]_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.248 r  design_1_i/Assignment_0/inst/speed_reg[22]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.248    design_1_i/Assignment_0/inst/speed_reg[22]_i_1_n_7
    SLICE_X40Y77         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.552    22.744    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y77         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[22]/C
                         clock pessimism              0.268    23.012    
                         clock uncertainty           -0.302    22.710    
    SLICE_X40Y77         FDCE (Setup_fdce_C_D)        0.062    22.772    design_1_i/Assignment_0/inst/speed_reg[22]
  -------------------------------------------------------------------
                         required time                         22.772    
                         arrival time                          -8.248    
  -------------------------------------------------------------------
                         slack                                 14.523    

Slack (MET) :             14.547ns  (required time - arrival time)
  Source:                 design_1_i/Assignment_0/inst/speed_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/speed_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 2.200ns (42.206%)  route 3.012ns (57.794%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.725     3.033    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y76         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDPE (Prop_fdpe_C_Q)         0.456     3.489 r  design_1_i/Assignment_0/inst/speed_reg[20]/Q
                         net (fo=6, routed)           0.882     4.371    design_1_i/Assignment_0/inst/speed_reg[20]
    SLICE_X41Y76         LUT2 (Prop_lut2_I0_O)        0.152     4.523 f  design_1_i/Assignment_0/inst/speed[6]_i_11/O
                         net (fo=1, routed)           0.906     5.429    design_1_i/Assignment_0/inst/speed[6]_i_11_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.326     5.755 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     6.634    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.758 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     7.094    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.674 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.674    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.797    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.245 r  design_1_i/Assignment_0/inst/speed_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.245    design_1_i/Assignment_0/inst/speed_reg[18]_i_1_n_6
    SLICE_X40Y76         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.551    22.743    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y76         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[19]/C
                         clock pessimism              0.290    23.033    
                         clock uncertainty           -0.302    22.731    
    SLICE_X40Y76         FDPE (Setup_fdpe_C_D)        0.062    22.793    design_1_i/Assignment_0/inst/speed_reg[19]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                 14.547    

Slack (MET) :             14.568ns  (required time - arrival time)
  Source:                 design_1_i/Assignment_0/inst/speed_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/speed_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 2.179ns (41.973%)  route 3.012ns (58.027%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.725     3.033    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y76         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDPE (Prop_fdpe_C_Q)         0.456     3.489 r  design_1_i/Assignment_0/inst/speed_reg[20]/Q
                         net (fo=6, routed)           0.882     4.371    design_1_i/Assignment_0/inst/speed_reg[20]
    SLICE_X41Y76         LUT2 (Prop_lut2_I0_O)        0.152     4.523 f  design_1_i/Assignment_0/inst/speed[6]_i_11/O
                         net (fo=1, routed)           0.906     5.429    design_1_i/Assignment_0/inst/speed[6]_i_11_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.326     5.755 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     6.634    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.758 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     7.094    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.674 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.674    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.797    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.224 r  design_1_i/Assignment_0/inst/speed_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.224    design_1_i/Assignment_0/inst/speed_reg[18]_i_1_n_4
    SLICE_X40Y76         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.551    22.743    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y76         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[21]/C
                         clock pessimism              0.290    23.033    
                         clock uncertainty           -0.302    22.731    
    SLICE_X40Y76         FDCE (Setup_fdce_C_D)        0.062    22.793    design_1_i/Assignment_0/inst/speed_reg[21]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                 14.568    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 design_1_i/Assignment_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.764ns (53.623%)  route 2.390ns (46.377%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.726     3.034    design_1_i/Assignment_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  design_1_i/Assignment_0/inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     4.359    design_1_i/Assignment_0/inst/counter_reg[3]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.483 r  design_1_i/Assignment_0/inst/led0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.483    design_1_i/Assignment_0/inst/led0_carry_i_6_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.033 r  design_1_i/Assignment_0/inst/led0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.033    design_1_i/Assignment_0/inst/led0_carry_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  design_1_i/Assignment_0/inst/led0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.156    design_1_i/Assignment_0/inst/led0_carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.270 f  design_1_i/Assignment_0/inst/led0_carry__1/CO[3]
                         net (fo=28, routed)          1.565     6.835    design_1_i/Assignment_0/inst/load
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.959 r  design_1_i/Assignment_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     6.959    design_1_i/Assignment_0/inst/counter[0]_i_6_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.472 r  design_1_i/Assignment_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/Assignment_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.589 r  design_1_i/Assignment_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/Assignment_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.706 r  design_1_i/Assignment_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.715    design_1_i/Assignment_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  design_1_i/Assignment_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/Assignment_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  design_1_i/Assignment_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.949    design_1_i/Assignment_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.188 r  design_1_i/Assignment_0/inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.188    design_1_i/Assignment_0/inst/counter_reg[20]_i_1_n_5
    SLICE_X42Y77         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.552    22.744    design_1_i/Assignment_0/inst/clk
    SLICE_X42Y77         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[22]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X42Y77         FDCE (Setup_fdce_C_D)        0.109    22.781    design_1_i/Assignment_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         22.781    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.612ns  (required time - arrival time)
  Source:                 design_1_i/Assignment_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 2.744ns (53.443%)  route 2.390ns (46.557%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.726     3.034    design_1_i/Assignment_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  design_1_i/Assignment_0/inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     4.359    design_1_i/Assignment_0/inst/counter_reg[3]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.483 r  design_1_i/Assignment_0/inst/led0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.483    design_1_i/Assignment_0/inst/led0_carry_i_6_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.033 r  design_1_i/Assignment_0/inst/led0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.033    design_1_i/Assignment_0/inst/led0_carry_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  design_1_i/Assignment_0/inst/led0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.156    design_1_i/Assignment_0/inst/led0_carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.270 f  design_1_i/Assignment_0/inst/led0_carry__1/CO[3]
                         net (fo=28, routed)          1.565     6.835    design_1_i/Assignment_0/inst/load
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.959 r  design_1_i/Assignment_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     6.959    design_1_i/Assignment_0/inst/counter[0]_i_6_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.472 r  design_1_i/Assignment_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/Assignment_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.589 r  design_1_i/Assignment_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/Assignment_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.706 r  design_1_i/Assignment_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.715    design_1_i/Assignment_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  design_1_i/Assignment_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/Assignment_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  design_1_i/Assignment_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.949    design_1_i/Assignment_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.168 r  design_1_i/Assignment_0/inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.168    design_1_i/Assignment_0/inst/counter_reg[20]_i_1_n_7
    SLICE_X42Y77         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.552    22.744    design_1_i/Assignment_0/inst/clk
    SLICE_X42Y77         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[20]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X42Y77         FDCE (Setup_fdce_C_D)        0.109    22.781    design_1_i/Assignment_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         22.781    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                 14.612    

Slack (MET) :             14.624ns  (required time - arrival time)
  Source:                 design_1_i/Assignment_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 2.731ns (53.324%)  route 2.390ns (46.676%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.726     3.034    design_1_i/Assignment_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  design_1_i/Assignment_0/inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     4.359    design_1_i/Assignment_0/inst/counter_reg[3]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.483 r  design_1_i/Assignment_0/inst/led0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.483    design_1_i/Assignment_0/inst/led0_carry_i_6_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.033 r  design_1_i/Assignment_0/inst/led0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.033    design_1_i/Assignment_0/inst/led0_carry_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  design_1_i/Assignment_0/inst/led0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.156    design_1_i/Assignment_0/inst/led0_carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.270 f  design_1_i/Assignment_0/inst/led0_carry__1/CO[3]
                         net (fo=28, routed)          1.565     6.835    design_1_i/Assignment_0/inst/load
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.959 r  design_1_i/Assignment_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     6.959    design_1_i/Assignment_0/inst/counter[0]_i_6_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.472 r  design_1_i/Assignment_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/Assignment_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.589 r  design_1_i/Assignment_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/Assignment_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.706 r  design_1_i/Assignment_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.715    design_1_i/Assignment_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  design_1_i/Assignment_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/Assignment_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.155 r  design_1_i/Assignment_0/inst/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.155    design_1_i/Assignment_0/inst/counter_reg[16]_i_1_n_6
    SLICE_X42Y76         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.551    22.743    design_1_i/Assignment_0/inst/clk
    SLICE_X42Y76         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[17]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X42Y76         FDCE (Setup_fdce_C_D)        0.109    22.780    design_1_i/Assignment_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         22.780    
                         arrival time                          -8.155    
  -------------------------------------------------------------------
                         slack                                 14.624    

Slack (MET) :             14.632ns  (required time - arrival time)
  Source:                 design_1_i/Assignment_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 2.723ns (53.251%)  route 2.390ns (46.749%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.726     3.034    design_1_i/Assignment_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  design_1_i/Assignment_0/inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     4.359    design_1_i/Assignment_0/inst/counter_reg[3]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.483 r  design_1_i/Assignment_0/inst/led0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.483    design_1_i/Assignment_0/inst/led0_carry_i_6_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.033 r  design_1_i/Assignment_0/inst/led0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.033    design_1_i/Assignment_0/inst/led0_carry_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  design_1_i/Assignment_0/inst/led0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.156    design_1_i/Assignment_0/inst/led0_carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.270 f  design_1_i/Assignment_0/inst/led0_carry__1/CO[3]
                         net (fo=28, routed)          1.565     6.835    design_1_i/Assignment_0/inst/load
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.959 r  design_1_i/Assignment_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     6.959    design_1_i/Assignment_0/inst/counter[0]_i_6_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.472 r  design_1_i/Assignment_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    design_1_i/Assignment_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.589 r  design_1_i/Assignment_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/Assignment_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.706 r  design_1_i/Assignment_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.715    design_1_i/Assignment_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  design_1_i/Assignment_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    design_1_i/Assignment_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.147 r  design_1_i/Assignment_0/inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.147    design_1_i/Assignment_0/inst/counter_reg[16]_i_1_n_4
    SLICE_X42Y76         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.551    22.743    design_1_i/Assignment_0/inst/clk
    SLICE_X42Y76         FDCE                                         r  design_1_i/Assignment_0/inst/counter_reg[19]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X42Y76         FDCE (Setup_fdce_C_D)        0.109    22.780    design_1_i/Assignment_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         22.780    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                 14.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/Assignment_0/inst/mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.061%)  route 0.134ns (41.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.580     0.921    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/Assignment_0/inst/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  design_1_i/Assignment_0/inst/mode_reg[0]/Q
                         net (fo=4, routed)           0.134     1.196    design_1_i/Assignment_0/inst/mode_reg_n_0_[0]
    SLICE_X43Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.241 r  design_1_i/Assignment_0/inst/led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.241    design_1_i/Assignment_0/inst/led[0]_i_1_n_0
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.847     1.217    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[0]/C
                         clock pessimism             -0.283     0.934    
    SLICE_X43Y72         FDCE (Hold_fdce_C_D)         0.092     1.026    design_1_i/Assignment_0/inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/Assignment_0/inst/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.580     0.921    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  design_1_i/Assignment_0/inst/led_reg[1]/Q
                         net (fo=4, routed)           0.137     1.198    design_1_i/Assignment_0/inst/led_reg[1]_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.243 r  design_1_i/Assignment_0/inst/led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.243    design_1_i/Assignment_0/inst/led[2]_i_1_n_0
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.847     1.217    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[2]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X43Y72         FDCE (Hold_fdce_C_D)         0.092     1.013    design_1_i/Assignment_0/inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/Assignment_0/inst/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.476%)  route 0.138ns (42.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.580     0.921    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  design_1_i/Assignment_0/inst/led_reg[1]/Q
                         net (fo=4, routed)           0.138     1.199    design_1_i/Assignment_0/inst/led_reg[1]_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.244 r  design_1_i/Assignment_0/inst/led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/Assignment_0/inst/led[1]_i_1_n_0
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.847     1.217    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[1]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X43Y72         FDCE (Hold_fdce_C_D)         0.091     1.012    design_1_i/Assignment_0/inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/Assignment_0/inst/speed_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/speed_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.580     0.921    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y77         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  design_1_i/Assignment_0/inst/speed_reg[22]/Q
                         net (fo=6, routed)           0.089     1.150    design_1_i/Assignment_0/inst/speed_reg[22]
    SLICE_X40Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.274 r  design_1_i/Assignment_0/inst/speed_reg[22]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.274    design_1_i/Assignment_0/inst/speed_reg[22]_i_1_n_6
    SLICE_X40Y77         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.847     1.217    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y77         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[23]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X40Y77         FDPE (Hold_fdpe_C_D)         0.105     1.026    design_1_i/Assignment_0/inst/speed_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/Assignment_0/inst/speed_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/speed_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.268ns (74.249%)  route 0.093ns (25.751%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.578     0.919    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y76         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.060 r  design_1_i/Assignment_0/inst/speed_reg[20]/Q
                         net (fo=6, routed)           0.093     1.153    design_1_i/Assignment_0/inst/speed_reg[20]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.280 r  design_1_i/Assignment_0/inst/speed_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.280    design_1_i/Assignment_0/inst/speed_reg[18]_i_1_n_4
    SLICE_X40Y76         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.845     1.215    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y76         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[21]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X40Y76         FDCE (Hold_fdce_C_D)         0.105     1.024    design_1_i/Assignment_0/inst/speed_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/Assignment_0/inst/speed_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/speed_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.268ns (71.806%)  route 0.105ns (28.194%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.577     0.918    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y74         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.059 r  design_1_i/Assignment_0/inst/speed_reg[12]/Q
                         net (fo=6, routed)           0.105     1.164    design_1_i/Assignment_0/inst/speed_reg[12]
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.291 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.291    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_4
    SLICE_X40Y74         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.844     1.214    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y74         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[13]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X40Y74         FDCE (Hold_fdce_C_D)         0.105     1.023    design_1_i/Assignment_0/inst/speed_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/Assignment_0/inst/speed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/speed_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.268ns (71.609%)  route 0.106ns (28.391%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.578     0.919    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y73         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  design_1_i/Assignment_0/inst/speed_reg[8]/Q
                         net (fo=6, routed)           0.106     1.166    design_1_i/Assignment_0/inst/speed_reg[8]
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.293 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.293    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_4
    SLICE_X40Y73         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.845     1.215    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y73         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[9]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X40Y73         FDPE (Hold_fdpe_C_D)         0.105     1.024    design_1_i/Assignment_0/inst/speed_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/Assignment_0/inst/speed_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/speed_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.265ns (70.520%)  route 0.111ns (29.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.577     0.918    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y74         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.059 r  design_1_i/Assignment_0/inst/speed_reg[10]/Q
                         net (fo=6, routed)           0.111     1.169    design_1_i/Assignment_0/inst/speed_reg[10]
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.293 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.293    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_6
    SLICE_X40Y74         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.844     1.214    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y74         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[11]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X40Y74         FDCE (Hold_fdce_C_D)         0.105     1.023    design_1_i/Assignment_0/inst/speed_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/Assignment_0/inst/speed_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/speed_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.287ns (75.712%)  route 0.092ns (24.288%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.577     0.918    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y75         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.059 r  design_1_i/Assignment_0/inst/speed_reg[15]/Q
                         net (fo=6, routed)           0.092     1.151    design_1_i/Assignment_0/inst/speed_reg[15]
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.297 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.297    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_5
    SLICE_X40Y75         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.844     1.214    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y75         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[16]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X40Y75         FDCE (Hold_fdce_C_D)         0.105     1.023    design_1_i/Assignment_0/inst/speed_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/Assignment_0/inst/speed_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Assignment_0/inst/speed_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.287ns (75.507%)  route 0.093ns (24.493%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.578     0.919    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y73         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.060 r  design_1_i/Assignment_0/inst/speed_reg[7]/Q
                         net (fo=5, routed)           0.093     1.153    design_1_i/Assignment_0/inst/speed_reg[7]
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.299 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.299    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_5
    SLICE_X40Y73         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.845     1.215    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y73         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[8]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X40Y73         FDCE (Hold_fdce_C_D)         0.105     1.024    design_1_i/Assignment_0/inst/speed_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y71   design_1_i/Assignment_0/inst/buzzer_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y72   design_1_i/Assignment_0/inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y74   design_1_i/Assignment_0/inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y74   design_1_i/Assignment_0/inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y75   design_1_i/Assignment_0/inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y75   design_1_i/Assignment_0/inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y75   design_1_i/Assignment_0/inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y75   design_1_i/Assignment_0/inst/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y76   design_1_i/Assignment_0/inst/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   design_1_i/Assignment_0/inst/buzzer_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   design_1_i/Assignment_0/inst/buzzer_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y72   design_1_i/Assignment_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y72   design_1_i/Assignment_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y74   design_1_i/Assignment_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y74   design_1_i/Assignment_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y74   design_1_i/Assignment_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y74   design_1_i/Assignment_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   design_1_i/Assignment_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   design_1_i/Assignment_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   design_1_i/Assignment_0/inst/buzzer_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   design_1_i/Assignment_0/inst/buzzer_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y72   design_1_i/Assignment_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y72   design_1_i/Assignment_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y74   design_1_i/Assignment_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y74   design_1_i/Assignment_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y74   design_1_i/Assignment_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y74   design_1_i/Assignment_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   design_1_i/Assignment_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   design_1_i/Assignment_0/inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Assignment_0/inst/buzzer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.452ns  (logic 3.966ns (61.470%)  route 2.486ns (38.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.729     3.037    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/Assignment_0/inst/buzzer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.456     3.493 r  design_1_i/Assignment_0/inst/buzzer_reg/Q
                         net (fo=1, routed)           2.486     5.979    buzzer_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.510     9.489 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     9.489    buzzer
    D18                                                               r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Assignment_0/inst/led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.160ns  (logic 3.986ns (64.708%)  route 2.174ns (35.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.726     3.034    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.456     3.490 r  design_1_i/Assignment_0/inst/led_reg[0]/Q
                         net (fo=4, routed)           2.174     5.664    led_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.194 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.194    led[0]
    E19                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Assignment_0/inst/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.912ns  (logic 4.003ns (67.703%)  route 1.909ns (32.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.726     3.034    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.456     3.490 r  design_1_i/Assignment_0/inst/led_reg[1]/Q
                         net (fo=4, routed)           1.909     5.399    led_OBUF[1]
    K17                  OBUF (Prop_obuf_I_O)         3.547     8.946 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.946    led[1]
    K17                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Assignment_0/inst/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.986ns (70.104%)  route 1.700ns (29.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.726     3.034    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.456     3.490 r  design_1_i/Assignment_0/inst/led_reg[2]/Q
                         net (fo=4, routed)           1.700     5.190    led_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         3.530     8.720 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.720    led[2]
    H18                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Assignment_0/inst/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.372ns (78.857%)  route 0.368ns (21.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.580     0.921    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  design_1_i/Assignment_0/inst/led_reg[2]/Q
                         net (fo=4, routed)           0.368     1.429    led_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         1.231     2.660 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.660    led[2]
    H18                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Assignment_0/inst/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.388ns (75.017%)  route 0.462ns (24.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.580     0.921    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  design_1_i/Assignment_0/inst/led_reg[1]/Q
                         net (fo=4, routed)           0.462     1.524    led_OBUF[1]
    K17                  OBUF (Prop_obuf_I_O)         1.247     2.771 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.771    led[1]
    K17                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Assignment_0/inst/led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.372ns (70.034%)  route 0.587ns (29.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.580     0.921    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/Assignment_0/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  design_1_i/Assignment_0/inst/led_reg[0]/Q
                         net (fo=4, routed)           0.587     1.649    led_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.880 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.880    led[0]
    E19                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Assignment_0/inst/buzzer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.352ns (65.890%)  route 0.700ns (34.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.580     0.921    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/Assignment_0/inst/buzzer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  design_1_i/Assignment_0/inst/buzzer_reg/Q
                         net (fo=1, routed)           0.700     1.761    buzzer_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.211     2.972 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     2.972    buzzer
    D18                                                               r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.392ns  (logic 3.118ns (42.176%)  route 4.275ns (57.824%))
  Logic Levels:           9  (CARRY4=5 IBUF=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           2.639     4.129    design_1_i/Assignment_0/inst/btn[4]
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.253 f  design_1_i/Assignment_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.412     4.664    design_1_i/Assignment_0/inst/speed[6]_i_10_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.788 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     5.667    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.791 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     6.127    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.707 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.830    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  design_1_i/Assignment_0/inst/speed_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    design_1_i/Assignment_0/inst/speed_reg[18]_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.392 r  design_1_i/Assignment_0/inst/speed_reg[22]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.392    design_1_i/Assignment_0/inst/speed_reg[22]_i_1_n_6
    SLICE_X40Y77         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.552     2.744    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y77         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[23]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.281ns  (logic 3.007ns (41.295%)  route 4.275ns (58.705%))
  Logic Levels:           9  (CARRY4=5 IBUF=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           2.639     4.129    design_1_i/Assignment_0/inst/btn[4]
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.253 f  design_1_i/Assignment_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.412     4.664    design_1_i/Assignment_0/inst/speed[6]_i_10_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.788 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     5.667    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.791 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     6.127    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.707 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.830    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  design_1_i/Assignment_0/inst/speed_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    design_1_i/Assignment_0/inst/speed_reg[18]_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.281 r  design_1_i/Assignment_0/inst/speed_reg[22]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.281    design_1_i/Assignment_0/inst/speed_reg[22]_i_1_n_7
    SLICE_X40Y77         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.552     2.744    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y77         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[22]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 3.004ns (41.271%)  route 4.275ns (58.729%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           2.639     4.129    design_1_i/Assignment_0/inst/btn[4]
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.253 f  design_1_i/Assignment_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.412     4.664    design_1_i/Assignment_0/inst/speed[6]_i_10_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.788 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     5.667    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.791 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     6.127    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.707 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.830    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.278 r  design_1_i/Assignment_0/inst/speed_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.278    design_1_i/Assignment_0/inst/speed_reg[18]_i_1_n_6
    SLICE_X40Y76         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.551     2.743    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y76         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[19]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.257ns  (logic 2.983ns (41.101%)  route 4.275ns (58.899%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           2.639     4.129    design_1_i/Assignment_0/inst/btn[4]
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.253 f  design_1_i/Assignment_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.412     4.664    design_1_i/Assignment_0/inst/speed[6]_i_10_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.788 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     5.667    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.791 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     6.127    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.707 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.830    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.257 r  design_1_i/Assignment_0/inst/speed_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.257    design_1_i/Assignment_0/inst/speed_reg[18]_i_1_n_4
    SLICE_X40Y76         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.551     2.743    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y76         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[21]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.183ns  (logic 2.909ns (40.494%)  route 4.275ns (59.506%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           2.639     4.129    design_1_i/Assignment_0/inst/btn[4]
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.253 f  design_1_i/Assignment_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.412     4.664    design_1_i/Assignment_0/inst/speed[6]_i_10_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.788 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     5.667    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.791 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     6.127    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.707 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.830    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.183 r  design_1_i/Assignment_0/inst/speed_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.183    design_1_i/Assignment_0/inst/speed_reg[18]_i_1_n_5
    SLICE_X40Y76         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.551     2.743    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y76         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[20]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.167ns  (logic 2.893ns (40.361%)  route 4.275ns (59.639%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           2.639     4.129    design_1_i/Assignment_0/inst/btn[4]
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.253 f  design_1_i/Assignment_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.412     4.664    design_1_i/Assignment_0/inst/speed[6]_i_10_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.788 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     5.667    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.791 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     6.127    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.707 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.830    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.167 r  design_1_i/Assignment_0/inst/speed_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.167    design_1_i/Assignment_0/inst/speed_reg[18]_i_1_n_7
    SLICE_X40Y76         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.551     2.743    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y76         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[18]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.164ns  (logic 2.890ns (40.336%)  route 4.275ns (59.664%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           2.639     4.129    design_1_i/Assignment_0/inst/btn[4]
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.253 f  design_1_i/Assignment_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.412     4.664    design_1_i/Assignment_0/inst/speed[6]_i_10_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.788 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     5.667    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.791 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     6.127    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.707 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.830    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.164 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.164    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_6
    SLICE_X40Y75         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.549     2.741    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y75         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[15]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.143ns  (logic 2.869ns (40.161%)  route 4.275ns (59.839%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           2.639     4.129    design_1_i/Assignment_0/inst/btn[4]
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.253 f  design_1_i/Assignment_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.412     4.664    design_1_i/Assignment_0/inst/speed[6]_i_10_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.788 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     5.667    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.791 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     6.127    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.707 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.830    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.143 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.143    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_4
    SLICE_X40Y75         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.549     2.741    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y75         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[17]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.069ns  (logic 2.795ns (39.534%)  route 4.275ns (60.466%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           2.639     4.129    design_1_i/Assignment_0/inst/btn[4]
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.253 f  design_1_i/Assignment_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.412     4.664    design_1_i/Assignment_0/inst/speed[6]_i_10_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.788 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     5.667    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.791 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     6.127    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.707 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.830    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.069 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.069    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_5
    SLICE_X40Y75         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.549     2.741    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y75         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[16]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.053ns  (logic 2.779ns (39.397%)  route 4.275ns (60.603%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           2.639     4.129    design_1_i/Assignment_0/inst/btn[4]
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.124     4.253 f  design_1_i/Assignment_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.412     4.664    design_1_i/Assignment_0/inst/speed[6]_i_10_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.788 f  design_1_i/Assignment_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.879     5.667    design_1_i/Assignment_0/inst/speed11_out
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.791 r  design_1_i/Assignment_0/inst/speed[6]_i_5/O
                         net (fo=1, routed)           0.336     6.127    design_1_i/Assignment_0/inst/speed[6]_i_5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.707 r  design_1_i/Assignment_0/inst/speed_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.707    design_1_i/Assignment_0/inst/speed_reg[6]_i_2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  design_1_i/Assignment_0/inst/speed_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.830    design_1_i/Assignment_0/inst/speed_reg[10]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.053 r  design_1_i/Assignment_0/inst/speed_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.053    design_1_i/Assignment_0/inst/speed_reg[14]_i_1_n_7
    SLICE_X40Y75         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          1.549     2.741    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y75         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/buzzer_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.303ns (25.983%)  route 0.862ns (74.017%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         0.258     0.258 f  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           0.862     1.120    design_1_i/Assignment_0/inst/btn[4]
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.165 r  design_1_i/Assignment_0/inst/buzzer_i_1/O
                         net (fo=1, routed)           0.000     1.165    design_1_i/Assignment_0/inst/p_0_in
    SLICE_X43Y71         FDCE                                         r  design_1_i/Assignment_0/inst/buzzer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.848     1.218    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/Assignment_0/inst/buzzer_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.292ns (23.152%)  route 0.968ns (76.848%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  btn_IBUF[2]_inst/O
                         net (fo=3, routed)           0.968     1.214    design_1_i/Assignment_0/inst/btn[2]
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.045     1.259 r  design_1_i/Assignment_0/inst/mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.259    design_1_i/Assignment_0/inst/mode[0]_i_1_n_0
    SLICE_X43Y71         FDCE                                         r  design_1_i/Assignment_0/inst/mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.848     1.218    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/Assignment_0/inst/mode_reg[0]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.292ns (23.152%)  route 0.968ns (76.848%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  btn_IBUF[2]_inst/O
                         net (fo=3, routed)           0.968     1.214    design_1_i/Assignment_0/inst/btn[2]
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.045     1.259 r  design_1_i/Assignment_0/inst/mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.259    design_1_i/Assignment_0/inst/mode[1]_i_1_n_0
    SLICE_X43Y71         FDCE                                         r  design_1_i/Assignment_0/inst/mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.848     1.218    design_1_i/Assignment_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/Assignment_0/inst/mode_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.438ns  (logic 0.304ns (21.148%)  route 1.134ns (78.852%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.974     1.236    design_1_i/Assignment_0/inst/btn[1]
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.042     1.278 r  design_1_i/Assignment_0/inst/speed[6]_i_1/O
                         net (fo=18, routed)          0.159     1.438    design_1_i/Assignment_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.845     1.215    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y73         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.438ns  (logic 0.304ns (21.148%)  route 1.134ns (78.852%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.974     1.236    design_1_i/Assignment_0/inst/btn[1]
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.042     1.278 r  design_1_i/Assignment_0/inst/speed[6]_i_1/O
                         net (fo=18, routed)          0.159     1.438    design_1_i/Assignment_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y73         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.845     1.215    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y73         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.438ns  (logic 0.304ns (21.148%)  route 1.134ns (78.852%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.974     1.236    design_1_i/Assignment_0/inst/btn[1]
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.042     1.278 r  design_1_i/Assignment_0/inst/speed[6]_i_1/O
                         net (fo=18, routed)          0.159     1.438    design_1_i/Assignment_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.845     1.215    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y73         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.438ns  (logic 0.304ns (21.148%)  route 1.134ns (78.852%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.974     1.236    design_1_i/Assignment_0/inst/btn[1]
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.042     1.278 r  design_1_i/Assignment_0/inst/speed[6]_i_1/O
                         net (fo=18, routed)          0.159     1.438    design_1_i/Assignment_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y73         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.845     1.215    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y73         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.304ns (21.040%)  route 1.141ns (78.960%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.974     1.236    design_1_i/Assignment_0/inst/btn[1]
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.042     1.278 r  design_1_i/Assignment_0/inst/speed[6]_i_1/O
                         net (fo=18, routed)          0.167     1.445    design_1_i/Assignment_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y74         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.844     1.214    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y74         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.304ns (21.040%)  route 1.141ns (78.960%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.974     1.236    design_1_i/Assignment_0/inst/btn[1]
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.042     1.278 r  design_1_i/Assignment_0/inst/speed[6]_i_1/O
                         net (fo=18, routed)          0.167     1.445    design_1_i/Assignment_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y74         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.844     1.214    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y74         FDCE                                         r  design_1_i/Assignment_0/inst/speed_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/Assignment_0/inst/speed_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.304ns (21.040%)  route 1.141ns (78.960%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.974     1.236    design_1_i/Assignment_0/inst/btn[1]
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.042     1.278 r  design_1_i/Assignment_0/inst/speed[6]_i_1/O
                         net (fo=18, routed)          0.167     1.445    design_1_i/Assignment_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y74         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48, routed)          0.844     1.214    design_1_i/Assignment_0/inst/clk
    SLICE_X40Y74         FDPE                                         r  design_1_i/Assignment_0/inst/speed_reg[12]/C





