<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Graham Peyton - Comprehensive Resume</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="container">
        <!-- PAGE 1: Executive Profile -->

        <!-- Header -->
        <header class="header">
            <h1>GRAHAM PEYTON, PhD</h1>
            <div class="title">Analog & Mixed Signal IC Architect</div>
            <div class="contact">
                <div class="contact-line">
                    <span>graham@peyton.co.za</span>
                    <span class="separator">|</span>
                    <span>+1 203 993 2872</span>
                    <span class="separator">|</span>
                    <span>Connecticut, USA</span>
                </div>
                <div class="contact-line">
                    <span>US Permanent Resident</span>
                    <span class="separator">|</span>
                    <a href="https://www.linkedin.com/in/grahampeyton/" target="_blank">LinkedIn</a>
                </div>
            </div>
        </header>

        <!-- Executive Summary -->
        <section class="section">
            <h2>EXECUTIVE SUMMARY</h2>
            <p class="executive-summary">
                Accomplished <strong>Analog/Mixed Signal IC Architect</strong> with <strong>10+ years</strong> leading complex chip development
                from concept through production tape-out. <strong>11+ successful tapeouts</strong> across a wide range of technologies, including 0.36μm, 65nm, 28nm, 130nm HV BiCMOS, 55nm RF BiCMOS. Also currently managing projects in 16nm and 8nm with extremely tight schedules. Proven track record with ultra-high bandwidth applications such as automotive RFICs/SoCs and MEMS-integrated medical ASICs. Career highlights:
            </p>
            <ul class="executive-highlights">
                <li><strong>Mixed-signal architecture & technical roadmap leadership</strong>—led multi-project execution from concept to production, managing schedules, resources, and cross-functional teams while balancing technical capability with customer strategy</li>
                <li><strong>Analog/mixed-signal design expertise</strong>—BGR, LDO, SAR ADC, amplifiers, comparators, eFuse, LVDS, SerDes PHY, DAC, level shifters, clocking circuits, temperature sensors, diagnostics</li>
                <li><strong>Rare combination of hardware and software expertise</strong>—hands-on circuit design combined with software proficiency, enabling faster development and unique systems-level understanding from silicon to software</li>
                <li><strong>Cross-functional leadership</strong>—extensive collaboration with product, digital, verification, EE, software, test and ASIC teams</li>
                <li><strong>Experience with automation tools</strong>—utilized ADT for parametric circuit generation; developed Python/C++ automation for verification and test workflows</li>
                <li><strong>Advanced packaging & modeling expertise</strong>—MCM design, UCIe 250+ Gbps links, comprehensive SI/PI modeling</li>
                <li><strong>Regulatory Standards</strong>—good understanding of a range of automotive, medical standards such as ISO26262 / ISO21434 / AEC-Q100 & IEC 60601</li>
            </ul>
            <p class="executive-closing">
                Combines strategic vision and adaptability with modern tools and workflows—adept at leveraging
                cutting-edge methodologies and technologies to drive efficient, innovative chip design in fast-paced development environments.
            </p>
        </section>

        <!-- Core Competencies -->
        <section class="section">
            <h2>CORE COMPETENCIES</h2>
            <div class="competency-section">
                <ul class="competency-list">
                    <li><strong>Mixed-Signal Architecture:</strong> System architecture, roadmap development, IP selection, requirements → specifications</li>
                    <li><strong>Analog IC Design:</strong> BGR, LDO, SAR ADC, DAC, amplifiers, comparators, S&H, LVDS, SerDes PHY, eFuse, muxes, level shifters, clocking</li>
                    <li><strong>RFIC Integration:</strong> LNA, PA, mixers, phase shifters, filters—system-level integration and interface definition</li>
                    <li><strong>Digital Integration:</strong> P&R (SPI, controllers, SRAM, SAR logic), UCIe links (250+ Gbps), RTL, Verilog-A/AMS modeling</li>
                    <li><strong>Advanced Packaging:</strong> MCM design, SI/PI modeling (Sigrity/Clarity), IR-drop/PDN analysis, TSMC InFO</li>
                    <li><strong>Verification & Validation:</strong> Lab bring-up, ATE test plans, ISO26262/ISO21434/AEC-Q100 compliance, DFT/DFM</li>
                    <li><strong>Tools & Automation:</strong> Cadence Virtuoso/Spectre/Calibre, Genus/Innovus, ADT, Python/C++ for test automation</li>
                </ul>
            </div>
        </section>

        <!-- PAGE 2: Professional Experience (Detailed) -->

        <section class="section">
            <h2>PROFESSIONAL EXPERIENCE</h2>

            <!-- TeraDAR -->
            <div class="job-detailed">
                <div class="job-header">
                    <div>
                        <div class="job-title">AMS Architect</div>
                        <div class="company">TeraDAR Inc.</div>
                    </div>
                    <div class="job-date">2022 - Present</div>
                </div>
                <p class="job-summary">
                    Lead architect and owner for all automotive radar mixed-signal systems. Key coordinator between product, RFIC, digital,
                    verification, EE, and systems teams.
                </p>

                <div class="page-break"></div>

                <div class="responsibility-section">
                    <h4>Architecture, Roadmap & Project Leadership</h4>
                    <ul>
                        <li>Led multi-project execution managing many tapeouts often running concurrently—coordinated schedules, resources, and deliverables across product, imaging, FPGA, digital, test and systems teams</li>
                        <li>TX/RX RFIC AMS architect & team lead, managing block-level requirements, specifications, and AMS team members</li>
                        <li>Led IP selection and integration strategy evaluating performance, cost, schedule, and integration risk trade-offs</li>
                        <li>Mentored junior engineers on mixed-signal design best practices and automotive standards compliance</li>
                    </ul>
                </div>

                <div class="responsibility-section">
                    <h4>AMS Lead - TX/RX RFICs and Breakouts</h4>
                    <ul>
                        <li>Current AMS lead on 55nm BiCMOS / 28nm CMOS automotive radar TX/RX RFICs—multiple successful tapeouts with ongoing product evolution</li>
                        <li>Architected all designs in compliance with ISO26262 (Functional Safety), ISO21434 (Cybersecurity), AEC-Q100 (Automotive Qualification) standards</li>
                        <li>Designed AMS building blocks: BGRs, LDOs, diagnostic SAR ADCs, amplifiers, comparators, analog muxes, DACs, clocking, level shifters, temperature sensors. Leveraged Analog Design Toolkit (ADT) to accelerate development</li>
                        <li>Integrated RFIC blocks: LNA, PA, mixers, phase shifters, RF filters—responsible for system-level integration and interface definition</li>
                        <li>Currently kicking off Verilog-AMS and SystemVerilog RNM behavioral models of RF blocks in frequency domain for faster mixed-signal verification</li>
                        <li>Owner of all digital architecture & development: RTL, synthesis/PNR, scan chain, backend infrastructure and verification suite. Manage design repository, version control (Git).</li>
                        <li>Architected cross-functional C APIs and gold-standard XML data structures unifying verification environment, test/bring-up software, and production software systems</li>
                    </ul>
                </div>

                <div class="responsibility-section">
                    <h4>Project Lead - 65nm Multi-Channel AFE/ADC ASIC</h4>
                    <ul>
                        <li>Led complete development from concept to tapeout of 65nm multi-channel multiplexed baseband ADC chip with integrated SerDes</li>
                        <li>Contributed to various blocks such as IF mux, amplifiers, ADC SAR controller, SerDes PHY & serializer</li>
                        <li>Managed place & route: SPI controllers, digital state machines, ADC SAR logic, level shifters, clock distribution</li>
                        <li>Owned chip-level characterization, lab testing, and board bring-up—developed test procedures and debugged silicon issues</li>
                    </ul>
                </div>

                <div class="responsibility-section">
                    <h4>Current Project Lead - 16nm ADC ASIC</h4>
                    <ul>
                        <li>Architected high-speed, multiplexed ADC system from scratch and defined complete technical specifications for outsourced development team</li>
                        <li>Managed external development partner: requirements definition, schedules, IP selection, design reviews, verification planning, tapeout coordination</li>
                    </ul>
                </div>

                <div class="responsibility-section">
                    <h4>Architectural Contributor - 8nm Digital SoC</h4>
                    <ul>
                        <li>Ongoing architectural contributor to 8nm digital SoC—defined mixed-signal interfaces and system integration strategy</li>
                        <li>Specified AMS UCIe interface requirements, system-level verification planning and cross-domain validation with EE, digital and AMS teams</li>
                    </ul>
                </div>

                <div class="responsibility-section">
                    <h4>Verification & Validation</h4>
                    <ul>
                        <li>DRI on all AMS verification & RF modeling across all RFICs</li>
                        <li>Busy drafting complete validation plan for production automated test equipment (ATE)—defined test coverage, fault injection strategies, and acceptance criteria</li>
                        <li>Implemented Design-for-Test (DFT) and Design-for-Manufacturing (DFM) methodologies across all projects</li>
                        <li>Led chip-level characterization, lab testing, and board bring-up activities—developed test procedures and debugged silicon issues</li>
                    </ul>
                </div>

                <div class="responsibility-section">
                    <h4>Packaging and Modeling</h4>
                    <ul>
                        <li>Architected complex multi-chip module (MCM) package integrating AMS + digital SoCs with high-speed interconnect and massive IF fanout</li>
                        <li>Architected 250+ Gbps UCIe die-to-die links for chip-to-chip communication</li>
                        <li>Led comprehensive SI/PI modeling effort: IF routing SI analysis, IR-drop simulation, PDN optimization, clock distribution, high-speed UCIe interconnect characterization</li>
                        <li>Drove packaging vendor selection and stackup optimization balancing cost, performance, reliability, and ISO26262 safety constraints</li>
                    </ul>
                </div>
            </div>

            <div class="page-break"></div>

            <!-- Liminal -->
            <div class="job-detailed">
                <div class="job-header">
                    <div>
                        <div class="job-title">Electrical Engineering Lead</div>
                        <div class="company">Liminal Sciences Inc.</div>
                    </div>
                    <div class="job-date">2021 - 2022</div>
                </div>
                <p class="job-summary">
                    Led wearable medical imaging hardware development from concept through manufacturing.
                </p>
                <ul class="achievements">
                    <li>Owned PCBA design cycle: architecture, schematic, layout, SI/PI analysis, DFM/DFT optimization (>95% first-pass yield)</li>
                    <li>Led board bring-up, verification, environmental qualification, and EMC compliance (FCC Part 15, CE) certification</li>
                    <li>Managed integration with firmware team and coordinated manufacturing NPI with contract manufacturers</li>
                    <li>Key contributor to R&D strategy and IP development; hiring manager for hardware/firmware positions</li>
                </ul>
            </div>

            <!-- Butterfly - Imaging -->
            <div class="job-detailed">
                <div class="job-header">
                    <div>
                        <div class="job-title">Principal Imaging Engineer</div>
                        <div class="company">Butterfly Network Inc.</div>
                    </div>
                    <div class="job-date">2020 - 2021</div>
                </div>
                <ul class="achievements">
                    <li>Led optimization of imaging presets (B-mode, Doppler, M-mode) balancing quality, frame rate, and power</li>
                    <li>Spearheaded panoramic imaging development—stitching algorithms and real-time display integration using Python/C++</li>
                    <li>Developed software tools in Python/C++ for image processing, algorithm optimization, and performance analysis</li>
                    <li>Collaborated with clinical team on performance validation against regulatory requirements</li>
                </ul>
            </div>

            <!-- Butterfly - ASIC -->
            <div class="job-detailed">
                <div class="job-header">
                    <div>
                        <div class="job-title">Analog/Mixed-Signal ASIC Engineer</div>
                        <div class="company">Butterfly Network Inc.</div>
                    </div>
                    <div class="job-date">2018 - 2020</div>
                </div>
                <p class="job-summary">
                    Key contributor to the world's first 8960-element MEMS-integrated ultrasound-on-chip transducer array.
                    4 tapeouts in 130nm BiCMOS, 65nm, 28nm CMOS.
                </p>
                <ul class="achievements">
                    <li>Designed, laid out, and tested OTP eFuse memory block</li>
                    <li>Designed and laid out 5GHz SerDes TX link and LVDS drivers—met jitter and power specs at 1.2V supply</li>
                    <li>Advanced packaging design/modeling using TSMC InFO technology—optimized ball assignment, routing, thermal performance for MEMS-ASIC integration</li>
                    <li>Chip characterization and board bring-up—automated test procedures, PVT corner analysis</li>
                    <li>Longevity testing, V&V, reliability assessment for medical device requirements</li>
                </ul>
            </div>

            <!-- Earlier Roles Summary -->
            <div class="job-detailed">
                <div class="job-header">
                    <div>
                        <div class="job-title">Earlier Roles</div>
                        <div class="company">AquaNova, Microsonix, Oxbridge Biotech/Roche, think3dots, RoJo Medical, ESKOM</div>
                    </div>
                    <div class="job-date">2010 - 2018</div>
                </div>
                <ul class="achievements">
                    <li><strong>Microsonix (2016-2017):</strong> Founded medical ultrasound startup. Winner: 2017 Venture Catalyst Challenge (£10k seed funding). Filed UK patent GB1621423 for miniaturized wireless ultrasound system</li>
                    <li><strong>Oxbridge Biotech/Roche (2016-2017):</strong> Strategic healthcare IT consulting; led team and presented to C-level management at Roche HQ, Basel</li>
                    <li><strong>Earlier positions (2010-2013):</strong> Financial analytics consulting (machine learning), medical device engineering, power systems development</li>
                </ul>
            </div>
        </section>

        <!-- PAGE 3: Technical Skills, Education, Publications -->

        <section class="section">
            <h2>TECHNICAL SKILLS & TOOLS</h2>

            <div class="skills-detailed">
                <div class="skill-section">
                    <h3>EDA Tools & Software</h3>

                    <div class="skill-subsection">
                        <h4>Analog Design</h4>
                        <ul>
                            <li>Cadence Virtuoso (Schematic, Layout, ADE/ADE-XL), Spectre, APS, Virtuoso RF</li>
                            <li>Analog Design Toolkit (ADT), Calibre (DRC, LVS, PEX)</li>
                            <li>Verilog-A, Verilog-AMS, SystemVerilog RNM</li>
                        </ul>
                    </div>

                    <div class="skill-subsection">
                        <h4>Digital Design</h4>
                        <ul>
                            <li>Cadence Genus, RTL Compiler, Cadence Innovus, Encounter</li>
                            <li>Verilog, VHDL, SystemVerilog</li>
                            <li>Xilinx Vivado, Intel Quartus</li>
                        </ul>
                    </div>

                    <div class="skill-subsection">
                        <h4>PCB, SI/PI & Packaging</h4>
                        <ul>
                            <li>Ansys Sigrity, Cadence Clarity 3D Solver</li>
                            <li>Altium Designer, Eagle PCB</li>
                        </ul>
                    </div>

                    <div class="skill-subsection">
                        <h4>Programming & Scripting</h4>
                        <ul>
                            <li>Python, C/C++, MATLAB</li>
                            <li>OCEAN, SKILL, TCL, Bash/Shell</li>
                            <li>Proficient with a variety of web-based languages, though only consider myself a vibe coder :) </li>
                            <li>Git, GitHub, GitLab, SVN</li>
                        </ul>
                    </div>
                </div>

            </div>
        </section>

        <!-- Education -->
        <section class="section">
            <h2>EDUCATION</h2>

            <div class="education-detailed">
                <div class="education-entry">
                    <div class="education-header">
                        <div>
                            <h3>PhD, Electrical Engineering</h3>
                            <div class="education-school">Imperial College London, United Kingdom</div>
                        </div>
                        <div class="education-year">2014 - 2017</div>
                    </div>
                    <p class="education-focus"><strong>Focus:</strong> Analog/Mixed-Signal IC Design (Bio-inspired VLSI Circuits & Systems Group)</p>
                    <ul class="education-details">
                        <li><strong>2 tapeouts:</strong> 0.36μm, 0.18μm CMOS—custom AFE, digital beamformer, PCB design</li>
                        <li><strong>President's PhD Scholarship:</strong> Top ~1% of global applicants</li>
                    </ul>
                </div>

                <div class="education-entry">
                    <div class="education-header">
                        <div>
                            <h3>MSc Engineering (cum laude) | Electrical Engineering</h3>
                            <div class="education-school">University of the Witwatersrand, South Africa</div>
                        </div>
                        <div class="education-year">2013</div>
                    </div>
                </div>

                <div class="education-entry">
                    <div class="education-header">
                        <div>
                            <h3>BScEng Electrical (summa cum laude) | BEngSc Biomedical (summa cum laude)</h3>
                            <div class="education-school">University of the Witwatersrand, South Africa</div>
                        </div>
                        <div class="education-year">2008 - 2012</div>
                    </div>
                    <ul class="education-details">
                        <li><strong>SAIMM Prestige Prize:</strong> Best student across all engineering disciplines</li>
                    </ul>
                </div>
            </div>
        </section>

        <!-- Patents & Publications -->
        <section class="section">
            <h2>PATENTS & PUBLICATIONS</h2>
            <div class="patents-pubs">
                <div><strong>6 Patent Filings:</strong> 4 US patents (wireless ultrasound architectures, data offloading, miniaturized imaging systems); 2 automotive radar patents filed</div>
                <div><strong>Key Publication:</strong> Nevada Sanchez, Kailiang Chen, <strong>Graham Peyton</strong>, et al., "An 8960-Element Ultrasound-on-Chip for Point-of-Care Ultrasound," <em>IEEE ISSCC 2021</em></div>
                <div><strong>Additional:</strong> IEEE Transactions on Biomedical Circuits and Systems, BioMedical Engineering Online (first author)</div>
            </div>
        </section>

        <!-- Professional Awards -->
        <section class="section">
            <h2>PROFESSIONAL AWARDS & HONORS</h2>
            <div class="patents-pubs">
                <div><strong>President's Imperial College PhD Scholarship (2014-2017):</strong> Top ~1% of global applicants</div>
                <div><strong>Winner: 2017 Venture Catalyst Challenge:</strong> UK's largest university innovation competition—£10k seed funding</div>
                <div><strong>SAIMM Prestige Prize (2012):</strong> Best student across all engineering disciplines, Wits University</div>
            </div>
        </section>
    </div>
</body>
</html>
