$date
	Thu Jul  1 13:29:03 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg_file_tb $end
$var wire 32 ! DATA2 [31:0] $end
$var wire 32 " DATA1 [31:0] $end
$var reg 1 # CLK $end
$var reg 5 $ DATA1_ADDRESS [4:0] $end
$var reg 5 % DATA2_ADDRESS [4:0] $end
$var reg 1 & RESET $end
$var reg 5 ' WRITE_ADDRESS [4:0] $end
$var reg 32 ( WRITE_DATA [31:0] $end
$var reg 1 ) WRITE_ENABLE $end
$scope module my_reg_file $end
$var wire 1 # CLK $end
$var wire 32 * DATA1 [31:0] $end
$var wire 5 + DATA1_ADDRESS [4:0] $end
$var wire 32 , DATA2 [31:0] $end
$var wire 5 - DATA2_ADDRESS [4:0] $end
$var wire 1 & RESET $end
$var wire 5 . WRITE_ADDRESS [4:0] $end
$var wire 32 / WRITE_DATA [31:0] $end
$var wire 1 ) WRITE_ENABLE $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
b0 /
b0 .
b0 -
bx ,
b0 +
bx *
0)
b0 (
b0 '
0&
b0 %
b0 $
x#
bx "
bx !
$end
#1
1&
#3
b100000 0
#5
b0 "
b0 *
b0 !
b0 ,
#6
1)
b1010 (
b1010 /
b1 '
b1 .
0#
0&
#8
1#
#11
b1 $
b1 +
#12
0#
#13
b1010 "
b1010 *
#16
1#
#20
0#
#24
1#
#28
0#
#32
1#
#36
0#
#40
1#
#44
0#
#48
1#
#52
0#
#56
1#
#60
0#
#64
1#
#68
0#
#72
1#
#76
0#
#80
1#
#84
0#
#88
1#
#92
0#
#96
1#
#100
0#
#104
1#
#108
0#
#112
1#
#116
0#
#120
1#
#124
0#
#128
1#
#132
0#
#136
1#
#140
0#
#144
1#
#148
0#
#152
1#
#156
0#
#160
1#
#164
0#
#168
1#
#172
0#
#176
1#
#180
0#
#184
1#
#188
0#
#192
1#
#196
0#
#200
1#
#204
0#
#208
1#
#212
0#
#216
1#
#220
0#
#224
1#
#228
0#
#232
1#
#236
0#
#240
1#
#244
0#
#248
1#
#252
0#
#256
1#
#260
0#
#264
1#
#268
0#
#272
1#
#276
0#
#280
1#
#284
0#
#288
1#
#292
0#
#296
1#
#300
0#
#304
1#
#308
0#
#312
1#
#316
0#
#320
1#
#324
0#
#328
1#
#332
0#
#336
1#
#340
0#
#344
1#
#348
0#
#352
1#
#356
0#
#360
1#
#364
0#
#368
1#
#372
0#
#376
1#
#380
0#
#384
1#
#388
0#
#392
1#
#396
0#
#400
1#
#404
0#
#408
1#
#412
0#
#416
1#
#420
0#
#424
1#
#428
0#
#432
1#
#436
0#
#440
1#
#444
0#
#448
1#
#452
0#
#456
1#
#460
0#
#464
1#
#468
0#
#472
1#
#476
0#
#480
1#
#484
0#
#488
1#
#492
0#
#496
1#
#500
0#
#504
1#
#508
0#
#512
1#
#514
