#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 14 17:42:21 2024
# Process ID: 9780
# Current directory: C:/Users/Irfan Ahmad Wani/MIPS_Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13748 C:\Users\Irfan Ahmad Wani\MIPS_Processor\MIPS_Processor.xpr
# Log file: C:/Users/Irfan Ahmad Wani/MIPS_Processor/vivado.log
# Journal file: C:/Users/Irfan Ahmad Wani/MIPS_Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 772.582 ; gain = 82.816
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z030ifbg676-2L
Top: MIPS
INFO: [Device 21-403] Loading part xc7z030ifbg676-2L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1297.910 ; gain = 235.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:40]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:26' bound to instance 'Inst_Controller' of component 'Controller' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'OpcodeDecoder' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:27' bound to instance 'Inst_OpcodeDecoder' of component 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:69]
INFO: [Synth 8-638] synthesizing module 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OpcodeDecoder' (1#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-3491] module 'AluDecoder' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:28' bound to instance 'Inst_AluDecoder' of component 'AluDecoder' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:82]
INFO: [Synth 8-638] synthesizing module 'AluDecoder' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluDecoder' (2#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:26' bound to instance 'Inst_ProgramCounter' of component 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:208]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-3491] module 'Add4' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Add4.vhd:25' bound to instance 'Inst_Add4' of component 'Add4' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:214]
INFO: [Synth 8-638] synthesizing module 'Add4' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Add4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Add4' (5#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:25' bound to instance 'Inst_Instruction_Memory' of component 'Instruction_memory' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:220]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:41]
	Parameter inst_width bound to: 32 - type: integer 
	Parameter PC_depth bound to: 32 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label0' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:70]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (6#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:38]
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label1' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:80]
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label2' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:90]
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label3' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:41]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Inst_Mux2X1_5bits' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:231]
INFO: [Synth 8-638] synthesizing module 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux2X1_5bits' (8#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-3491] module 'AddTarAddr' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:34' bound to instance 'Inst_AddTarAddr' of component 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:238]
INFO: [Synth 8-638] synthesizing module 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AddTarAddr' (9#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mips_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:25' bound to instance 'Inst_Memory' of component 'mips_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:244]
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (10#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (11#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:25' bound to instance 'Inst_Register_File' of component 'Register_file' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:253]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (12#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/alu.vhd:25' bound to instance 'Inst_ALU' of component 'ALU' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:265]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-3491] module 'Sign_Extension' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:23' bound to instance 'Inst_Sign_Extension' of component 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:272]
INFO: [Synth 8-638] synthesizing module 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extension' (14#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Inst1_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:276]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'InstAluAddr_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:285]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Inst3_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:291]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JUMP' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:301]
INFO: [Synth 8-3491] module 'extended_shift' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:24' bound to instance 'Inst1_shiftBy2' of component 'extended_shift' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:308]
INFO: [Synth 8-638] synthesizing module 'extended_shift' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extended_shift' (16#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-3491] module 'Two_bit_shifter' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:24' bound to instance 'Inst2_shiftBy2' of component 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:313]
INFO: [Synth 8-638] synthesizing module 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Two_bit_shifter' (17#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
WARNING: [Synth 8-3848] Net ReadData in module/entity MIPS does not have driver. [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:32]
WARNING: [Synth 8-3848] Net SigMemRead in module/entity MIPS does not have driver. [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (18#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:40]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[31]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[31]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[30]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[29]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[28]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[27]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[26]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[25]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[24]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[23]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[22]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[21]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[20]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[19]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[18]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[17]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[16]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[15]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[14]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[13]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[12]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[11]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[10]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[9]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[8]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[7]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[6]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[5]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[4]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[3]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[2]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[1]
WARNING: [Synth 8-3331] design MIPS has unconnected port ReadData[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1359.707 ; gain = 296.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1359.707 ; gain = 296.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1359.707 ; gain = 296.887
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1359.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1480.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1529.094 ; gain = 466.273
66 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1529.094 ; gain = 748.906
write_schematic -format pdf -orientation portrait C:/Users/Irfan Ahmad Wani/mips.pdf
ERROR: [Common 17-165] Too many positional options when parsing 'Wani/mips.pdf', please type 'write_schematic -help' for usage info.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1557.785 ; gain = 21.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:40]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:26' bound to instance 'Inst_Controller' of component 'Controller' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'OpcodeDecoder' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:27' bound to instance 'Inst_OpcodeDecoder' of component 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:69]
INFO: [Synth 8-638] synthesizing module 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OpcodeDecoder' (1#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-3491] module 'AluDecoder' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:28' bound to instance 'Inst_AluDecoder' of component 'AluDecoder' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:82]
INFO: [Synth 8-638] synthesizing module 'AluDecoder' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluDecoder' (2#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:26' bound to instance 'Inst_ProgramCounter' of component 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:208]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-3491] module 'Add4' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Add4.vhd:25' bound to instance 'Inst_Add4' of component 'Add4' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:216]
INFO: [Synth 8-638] synthesizing module 'Add4' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Add4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Add4' (5#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:25' bound to instance 'Inst_Instruction_Memory' of component 'Instruction_memory' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:222]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:41]
	Parameter inst_width bound to: 32 - type: integer 
	Parameter PC_depth bound to: 32 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label0' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:70]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (6#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:38]
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label1' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:80]
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label2' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:90]
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label3' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:41]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Inst_Mux2X1_5bits' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:232]
INFO: [Synth 8-638] synthesizing module 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux2X1_5bits' (8#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-3491] module 'AddTarAddr' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:34' bound to instance 'Inst_AddTarAddr' of component 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:239]
INFO: [Synth 8-638] synthesizing module 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AddTarAddr' (9#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mips_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:25' bound to instance 'Inst_Memory' of component 'mips_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:245]
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (10#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (11#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:25' bound to instance 'Inst_Register_File' of component 'Register_file' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:254]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (12#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/alu.vhd:25' bound to instance 'Inst_ALU' of component 'ALU' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:266]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-3491] module 'Sign_Extension' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:23' bound to instance 'Inst_Sign_Extension' of component 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:273]
INFO: [Synth 8-638] synthesizing module 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extension' (14#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Inst1_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:277]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'InstAluAddr_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:286]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Inst3_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:292]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JUMP' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:302]
INFO: [Synth 8-3491] module 'extended_shift' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:24' bound to instance 'Inst1_shiftBy2' of component 'extended_shift' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:309]
INFO: [Synth 8-638] synthesizing module 'extended_shift' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extended_shift' (16#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-3491] module 'Two_bit_shifter' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:24' bound to instance 'Inst2_shiftBy2' of component 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:314]
INFO: [Synth 8-638] synthesizing module 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Two_bit_shifter' (17#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
WARNING: [Synth 8-3848] Net SigMemRead in module/entity MIPS does not have driver. [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (18#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:40]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[31]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.059 ; gain = 84.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1621.059 ; gain = 84.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1621.059 ; gain = 84.562
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1621.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1621.059 ; gain = 84.562
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 14 17:59:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z030ifbg676-2L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1660.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1952 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1660.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1660.441 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.602 ; gain = 218.160
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z030ifbg676-2L
Top: MIPS
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1878.602 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:40]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:26' bound to instance 'Inst_Controller' of component 'Controller' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'OpcodeDecoder' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:27' bound to instance 'Inst_OpcodeDecoder' of component 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:69]
INFO: [Synth 8-638] synthesizing module 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OpcodeDecoder' (1#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-3491] module 'AluDecoder' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:28' bound to instance 'Inst_AluDecoder' of component 'AluDecoder' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:82]
INFO: [Synth 8-638] synthesizing module 'AluDecoder' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluDecoder' (2#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:26' bound to instance 'Inst_ProgramCounter' of component 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:208]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-3491] module 'Add4' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Add4.vhd:25' bound to instance 'Inst_Add4' of component 'Add4' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:216]
INFO: [Synth 8-638] synthesizing module 'Add4' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Add4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Add4' (5#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:25' bound to instance 'Inst_Instruction_Memory' of component 'Instruction_memory' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:222]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:41]
	Parameter inst_width bound to: 32 - type: integer 
	Parameter PC_depth bound to: 32 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label0' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:70]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (6#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:38]
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label1' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:80]
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label2' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:90]
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label3' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:41]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Inst_Mux2X1_5bits' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:232]
INFO: [Synth 8-638] synthesizing module 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux2X1_5bits' (8#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-3491] module 'AddTarAddr' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:34' bound to instance 'Inst_AddTarAddr' of component 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:239]
INFO: [Synth 8-638] synthesizing module 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AddTarAddr' (9#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mips_mem' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:25' bound to instance 'Inst_Memory' of component 'mips_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:245]
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (10#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (11#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:25' bound to instance 'Inst_Register_File' of component 'Register_file' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:254]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (12#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/alu.vhd:25' bound to instance 'Inst_ALU' of component 'ALU' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:266]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-3491] module 'Sign_Extension' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:23' bound to instance 'Inst_Sign_Extension' of component 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:273]
INFO: [Synth 8-638] synthesizing module 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extension' (14#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Inst1_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:277]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'InstAluAddr_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:286]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Inst3_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:292]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JUMP' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:302]
INFO: [Synth 8-3491] module 'extended_shift' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:24' bound to instance 'Inst1_shiftBy2' of component 'extended_shift' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:309]
INFO: [Synth 8-638] synthesizing module 'extended_shift' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extended_shift' (16#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-3491] module 'Two_bit_shifter' declared at 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:24' bound to instance 'Inst2_shiftBy2' of component 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:314]
INFO: [Synth 8-638] synthesizing module 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Two_bit_shifter' (17#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
WARNING: [Synth 8-3848] Net SigMemRead in module/entity MIPS does not have driver. [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (18#1) [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd:40]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[31]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.602 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.602 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1878.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1990.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1990.367 ; gain = 111.766
65 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1990.367 ; gain = 111.766
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Irfan -notrace
couldn't read file "C:/Users/Irfan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 14 18:14:59 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1990.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1990.367 ; gain = 0.000
add_force {/MIPS/PC} -radix hex {1 0ns}
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/WriteData} -radix hex {1 0ns}
add_force {/MIPS/Reset} -radix hex {0 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {33 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {2 0ns}
add_force {/MIPS/WriteData} -radix hex {44 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {55 0ns}
add_force {/MIPS/PC} -radix hex {3 0ns}
run 100 ns
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/WriteData} -radix hex {10 0ns}
add_force {/MIPS/PC} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {2 0ns}
add_force {/MIPS/WriteData} -radix hex {11 0ns}
run 100 ns
remove_forces { {/MIPS/WriteData} }
add_force {/MIPS/Write} -radix hex {0 0ns}
add_force {/MIPS/Read} -radix hex {1 0ns}
add_force {/MIPS/PC} -radix hex {1 0ns}
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1990.367 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {0 0ns}
add_force {/MIPS/WriteData} -radix hex {10 0ns}
add_force {/MIPS/PC} -radix hex {1 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {2 0ns}
add_force {/MIPS/WriteData} -radix hex {22 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {1 0ns}
add_force {/MIPS/Write} -radix hex {0 0ns}
add_force {/MIPS/Read} -radix hex {1 0ns}
remove_forces { {/MIPS/WriteData} }
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1990.367 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {0 0ns}
add_force {/MIPS/WriteData} -radix hex {10 0ns}
add_force {/MIPS/PC} -radix hex {1 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/Write} -radix hex {0 0ns}
add_force {/MIPS/Write} -radix hex {0 0ns}
add_force {/MIPS/Read} -radix hex {1 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1990.367 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {0 0ns}
add_force {/MIPS/WriteData} -radix hex {99999 0ns}
add_force {/MIPS/PC} -radix hex {1 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {5 0ns}
add_force {/MIPS/WriteData} -radix hex {77777 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {1 0ns}
add_force {/MIPS/Write} -radix hex {0 0ns}
add_force {/MIPS/Read} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {5 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1990.367 ; gain = 0.000
update_compile_order -fileset sources_1
add_force {/MIPS/Read} -radix hex {0 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/PC} -radix hex {4 0ns}
add_force {/MIPS/Reset} -radix hex {0 0ns}
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 ns
add_force {/MIPS/WriteData} -radix hex {9999 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {8 0ns}
add_force {/MIPS/WriteData} -radix hex {bbbbbb 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {c 0ns}
add_force {/MIPS/WriteData} -radix hex {aaaaaa 0ns}
run 100 ns
add_force {/MIPS/Write} -radix hex {0 0ns}
add_force {/MIPS/Read} -radix hex {1 0ns}
add_force {/MIPS/PC} -radix hex {4 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {8 0ns}
run 100 ns
add_force {/MIPS/ReadData} -radix hex {c 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {c 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {0 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
add_force {/MIPS/WriteData} -radix hex {a 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {4 0ns}
add_force {/MIPS/WriteData} -radix hex {b 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8 0ns}
add_force {/MIPS/ReadData} -radix hex {c 0ns}
add_force {/MIPS/PC} -radix hex {c 0ns}
add_force {/MIPS/WriteData} -radix hex {d 0ns}
add_force {/MIPS/PC} -radix hex {10 0ns}
add_force {/MIPS/WriteData} -radix hex {e 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {c 0ns}
add_force {/MIPS/WriteData} -radix hex {d 0ns}
run 100 ns
remove_forces { {/MIPS/WriteData} }
add_force {/MIPS/Write} -radix hex {0 0ns}
add_force {/MIPS/Read} -radix hex {1 0ns}
add_force {/MIPS/PC} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {4 0ns}
run 100 ns
add_force {/MIPS/PC} -radix hex {8 0ns}
run 100 ns
open_project {C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
current_project MIPS_Processor
current_project project_ram32
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'instruction_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj instruction_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/basicmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_Blocks'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/ram32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_mem'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
"xelab -wto 540fa51133e04c76a2aeb57abf3fbb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot instruction_memory_behav xil_defaultlib.instruction_memory -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 540fa51133e04c76a2aeb57abf3fbb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot instruction_memory_behav xil_defaultlib.instruction_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instruction_memory_behav -key {Behavioral:sim_1:Functional:instruction_memory} -tclbatch {instruction_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source instruction_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instruction_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2059.301 ; gain = 8.070
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Mar 15 00:08:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020iclg400-1L
INFO: [Device 21-403] Loading part xc7z020iclg400-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2061.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2061.312 ; gain = 0.328
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020iclg400-1L
Top: mips_mem
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/ram32.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/basicmodule.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/ram32.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/basicmodule.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (1#1) [C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/basicmodule.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/basicmodule.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/ram32.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/basicmodule.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/ram32.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/basicmodule.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/ram32.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/ram32.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (2#1) [C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/ram32.vhd:41]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2244.570 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2244.570 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2244.570 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2244.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2291.754 ; gain = 47.184
11 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2291.754 ; gain = 47.184
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_mem_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
"xelab -wto 540fa51133e04c76a2aeb57abf3fbb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_mem_behav xil_defaultlib.mips_mem -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 540fa51133e04c76a2aeb57abf3fbb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_mem_behav xil_defaultlib.mips_mem -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem
Built simulation snapshot mips_mem_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Irfan -notrace
couldn't read file "C:/Users/Irfan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 15 00:13:14 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_mem_behav -key {Behavioral:sim_1:Functional:mips_mem} -tclbatch {mips_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mips_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2578.375 ; gain = 0.000
add_force {/mips_mem/addr} -radix hex {1 0ns}
add_force {/mips_mem/data_in} -radix hex {a 0ns}
add_force {/mips_mem/mw} -radix hex {1 0ns}
add_force {/mips_mem/mr} -radix hex {0 0ns}
add_force {/mips_mem/clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 ns
add_force {/mips_mem/addr} -radix hex {2 0ns}
add_force {/mips_mem/data_in} -radix hex {bbbbaaaa 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {3 0ns}
add_force {/mips_mem/data_in} -radix hex {ccccdddd 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {4 0ns}
add_force {/mips_mem/data_in} -radix hex {eeeeffff 0ns}
run 100 ns
add_force {/mips_mem/mw} -radix hex {0 0ns}
add_force {/mips_mem/mr} -radix hex {1 0ns}
add_force {/mips_mem/addr} -radix hex {1 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {4 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {3 0ns}
run 100 ns
add_force {/mips_mem/mw} -radix hex {1 0ns}
add_force {/mips_mem/mr} -radix hex {0 0ns}
add_force {/mips_mem/addr} -radix hex {4 0ns}
add_force {/mips_mem/data_in} -radix hex {ccccdddd 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {8 0ns}
add_force {/mips_mem/data_in} -radix hex {ffffdddd 0ns}
run 100 ns
add_force {/mips_mem/data_in} -radix hex {abababab 0ns}
add_force {/mips_mem/addr} -radix hex {c 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {10 0ns}
add_force {/mips_mem/data_in} -radix hex {aeaeaeaf 0ns}
run 100 ns
add_force {/mips_mem/mw} -radix hex {0 0ns}
add_force {/mips_mem/mr} -radix hex {1 0ns}
add_force {/mips_mem/addr} -radix hex {4 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {8 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {c 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {1c 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {10 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {4 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_mem_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/ram32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_mem'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
"xelab -wto 540fa51133e04c76a2aeb57abf3fbb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_mem_behav xil_defaultlib.mips_mem -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 540fa51133e04c76a2aeb57abf3fbb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_mem_behav xil_defaultlib.mips_mem -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem
Built simulation snapshot mips_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_mem_behav -key {Behavioral:sim_1:Functional:mips_mem} -tclbatch {mips_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mips_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2578.375 ; gain = 0.000
add_force {/mips_mem/addr} -radix hex {0 0ns}
add_force {/mips_mem/data_in} -radix hex {aabbccdd 0ns}
add_force {/mips_mem/mw} -radix hex {1 0ns}
add_force {/mips_mem/mr} -radix hex {0 0ns}
add_force {/mips_mem/clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 ns
add_force {/mips_mem/mr} -radix hex {0 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {1 0ns}
add_force {/mips_mem/addr} -radix hex {4 0ns}
add_force {/mips_mem/data_in} -radix hex {bbbbcccc 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {8 0ns}
add_force {/mips_mem/data_in} -radix hex {ffffdddd 0ns}
add_force {/mips_mem/addr} -radix hex {8 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {c 0ns}
add_force {/mips_mem/data_in} -radix hex {dfdfdfdf 0ns}
add_force {/mips_mem/addr} -radix hex {c 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {10 0ns}
add_force {/mips_mem/data_in} -radix hex {12344321 0ns}
run 100 ns
remove_forces { {/mips_mem/data_in} }
add_force {/mips_mem/mw} -radix hex {0 0ns}
add_force {/mips_mem/mr} -radix hex {1 0ns}
add_force {/mips_mem/addr} -radix hex {0 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {4 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {8 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {c 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {10 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {10 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {4 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {10 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {0 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {8 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project MIPS_Processor
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <i_mem_wrt> does not exist in entity <inst_mem>.  Please compare the definition of block <inst_mem> to its component declaration and its instantion to detect the mismatch. [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2578.375 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inst_mem'
ERROR: [VRFC 10-2989] 'i_mem_rd' is not declared [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:45]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2578.375 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2578.375 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar 15 01:28:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar 15 01:29:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inst_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 32 [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:117]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2578.375 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar 15 01:38:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar 15 01:43:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.runs/synth_1/runme.log
current_project project_ram32
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar 15 01:45:15 2024] Launched synth_1...
Run output will be captured here: C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_mem_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
"xelab -wto 540fa51133e04c76a2aeb57abf3fbb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_mem_behav xil_defaultlib.mips_mem -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 540fa51133e04c76a2aeb57abf3fbb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_mem_behav xil_defaultlib.mips_mem -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_mem_behav -key {Behavioral:sim_1:Functional:mips_mem} -tclbatch {mips_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mips_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2578.375 ; gain = 0.000
add_force {/mips_mem/addr} -radix bin {111111111 0ns}
add_force {/mips_mem/data_in} -radix hex {1 0ns}
add_force {/mips_mem/mw} -radix hex {1 0ns}
add_force {/mips_mem/mr} -radix hex {0 0ns}
add_force {/mips_mem/clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 ns
add_force {/mips_mem/addr} -radix hex {11111111111 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '11111111111': Object size 32 does not match size of given value 11111111111.
add_force {/mips_mem/addr} -radix hex {11111111111 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '11111111111': Object size 32 does not match size of given value 11111111111.
add_force {/mips_mem/addr} -radix bin {111111111111111 0ns}
add_force {/mips_mem/data_in} -radix hex {2 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {fffffffffff 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value 'fffffffffff': Object size 32 does not match size of given value fffffffffff.
add_force {/mips_mem/addr} -radix hex {ffffffff 0ns}
add_force {/mips_mem/data_in} -radix hex {2 0ns}
run 100 ns
add_force {/mips_mem/mw} -radix hex {0 0ns}
add_force {/mips_mem/mr} -radix hex {1 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {dddddd 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_mem_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
"xelab -wto 540fa51133e04c76a2aeb57abf3fbb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_mem_behav xil_defaultlib.mips_mem -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 540fa51133e04c76a2aeb57abf3fbb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_mem_behav xil_defaultlib.mips_mem -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_mem_behav -key {Behavioral:sim_1:Functional:mips_mem} -tclbatch {mips_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mips_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2578.375 ; gain = 0.000
current_project MIPS_Processor
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 32 [C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Irfan Ahmad Wani/MIPS_Processor/MIPS_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2578.375 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_force {/mips_mem/addr} -radix hex {fffffff 0ns}
add_force {/mips_mem/data_in} -radix hex {7777 0ns}
add_force {/mips_mem/mw} -radix hex {1 0ns}
add_force {/mips_mem/mr} -radix hex {0 0ns}
add_force {/mips_mem/clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
current_project project_ram32
run 100 ns
add_force {/mips_mem/mw} -radix hex {0 0ns}
add_force {/mips_mem/mr} -radix hex {1 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {3 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {66 0ns}
add_force {/mips_mem/data_in} -radix hex {99 0ns}
add_force {/mips_mem/mw} -radix hex {1 0ns}
add_force {/mips_mem/mr} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/mips_mem/addr} -radix hex {ffccbbdd 0ns}
add_force {/mips_mem/data_in} -radix hex {12345678 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {66 0ns}
add_force {/mips_mem/mw} -radix hex {0 0ns}
add_force {/mips_mem/mr} -radix hex {1 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {ffccbbdd 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_mem_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.srcs/sources_1/new/ram32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_mem'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
"xelab -wto 540fa51133e04c76a2aeb57abf3fbb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_mem_behav xil_defaultlib.mips_mem -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 540fa51133e04c76a2aeb57abf3fbb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_mem_behav xil_defaultlib.mips_mem -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem
Built simulation snapshot mips_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/project_ram32/project_ram32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_mem_behav -key {Behavioral:sim_1:Functional:mips_mem} -tclbatch {mips_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mips_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2578.375 ; gain = 0.000
add_force {/mips_mem/addr} -radix hex {ffbbaacc 0ns}
add_force {/mips_mem/data_in} -radix hex {12344321 0ns}
add_force {/mips_mem/mw} -radix hex {1 0ns}
add_force {/mips_mem/mr} -radix hex {0 0ns}
add_force {/mips_mem/clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 ns
add_force {/mips_mem/addr} -radix hex {ffddaaee 0ns}
add_force {/mips_mem/data_in} -radix hex {7897892 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {12345678 0ns}
add_force {/mips_mem/data_in} -radix hex {dddaaaca 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {2 0ns}
add_force {/mips_mem/data_in} -radix hex {33 0ns}
run 100 ns
add_force {/mips_mem/mw} -radix hex {0 0ns}
add_force {/mips_mem/mr} -radix hex {1 0ns}
remove_forces { {/mips_mem/data_in} }
add_force {/mips_mem/addr} -radix hex {ffbbaacc 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {ffddaaee 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {12345678 0ns}
run 100 ns
add_force {/mips_mem/addr} -radix hex {2 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 02:11:05 2024...
