
OLED_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004824  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b0  080049e0  080049e0  000059e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c90  08004c90  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004c90  08004c90  00005c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c98  08004c98  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c98  08004c98  00005c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004c9c  08004c9c  00005c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004ca0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  00006010  2**0
                  CONTENTS
 10 .bss          00000120  20000010  20000010  00006010  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000130  20000130  00006010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fb77  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000239a  00000000  00000000  00015bb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ca8  00000000  00000000  00017f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009c7  00000000  00000000  00018c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029c29  00000000  00000000  000195c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000106c3  00000000  00000000  000431f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000feda7  00000000  00000000  000538b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015265a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000032f4  00000000  00000000  001526a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  00155994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20000010 	.word	0x20000010
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080049c8 	.word	0x080049c8

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000014 	.word	0x20000014
 80001f8:	080049c8 	.word	0x080049c8

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <MX_GPIO_Init>:
     PB8   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
     PE0   ------> S_TIM4_ETR
*/
void MX_GPIO_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b08e      	sub	sp, #56	@ 0x38
 800052c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000532:	2200      	movs	r2, #0
 8000534:	601a      	str	r2, [r3, #0]
 8000536:	605a      	str	r2, [r3, #4]
 8000538:	609a      	str	r2, [r3, #8]
 800053a:	60da      	str	r2, [r3, #12]
 800053c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800053e:	4bb1      	ldr	r3, [pc, #708]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 8000540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000542:	4ab0      	ldr	r2, [pc, #704]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 8000544:	f043 0310 	orr.w	r3, r3, #16
 8000548:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800054a:	4bae      	ldr	r3, [pc, #696]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 800054c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800054e:	f003 0310 	and.w	r3, r3, #16
 8000552:	623b      	str	r3, [r7, #32]
 8000554:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000556:	4bab      	ldr	r3, [pc, #684]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 8000558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800055a:	4aaa      	ldr	r2, [pc, #680]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 800055c:	f043 0304 	orr.w	r3, r3, #4
 8000560:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000562:	4ba8      	ldr	r3, [pc, #672]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 8000564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000566:	f003 0304 	and.w	r3, r3, #4
 800056a:	61fb      	str	r3, [r7, #28]
 800056c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800056e:	4ba5      	ldr	r3, [pc, #660]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 8000570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000572:	4aa4      	ldr	r2, [pc, #656]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 8000574:	f043 0320 	orr.w	r3, r3, #32
 8000578:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800057a:	4ba2      	ldr	r3, [pc, #648]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 800057c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800057e:	f003 0320 	and.w	r3, r3, #32
 8000582:	61bb      	str	r3, [r7, #24]
 8000584:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000586:	4b9f      	ldr	r3, [pc, #636]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 8000588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800058a:	4a9e      	ldr	r2, [pc, #632]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 800058c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000590:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000592:	4b9c      	ldr	r3, [pc, #624]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 8000594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000596:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800059a:	617b      	str	r3, [r7, #20]
 800059c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800059e:	4b99      	ldr	r3, [pc, #612]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 80005a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005a2:	4a98      	ldr	r2, [pc, #608]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 80005a4:	f043 0301 	orr.w	r3, r3, #1
 80005a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005aa:	4b96      	ldr	r3, [pc, #600]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ae:	f003 0301 	and.w	r3, r3, #1
 80005b2:	613b      	str	r3, [r7, #16]
 80005b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005b6:	4b93      	ldr	r3, [pc, #588]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 80005b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ba:	4a92      	ldr	r2, [pc, #584]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 80005bc:	f043 0302 	orr.w	r3, r3, #2
 80005c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005c2:	4b90      	ldr	r3, [pc, #576]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 80005c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c6:	f003 0302 	and.w	r3, r3, #2
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005ce:	4b8d      	ldr	r3, [pc, #564]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 80005d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005d2:	4a8c      	ldr	r2, [pc, #560]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 80005d4:	f043 0308 	orr.w	r3, r3, #8
 80005d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005da:	4b8a      	ldr	r3, [pc, #552]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 80005dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005de:	f003 0308 	and.w	r3, r3, #8
 80005e2:	60bb      	str	r3, [r7, #8]
 80005e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80005e6:	4b87      	ldr	r3, [pc, #540]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ea:	4a86      	ldr	r2, [pc, #536]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 80005ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80005f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005f2:	4b84      	ldr	r3, [pc, #528]	@ (8000804 <MX_GPIO_Init+0x2dc>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80005fa:	607b      	str	r3, [r7, #4]
 80005fc:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80005fe:	f001 fbcb 	bl	8001d98 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000602:	230c      	movs	r3, #12
 8000604:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000606:	2302      	movs	r3, #2
 8000608:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060a:	2300      	movs	r3, #0
 800060c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060e:	2300      	movs	r3, #0
 8000610:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000612:	230d      	movs	r3, #13
 8000614:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000616:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800061a:	4619      	mov	r1, r3
 800061c:	487a      	ldr	r0, [pc, #488]	@ (8000808 <MX_GPIO_Init+0x2e0>)
 800061e:	f001 f94d 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000622:	2307      	movs	r3, #7
 8000624:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000626:	2312      	movs	r3, #18
 8000628:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062a:	2300      	movs	r3, #0
 800062c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800062e:	2303      	movs	r3, #3
 8000630:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000632:	2304      	movs	r3, #4
 8000634:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000636:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800063a:	4619      	mov	r1, r3
 800063c:	4873      	ldr	r0, [pc, #460]	@ (800080c <MX_GPIO_Init+0x2e4>)
 800063e:	f001 f93d 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000642:	2380      	movs	r3, #128	@ 0x80
 8000644:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000646:	2302      	movs	r3, #2
 8000648:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	2300      	movs	r3, #0
 800064c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064e:	2300      	movs	r3, #0
 8000650:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000652:	230d      	movs	r3, #13
 8000654:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000656:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800065a:	4619      	mov	r1, r3
 800065c:	486b      	ldr	r0, [pc, #428]	@ (800080c <MX_GPIO_Init+0x2e4>)
 800065e:	f001 f92d 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000662:	233f      	movs	r3, #63	@ 0x3f
 8000664:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000666:	230b      	movs	r3, #11
 8000668:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066a:	2300      	movs	r3, #0
 800066c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800066e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000672:	4619      	mov	r1, r3
 8000674:	4866      	ldr	r0, [pc, #408]	@ (8000810 <MX_GPIO_Init+0x2e8>)
 8000676:	f001 f921 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800067a:	2301      	movs	r3, #1
 800067c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800067e:	2302      	movs	r3, #2
 8000680:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000682:	2300      	movs	r3, #0
 8000684:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000686:	2300      	movs	r3, #0
 8000688:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800068a:	2301      	movs	r3, #1
 800068c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000692:	4619      	mov	r1, r3
 8000694:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000698:	f001 f910 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 800069c:	230a      	movs	r3, #10
 800069e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80006a0:	230b      	movs	r3, #11
 80006a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ac:	4619      	mov	r1, r3
 80006ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006b2:	f001 f903 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006b6:	2301      	movs	r3, #1
 80006b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ba:	2302      	movs	r3, #2
 80006bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c2:	2300      	movs	r3, #0
 80006c4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80006c6:	2302      	movs	r3, #2
 80006c8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ce:	4619      	mov	r1, r3
 80006d0:	4850      	ldr	r0, [pc, #320]	@ (8000814 <MX_GPIO_Init+0x2ec>)
 80006d2:	f001 f8f3 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80006d6:	2302      	movs	r3, #2
 80006d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80006da:	230b      	movs	r3, #11
 80006dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006de:	2300      	movs	r3, #0
 80006e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006e6:	4619      	mov	r1, r3
 80006e8:	484a      	ldr	r0, [pc, #296]	@ (8000814 <MX_GPIO_Init+0x2ec>)
 80006ea:	f001 f8e7 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80006ee:	2344      	movs	r3, #68	@ 0x44
 80006f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006f2:	2303      	movs	r3, #3
 80006f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	2300      	movs	r3, #0
 80006f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006fe:	4619      	mov	r1, r3
 8000700:	4844      	ldr	r0, [pc, #272]	@ (8000814 <MX_GPIO_Init+0x2ec>)
 8000702:	f001 f8db 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000706:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 800070a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800070c:	2302      	movs	r3, #2
 800070e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000710:	2300      	movs	r3, #0
 8000712:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000714:	2300      	movs	r3, #0
 8000716:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000718:	2301      	movs	r3, #1
 800071a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800071c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000720:	4619      	mov	r1, r3
 8000722:	4839      	ldr	r0, [pc, #228]	@ (8000808 <MX_GPIO_Init+0x2e0>)
 8000724:	f001 f8ca 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000728:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800072c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800072e:	2302      	movs	r3, #2
 8000730:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000732:	2300      	movs	r3, #0
 8000734:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000736:	2300      	movs	r3, #0
 8000738:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 800073a:	2303      	movs	r3, #3
 800073c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800073e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000742:	4619      	mov	r1, r3
 8000744:	4830      	ldr	r0, [pc, #192]	@ (8000808 <MX_GPIO_Init+0x2e0>)
 8000746:	f001 f8b9 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800074a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800074e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000750:	2302      	movs	r3, #2
 8000752:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000754:	2300      	movs	r3, #0
 8000756:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000758:	2300      	movs	r3, #0
 800075a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800075c:	2301      	movs	r3, #1
 800075e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000760:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000764:	4619      	mov	r1, r3
 8000766:	482b      	ldr	r0, [pc, #172]	@ (8000814 <MX_GPIO_Init+0x2ec>)
 8000768:	f001 f8a8 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800076c:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000770:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000772:	2302      	movs	r3, #2
 8000774:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000776:	2300      	movs	r3, #0
 8000778:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077a:	2300      	movs	r3, #0
 800077c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800077e:	230d      	movs	r3, #13
 8000780:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000782:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000786:	4619      	mov	r1, r3
 8000788:	4822      	ldr	r0, [pc, #136]	@ (8000814 <MX_GPIO_Init+0x2ec>)
 800078a:	f001 f897 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800078e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000792:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000794:	2302      	movs	r3, #2
 8000796:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000798:	2300      	movs	r3, #0
 800079a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079c:	2300      	movs	r3, #0
 800079e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80007a0:	230e      	movs	r3, #14
 80007a2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007a8:	4619      	mov	r1, r3
 80007aa:	481a      	ldr	r0, [pc, #104]	@ (8000814 <MX_GPIO_Init+0x2ec>)
 80007ac:	f001 f886 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007b0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80007b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b6:	2302      	movs	r3, #2
 80007b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ba:	2300      	movs	r3, #0
 80007bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007be:	2303      	movs	r3, #3
 80007c0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80007c2:	2307      	movs	r3, #7
 80007c4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007ca:	4619      	mov	r1, r3
 80007cc:	4812      	ldr	r0, [pc, #72]	@ (8000818 <MX_GPIO_Init+0x2f0>)
 80007ce:	f001 f875 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80007d2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80007d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d8:	2302      	movs	r3, #2
 80007da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e0:	2300      	movs	r3, #0
 80007e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80007e4:	2302      	movs	r3, #2
 80007e6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007ec:	4619      	mov	r1, r3
 80007ee:	480a      	ldr	r0, [pc, #40]	@ (8000818 <MX_GPIO_Init+0x2f0>)
 80007f0:	f001 f864 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80007f4:	2340      	movs	r3, #64	@ 0x40
 80007f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f8:	2302      	movs	r3, #2
 80007fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fc:	2300      	movs	r3, #0
 80007fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000800:	2300      	movs	r3, #0
 8000802:	e00b      	b.n	800081c <MX_GPIO_Init+0x2f4>
 8000804:	40021000 	.word	0x40021000
 8000808:	48001000 	.word	0x48001000
 800080c:	48001400 	.word	0x48001400
 8000810:	48000800 	.word	0x48000800
 8000814:	48000400 	.word	0x48000400
 8000818:	48000c00 	.word	0x48000c00
 800081c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800081e:	230d      	movs	r3, #13
 8000820:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000822:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000826:	4619      	mov	r1, r3
 8000828:	4854      	ldr	r0, [pc, #336]	@ (800097c <MX_GPIO_Init+0x454>)
 800082a:	f001 f847 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800082e:	2380      	movs	r3, #128	@ 0x80
 8000830:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000832:	2302      	movs	r3, #2
 8000834:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	2300      	movs	r3, #0
 800083c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800083e:	2302      	movs	r3, #2
 8000840:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000842:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000846:	4619      	mov	r1, r3
 8000848:	484c      	ldr	r0, [pc, #304]	@ (800097c <MX_GPIO_Init+0x454>)
 800084a:	f001 f837 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800084e:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000852:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000854:	2302      	movs	r3, #2
 8000856:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800085c:	2303      	movs	r3, #3
 800085e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000860:	230c      	movs	r3, #12
 8000862:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000864:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000868:	4619      	mov	r1, r3
 800086a:	4844      	ldr	r0, [pc, #272]	@ (800097c <MX_GPIO_Init+0x454>)
 800086c:	f001 f826 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000870:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000874:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000876:	2302      	movs	r3, #2
 8000878:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	2300      	movs	r3, #0
 800087c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800087e:	2303      	movs	r3, #3
 8000880:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000882:	230a      	movs	r3, #10
 8000884:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000886:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800088a:	4619      	mov	r1, r3
 800088c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000890:	f001 f814 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000894:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000898:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800089a:	2300      	movs	r3, #0
 800089c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008a6:	4619      	mov	r1, r3
 80008a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008ac:	f001 f806 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008b0:	2301      	movs	r3, #1
 80008b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b4:	2302      	movs	r3, #2
 80008b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008bc:	2303      	movs	r3, #3
 80008be:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80008c0:	2309      	movs	r3, #9
 80008c2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008c8:	4619      	mov	r1, r3
 80008ca:	482d      	ldr	r0, [pc, #180]	@ (8000980 <MX_GPIO_Init+0x458>)
 80008cc:	f000 fff6 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008d0:	2304      	movs	r3, #4
 80008d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d4:	2302      	movs	r3, #2
 80008d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	2300      	movs	r3, #0
 80008da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008dc:	2303      	movs	r3, #3
 80008de:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80008e0:	230c      	movs	r3, #12
 80008e2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008e8:	4619      	mov	r1, r3
 80008ea:	4825      	ldr	r0, [pc, #148]	@ (8000980 <MX_GPIO_Init+0x458>)
 80008ec:	f000 ffe6 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80008f0:	2378      	movs	r3, #120	@ 0x78
 80008f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f4:	2302      	movs	r3, #2
 80008f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008fc:	2303      	movs	r3, #3
 80008fe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000900:	2307      	movs	r3, #7
 8000902:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000904:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000908:	4619      	mov	r1, r3
 800090a:	481d      	ldr	r0, [pc, #116]	@ (8000980 <MX_GPIO_Init+0x458>)
 800090c:	f000 ffd6 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000910:	2338      	movs	r3, #56	@ 0x38
 8000912:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000914:	2302      	movs	r3, #2
 8000916:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800091c:	2303      	movs	r3, #3
 800091e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000920:	2306      	movs	r3, #6
 8000922:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000924:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000928:	4619      	mov	r1, r3
 800092a:	4816      	ldr	r0, [pc, #88]	@ (8000984 <MX_GPIO_Init+0x45c>)
 800092c:	f000 ffc6 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000930:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000934:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000936:	2312      	movs	r3, #18
 8000938:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093a:	2300      	movs	r3, #0
 800093c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800093e:	2303      	movs	r3, #3
 8000940:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000942:	2304      	movs	r3, #4
 8000944:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000946:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800094a:	4619      	mov	r1, r3
 800094c:	480d      	ldr	r0, [pc, #52]	@ (8000984 <MX_GPIO_Init+0x45c>)
 800094e:	f000 ffb5 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000952:	2301      	movs	r3, #1
 8000954:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000956:	2302      	movs	r3, #2
 8000958:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095e:	2300      	movs	r3, #0
 8000960:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000962:	2302      	movs	r3, #2
 8000964:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000966:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800096a:	4619      	mov	r1, r3
 800096c:	4806      	ldr	r0, [pc, #24]	@ (8000988 <MX_GPIO_Init+0x460>)
 800096e:	f000 ffa5 	bl	80018bc <HAL_GPIO_Init>

}
 8000972:	bf00      	nop
 8000974:	3738      	adds	r7, #56	@ 0x38
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	48000800 	.word	0x48000800
 8000980:	48000c00 	.word	0x48000c00
 8000984:	48000400 	.word	0x48000400
 8000988:	48001000 	.word	0x48001000

0800098c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000992:	f000 fe14 	bl	80015be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000996:	f000 f837 	bl	8000a08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800099a:	f7ff fdc5 	bl	8000528 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800099e:	f000 fd39 	bl	8001414 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 80009a2:	f000 fc51 	bl	8001248 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  /* Initialize OLED display (uses hspi1 by default) */
  OLED_Init(&hspi1);
 80009a6:	4815      	ldr	r0, [pc, #84]	@ (80009fc <main+0x70>)
 80009a8:	f000 f99e 	bl	8000ce8 <OLED_Init>
  OLED_ShowState(currentState);
 80009ac:	4b14      	ldr	r3, [pc, #80]	@ (8000a00 <main+0x74>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	4618      	mov	r0, r3
 80009b2:	f000 fbe9 	bl	8001188 <OLED_ShowState>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* Simple demo: cycle through states every 4 seconds */
    uint32_t now = HAL_GetTick();
 80009b6:	f000 fe6b 	bl	8001690 <HAL_GetTick>
 80009ba:	6078      	str	r0, [r7, #4]
    if(now - lastStateChange > 4000){
 80009bc:	4b11      	ldr	r3, [pc, #68]	@ (8000a04 <main+0x78>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	687a      	ldr	r2, [r7, #4]
 80009c2:	1ad3      	subs	r3, r2, r3
 80009c4:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80009c8:	d914      	bls.n	80009f4 <main+0x68>
      lastStateChange = now;
 80009ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000a04 <main+0x78>)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	6013      	str	r3, [r2, #0]
      currentState = (SystemState_t)((currentState + 1) % 4);
 80009d0:	4b0b      	ldr	r3, [pc, #44]	@ (8000a00 <main+0x74>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	3301      	adds	r3, #1
 80009d6:	425a      	negs	r2, r3
 80009d8:	f003 0303 	and.w	r3, r3, #3
 80009dc:	f002 0203 	and.w	r2, r2, #3
 80009e0:	bf58      	it	pl
 80009e2:	4253      	negpl	r3, r2
 80009e4:	b2da      	uxtb	r2, r3
 80009e6:	4b06      	ldr	r3, [pc, #24]	@ (8000a00 <main+0x74>)
 80009e8:	701a      	strb	r2, [r3, #0]
      OLED_ShowState(currentState);
 80009ea:	4b05      	ldr	r3, [pc, #20]	@ (8000a00 <main+0x74>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	4618      	mov	r0, r3
 80009f0:	f000 fbca 	bl	8001188 <OLED_ShowState>
    }
    HAL_Delay(100);
 80009f4:	2064      	movs	r0, #100	@ 0x64
 80009f6:	f000 fe57 	bl	80016a8 <HAL_Delay>
  {
 80009fa:	e7dc      	b.n	80009b6 <main+0x2a>
 80009fc:	20000034 	.word	0x20000034
 8000a00:	20000000 	.word	0x20000000
 8000a04:	2000002c 	.word	0x2000002c

08000a08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b096      	sub	sp, #88	@ 0x58
 8000a0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a0e:	f107 0314 	add.w	r3, r7, #20
 8000a12:	2244      	movs	r2, #68	@ 0x44
 8000a14:	2100      	movs	r1, #0
 8000a16:	4618      	mov	r0, r3
 8000a18:	f003 ffaa 	bl	8004970 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a1c:	463b      	mov	r3, r7
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	605a      	str	r2, [r3, #4]
 8000a24:	609a      	str	r2, [r3, #8]
 8000a26:	60da      	str	r2, [r3, #12]
 8000a28:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a2a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000a2e:	f001 f90f 	bl	8001c50 <HAL_PWREx_ControlVoltageScaling>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a38:	f000 f82c 	bl	8000a94 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000a3c:	2310      	movs	r3, #16
 8000a3e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000a40:	2301      	movs	r3, #1
 8000a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000a44:	2300      	movs	r3, #0
 8000a46:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000a48:	2360      	movs	r3, #96	@ 0x60
 8000a4a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	4618      	mov	r0, r3
 8000a56:	f001 f9af 	bl	8001db8 <HAL_RCC_OscConfig>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000a60:	f000 f818 	bl	8000a94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a64:	230f      	movs	r3, #15
 8000a66:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a70:	2300      	movs	r3, #0
 8000a72:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a74:	2300      	movs	r3, #0
 8000a76:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a78:	463b      	mov	r3, r7
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f001 fdb5 	bl	80025ec <HAL_RCC_ClockConfig>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000a88:	f000 f804 	bl	8000a94 <Error_Handler>
  }
}
 8000a8c:	bf00      	nop
 8000a8e:	3758      	adds	r7, #88	@ 0x58
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a98:	b672      	cpsid	i
}
 8000a9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a9c:	bf00      	nop
 8000a9e:	e7fd      	b.n	8000a9c <Error_Handler+0x8>

08000aa0 <oled_cs_low>:
  0x00,0x41,0x36,0x08,0x00, /* } */
  0x02,0x01,0x02,0x04,0x02, /* ~ (approx) */
};

/* Low-level helpers */
static void oled_cs_low(void){ HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_RESET); }
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	2110      	movs	r1, #16
 8000aa8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aac:	f001 f898 	bl	8001be0 <HAL_GPIO_WritePin>
 8000ab0:	bf00      	nop
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <oled_cs_high>:
static void oled_cs_high(void){ HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_SET); }
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	2201      	movs	r2, #1
 8000aba:	2110      	movs	r1, #16
 8000abc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ac0:	f001 f88e 	bl	8001be0 <HAL_GPIO_WritePin>
 8000ac4:	bf00      	nop
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <oled_dc_cmd>:
static void oled_dc_cmd(void){ HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_RESET); }
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	2200      	movs	r2, #0
 8000ace:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ad2:	4802      	ldr	r0, [pc, #8]	@ (8000adc <oled_dc_cmd+0x14>)
 8000ad4:	f001 f884 	bl	8001be0 <HAL_GPIO_WritePin>
 8000ad8:	bf00      	nop
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	48000c00 	.word	0x48000c00

08000ae0 <oled_dc_data>:
static void oled_dc_data(void){ HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_SET); }
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000aea:	4802      	ldr	r0, [pc, #8]	@ (8000af4 <oled_dc_data+0x14>)
 8000aec:	f001 f878 	bl	8001be0 <HAL_GPIO_WritePin>
 8000af0:	bf00      	nop
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	48000c00 	.word	0x48000c00

08000af8 <oled_reset_low>:
static void oled_reset_low(void){ HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, GPIO_PIN_RESET); }
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	2200      	movs	r2, #0
 8000afe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b02:	4802      	ldr	r0, [pc, #8]	@ (8000b0c <oled_reset_low+0x14>)
 8000b04:	f001 f86c 	bl	8001be0 <HAL_GPIO_WritePin>
 8000b08:	bf00      	nop
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	48000c00 	.word	0x48000c00

08000b10 <oled_reset_high>:
static void oled_reset_high(void){ HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, GPIO_PIN_SET); }
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	2201      	movs	r2, #1
 8000b16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b1a:	4802      	ldr	r0, [pc, #8]	@ (8000b24 <oled_reset_high+0x14>)
 8000b1c:	f001 f860 	bl	8001be0 <HAL_GPIO_WritePin>
 8000b20:	bf00      	nop
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	48000c00 	.word	0x48000c00

08000b28 <oled_gpio_init>:

static void oled_gpio_init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b088      	sub	sp, #32
 8000b2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2e:	f107 030c 	add.w	r3, r7, #12
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	605a      	str	r2, [r3, #4]
 8000b38:	609a      	str	r2, [r3, #8]
 8000b3a:	60da      	str	r2, [r3, #12]
 8000b3c:	611a      	str	r2, [r3, #16]

  /* Ensure port clocks enabled */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3e:	4b20      	ldr	r3, [pc, #128]	@ (8000bc0 <oled_gpio_init+0x98>)
 8000b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b42:	4a1f      	ldr	r2, [pc, #124]	@ (8000bc0 <oled_gpio_init+0x98>)
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000bc0 <oled_gpio_init+0x98>)
 8000b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4e:	f003 0301 	and.w	r3, r3, #1
 8000b52:	60bb      	str	r3, [r7, #8]
 8000b54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b56:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc0 <oled_gpio_init+0x98>)
 8000b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5a:	4a19      	ldr	r2, [pc, #100]	@ (8000bc0 <oled_gpio_init+0x98>)
 8000b5c:	f043 0308 	orr.w	r3, r3, #8
 8000b60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b62:	4b17      	ldr	r3, [pc, #92]	@ (8000bc0 <oled_gpio_init+0x98>)
 8000b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b66:	f003 0308 	and.w	r3, r3, #8
 8000b6a:	607b      	str	r3, [r7, #4]
 8000b6c:	687b      	ldr	r3, [r7, #4]

  /* Configure CS (PA4) as push-pull output */
  GPIO_InitStruct.Pin = OLED_CS_Pin;
 8000b6e:	2310      	movs	r3, #16
 8000b70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b72:	2301      	movs	r3, #1
 8000b74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b76:	2300      	movs	r3, #0
 8000b78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 8000b7e:	f107 030c 	add.w	r3, r7, #12
 8000b82:	4619      	mov	r1, r3
 8000b84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b88:	f000 fe98 	bl	80018bc <HAL_GPIO_Init>

  /* Configure DC (PD9) and RST (PD8) as push-pull outputs */
  GPIO_InitStruct.Pin = OLED_DC_Pin | OLED_RST_Pin;
 8000b8c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b90:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b92:	2301      	movs	r3, #1
 8000b94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b96:	2300      	movs	r3, #0
 8000b98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 8000b9e:	f107 030c 	add.w	r3, r7, #12
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4807      	ldr	r0, [pc, #28]	@ (8000bc4 <oled_gpio_init+0x9c>)
 8000ba6:	f000 fe89 	bl	80018bc <HAL_GPIO_Init>

  oled_cs_high();
 8000baa:	f7ff ff83 	bl	8000ab4 <oled_cs_high>
  oled_dc_data();
 8000bae:	f7ff ff97 	bl	8000ae0 <oled_dc_data>
  oled_reset_high();
 8000bb2:	f7ff ffad 	bl	8000b10 <oled_reset_high>
}
 8000bb6:	bf00      	nop
 8000bb8:	3720      	adds	r7, #32
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40021000 	.word	0x40021000
 8000bc4:	48000c00 	.word	0x48000c00

08000bc8 <oled_send_cmd>:

static void oled_send_cmd(uint8_t cmd)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	71fb      	strb	r3, [r7, #7]
  oled_dc_cmd();
 8000bd2:	f7ff ff79 	bl	8000ac8 <oled_dc_cmd>
  oled_cs_low();
 8000bd6:	f7ff ff63 	bl	8000aa0 <oled_cs_low>
  HAL_SPI_Transmit(oled_hspi, &cmd, 1, HAL_MAX_DELAY);
 8000bda:	4b07      	ldr	r3, [pc, #28]	@ (8000bf8 <oled_send_cmd+0x30>)
 8000bdc:	6818      	ldr	r0, [r3, #0]
 8000bde:	1df9      	adds	r1, r7, #7
 8000be0:	f04f 33ff 	mov.w	r3, #4294967295
 8000be4:	2201      	movs	r2, #1
 8000be6:	f002 fd7a 	bl	80036de <HAL_SPI_Transmit>
  oled_cs_high();
 8000bea:	f7ff ff63 	bl	8000ab4 <oled_cs_high>
}
 8000bee:	bf00      	nop
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	20000030 	.word	0x20000030

08000bfc <oled_send_data>:

static void oled_send_data(uint8_t *data, uint16_t len)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	460b      	mov	r3, r1
 8000c06:	807b      	strh	r3, [r7, #2]
  oled_dc_data();
 8000c08:	f7ff ff6a 	bl	8000ae0 <oled_dc_data>
  oled_cs_low();
 8000c0c:	f7ff ff48 	bl	8000aa0 <oled_cs_low>
  HAL_SPI_Transmit(oled_hspi, data, len, HAL_MAX_DELAY);
 8000c10:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <oled_send_data+0x30>)
 8000c12:	6818      	ldr	r0, [r3, #0]
 8000c14:	887a      	ldrh	r2, [r7, #2]
 8000c16:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1a:	6879      	ldr	r1, [r7, #4]
 8000c1c:	f002 fd5f 	bl	80036de <HAL_SPI_Transmit>
  oled_cs_high();
 8000c20:	f7ff ff48 	bl	8000ab4 <oled_cs_high>
}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	20000030 	.word	0x20000030

08000c30 <oled_set_window>:

/* Set column and row window (inclusive) - with bounds checking */
static void oled_set_window(uint16_t x0,uint16_t y0,uint16_t x1,uint16_t y1)
{
 8000c30:	b590      	push	{r4, r7, lr}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4604      	mov	r4, r0
 8000c38:	4608      	mov	r0, r1
 8000c3a:	4611      	mov	r1, r2
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	4623      	mov	r3, r4
 8000c40:	80fb      	strh	r3, [r7, #6]
 8000c42:	4603      	mov	r3, r0
 8000c44:	80bb      	strh	r3, [r7, #4]
 8000c46:	460b      	mov	r3, r1
 8000c48:	807b      	strh	r3, [r7, #2]
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	803b      	strh	r3, [r7, #0]
  /* Clamp to display bounds to prevent accessing hidden VRAM */
  if(x0 > OLED_WIDTH-1) x0 = OLED_WIDTH-1;
 8000c4e:	88fb      	ldrh	r3, [r7, #6]
 8000c50:	2b9f      	cmp	r3, #159	@ 0x9f
 8000c52:	d901      	bls.n	8000c58 <oled_set_window+0x28>
 8000c54:	239f      	movs	r3, #159	@ 0x9f
 8000c56:	80fb      	strh	r3, [r7, #6]
  if(x1 > OLED_WIDTH-1) x1 = OLED_WIDTH-1;
 8000c58:	887b      	ldrh	r3, [r7, #2]
 8000c5a:	2b9f      	cmp	r3, #159	@ 0x9f
 8000c5c:	d901      	bls.n	8000c62 <oled_set_window+0x32>
 8000c5e:	239f      	movs	r3, #159	@ 0x9f
 8000c60:	807b      	strh	r3, [r7, #2]
  if(y0 > OLED_HEIGHT-1) y0 = OLED_HEIGHT-1;
 8000c62:	88bb      	ldrh	r3, [r7, #4]
 8000c64:	2b4f      	cmp	r3, #79	@ 0x4f
 8000c66:	d901      	bls.n	8000c6c <oled_set_window+0x3c>
 8000c68:	234f      	movs	r3, #79	@ 0x4f
 8000c6a:	80bb      	strh	r3, [r7, #4]
  if(y1 > OLED_HEIGHT-1) y1 = OLED_HEIGHT-1;
 8000c6c:	883b      	ldrh	r3, [r7, #0]
 8000c6e:	2b4f      	cmp	r3, #79	@ 0x4f
 8000c70:	d901      	bls.n	8000c76 <oled_set_window+0x46>
 8000c72:	234f      	movs	r3, #79	@ 0x4f
 8000c74:	803b      	strh	r3, [r7, #0]
  
  uint8_t data[4];
  oled_send_cmd(0x2A); /* CASET - columns */
 8000c76:	202a      	movs	r0, #42	@ 0x2a
 8000c78:	f7ff ffa6 	bl	8000bc8 <oled_send_cmd>
  data[0]=(uint8_t)((x0>>8)&0xFF); data[1]=(uint8_t)(x0&0xFF); 
 8000c7c:	88fb      	ldrh	r3, [r7, #6]
 8000c7e:	0a1b      	lsrs	r3, r3, #8
 8000c80:	b29b      	uxth	r3, r3
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	733b      	strb	r3, [r7, #12]
 8000c86:	88fb      	ldrh	r3, [r7, #6]
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	737b      	strb	r3, [r7, #13]
  data[2]=(uint8_t)((x1>>8)&0xFF); data[3]=(uint8_t)(x1&0xFF);
 8000c8c:	887b      	ldrh	r3, [r7, #2]
 8000c8e:	0a1b      	lsrs	r3, r3, #8
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	73bb      	strb	r3, [r7, #14]
 8000c96:	887b      	ldrh	r3, [r7, #2]
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	73fb      	strb	r3, [r7, #15]
  oled_send_data(data,4);
 8000c9c:	f107 030c 	add.w	r3, r7, #12
 8000ca0:	2104      	movs	r1, #4
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff ffaa 	bl	8000bfc <oled_send_data>
  oled_send_cmd(0x2B); /* RASET - rows */
 8000ca8:	202b      	movs	r0, #43	@ 0x2b
 8000caa:	f7ff ff8d 	bl	8000bc8 <oled_send_cmd>
  data[0]=(uint8_t)((y0>>8)&0xFF); data[1]=(uint8_t)(y0&0xFF); 
 8000cae:	88bb      	ldrh	r3, [r7, #4]
 8000cb0:	0a1b      	lsrs	r3, r3, #8
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	733b      	strb	r3, [r7, #12]
 8000cb8:	88bb      	ldrh	r3, [r7, #4]
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	737b      	strb	r3, [r7, #13]
  data[2]=(uint8_t)((y1>>8)&0xFF); data[3]=(uint8_t)(y1&0xFF);
 8000cbe:	883b      	ldrh	r3, [r7, #0]
 8000cc0:	0a1b      	lsrs	r3, r3, #8
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	73bb      	strb	r3, [r7, #14]
 8000cc8:	883b      	ldrh	r3, [r7, #0]
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	73fb      	strb	r3, [r7, #15]
  oled_send_data(data,4);
 8000cce:	f107 030c 	add.w	r3, r7, #12
 8000cd2:	2104      	movs	r1, #4
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff ff91 	bl	8000bfc <oled_send_data>
  oled_send_cmd(0x2C); /* RAMWR */
 8000cda:	202c      	movs	r0, #44	@ 0x2c
 8000cdc:	f7ff ff74 	bl	8000bc8 <oled_send_cmd>
}
 8000ce0:	bf00      	nop
 8000ce2:	3714      	adds	r7, #20
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd90      	pop	{r4, r7, pc}

08000ce8 <OLED_Init>:

void OLED_Init(SPI_HandleTypeDef *hspi)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	@ 0x28
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  if(hspi==NULL) oled_hspi = &hspi1;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d103      	bne.n	8000cfe <OLED_Init+0x16>
 8000cf6:	4b6b      	ldr	r3, [pc, #428]	@ (8000ea4 <OLED_Init+0x1bc>)
 8000cf8:	4a6b      	ldr	r2, [pc, #428]	@ (8000ea8 <OLED_Init+0x1c0>)
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	e002      	b.n	8000d04 <OLED_Init+0x1c>
  else oled_hspi = hspi;
 8000cfe:	4a69      	ldr	r2, [pc, #420]	@ (8000ea4 <OLED_Init+0x1bc>)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6013      	str	r3, [r2, #0]

  oled_gpio_init();
 8000d04:	f7ff ff10 	bl	8000b28 <oled_gpio_init>

  /* Hardware reset - critical for reliable init */
  oled_reset_low();
 8000d08:	f7ff fef6 	bl	8000af8 <oled_reset_low>
  HAL_Delay(10);
 8000d0c:	200a      	movs	r0, #10
 8000d0e:	f000 fccb 	bl	80016a8 <HAL_Delay>
  oled_reset_high();
 8000d12:	f7ff fefd 	bl	8000b10 <oled_reset_high>
  HAL_Delay(120);
 8000d16:	2078      	movs	r0, #120	@ 0x78
 8000d18:	f000 fcc6 	bl	80016a8 <HAL_Delay>

  /* Simplified ST7735 init sequence for 80x160 display */
  oled_send_cmd(0x01); /* Software reset */
 8000d1c:	2001      	movs	r0, #1
 8000d1e:	f7ff ff53 	bl	8000bc8 <oled_send_cmd>
  HAL_Delay(150);
 8000d22:	2096      	movs	r0, #150	@ 0x96
 8000d24:	f000 fcc0 	bl	80016a8 <HAL_Delay>
  
  oled_send_cmd(0x11); /* Sleep out */
 8000d28:	2011      	movs	r0, #17
 8000d2a:	f7ff ff4d 	bl	8000bc8 <oled_send_cmd>
  HAL_Delay(100);
 8000d2e:	2064      	movs	r0, #100	@ 0x64
 8000d30:	f000 fcba 	bl	80016a8 <HAL_Delay>
  
  /* Set color mode to 16-bit/pixel (0x05 = RGB565) */
  oled_send_cmd(0x3A);
 8000d34:	203a      	movs	r0, #58	@ 0x3a
 8000d36:	f7ff ff47 	bl	8000bc8 <oled_send_cmd>
  uint8_t colmod = 0x05;
 8000d3a:	2305      	movs	r3, #5
 8000d3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  oled_send_data(&colmod, 1);
 8000d40:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 8000d44:	2101      	movs	r1, #1
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff ff58 	bl	8000bfc <oled_send_data>
  HAL_Delay(10);
 8000d4c:	200a      	movs	r0, #10
 8000d4e:	f000 fcab 	bl	80016a8 <HAL_Delay>
  
  /* Memory Data Access Control - rotation (try different values for correct orientation) */
  oled_send_cmd(0x36);
 8000d52:	2036      	movs	r0, #54	@ 0x36
 8000d54:	f7ff ff38 	bl	8000bc8 <oled_send_cmd>
  uint8_t madctl = 0xA0; /* Try 0xA0, 0x00, 0x60, 0xC0 if this doesn't work */
 8000d58:	23a0      	movs	r3, #160	@ 0xa0
 8000d5a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  oled_send_data(&madctl, 1);
 8000d5e:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 8000d62:	2101      	movs	r1, #1
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff ff49 	bl	8000bfc <oled_send_data>
  HAL_Delay(10);
 8000d6a:	200a      	movs	r0, #10
 8000d6c:	f000 fc9c 	bl	80016a8 <HAL_Delay>

  /* Set row address offset to center the 80-pixel display in 160 rows */
  oled_send_cmd(0x37); /* VSCSAD - Vertical Scroll Start Address */
 8000d70:	2037      	movs	r0, #55	@ 0x37
 8000d72:	f7ff ff29 	bl	8000bc8 <oled_send_cmd>
  uint8_t vscsad[] = {0x00, 0x28}; /* Start at row 40 (160-80)/2 = 40, but try 0x00 first */
 8000d76:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000d7a:	843b      	strh	r3, [r7, #32]
  oled_send_data(vscsad, 2);
 8000d7c:	f107 0320 	add.w	r3, r7, #32
 8000d80:	2102      	movs	r1, #2
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff ff3a 	bl	8000bfc <oled_send_data>
  HAL_Delay(10);
 8000d88:	200a      	movs	r0, #10
 8000d8a:	f000 fc8d 	bl	80016a8 <HAL_Delay>

  /* Inversion ON (common for this type of display) */
  oled_send_cmd(0x21);
 8000d8e:	2021      	movs	r0, #33	@ 0x21
 8000d90:	f7ff ff1a 	bl	8000bc8 <oled_send_cmd>
  HAL_Delay(10);
 8000d94:	200a      	movs	r0, #10
 8000d96:	f000 fc87 	bl	80016a8 <HAL_Delay>

  /* Column/Page address set (window coordinates for 160x80 after rotation) */
  oled_send_cmd(0x2A);
 8000d9a:	202a      	movs	r0, #42	@ 0x2a
 8000d9c:	f7ff ff14 	bl	8000bc8 <oled_send_cmd>
  uint8_t caset[] = {0x00, 0x00, 0x00, 0x9F}; /* 0..159 columns */
 8000da0:	f04f 431f 	mov.w	r3, #2667577344	@ 0x9f000000
 8000da4:	61fb      	str	r3, [r7, #28]
  oled_send_data(caset, 4);
 8000da6:	f107 031c 	add.w	r3, r7, #28
 8000daa:	2104      	movs	r1, #4
 8000dac:	4618      	mov	r0, r3
 8000dae:	f7ff ff25 	bl	8000bfc <oled_send_data>
  oled_send_cmd(0x2B);
 8000db2:	202b      	movs	r0, #43	@ 0x2b
 8000db4:	f7ff ff08 	bl	8000bc8 <oled_send_cmd>
  uint8_t raset[] = {0x00, 0x00, 0x00, 0x4F}; /* 0..79 rows */
 8000db8:	f04f 439e 	mov.w	r3, #1325400064	@ 0x4f000000
 8000dbc:	61bb      	str	r3, [r7, #24]
  oled_send_data(raset, 4);
 8000dbe:	f107 0318 	add.w	r3, r7, #24
 8000dc2:	2104      	movs	r1, #4
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff ff19 	bl	8000bfc <oled_send_data>

  /* Frame rate control */
  oled_send_cmd(0xB1);
 8000dca:	20b1      	movs	r0, #177	@ 0xb1
 8000dcc:	f7ff fefc 	bl	8000bc8 <oled_send_cmd>
  uint8_t frate[] = {0x05, 0x3C, 0x3C};
 8000dd0:	4a36      	ldr	r2, [pc, #216]	@ (8000eac <OLED_Init+0x1c4>)
 8000dd2:	f107 0314 	add.w	r3, r7, #20
 8000dd6:	6812      	ldr	r2, [r2, #0]
 8000dd8:	4611      	mov	r1, r2
 8000dda:	8019      	strh	r1, [r3, #0]
 8000ddc:	3302      	adds	r3, #2
 8000dde:	0c12      	lsrs	r2, r2, #16
 8000de0:	701a      	strb	r2, [r3, #0]
  oled_send_data(frate, 3);
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	2103      	movs	r1, #3
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff ff07 	bl	8000bfc <oled_send_data>

  /* Display ON */
  oled_send_cmd(0x29);
 8000dee:	2029      	movs	r0, #41	@ 0x29
 8000df0:	f7ff feea 	bl	8000bc8 <oled_send_cmd>
  HAL_Delay(50);
 8000df4:	2032      	movs	r0, #50	@ 0x32
 8000df6:	f000 fc57 	bl	80016a8 <HAL_Delay>

  /* Clear entire display RAM (both visible and hidden areas) to prevent artifacts */
  oled_send_cmd(0x2A);
 8000dfa:	202a      	movs	r0, #42	@ 0x2a
 8000dfc:	f7ff fee4 	bl	8000bc8 <oled_send_cmd>
  uint8_t caset_full[] = {0x00, 0x00, 0x00, 0x9F}; /* Full column range */
 8000e00:	f04f 431f 	mov.w	r3, #2667577344	@ 0x9f000000
 8000e04:	613b      	str	r3, [r7, #16]
  oled_send_data(caset_full, 4);
 8000e06:	f107 0310 	add.w	r3, r7, #16
 8000e0a:	2104      	movs	r1, #4
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff fef5 	bl	8000bfc <oled_send_data>
  oled_send_cmd(0x2B);
 8000e12:	202b      	movs	r0, #43	@ 0x2b
 8000e14:	f7ff fed8 	bl	8000bc8 <oled_send_cmd>
  uint8_t raset_full[] = {0x00, 0x00, 0x00, 0x9F}; /* Full row range (160 rows) */
 8000e18:	f04f 431f 	mov.w	r3, #2667577344	@ 0x9f000000
 8000e1c:	60fb      	str	r3, [r7, #12]
  oled_send_data(raset_full, 4);
 8000e1e:	f107 030c 	add.w	r3, r7, #12
 8000e22:	2104      	movs	r1, #4
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff fee9 	bl	8000bfc <oled_send_data>
  oled_send_cmd(0x2C);
 8000e2a:	202c      	movs	r0, #44	@ 0x2c
 8000e2c:	f7ff fecc 	bl	8000bc8 <oled_send_cmd>
  
  /* Send black pixels for entire 160x160 area */
  uint8_t black[2] = {0x00, 0x00};
 8000e30:	2300      	movs	r3, #0
 8000e32:	813b      	strh	r3, [r7, #8]
  for(uint32_t i = 0; i < 160*160; i++){
 8000e34:	2300      	movs	r3, #0
 8000e36:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e38:	e011      	b.n	8000e5e <OLED_Init+0x176>
    oled_dc_data(); oled_cs_low();
 8000e3a:	f7ff fe51 	bl	8000ae0 <oled_dc_data>
 8000e3e:	f7ff fe2f 	bl	8000aa0 <oled_cs_low>
    HAL_SPI_Transmit(oled_hspi, black, 2, HAL_MAX_DELAY);
 8000e42:	4b18      	ldr	r3, [pc, #96]	@ (8000ea4 <OLED_Init+0x1bc>)
 8000e44:	6818      	ldr	r0, [r3, #0]
 8000e46:	f107 0108 	add.w	r1, r7, #8
 8000e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4e:	2202      	movs	r2, #2
 8000e50:	f002 fc45 	bl	80036de <HAL_SPI_Transmit>
    oled_cs_high();
 8000e54:	f7ff fe2e 	bl	8000ab4 <oled_cs_high>
  for(uint32_t i = 0; i < 160*160; i++){
 8000e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e60:	f5b3 4fc8 	cmp.w	r3, #25600	@ 0x6400
 8000e64:	d3e9      	bcc.n	8000e3a <OLED_Init+0x152>
  }
  
  HAL_Delay(50);
 8000e66:	2032      	movs	r0, #50	@ 0x32
 8000e68:	f000 fc1e 	bl	80016a8 <HAL_Delay>

  /* Reset window to actual display area */
  oled_send_cmd(0x2A);
 8000e6c:	202a      	movs	r0, #42	@ 0x2a
 8000e6e:	f7ff feab 	bl	8000bc8 <oled_send_cmd>
  oled_send_data(caset, 4);
 8000e72:	f107 031c 	add.w	r3, r7, #28
 8000e76:	2104      	movs	r1, #4
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff febf 	bl	8000bfc <oled_send_data>
  oled_send_cmd(0x2B);
 8000e7e:	202b      	movs	r0, #43	@ 0x2b
 8000e80:	f7ff fea2 	bl	8000bc8 <oled_send_cmd>
  oled_send_data(raset, 4);
 8000e84:	f107 0318 	add.w	r3, r7, #24
 8000e88:	2104      	movs	r1, #4
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff feb6 	bl	8000bfc <oled_send_data>

  OLED_FillScreen(RGB565(0,0,0));
 8000e90:	2000      	movs	r0, #0
 8000e92:	f000 f80d 	bl	8000eb0 <OLED_FillScreen>
  HAL_Delay(100);
 8000e96:	2064      	movs	r0, #100	@ 0x64
 8000e98:	f000 fc06 	bl	80016a8 <HAL_Delay>
}
 8000e9c:	bf00      	nop
 8000e9e:	3728      	adds	r7, #40	@ 0x28
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	20000030 	.word	0x20000030
 8000ea8:	20000034 	.word	0x20000034
 8000eac:	080049e0 	.word	0x080049e0

08000eb0 <OLED_FillScreen>:

void OLED_FillScreen(color565_t color)
{
 8000eb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000eb4:	b08d      	sub	sp, #52	@ 0x34
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	4603      	mov	r3, r0
 8000eba:	80fb      	strh	r3, [r7, #6]
 8000ebc:	466b      	mov	r3, sp
 8000ebe:	461e      	mov	r6, r3
  /* Explicitly set window to full display area */
  oled_send_cmd(0x2A); /* CASET */
 8000ec0:	202a      	movs	r0, #42	@ 0x2a
 8000ec2:	f7ff fe81 	bl	8000bc8 <oled_send_cmd>
  uint8_t caset[] = {0x00, 0x00, 0x00, (OLED_WIDTH-1)};
 8000ec6:	f04f 431f 	mov.w	r3, #2667577344	@ 0x9f000000
 8000eca:	613b      	str	r3, [r7, #16]
  oled_send_data(caset, 4);
 8000ecc:	f107 0310 	add.w	r3, r7, #16
 8000ed0:	2104      	movs	r1, #4
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff fe92 	bl	8000bfc <oled_send_data>
  oled_send_cmd(0x2B); /* RASET */
 8000ed8:	202b      	movs	r0, #43	@ 0x2b
 8000eda:	f7ff fe75 	bl	8000bc8 <oled_send_cmd>
  uint8_t raset[] = {0x00, 0x00, 0x00, (OLED_HEIGHT-1)};
 8000ede:	f04f 439e 	mov.w	r3, #1325400064	@ 0x4f000000
 8000ee2:	60fb      	str	r3, [r7, #12]
  oled_send_data(raset, 4);
 8000ee4:	f107 030c 	add.w	r3, r7, #12
 8000ee8:	2104      	movs	r1, #4
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fe86 	bl	8000bfc <oled_send_data>
  oled_send_cmd(0x2C); /* RAMWR */
 8000ef0:	202c      	movs	r0, #44	@ 0x2c
 8000ef2:	f7ff fe69 	bl	8000bc8 <oled_send_cmd>

  /* Prepare two-byte color */
  uint8_t data[2];
  data[0] = (uint8_t)(color>>8);
 8000ef6:	88fb      	ldrh	r3, [r7, #6]
 8000ef8:	0a1b      	lsrs	r3, r3, #8
 8000efa:	b29b      	uxth	r3, r3
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	723b      	strb	r3, [r7, #8]
  data[1] = (uint8_t)(color&0xFF);
 8000f00:	88fb      	ldrh	r3, [r7, #6]
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	727b      	strb	r3, [r7, #9]

  /* Send large buffer in chunks to avoid huge RAM usage */
  const uint32_t pixels = (uint32_t)OLED_WIDTH * OLED_HEIGHT;
 8000f06:	f44f 5348 	mov.w	r3, #12800	@ 0x3200
 8000f0a:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint16_t chunkPixels = 128;
 8000f0c:	2380      	movs	r3, #128	@ 0x80
 8000f0e:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint8_t chunk[chunkPixels*2];
 8000f10:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	3b01      	subs	r3, #1
 8000f16:	61fb      	str	r3, [r7, #28]
 8000f18:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000f1a:	005b      	lsls	r3, r3, #1
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	2300      	movs	r3, #0
 8000f20:	4690      	mov	r8, r2
 8000f22:	4699      	mov	r9, r3
 8000f24:	f04f 0200 	mov.w	r2, #0
 8000f28:	f04f 0300 	mov.w	r3, #0
 8000f2c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000f30:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000f34:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000f38:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	2300      	movs	r3, #0
 8000f40:	4614      	mov	r4, r2
 8000f42:	461d      	mov	r5, r3
 8000f44:	f04f 0200 	mov.w	r2, #0
 8000f48:	f04f 0300 	mov.w	r3, #0
 8000f4c:	00eb      	lsls	r3, r5, #3
 8000f4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000f52:	00e2      	lsls	r2, r4, #3
 8000f54:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	3307      	adds	r3, #7
 8000f5a:	08db      	lsrs	r3, r3, #3
 8000f5c:	00db      	lsls	r3, r3, #3
 8000f5e:	ebad 0d03 	sub.w	sp, sp, r3
 8000f62:	466b      	mov	r3, sp
 8000f64:	3300      	adds	r3, #0
 8000f66:	61bb      	str	r3, [r7, #24]
  for(uint16_t i=0;i<chunkPixels;i++){ chunk[2*i]=data[0]; chunk[2*i+1]=data[1]; }
 8000f68:	2300      	movs	r3, #0
 8000f6a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8000f6c:	e00d      	b.n	8000f8a <OLED_FillScreen+0xda>
 8000f6e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	7a39      	ldrb	r1, [r7, #8]
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	54d1      	strb	r1, [r2, r3]
 8000f78:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	7a79      	ldrb	r1, [r7, #9]
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	54d1      	strb	r1, [r2, r3]
 8000f84:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000f86:	3301      	adds	r3, #1
 8000f88:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8000f8a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000f8c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d3ed      	bcc.n	8000f6e <OLED_FillScreen+0xbe>

  uint32_t remaining = pixels;
 8000f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f94:	62bb      	str	r3, [r7, #40]	@ 0x28
  while(remaining){
 8000f96:	e01a      	b.n	8000fce <OLED_FillScreen+0x11e>
    uint32_t toSend = (remaining>chunkPixels)?chunkPixels:remaining;
 8000f98:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000f9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	bf28      	it	cs
 8000fa0:	4613      	movcs	r3, r2
 8000fa2:	617b      	str	r3, [r7, #20]
    oled_dc_data(); oled_cs_low();
 8000fa4:	f7ff fd9c 	bl	8000ae0 <oled_dc_data>
 8000fa8:	f7ff fd7a 	bl	8000aa0 <oled_cs_low>
    HAL_SPI_Transmit(oled_hspi, chunk, toSend*2, HAL_MAX_DELAY);
 8000fac:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe0 <OLED_FillScreen+0x130>)
 8000fae:	6818      	ldr	r0, [r3, #0]
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	b29a      	uxth	r2, r3
 8000fb8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fbc:	69b9      	ldr	r1, [r7, #24]
 8000fbe:	f002 fb8e 	bl	80036de <HAL_SPI_Transmit>
    oled_cs_high();
 8000fc2:	f7ff fd77 	bl	8000ab4 <oled_cs_high>
    remaining -= toSend;
 8000fc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  while(remaining){
 8000fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d1e1      	bne.n	8000f98 <OLED_FillScreen+0xe8>
 8000fd4:	46b5      	mov	sp, r6
  }
}
 8000fd6:	bf00      	nop
 8000fd8:	3734      	adds	r7, #52	@ 0x34
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000fe0:	20000030 	.word	0x20000030

08000fe4 <oled_draw_pixel>:

/* Draw a pixel (slow) - used by text rendering */
static void oled_draw_pixel(uint16_t x, uint16_t y, color565_t color)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	80fb      	strh	r3, [r7, #6]
 8000fee:	460b      	mov	r3, r1
 8000ff0:	80bb      	strh	r3, [r7, #4]
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	807b      	strh	r3, [r7, #2]
  if(x>=OLED_WIDTH || y>=OLED_HEIGHT) return;
 8000ff6:	88fb      	ldrh	r3, [r7, #6]
 8000ff8:	2b9f      	cmp	r3, #159	@ 0x9f
 8000ffa:	d817      	bhi.n	800102c <oled_draw_pixel+0x48>
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	2b4f      	cmp	r3, #79	@ 0x4f
 8001000:	d814      	bhi.n	800102c <oled_draw_pixel+0x48>
  oled_set_window(x,y,x,y);
 8001002:	88bb      	ldrh	r3, [r7, #4]
 8001004:	88fa      	ldrh	r2, [r7, #6]
 8001006:	88b9      	ldrh	r1, [r7, #4]
 8001008:	88f8      	ldrh	r0, [r7, #6]
 800100a:	f7ff fe11 	bl	8000c30 <oled_set_window>
  uint8_t col[2] = {(uint8_t)(color>>8),(uint8_t)(color&0xFF)};
 800100e:	887b      	ldrh	r3, [r7, #2]
 8001010:	0a1b      	lsrs	r3, r3, #8
 8001012:	b29b      	uxth	r3, r3
 8001014:	b2db      	uxtb	r3, r3
 8001016:	733b      	strb	r3, [r7, #12]
 8001018:	887b      	ldrh	r3, [r7, #2]
 800101a:	b2db      	uxtb	r3, r3
 800101c:	737b      	strb	r3, [r7, #13]
  oled_send_data(col,2);
 800101e:	f107 030c 	add.w	r3, r7, #12
 8001022:	2102      	movs	r1, #2
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fde9 	bl	8000bfc <oled_send_data>
 800102a:	e000      	b.n	800102e <oled_draw_pixel+0x4a>
  if(x>=OLED_WIDTH || y>=OLED_HEIGHT) return;
 800102c:	bf00      	nop
}
 800102e:	3710      	adds	r7, #16
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <OLED_DrawString>:

void OLED_DrawString(uint16_t x, uint16_t y, const char *s, color565_t color, color565_t bgcolor)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08a      	sub	sp, #40	@ 0x28
 8001038:	af00      	add	r7, sp, #0
 800103a:	60ba      	str	r2, [r7, #8]
 800103c:	461a      	mov	r2, r3
 800103e:	4603      	mov	r3, r0
 8001040:	81fb      	strh	r3, [r7, #14]
 8001042:	460b      	mov	r3, r1
 8001044:	81bb      	strh	r3, [r7, #12]
 8001046:	4613      	mov	r3, r2
 8001048:	80fb      	strh	r3, [r7, #6]
  /* Ensure we're in bounds and only draw within the active display area */
  if(y >= OLED_HEIGHT) return;
 800104a:	89bb      	ldrh	r3, [r7, #12]
 800104c:	2b4f      	cmp	r3, #79	@ 0x4f
 800104e:	f200 8092 	bhi.w	8001176 <OLED_DrawString+0x142>
  
  while(*s){
 8001052:	e08a      	b.n	800116a <OLED_DrawString+0x136>
    char c = *s++;
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	1c5a      	adds	r2, r3, #1
 8001058:	60ba      	str	r2, [r7, #8]
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if(c<32 || c>127) c='?';
 8001060:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001064:	2b1f      	cmp	r3, #31
 8001066:	d903      	bls.n	8001070 <OLED_DrawString+0x3c>
 8001068:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800106c:	2b00      	cmp	r3, #0
 800106e:	da02      	bge.n	8001076 <OLED_DrawString+0x42>
 8001070:	233f      	movs	r3, #63	@ 0x3f
 8001072:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    const uint8_t *ch = &font5x7[(c-32)*5];
 8001076:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800107a:	f1a3 0220 	sub.w	r2, r3, #32
 800107e:	4613      	mov	r3, r2
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	4413      	add	r3, r2
 8001084:	4a3f      	ldr	r2, [pc, #252]	@ (8001184 <OLED_DrawString+0x150>)
 8001086:	4413      	add	r3, r2
 8001088:	623b      	str	r3, [r7, #32]
    for(uint8_t col=0; col<5; col++){
 800108a:	2300      	movs	r3, #0
 800108c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001090:	e03f      	b.n	8001112 <OLED_DrawString+0xde>
      uint8_t bits = ch[col];
 8001092:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001096:	6a3a      	ldr	r2, [r7, #32]
 8001098:	4413      	add	r3, r2
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	76fb      	strb	r3, [r7, #27]
      for(uint8_t row=0; row<8; row++){
 800109e:	2300      	movs	r3, #0
 80010a0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80010a4:	e02c      	b.n	8001100 <OLED_DrawString+0xcc>
        uint16_t px = x + col;
 80010a6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80010aa:	b29a      	uxth	r2, r3
 80010ac:	89fb      	ldrh	r3, [r7, #14]
 80010ae:	4413      	add	r3, r2
 80010b0:	833b      	strh	r3, [r7, #24]
        uint16_t py = y + row;
 80010b2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80010b6:	b29a      	uxth	r2, r3
 80010b8:	89bb      	ldrh	r3, [r7, #12]
 80010ba:	4413      	add	r3, r2
 80010bc:	82fb      	strh	r3, [r7, #22]
        /* Strict bounds checking - do not draw outside active area */
        if(px < OLED_WIDTH && py < OLED_HEIGHT){
 80010be:	8b3b      	ldrh	r3, [r7, #24]
 80010c0:	2b9f      	cmp	r3, #159	@ 0x9f
 80010c2:	d818      	bhi.n	80010f6 <OLED_DrawString+0xc2>
 80010c4:	8afb      	ldrh	r3, [r7, #22]
 80010c6:	2b4f      	cmp	r3, #79	@ 0x4f
 80010c8:	d815      	bhi.n	80010f6 <OLED_DrawString+0xc2>
          if(bits & (1<<row)) oled_draw_pixel(px, py, color);
 80010ca:	7efa      	ldrb	r2, [r7, #27]
 80010cc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80010d0:	fa42 f303 	asr.w	r3, r2, r3
 80010d4:	f003 0301 	and.w	r3, r3, #1
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d006      	beq.n	80010ea <OLED_DrawString+0xb6>
 80010dc:	88fa      	ldrh	r2, [r7, #6]
 80010de:	8af9      	ldrh	r1, [r7, #22]
 80010e0:	8b3b      	ldrh	r3, [r7, #24]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff ff7e 	bl	8000fe4 <oled_draw_pixel>
 80010e8:	e005      	b.n	80010f6 <OLED_DrawString+0xc2>
          else oled_draw_pixel(px, py, bgcolor);
 80010ea:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80010ec:	8af9      	ldrh	r1, [r7, #22]
 80010ee:	8b3b      	ldrh	r3, [r7, #24]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff ff77 	bl	8000fe4 <oled_draw_pixel>
      for(uint8_t row=0; row<8; row++){
 80010f6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80010fa:	3301      	adds	r3, #1
 80010fc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001100:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001104:	2b07      	cmp	r3, #7
 8001106:	d9ce      	bls.n	80010a6 <OLED_DrawString+0x72>
    for(uint8_t col=0; col<5; col++){
 8001108:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800110c:	3301      	adds	r3, #1
 800110e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001112:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001116:	2b04      	cmp	r3, #4
 8001118:	d9bb      	bls.n	8001092 <OLED_DrawString+0x5e>
        }
      }
    }
    /* one-column gap */
    for(uint8_t row=0; row<8; row++){
 800111a:	2300      	movs	r3, #0
 800111c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001120:	e019      	b.n	8001156 <OLED_DrawString+0x122>
      uint16_t px = x + 5;
 8001122:	89fb      	ldrh	r3, [r7, #14]
 8001124:	3305      	adds	r3, #5
 8001126:	83fb      	strh	r3, [r7, #30]
      uint16_t py = y + row;
 8001128:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800112c:	b29a      	uxth	r2, r3
 800112e:	89bb      	ldrh	r3, [r7, #12]
 8001130:	4413      	add	r3, r2
 8001132:	83bb      	strh	r3, [r7, #28]
      if(px < OLED_WIDTH && py < OLED_HEIGHT){
 8001134:	8bfb      	ldrh	r3, [r7, #30]
 8001136:	2b9f      	cmp	r3, #159	@ 0x9f
 8001138:	d808      	bhi.n	800114c <OLED_DrawString+0x118>
 800113a:	8bbb      	ldrh	r3, [r7, #28]
 800113c:	2b4f      	cmp	r3, #79	@ 0x4f
 800113e:	d805      	bhi.n	800114c <OLED_DrawString+0x118>
        oled_draw_pixel(px, py, bgcolor);
 8001140:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001142:	8bb9      	ldrh	r1, [r7, #28]
 8001144:	8bfb      	ldrh	r3, [r7, #30]
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff ff4c 	bl	8000fe4 <oled_draw_pixel>
    for(uint8_t row=0; row<8; row++){
 800114c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001150:	3301      	adds	r3, #1
 8001152:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001156:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800115a:	2b07      	cmp	r3, #7
 800115c:	d9e1      	bls.n	8001122 <OLED_DrawString+0xee>
      }
    }
    x += 6;
 800115e:	89fb      	ldrh	r3, [r7, #14]
 8001160:	3306      	adds	r3, #6
 8001162:	81fb      	strh	r3, [r7, #14]
    if(x >= OLED_WIDTH) break;
 8001164:	89fb      	ldrh	r3, [r7, #14]
 8001166:	2b9f      	cmp	r3, #159	@ 0x9f
 8001168:	d807      	bhi.n	800117a <OLED_DrawString+0x146>
  while(*s){
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	f47f af70 	bne.w	8001054 <OLED_DrawString+0x20>
 8001174:	e002      	b.n	800117c <OLED_DrawString+0x148>
  if(y >= OLED_HEIGHT) return;
 8001176:	bf00      	nop
 8001178:	e000      	b.n	800117c <OLED_DrawString+0x148>
    if(x >= OLED_WIDTH) break;
 800117a:	bf00      	nop
  }
}
 800117c:	3728      	adds	r7, #40	@ 0x28
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	08004a44 	.word	0x08004a44

08001188 <OLED_ShowState>:

void OLED_ShowState(SystemState_t st)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af02      	add	r7, sp, #8
 800118e:	4603      	mov	r3, r0
 8001190:	71fb      	strb	r3, [r7, #7]
  OLED_FillScreen(RGB565(0,0,0));
 8001192:	2000      	movs	r0, #0
 8001194:	f7ff fe8c 	bl	8000eb0 <OLED_FillScreen>
  switch(st){
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	2b03      	cmp	r3, #3
 800119c:	d844      	bhi.n	8001228 <OLED_ShowState+0xa0>
 800119e:	a201      	add	r2, pc, #4	@ (adr r2, 80011a4 <OLED_ShowState+0x1c>)
 80011a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011a4:	080011b5 	.word	0x080011b5
 80011a8:	080011db 	.word	0x080011db
 80011ac:	08001201 	.word	0x08001201
 80011b0:	08001215 	.word	0x08001215
    case SYS_ADD_NEW_FINGERPRINT:
      OLED_DrawString(2, 10, "Add New Finger", RGB565(255,165,0), RGB565(0,0,0));
 80011b4:	2300      	movs	r3, #0
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	f64f 5320 	movw	r3, #64800	@ 0xfd20
 80011bc:	4a1c      	ldr	r2, [pc, #112]	@ (8001230 <OLED_ShowState+0xa8>)
 80011be:	210a      	movs	r1, #10
 80011c0:	2002      	movs	r0, #2
 80011c2:	f7ff ff37 	bl	8001034 <OLED_DrawString>
      OLED_DrawString(2, 30, "Place finger...", RGB565(255,255,255), RGB565(0,0,0));
 80011c6:	2300      	movs	r3, #0
 80011c8:	9300      	str	r3, [sp, #0]
 80011ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011ce:	4a19      	ldr	r2, [pc, #100]	@ (8001234 <OLED_ShowState+0xac>)
 80011d0:	211e      	movs	r1, #30
 80011d2:	2002      	movs	r0, #2
 80011d4:	f7ff ff2e 	bl	8001034 <OLED_DrawString>
      break;
 80011d8:	e026      	b.n	8001228 <OLED_ShowState+0xa0>
    case SYS_WAIT_FOR_SCAN:
      OLED_DrawString(2, 10, "Waiting for", RGB565(0,191,255), RGB565(0,0,0));
 80011da:	2300      	movs	r3, #0
 80011dc:	9300      	str	r3, [sp, #0]
 80011de:	f240 53ff 	movw	r3, #1535	@ 0x5ff
 80011e2:	4a15      	ldr	r2, [pc, #84]	@ (8001238 <OLED_ShowState+0xb0>)
 80011e4:	210a      	movs	r1, #10
 80011e6:	2002      	movs	r0, #2
 80011e8:	f7ff ff24 	bl	8001034 <OLED_DrawString>
      OLED_DrawString(2, 30, "Scan fingerprint", RGB565(0,255,0), RGB565(0,0,0));
 80011ec:	2300      	movs	r3, #0
 80011ee:	9300      	str	r3, [sp, #0]
 80011f0:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80011f4:	4a11      	ldr	r2, [pc, #68]	@ (800123c <OLED_ShowState+0xb4>)
 80011f6:	211e      	movs	r1, #30
 80011f8:	2002      	movs	r0, #2
 80011fa:	f7ff ff1b 	bl	8001034 <OLED_DrawString>
      break;
 80011fe:	e013      	b.n	8001228 <OLED_ShowState+0xa0>
    case SYS_SCAN_WRONG:
      OLED_DrawString(2, 10, "Access Denied", RGB565(255,0,0), RGB565(0,0,0));
 8001200:	2300      	movs	r3, #0
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001208:	4a0d      	ldr	r2, [pc, #52]	@ (8001240 <OLED_ShowState+0xb8>)
 800120a:	210a      	movs	r1, #10
 800120c:	2002      	movs	r0, #2
 800120e:	f7ff ff11 	bl	8001034 <OLED_DrawString>
      break;
 8001212:	e009      	b.n	8001228 <OLED_ShowState+0xa0>
    case SYS_SCAN_CORRECT:
      OLED_DrawString(2, 10, "Access Granted", RGB565(0,255,0), RGB565(0,0,0));
 8001214:	2300      	movs	r3, #0
 8001216:	9300      	str	r3, [sp, #0]
 8001218:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800121c:	4a09      	ldr	r2, [pc, #36]	@ (8001244 <OLED_ShowState+0xbc>)
 800121e:	210a      	movs	r1, #10
 8001220:	2002      	movs	r0, #2
 8001222:	f7ff ff07 	bl	8001034 <OLED_DrawString>
      break;
 8001226:	bf00      	nop
  }
}
 8001228:	bf00      	nop
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	080049e4 	.word	0x080049e4
 8001234:	080049f4 	.word	0x080049f4
 8001238:	08004a04 	.word	0x08004a04
 800123c:	08004a10 	.word	0x08004a10
 8001240:	08004a24 	.word	0x08004a24
 8001244:	08004a34 	.word	0x08004a34

08001248 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800124c:	4b1b      	ldr	r3, [pc, #108]	@ (80012bc <MX_SPI1_Init+0x74>)
 800124e:	4a1c      	ldr	r2, [pc, #112]	@ (80012c0 <MX_SPI1_Init+0x78>)
 8001250:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001252:	4b1a      	ldr	r3, [pc, #104]	@ (80012bc <MX_SPI1_Init+0x74>)
 8001254:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001258:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800125a:	4b18      	ldr	r3, [pc, #96]	@ (80012bc <MX_SPI1_Init+0x74>)
 800125c:	2200      	movs	r2, #0
 800125e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001260:	4b16      	ldr	r3, [pc, #88]	@ (80012bc <MX_SPI1_Init+0x74>)
 8001262:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001266:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001268:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <MX_SPI1_Init+0x74>)
 800126a:	2200      	movs	r2, #0
 800126c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800126e:	4b13      	ldr	r3, [pc, #76]	@ (80012bc <MX_SPI1_Init+0x74>)
 8001270:	2200      	movs	r2, #0
 8001272:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001274:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <MX_SPI1_Init+0x74>)
 8001276:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800127a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800127c:	4b0f      	ldr	r3, [pc, #60]	@ (80012bc <MX_SPI1_Init+0x74>)
 800127e:	2200      	movs	r2, #0
 8001280:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001282:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <MX_SPI1_Init+0x74>)
 8001284:	2200      	movs	r2, #0
 8001286:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001288:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <MX_SPI1_Init+0x74>)
 800128a:	2200      	movs	r2, #0
 800128c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800128e:	4b0b      	ldr	r3, [pc, #44]	@ (80012bc <MX_SPI1_Init+0x74>)
 8001290:	2200      	movs	r2, #0
 8001292:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001294:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <MX_SPI1_Init+0x74>)
 8001296:	2207      	movs	r2, #7
 8001298:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800129a:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <MX_SPI1_Init+0x74>)
 800129c:	2200      	movs	r2, #0
 800129e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012a0:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <MX_SPI1_Init+0x74>)
 80012a2:	2208      	movs	r2, #8
 80012a4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012a6:	4805      	ldr	r0, [pc, #20]	@ (80012bc <MX_SPI1_Init+0x74>)
 80012a8:	f002 f976 	bl	8003598 <HAL_SPI_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80012b2:	f7ff fbef 	bl	8000a94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000034 	.word	0x20000034
 80012c0:	40013000 	.word	0x40013000

080012c4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b08a      	sub	sp, #40	@ 0x28
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
 80012da:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a17      	ldr	r2, [pc, #92]	@ (8001340 <HAL_SPI_MspInit+0x7c>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d128      	bne.n	8001338 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012e6:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <HAL_SPI_MspInit+0x80>)
 80012e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012ea:	4a16      	ldr	r2, [pc, #88]	@ (8001344 <HAL_SPI_MspInit+0x80>)
 80012ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80012f2:	4b14      	ldr	r3, [pc, #80]	@ (8001344 <HAL_SPI_MspInit+0x80>)
 80012f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fe:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <HAL_SPI_MspInit+0x80>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	4a10      	ldr	r2, [pc, #64]	@ (8001344 <HAL_SPI_MspInit+0x80>)
 8001304:	f043 0301 	orr.w	r3, r3, #1
 8001308:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800130a:	4b0e      	ldr	r3, [pc, #56]	@ (8001344 <HAL_SPI_MspInit+0x80>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001316:	23f0      	movs	r3, #240	@ 0xf0
 8001318:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131a:	2302      	movs	r3, #2
 800131c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131e:	2300      	movs	r3, #0
 8001320:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001322:	2303      	movs	r3, #3
 8001324:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001326:	2305      	movs	r3, #5
 8001328:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132a:	f107 0314 	add.w	r3, r7, #20
 800132e:	4619      	mov	r1, r3
 8001330:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001334:	f000 fac2 	bl	80018bc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001338:	bf00      	nop
 800133a:	3728      	adds	r7, #40	@ 0x28
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40013000 	.word	0x40013000
 8001344:	40021000 	.word	0x40021000

08001348 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800134e:	4b0f      	ldr	r3, [pc, #60]	@ (800138c <HAL_MspInit+0x44>)
 8001350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001352:	4a0e      	ldr	r2, [pc, #56]	@ (800138c <HAL_MspInit+0x44>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6613      	str	r3, [r2, #96]	@ 0x60
 800135a:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <HAL_MspInit+0x44>)
 800135c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001366:	4b09      	ldr	r3, [pc, #36]	@ (800138c <HAL_MspInit+0x44>)
 8001368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800136a:	4a08      	ldr	r2, [pc, #32]	@ (800138c <HAL_MspInit+0x44>)
 800136c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001370:	6593      	str	r3, [r2, #88]	@ 0x58
 8001372:	4b06      	ldr	r3, [pc, #24]	@ (800138c <HAL_MspInit+0x44>)
 8001374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800137a:	603b      	str	r3, [r7, #0]
 800137c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800137e:	bf00      	nop
 8001380:	370c      	adds	r7, #12
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	40021000 	.word	0x40021000

08001390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <NMI_Handler+0x4>

08001398 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <HardFault_Handler+0x4>

080013a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <MemManage_Handler+0x4>

080013a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <BusFault_Handler+0x4>

080013b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <UsageFault_Handler+0x4>

080013b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr

080013e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013e6:	f000 f93f 	bl	8001668 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
	...

080013f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80013f4:	4b06      	ldr	r3, [pc, #24]	@ (8001410 <SystemInit+0x20>)
 80013f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013fa:	4a05      	ldr	r2, [pc, #20]	@ (8001410 <SystemInit+0x20>)
 80013fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001400:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000ed00 	.word	0xe000ed00

08001414 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001418:	4b22      	ldr	r3, [pc, #136]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 800141a:	4a23      	ldr	r2, [pc, #140]	@ (80014a8 <MX_LPUART1_UART_Init+0x94>)
 800141c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800141e:	4b21      	ldr	r3, [pc, #132]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 8001420:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001424:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001426:	4b1f      	ldr	r3, [pc, #124]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 8001428:	2200      	movs	r2, #0
 800142a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800142c:	4b1d      	ldr	r3, [pc, #116]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 800142e:	2200      	movs	r2, #0
 8001430:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001432:	4b1c      	ldr	r3, [pc, #112]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 8001434:	2200      	movs	r2, #0
 8001436:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001438:	4b1a      	ldr	r3, [pc, #104]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 800143a:	220c      	movs	r2, #12
 800143c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143e:	4b19      	ldr	r3, [pc, #100]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001444:	4b17      	ldr	r3, [pc, #92]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 8001446:	2200      	movs	r2, #0
 8001448:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800144a:	4b16      	ldr	r3, [pc, #88]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 800144c:	2200      	movs	r2, #0
 800144e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001450:	4b14      	ldr	r3, [pc, #80]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 8001452:	2200      	movs	r2, #0
 8001454:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001456:	4b13      	ldr	r3, [pc, #76]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 8001458:	2200      	movs	r2, #0
 800145a:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800145c:	4811      	ldr	r0, [pc, #68]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 800145e:	f002 fc19 	bl	8003c94 <HAL_UART_Init>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001468:	f7ff fb14 	bl	8000a94 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800146c:	2100      	movs	r1, #0
 800146e:	480d      	ldr	r0, [pc, #52]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 8001470:	f003 f9b4 	bl	80047dc <HAL_UARTEx_SetTxFifoThreshold>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800147a:	f7ff fb0b 	bl	8000a94 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800147e:	2100      	movs	r1, #0
 8001480:	4808      	ldr	r0, [pc, #32]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 8001482:	f003 f9e9 	bl	8004858 <HAL_UARTEx_SetRxFifoThreshold>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 800148c:	f7ff fb02 	bl	8000a94 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001490:	4804      	ldr	r0, [pc, #16]	@ (80014a4 <MX_LPUART1_UART_Init+0x90>)
 8001492:	f003 f96a 	bl	800476a <HAL_UARTEx_DisableFifoMode>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 800149c:	f7ff fafa 	bl	8000a94 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000098 	.word	0x20000098
 80014a8:	40008000 	.word	0x40008000

080014ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b0ae      	sub	sp, #184	@ 0xb8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014c4:	f107 0310 	add.w	r3, r7, #16
 80014c8:	2294      	movs	r2, #148	@ 0x94
 80014ca:	2100      	movs	r1, #0
 80014cc:	4618      	mov	r0, r3
 80014ce:	f003 fa4f 	bl	8004970 <memset>
  if(uartHandle->Instance==LPUART1)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a22      	ldr	r2, [pc, #136]	@ (8001560 <HAL_UART_MspInit+0xb4>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d13d      	bne.n	8001558 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80014dc:	2320      	movs	r3, #32
 80014de:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80014e0:	2300      	movs	r3, #0
 80014e2:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014e4:	f107 0310 	add.w	r3, r7, #16
 80014e8:	4618      	mov	r0, r3
 80014ea:	f001 fb3d 	bl	8002b68 <HAL_RCCEx_PeriphCLKConfig>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014f4:	f7ff face 	bl	8000a94 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80014f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001564 <HAL_UART_MspInit+0xb8>)
 80014fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014fc:	4a19      	ldr	r2, [pc, #100]	@ (8001564 <HAL_UART_MspInit+0xb8>)
 80014fe:	f043 0301 	orr.w	r3, r3, #1
 8001502:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001504:	4b17      	ldr	r3, [pc, #92]	@ (8001564 <HAL_UART_MspInit+0xb8>)
 8001506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001510:	4b14      	ldr	r3, [pc, #80]	@ (8001564 <HAL_UART_MspInit+0xb8>)
 8001512:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001514:	4a13      	ldr	r2, [pc, #76]	@ (8001564 <HAL_UART_MspInit+0xb8>)
 8001516:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800151a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800151c:	4b11      	ldr	r3, [pc, #68]	@ (8001564 <HAL_UART_MspInit+0xb8>)
 800151e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001528:	f000 fc36 	bl	8001d98 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800152c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001530:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001534:	2302      	movs	r3, #2
 8001536:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153a:	2300      	movs	r3, #0
 800153c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001540:	2303      	movs	r3, #3
 8001542:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001546:	2308      	movs	r3, #8
 8001548:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800154c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001550:	4619      	mov	r1, r3
 8001552:	4805      	ldr	r0, [pc, #20]	@ (8001568 <HAL_UART_MspInit+0xbc>)
 8001554:	f000 f9b2 	bl	80018bc <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001558:	bf00      	nop
 800155a:	37b8      	adds	r7, #184	@ 0xb8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40008000 	.word	0x40008000
 8001564:	40021000 	.word	0x40021000
 8001568:	48001800 	.word	0x48001800

0800156c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800156c:	480d      	ldr	r0, [pc, #52]	@ (80015a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800156e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001570:	f7ff ff3e 	bl	80013f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001574:	480c      	ldr	r0, [pc, #48]	@ (80015a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001576:	490d      	ldr	r1, [pc, #52]	@ (80015ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001578:	4a0d      	ldr	r2, [pc, #52]	@ (80015b0 <LoopForever+0xe>)
  movs r3, #0
 800157a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800157c:	e002      	b.n	8001584 <LoopCopyDataInit>

0800157e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800157e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001580:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001582:	3304      	adds	r3, #4

08001584 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001584:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001586:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001588:	d3f9      	bcc.n	800157e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800158a:	4a0a      	ldr	r2, [pc, #40]	@ (80015b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800158c:	4c0a      	ldr	r4, [pc, #40]	@ (80015b8 <LoopForever+0x16>)
  movs r3, #0
 800158e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001590:	e001      	b.n	8001596 <LoopFillZerobss>

08001592 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001592:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001594:	3204      	adds	r2, #4

08001596 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001596:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001598:	d3fb      	bcc.n	8001592 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800159a:	f003 f9f1 	bl	8004980 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800159e:	f7ff f9f5 	bl	800098c <main>

080015a2 <LoopForever>:

LoopForever:
  b LoopForever
 80015a2:	e7fe      	b.n	80015a2 <LoopForever>
  ldr   r0, =_estack
 80015a4:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80015a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015ac:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80015b0:	08004ca0 	.word	0x08004ca0
  ldr r2, =_sbss
 80015b4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80015b8:	20000130 	.word	0x20000130

080015bc <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015bc:	e7fe      	b.n	80015bc <ADC1_IRQHandler>

080015be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b082      	sub	sp, #8
 80015c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015c4:	2300      	movs	r3, #0
 80015c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015c8:	2003      	movs	r0, #3
 80015ca:	f000 f943 	bl	8001854 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015ce:	2000      	movs	r0, #0
 80015d0:	f000 f80e 	bl	80015f0 <HAL_InitTick>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d002      	beq.n	80015e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	71fb      	strb	r3, [r7, #7]
 80015de:	e001      	b.n	80015e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015e0:	f7ff feb2 	bl	8001348 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015e4:	79fb      	ldrb	r3, [r7, #7]
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
	...

080015f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b084      	sub	sp, #16
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015f8:	2300      	movs	r3, #0
 80015fa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80015fc:	4b17      	ldr	r3, [pc, #92]	@ (800165c <HAL_InitTick+0x6c>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d023      	beq.n	800164c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001604:	4b16      	ldr	r3, [pc, #88]	@ (8001660 <HAL_InitTick+0x70>)
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	4b14      	ldr	r3, [pc, #80]	@ (800165c <HAL_InitTick+0x6c>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	4619      	mov	r1, r3
 800160e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001612:	fbb3 f3f1 	udiv	r3, r3, r1
 8001616:	fbb2 f3f3 	udiv	r3, r2, r3
 800161a:	4618      	mov	r0, r3
 800161c:	f000 f941 	bl	80018a2 <HAL_SYSTICK_Config>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d10f      	bne.n	8001646 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2b0f      	cmp	r3, #15
 800162a:	d809      	bhi.n	8001640 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800162c:	2200      	movs	r2, #0
 800162e:	6879      	ldr	r1, [r7, #4]
 8001630:	f04f 30ff 	mov.w	r0, #4294967295
 8001634:	f000 f919 	bl	800186a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001638:	4a0a      	ldr	r2, [pc, #40]	@ (8001664 <HAL_InitTick+0x74>)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6013      	str	r3, [r2, #0]
 800163e:	e007      	b.n	8001650 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	73fb      	strb	r3, [r7, #15]
 8001644:	e004      	b.n	8001650 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	73fb      	strb	r3, [r7, #15]
 800164a:	e001      	b.n	8001650 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001650:	7bfb      	ldrb	r3, [r7, #15]
}
 8001652:	4618      	mov	r0, r3
 8001654:	3710      	adds	r7, #16
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	2000000c 	.word	0x2000000c
 8001660:	20000004 	.word	0x20000004
 8001664:	20000008 	.word	0x20000008

08001668 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800166c:	4b06      	ldr	r3, [pc, #24]	@ (8001688 <HAL_IncTick+0x20>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	4b06      	ldr	r3, [pc, #24]	@ (800168c <HAL_IncTick+0x24>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4413      	add	r3, r2
 8001678:	4a04      	ldr	r2, [pc, #16]	@ (800168c <HAL_IncTick+0x24>)
 800167a:	6013      	str	r3, [r2, #0]
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	2000000c 	.word	0x2000000c
 800168c:	2000012c 	.word	0x2000012c

08001690 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  return uwTick;
 8001694:	4b03      	ldr	r3, [pc, #12]	@ (80016a4 <HAL_GetTick+0x14>)
 8001696:	681b      	ldr	r3, [r3, #0]
}
 8001698:	4618      	mov	r0, r3
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	2000012c 	.word	0x2000012c

080016a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016b0:	f7ff ffee 	bl	8001690 <HAL_GetTick>
 80016b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016c0:	d005      	beq.n	80016ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80016c2:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <HAL_Delay+0x44>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	461a      	mov	r2, r3
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4413      	add	r3, r2
 80016cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016ce:	bf00      	nop
 80016d0:	f7ff ffde 	bl	8001690 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d8f7      	bhi.n	80016d0 <HAL_Delay+0x28>
  {
  }
}
 80016e0:	bf00      	nop
 80016e2:	bf00      	nop
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	2000000c 	.word	0x2000000c

080016f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f003 0307 	and.w	r3, r3, #7
 80016fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001700:	4b0c      	ldr	r3, [pc, #48]	@ (8001734 <__NVIC_SetPriorityGrouping+0x44>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001706:	68ba      	ldr	r2, [r7, #8]
 8001708:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800170c:	4013      	ands	r3, r2
 800170e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001718:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800171c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001722:	4a04      	ldr	r2, [pc, #16]	@ (8001734 <__NVIC_SetPriorityGrouping+0x44>)
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	60d3      	str	r3, [r2, #12]
}
 8001728:	bf00      	nop
 800172a:	3714      	adds	r7, #20
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800173c:	4b04      	ldr	r3, [pc, #16]	@ (8001750 <__NVIC_GetPriorityGrouping+0x18>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	0a1b      	lsrs	r3, r3, #8
 8001742:	f003 0307 	and.w	r3, r3, #7
}
 8001746:	4618      	mov	r0, r3
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	6039      	str	r1, [r7, #0]
 800175e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001764:	2b00      	cmp	r3, #0
 8001766:	db0a      	blt.n	800177e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	b2da      	uxtb	r2, r3
 800176c:	490c      	ldr	r1, [pc, #48]	@ (80017a0 <__NVIC_SetPriority+0x4c>)
 800176e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001772:	0112      	lsls	r2, r2, #4
 8001774:	b2d2      	uxtb	r2, r2
 8001776:	440b      	add	r3, r1
 8001778:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800177c:	e00a      	b.n	8001794 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	b2da      	uxtb	r2, r3
 8001782:	4908      	ldr	r1, [pc, #32]	@ (80017a4 <__NVIC_SetPriority+0x50>)
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	f003 030f 	and.w	r3, r3, #15
 800178a:	3b04      	subs	r3, #4
 800178c:	0112      	lsls	r2, r2, #4
 800178e:	b2d2      	uxtb	r2, r2
 8001790:	440b      	add	r3, r1
 8001792:	761a      	strb	r2, [r3, #24]
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr
 80017a0:	e000e100 	.word	0xe000e100
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b089      	sub	sp, #36	@ 0x24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	f1c3 0307 	rsb	r3, r3, #7
 80017c2:	2b04      	cmp	r3, #4
 80017c4:	bf28      	it	cs
 80017c6:	2304      	movcs	r3, #4
 80017c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	3304      	adds	r3, #4
 80017ce:	2b06      	cmp	r3, #6
 80017d0:	d902      	bls.n	80017d8 <NVIC_EncodePriority+0x30>
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	3b03      	subs	r3, #3
 80017d6:	e000      	b.n	80017da <NVIC_EncodePriority+0x32>
 80017d8:	2300      	movs	r3, #0
 80017da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017dc:	f04f 32ff 	mov.w	r2, #4294967295
 80017e0:	69bb      	ldr	r3, [r7, #24]
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	43da      	mvns	r2, r3
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	401a      	ands	r2, r3
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017f0:	f04f 31ff 	mov.w	r1, #4294967295
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	fa01 f303 	lsl.w	r3, r1, r3
 80017fa:	43d9      	mvns	r1, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001800:	4313      	orrs	r3, r2
         );
}
 8001802:	4618      	mov	r0, r3
 8001804:	3724      	adds	r7, #36	@ 0x24
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
	...

08001810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	3b01      	subs	r3, #1
 800181c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001820:	d301      	bcc.n	8001826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001822:	2301      	movs	r3, #1
 8001824:	e00f      	b.n	8001846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001826:	4a0a      	ldr	r2, [pc, #40]	@ (8001850 <SysTick_Config+0x40>)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3b01      	subs	r3, #1
 800182c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800182e:	210f      	movs	r1, #15
 8001830:	f04f 30ff 	mov.w	r0, #4294967295
 8001834:	f7ff ff8e 	bl	8001754 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001838:	4b05      	ldr	r3, [pc, #20]	@ (8001850 <SysTick_Config+0x40>)
 800183a:	2200      	movs	r2, #0
 800183c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800183e:	4b04      	ldr	r3, [pc, #16]	@ (8001850 <SysTick_Config+0x40>)
 8001840:	2207      	movs	r2, #7
 8001842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	e000e010 	.word	0xe000e010

08001854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f7ff ff47 	bl	80016f0 <__NVIC_SetPriorityGrouping>
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b086      	sub	sp, #24
 800186e:	af00      	add	r7, sp, #0
 8001870:	4603      	mov	r3, r0
 8001872:	60b9      	str	r1, [r7, #8]
 8001874:	607a      	str	r2, [r7, #4]
 8001876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800187c:	f7ff ff5c 	bl	8001738 <__NVIC_GetPriorityGrouping>
 8001880:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	68b9      	ldr	r1, [r7, #8]
 8001886:	6978      	ldr	r0, [r7, #20]
 8001888:	f7ff ff8e 	bl	80017a8 <NVIC_EncodePriority>
 800188c:	4602      	mov	r2, r0
 800188e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001892:	4611      	mov	r1, r2
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ff5d 	bl	8001754 <__NVIC_SetPriority>
}
 800189a:	bf00      	nop
 800189c:	3718      	adds	r7, #24
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b082      	sub	sp, #8
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f7ff ffb0 	bl	8001810 <SysTick_Config>
 80018b0:	4603      	mov	r3, r0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
	...

080018bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018bc:	b480      	push	{r7}
 80018be:	b087      	sub	sp, #28
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018c6:	2300      	movs	r3, #0
 80018c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018ca:	e166      	b.n	8001b9a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	2101      	movs	r1, #1
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	fa01 f303 	lsl.w	r3, r1, r3
 80018d8:	4013      	ands	r3, r2
 80018da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f000 8158 	beq.w	8001b94 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 0303 	and.w	r3, r3, #3
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d005      	beq.n	80018fc <HAL_GPIO_Init+0x40>
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f003 0303 	and.w	r3, r3, #3
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d130      	bne.n	800195e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	005b      	lsls	r3, r3, #1
 8001906:	2203      	movs	r2, #3
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	43db      	mvns	r3, r3
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	4013      	ands	r3, r2
 8001912:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	68da      	ldr	r2, [r3, #12]
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	4313      	orrs	r3, r2
 8001924:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001932:	2201      	movs	r2, #1
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	fa02 f303 	lsl.w	r3, r2, r3
 800193a:	43db      	mvns	r3, r3
 800193c:	693a      	ldr	r2, [r7, #16]
 800193e:	4013      	ands	r3, r2
 8001940:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	091b      	lsrs	r3, r3, #4
 8001948:	f003 0201 	and.w	r2, r3, #1
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	fa02 f303 	lsl.w	r3, r2, r3
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	4313      	orrs	r3, r2
 8001956:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f003 0303 	and.w	r3, r3, #3
 8001966:	2b03      	cmp	r3, #3
 8001968:	d017      	beq.n	800199a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	2203      	movs	r2, #3
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	43db      	mvns	r3, r3
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	4013      	ands	r3, r2
 8001980:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	689a      	ldr	r2, [r3, #8]
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	4313      	orrs	r3, r2
 8001992:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f003 0303 	and.w	r3, r3, #3
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d123      	bne.n	80019ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	08da      	lsrs	r2, r3, #3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	3208      	adds	r2, #8
 80019ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	220f      	movs	r2, #15
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	43db      	mvns	r3, r3
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	4013      	ands	r3, r2
 80019c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	691a      	ldr	r2, [r3, #16]
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	f003 0307 	and.w	r3, r3, #7
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	fa02 f303 	lsl.w	r3, r2, r3
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	4313      	orrs	r3, r2
 80019de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	08da      	lsrs	r2, r3, #3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3208      	adds	r2, #8
 80019e8:	6939      	ldr	r1, [r7, #16]
 80019ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	2203      	movs	r2, #3
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	43db      	mvns	r3, r3
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	4013      	ands	r3, r2
 8001a04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f003 0203 	and.w	r2, r3, #3
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	f000 80b2 	beq.w	8001b94 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a30:	4b61      	ldr	r3, [pc, #388]	@ (8001bb8 <HAL_GPIO_Init+0x2fc>)
 8001a32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a34:	4a60      	ldr	r2, [pc, #384]	@ (8001bb8 <HAL_GPIO_Init+0x2fc>)
 8001a36:	f043 0301 	orr.w	r3, r3, #1
 8001a3a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a3c:	4b5e      	ldr	r3, [pc, #376]	@ (8001bb8 <HAL_GPIO_Init+0x2fc>)
 8001a3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a40:	f003 0301 	and.w	r3, r3, #1
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a48:	4a5c      	ldr	r2, [pc, #368]	@ (8001bbc <HAL_GPIO_Init+0x300>)
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	089b      	lsrs	r3, r3, #2
 8001a4e:	3302      	adds	r3, #2
 8001a50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	f003 0303 	and.w	r3, r3, #3
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	220f      	movs	r2, #15
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	43db      	mvns	r3, r3
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a72:	d02b      	beq.n	8001acc <HAL_GPIO_Init+0x210>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	4a52      	ldr	r2, [pc, #328]	@ (8001bc0 <HAL_GPIO_Init+0x304>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d025      	beq.n	8001ac8 <HAL_GPIO_Init+0x20c>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	4a51      	ldr	r2, [pc, #324]	@ (8001bc4 <HAL_GPIO_Init+0x308>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d01f      	beq.n	8001ac4 <HAL_GPIO_Init+0x208>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4a50      	ldr	r2, [pc, #320]	@ (8001bc8 <HAL_GPIO_Init+0x30c>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d019      	beq.n	8001ac0 <HAL_GPIO_Init+0x204>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4a4f      	ldr	r2, [pc, #316]	@ (8001bcc <HAL_GPIO_Init+0x310>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d013      	beq.n	8001abc <HAL_GPIO_Init+0x200>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	4a4e      	ldr	r2, [pc, #312]	@ (8001bd0 <HAL_GPIO_Init+0x314>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d00d      	beq.n	8001ab8 <HAL_GPIO_Init+0x1fc>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	4a4d      	ldr	r2, [pc, #308]	@ (8001bd4 <HAL_GPIO_Init+0x318>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d007      	beq.n	8001ab4 <HAL_GPIO_Init+0x1f8>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	4a4c      	ldr	r2, [pc, #304]	@ (8001bd8 <HAL_GPIO_Init+0x31c>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d101      	bne.n	8001ab0 <HAL_GPIO_Init+0x1f4>
 8001aac:	2307      	movs	r3, #7
 8001aae:	e00e      	b.n	8001ace <HAL_GPIO_Init+0x212>
 8001ab0:	2308      	movs	r3, #8
 8001ab2:	e00c      	b.n	8001ace <HAL_GPIO_Init+0x212>
 8001ab4:	2306      	movs	r3, #6
 8001ab6:	e00a      	b.n	8001ace <HAL_GPIO_Init+0x212>
 8001ab8:	2305      	movs	r3, #5
 8001aba:	e008      	b.n	8001ace <HAL_GPIO_Init+0x212>
 8001abc:	2304      	movs	r3, #4
 8001abe:	e006      	b.n	8001ace <HAL_GPIO_Init+0x212>
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	e004      	b.n	8001ace <HAL_GPIO_Init+0x212>
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	e002      	b.n	8001ace <HAL_GPIO_Init+0x212>
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e000      	b.n	8001ace <HAL_GPIO_Init+0x212>
 8001acc:	2300      	movs	r3, #0
 8001ace:	697a      	ldr	r2, [r7, #20]
 8001ad0:	f002 0203 	and.w	r2, r2, #3
 8001ad4:	0092      	lsls	r2, r2, #2
 8001ad6:	4093      	lsls	r3, r2
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ade:	4937      	ldr	r1, [pc, #220]	@ (8001bbc <HAL_GPIO_Init+0x300>)
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	089b      	lsrs	r3, r3, #2
 8001ae4:	3302      	adds	r3, #2
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001aec:	4b3b      	ldr	r3, [pc, #236]	@ (8001bdc <HAL_GPIO_Init+0x320>)
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	43db      	mvns	r3, r3
 8001af6:	693a      	ldr	r2, [r7, #16]
 8001af8:	4013      	ands	r3, r2
 8001afa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d003      	beq.n	8001b10 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001b08:	693a      	ldr	r2, [r7, #16]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b10:	4a32      	ldr	r2, [pc, #200]	@ (8001bdc <HAL_GPIO_Init+0x320>)
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b16:	4b31      	ldr	r3, [pc, #196]	@ (8001bdc <HAL_GPIO_Init+0x320>)
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	4013      	ands	r3, r2
 8001b24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d003      	beq.n	8001b3a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b3a:	4a28      	ldr	r2, [pc, #160]	@ (8001bdc <HAL_GPIO_Init+0x320>)
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b40:	4b26      	ldr	r3, [pc, #152]	@ (8001bdc <HAL_GPIO_Init+0x320>)
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d003      	beq.n	8001b64 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b64:	4a1d      	ldr	r2, [pc, #116]	@ (8001bdc <HAL_GPIO_Init+0x320>)
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bdc <HAL_GPIO_Init+0x320>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	43db      	mvns	r3, r3
 8001b74:	693a      	ldr	r2, [r7, #16]
 8001b76:	4013      	ands	r3, r2
 8001b78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d003      	beq.n	8001b8e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b8e:	4a13      	ldr	r2, [pc, #76]	@ (8001bdc <HAL_GPIO_Init+0x320>)
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	3301      	adds	r3, #1
 8001b98:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	f47f ae91 	bne.w	80018cc <HAL_GPIO_Init+0x10>
  }
}
 8001baa:	bf00      	nop
 8001bac:	bf00      	nop
 8001bae:	371c      	adds	r7, #28
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	40010000 	.word	0x40010000
 8001bc0:	48000400 	.word	0x48000400
 8001bc4:	48000800 	.word	0x48000800
 8001bc8:	48000c00 	.word	0x48000c00
 8001bcc:	48001000 	.word	0x48001000
 8001bd0:	48001400 	.word	0x48001400
 8001bd4:	48001800 	.word	0x48001800
 8001bd8:	48001c00 	.word	0x48001c00
 8001bdc:	40010400 	.word	0x40010400

08001be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	460b      	mov	r3, r1
 8001bea:	807b      	strh	r3, [r7, #2]
 8001bec:	4613      	mov	r3, r2
 8001bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bf0:	787b      	ldrb	r3, [r7, #1]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d003      	beq.n	8001bfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001bf6:	887a      	ldrh	r2, [r7, #2]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001bfc:	e002      	b.n	8001c04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bfe:	887a      	ldrh	r2, [r7, #2]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c14:	4b0d      	ldr	r3, [pc, #52]	@ (8001c4c <HAL_PWREx_GetVoltageRange+0x3c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c20:	d102      	bne.n	8001c28 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001c22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c26:	e00b      	b.n	8001c40 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001c28:	4b08      	ldr	r3, [pc, #32]	@ (8001c4c <HAL_PWREx_GetVoltageRange+0x3c>)
 8001c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c36:	d102      	bne.n	8001c3e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001c38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c3c:	e000      	b.n	8001c40 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001c3e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	40007000 	.word	0x40007000

08001c50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d141      	bne.n	8001ce2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c5e:	4b4b      	ldr	r3, [pc, #300]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c6a:	d131      	bne.n	8001cd0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c6c:	4b47      	ldr	r3, [pc, #284]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c72:	4a46      	ldr	r2, [pc, #280]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c7c:	4b43      	ldr	r3, [pc, #268]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c84:	4a41      	ldr	r2, [pc, #260]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c8a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001c8c:	4b40      	ldr	r3, [pc, #256]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2232      	movs	r2, #50	@ 0x32
 8001c92:	fb02 f303 	mul.w	r3, r2, r3
 8001c96:	4a3f      	ldr	r2, [pc, #252]	@ (8001d94 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001c98:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9c:	0c9b      	lsrs	r3, r3, #18
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ca2:	e002      	b.n	8001caa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001caa:	4b38      	ldr	r3, [pc, #224]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cac:	695b      	ldr	r3, [r3, #20]
 8001cae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cb6:	d102      	bne.n	8001cbe <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d1f2      	bne.n	8001ca4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001cbe:	4b33      	ldr	r3, [pc, #204]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cc0:	695b      	ldr	r3, [r3, #20]
 8001cc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cca:	d158      	bne.n	8001d7e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e057      	b.n	8001d80 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001cd0:	4b2e      	ldr	r3, [pc, #184]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cd6:	4a2d      	ldr	r2, [pc, #180]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001cdc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001ce0:	e04d      	b.n	8001d7e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ce8:	d141      	bne.n	8001d6e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cea:	4b28      	ldr	r3, [pc, #160]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001cf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cf6:	d131      	bne.n	8001d5c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001cf8:	4b24      	ldr	r3, [pc, #144]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cfe:	4a23      	ldr	r2, [pc, #140]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d08:	4b20      	ldr	r3, [pc, #128]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d10:	4a1e      	ldr	r2, [pc, #120]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d16:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001d18:	4b1d      	ldr	r3, [pc, #116]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2232      	movs	r2, #50	@ 0x32
 8001d1e:	fb02 f303 	mul.w	r3, r2, r3
 8001d22:	4a1c      	ldr	r2, [pc, #112]	@ (8001d94 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001d24:	fba2 2303 	umull	r2, r3, r2, r3
 8001d28:	0c9b      	lsrs	r3, r3, #18
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d2e:	e002      	b.n	8001d36 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	3b01      	subs	r3, #1
 8001d34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d36:	4b15      	ldr	r3, [pc, #84]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d42:	d102      	bne.n	8001d4a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1f2      	bne.n	8001d30 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d4a:	4b10      	ldr	r3, [pc, #64]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d4c:	695b      	ldr	r3, [r3, #20]
 8001d4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d56:	d112      	bne.n	8001d7e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e011      	b.n	8001d80 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d62:	4a0a      	ldr	r2, [pc, #40]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001d6c:	e007      	b.n	8001d7e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d6e:	4b07      	ldr	r3, [pc, #28]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d76:	4a05      	ldr	r2, [pc, #20]	@ (8001d8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d78:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d7c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001d7e:	2300      	movs	r3, #0
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3714      	adds	r7, #20
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	40007000 	.word	0x40007000
 8001d90:	20000004 	.word	0x20000004
 8001d94:	431bde83 	.word	0x431bde83

08001d98 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001d9c:	4b05      	ldr	r3, [pc, #20]	@ (8001db4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	4a04      	ldr	r2, [pc, #16]	@ (8001db4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001da2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001da6:	6053      	str	r3, [r2, #4]
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	40007000 	.word	0x40007000

08001db8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b088      	sub	sp, #32
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d102      	bne.n	8001dcc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	f000 bc08 	b.w	80025dc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dcc:	4b96      	ldr	r3, [pc, #600]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f003 030c 	and.w	r3, r3, #12
 8001dd4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dd6:	4b94      	ldr	r3, [pc, #592]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	f003 0303 	and.w	r3, r3, #3
 8001dde:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0310 	and.w	r3, r3, #16
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f000 80e4 	beq.w	8001fb6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d007      	beq.n	8001e04 <HAL_RCC_OscConfig+0x4c>
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	2b0c      	cmp	r3, #12
 8001df8:	f040 808b 	bne.w	8001f12 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	f040 8087 	bne.w	8001f12 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e04:	4b88      	ldr	r3, [pc, #544]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0302 	and.w	r3, r3, #2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d005      	beq.n	8001e1c <HAL_RCC_OscConfig+0x64>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d101      	bne.n	8001e1c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e3df      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6a1a      	ldr	r2, [r3, #32]
 8001e20:	4b81      	ldr	r3, [pc, #516]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0308 	and.w	r3, r3, #8
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d004      	beq.n	8001e36 <HAL_RCC_OscConfig+0x7e>
 8001e2c:	4b7e      	ldr	r3, [pc, #504]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e34:	e005      	b.n	8001e42 <HAL_RCC_OscConfig+0x8a>
 8001e36:	4b7c      	ldr	r3, [pc, #496]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e3c:	091b      	lsrs	r3, r3, #4
 8001e3e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d223      	bcs.n	8001e8e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a1b      	ldr	r3, [r3, #32]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f000 fdcc 	bl	80029e8 <RCC_SetFlashLatencyFromMSIRange>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e3c0      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e5a:	4b73      	ldr	r3, [pc, #460]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a72      	ldr	r2, [pc, #456]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001e60:	f043 0308 	orr.w	r3, r3, #8
 8001e64:	6013      	str	r3, [r2, #0]
 8001e66:	4b70      	ldr	r3, [pc, #448]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a1b      	ldr	r3, [r3, #32]
 8001e72:	496d      	ldr	r1, [pc, #436]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e78:	4b6b      	ldr	r3, [pc, #428]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	69db      	ldr	r3, [r3, #28]
 8001e84:	021b      	lsls	r3, r3, #8
 8001e86:	4968      	ldr	r1, [pc, #416]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	604b      	str	r3, [r1, #4]
 8001e8c:	e025      	b.n	8001eda <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e8e:	4b66      	ldr	r3, [pc, #408]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a65      	ldr	r2, [pc, #404]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001e94:	f043 0308 	orr.w	r3, r3, #8
 8001e98:	6013      	str	r3, [r2, #0]
 8001e9a:	4b63      	ldr	r3, [pc, #396]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a1b      	ldr	r3, [r3, #32]
 8001ea6:	4960      	ldr	r1, [pc, #384]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001eac:	4b5e      	ldr	r3, [pc, #376]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	69db      	ldr	r3, [r3, #28]
 8001eb8:	021b      	lsls	r3, r3, #8
 8001eba:	495b      	ldr	r1, [pc, #364]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d109      	bne.n	8001eda <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6a1b      	ldr	r3, [r3, #32]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f000 fd8c 	bl	80029e8 <RCC_SetFlashLatencyFromMSIRange>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e380      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001eda:	f000 fcc1 	bl	8002860 <HAL_RCC_GetSysClockFreq>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	4b51      	ldr	r3, [pc, #324]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	091b      	lsrs	r3, r3, #4
 8001ee6:	f003 030f 	and.w	r3, r3, #15
 8001eea:	4950      	ldr	r1, [pc, #320]	@ (800202c <HAL_RCC_OscConfig+0x274>)
 8001eec:	5ccb      	ldrb	r3, [r1, r3]
 8001eee:	f003 031f 	and.w	r3, r3, #31
 8001ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ef6:	4a4e      	ldr	r2, [pc, #312]	@ (8002030 <HAL_RCC_OscConfig+0x278>)
 8001ef8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001efa:	4b4e      	ldr	r3, [pc, #312]	@ (8002034 <HAL_RCC_OscConfig+0x27c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff fb76 	bl	80015f0 <HAL_InitTick>
 8001f04:	4603      	mov	r3, r0
 8001f06:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001f08:	7bfb      	ldrb	r3, [r7, #15]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d052      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001f0e:	7bfb      	ldrb	r3, [r7, #15]
 8001f10:	e364      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	699b      	ldr	r3, [r3, #24]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d032      	beq.n	8001f80 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f1a:	4b43      	ldr	r3, [pc, #268]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a42      	ldr	r2, [pc, #264]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001f20:	f043 0301 	orr.w	r3, r3, #1
 8001f24:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f26:	f7ff fbb3 	bl	8001690 <HAL_GetTick>
 8001f2a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f2e:	f7ff fbaf 	bl	8001690 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e34d      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f40:	4b39      	ldr	r3, [pc, #228]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d0f0      	beq.n	8001f2e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f4c:	4b36      	ldr	r3, [pc, #216]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a35      	ldr	r2, [pc, #212]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001f52:	f043 0308 	orr.w	r3, r3, #8
 8001f56:	6013      	str	r3, [r2, #0]
 8001f58:	4b33      	ldr	r3, [pc, #204]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a1b      	ldr	r3, [r3, #32]
 8001f64:	4930      	ldr	r1, [pc, #192]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001f66:	4313      	orrs	r3, r2
 8001f68:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	69db      	ldr	r3, [r3, #28]
 8001f76:	021b      	lsls	r3, r3, #8
 8001f78:	492b      	ldr	r1, [pc, #172]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	604b      	str	r3, [r1, #4]
 8001f7e:	e01a      	b.n	8001fb6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f80:	4b29      	ldr	r3, [pc, #164]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a28      	ldr	r2, [pc, #160]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001f86:	f023 0301 	bic.w	r3, r3, #1
 8001f8a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f8c:	f7ff fb80 	bl	8001690 <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f94:	f7ff fb7c 	bl	8001690 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e31a      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001fa6:	4b20      	ldr	r3, [pc, #128]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1f0      	bne.n	8001f94 <HAL_RCC_OscConfig+0x1dc>
 8001fb2:	e000      	b.n	8001fb6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fb4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d073      	beq.n	80020aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	2b08      	cmp	r3, #8
 8001fc6:	d005      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x21c>
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	2b0c      	cmp	r3, #12
 8001fcc:	d10e      	bne.n	8001fec <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	2b03      	cmp	r3, #3
 8001fd2:	d10b      	bne.n	8001fec <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fd4:	4b14      	ldr	r3, [pc, #80]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d063      	beq.n	80020a8 <HAL_RCC_OscConfig+0x2f0>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d15f      	bne.n	80020a8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e2f7      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ff4:	d106      	bne.n	8002004 <HAL_RCC_OscConfig+0x24c>
 8001ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a0b      	ldr	r2, [pc, #44]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8001ffc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002000:	6013      	str	r3, [r2, #0]
 8002002:	e025      	b.n	8002050 <HAL_RCC_OscConfig+0x298>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800200c:	d114      	bne.n	8002038 <HAL_RCC_OscConfig+0x280>
 800200e:	4b06      	ldr	r3, [pc, #24]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a05      	ldr	r2, [pc, #20]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8002014:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002018:	6013      	str	r3, [r2, #0]
 800201a:	4b03      	ldr	r3, [pc, #12]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a02      	ldr	r2, [pc, #8]	@ (8002028 <HAL_RCC_OscConfig+0x270>)
 8002020:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002024:	6013      	str	r3, [r2, #0]
 8002026:	e013      	b.n	8002050 <HAL_RCC_OscConfig+0x298>
 8002028:	40021000 	.word	0x40021000
 800202c:	08004c20 	.word	0x08004c20
 8002030:	20000004 	.word	0x20000004
 8002034:	20000008 	.word	0x20000008
 8002038:	4ba0      	ldr	r3, [pc, #640]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a9f      	ldr	r2, [pc, #636]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 800203e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002042:	6013      	str	r3, [r2, #0]
 8002044:	4b9d      	ldr	r3, [pc, #628]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a9c      	ldr	r2, [pc, #624]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 800204a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800204e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d013      	beq.n	8002080 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002058:	f7ff fb1a 	bl	8001690 <HAL_GetTick>
 800205c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800205e:	e008      	b.n	8002072 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002060:	f7ff fb16 	bl	8001690 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	2b64      	cmp	r3, #100	@ 0x64
 800206c:	d901      	bls.n	8002072 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e2b4      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002072:	4b92      	ldr	r3, [pc, #584]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d0f0      	beq.n	8002060 <HAL_RCC_OscConfig+0x2a8>
 800207e:	e014      	b.n	80020aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002080:	f7ff fb06 	bl	8001690 <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002086:	e008      	b.n	800209a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002088:	f7ff fb02 	bl	8001690 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b64      	cmp	r3, #100	@ 0x64
 8002094:	d901      	bls.n	800209a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e2a0      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800209a:	4b88      	ldr	r3, [pc, #544]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d1f0      	bne.n	8002088 <HAL_RCC_OscConfig+0x2d0>
 80020a6:	e000      	b.n	80020aa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d060      	beq.n	8002178 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	2b04      	cmp	r3, #4
 80020ba:	d005      	beq.n	80020c8 <HAL_RCC_OscConfig+0x310>
 80020bc:	69bb      	ldr	r3, [r7, #24]
 80020be:	2b0c      	cmp	r3, #12
 80020c0:	d119      	bne.n	80020f6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d116      	bne.n	80020f6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020c8:	4b7c      	ldr	r3, [pc, #496]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d005      	beq.n	80020e0 <HAL_RCC_OscConfig+0x328>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d101      	bne.n	80020e0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e27d      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020e0:	4b76      	ldr	r3, [pc, #472]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	691b      	ldr	r3, [r3, #16]
 80020ec:	061b      	lsls	r3, r3, #24
 80020ee:	4973      	ldr	r1, [pc, #460]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 80020f0:	4313      	orrs	r3, r2
 80020f2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020f4:	e040      	b.n	8002178 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d023      	beq.n	8002146 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020fe:	4b6f      	ldr	r3, [pc, #444]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a6e      	ldr	r2, [pc, #440]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 8002104:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002108:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210a:	f7ff fac1 	bl	8001690 <HAL_GetTick>
 800210e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002110:	e008      	b.n	8002124 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002112:	f7ff fabd 	bl	8001690 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d901      	bls.n	8002124 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e25b      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002124:	4b65      	ldr	r3, [pc, #404]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800212c:	2b00      	cmp	r3, #0
 800212e:	d0f0      	beq.n	8002112 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002130:	4b62      	ldr	r3, [pc, #392]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	691b      	ldr	r3, [r3, #16]
 800213c:	061b      	lsls	r3, r3, #24
 800213e:	495f      	ldr	r1, [pc, #380]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 8002140:	4313      	orrs	r3, r2
 8002142:	604b      	str	r3, [r1, #4]
 8002144:	e018      	b.n	8002178 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002146:	4b5d      	ldr	r3, [pc, #372]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a5c      	ldr	r2, [pc, #368]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 800214c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002150:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002152:	f7ff fa9d 	bl	8001690 <HAL_GetTick>
 8002156:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002158:	e008      	b.n	800216c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800215a:	f7ff fa99 	bl	8001690 <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	2b02      	cmp	r3, #2
 8002166:	d901      	bls.n	800216c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002168:	2303      	movs	r3, #3
 800216a:	e237      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800216c:	4b53      	ldr	r3, [pc, #332]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1f0      	bne.n	800215a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0308 	and.w	r3, r3, #8
 8002180:	2b00      	cmp	r3, #0
 8002182:	d03c      	beq.n	80021fe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	695b      	ldr	r3, [r3, #20]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d01c      	beq.n	80021c6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800218c:	4b4b      	ldr	r3, [pc, #300]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 800218e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002192:	4a4a      	ldr	r2, [pc, #296]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 8002194:	f043 0301 	orr.w	r3, r3, #1
 8002198:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800219c:	f7ff fa78 	bl	8001690 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021a4:	f7ff fa74 	bl	8001690 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e212      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021b6:	4b41      	ldr	r3, [pc, #260]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 80021b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021bc:	f003 0302 	and.w	r3, r3, #2
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d0ef      	beq.n	80021a4 <HAL_RCC_OscConfig+0x3ec>
 80021c4:	e01b      	b.n	80021fe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021c6:	4b3d      	ldr	r3, [pc, #244]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 80021c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021cc:	4a3b      	ldr	r2, [pc, #236]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 80021ce:	f023 0301 	bic.w	r3, r3, #1
 80021d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021d6:	f7ff fa5b 	bl	8001690 <HAL_GetTick>
 80021da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021dc:	e008      	b.n	80021f0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021de:	f7ff fa57 	bl	8001690 <HAL_GetTick>
 80021e2:	4602      	mov	r2, r0
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e1f5      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021f0:	4b32      	ldr	r3, [pc, #200]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 80021f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1ef      	bne.n	80021de <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0304 	and.w	r3, r3, #4
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 80a6 	beq.w	8002358 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800220c:	2300      	movs	r3, #0
 800220e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002210:	4b2a      	ldr	r3, [pc, #168]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 8002212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002214:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d10d      	bne.n	8002238 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800221c:	4b27      	ldr	r3, [pc, #156]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 800221e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002220:	4a26      	ldr	r2, [pc, #152]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 8002222:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002226:	6593      	str	r3, [r2, #88]	@ 0x58
 8002228:	4b24      	ldr	r3, [pc, #144]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 800222a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002230:	60bb      	str	r3, [r7, #8]
 8002232:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002234:	2301      	movs	r3, #1
 8002236:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002238:	4b21      	ldr	r3, [pc, #132]	@ (80022c0 <HAL_RCC_OscConfig+0x508>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002240:	2b00      	cmp	r3, #0
 8002242:	d118      	bne.n	8002276 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002244:	4b1e      	ldr	r3, [pc, #120]	@ (80022c0 <HAL_RCC_OscConfig+0x508>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a1d      	ldr	r2, [pc, #116]	@ (80022c0 <HAL_RCC_OscConfig+0x508>)
 800224a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800224e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002250:	f7ff fa1e 	bl	8001690 <HAL_GetTick>
 8002254:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002256:	e008      	b.n	800226a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002258:	f7ff fa1a 	bl	8001690 <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b02      	cmp	r3, #2
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e1b8      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800226a:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <HAL_RCC_OscConfig+0x508>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002272:	2b00      	cmp	r3, #0
 8002274:	d0f0      	beq.n	8002258 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d108      	bne.n	8002290 <HAL_RCC_OscConfig+0x4d8>
 800227e:	4b0f      	ldr	r3, [pc, #60]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 8002280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002284:	4a0d      	ldr	r2, [pc, #52]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800228e:	e029      	b.n	80022e4 <HAL_RCC_OscConfig+0x52c>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	2b05      	cmp	r3, #5
 8002296:	d115      	bne.n	80022c4 <HAL_RCC_OscConfig+0x50c>
 8002298:	4b08      	ldr	r3, [pc, #32]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 800229a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800229e:	4a07      	ldr	r2, [pc, #28]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 80022a0:	f043 0304 	orr.w	r3, r3, #4
 80022a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80022a8:	4b04      	ldr	r3, [pc, #16]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 80022aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022ae:	4a03      	ldr	r2, [pc, #12]	@ (80022bc <HAL_RCC_OscConfig+0x504>)
 80022b0:	f043 0301 	orr.w	r3, r3, #1
 80022b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80022b8:	e014      	b.n	80022e4 <HAL_RCC_OscConfig+0x52c>
 80022ba:	bf00      	nop
 80022bc:	40021000 	.word	0x40021000
 80022c0:	40007000 	.word	0x40007000
 80022c4:	4b9d      	ldr	r3, [pc, #628]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 80022c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022ca:	4a9c      	ldr	r2, [pc, #624]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 80022cc:	f023 0301 	bic.w	r3, r3, #1
 80022d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80022d4:	4b99      	ldr	r3, [pc, #612]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 80022d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022da:	4a98      	ldr	r2, [pc, #608]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 80022dc:	f023 0304 	bic.w	r3, r3, #4
 80022e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d016      	beq.n	800231a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022ec:	f7ff f9d0 	bl	8001690 <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022f2:	e00a      	b.n	800230a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022f4:	f7ff f9cc 	bl	8001690 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002302:	4293      	cmp	r3, r2
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e168      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800230a:	4b8c      	ldr	r3, [pc, #560]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 800230c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002310:	f003 0302 	and.w	r3, r3, #2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d0ed      	beq.n	80022f4 <HAL_RCC_OscConfig+0x53c>
 8002318:	e015      	b.n	8002346 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800231a:	f7ff f9b9 	bl	8001690 <HAL_GetTick>
 800231e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002320:	e00a      	b.n	8002338 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002322:	f7ff f9b5 	bl	8001690 <HAL_GetTick>
 8002326:	4602      	mov	r2, r0
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002330:	4293      	cmp	r3, r2
 8002332:	d901      	bls.n	8002338 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e151      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002338:	4b80      	ldr	r3, [pc, #512]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 800233a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d1ed      	bne.n	8002322 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002346:	7ffb      	ldrb	r3, [r7, #31]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d105      	bne.n	8002358 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800234c:	4b7b      	ldr	r3, [pc, #492]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 800234e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002350:	4a7a      	ldr	r2, [pc, #488]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 8002352:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002356:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0320 	and.w	r3, r3, #32
 8002360:	2b00      	cmp	r3, #0
 8002362:	d03c      	beq.n	80023de <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002368:	2b00      	cmp	r3, #0
 800236a:	d01c      	beq.n	80023a6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800236c:	4b73      	ldr	r3, [pc, #460]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 800236e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002372:	4a72      	ldr	r2, [pc, #456]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237c:	f7ff f988 	bl	8001690 <HAL_GetTick>
 8002380:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002382:	e008      	b.n	8002396 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002384:	f7ff f984 	bl	8001690 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b02      	cmp	r3, #2
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e122      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002396:	4b69      	ldr	r3, [pc, #420]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 8002398:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800239c:	f003 0302 	and.w	r3, r3, #2
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d0ef      	beq.n	8002384 <HAL_RCC_OscConfig+0x5cc>
 80023a4:	e01b      	b.n	80023de <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80023a6:	4b65      	ldr	r3, [pc, #404]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 80023a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80023ac:	4a63      	ldr	r2, [pc, #396]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 80023ae:	f023 0301 	bic.w	r3, r3, #1
 80023b2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023b6:	f7ff f96b 	bl	8001690 <HAL_GetTick>
 80023ba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80023bc:	e008      	b.n	80023d0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80023be:	f7ff f967 	bl	8001690 <HAL_GetTick>
 80023c2:	4602      	mov	r2, r0
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d901      	bls.n	80023d0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e105      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80023d0:	4b5a      	ldr	r3, [pc, #360]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 80023d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1ef      	bne.n	80023be <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	f000 80f9 	beq.w	80025da <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	f040 80cf 	bne.w	8002590 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80023f2:	4b52      	ldr	r3, [pc, #328]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	f003 0203 	and.w	r2, r3, #3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002402:	429a      	cmp	r2, r3
 8002404:	d12c      	bne.n	8002460 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002410:	3b01      	subs	r3, #1
 8002412:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002414:	429a      	cmp	r2, r3
 8002416:	d123      	bne.n	8002460 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002422:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002424:	429a      	cmp	r2, r3
 8002426:	d11b      	bne.n	8002460 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002432:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002434:	429a      	cmp	r2, r3
 8002436:	d113      	bne.n	8002460 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002442:	085b      	lsrs	r3, r3, #1
 8002444:	3b01      	subs	r3, #1
 8002446:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002448:	429a      	cmp	r2, r3
 800244a:	d109      	bne.n	8002460 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002456:	085b      	lsrs	r3, r3, #1
 8002458:	3b01      	subs	r3, #1
 800245a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800245c:	429a      	cmp	r2, r3
 800245e:	d071      	beq.n	8002544 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	2b0c      	cmp	r3, #12
 8002464:	d068      	beq.n	8002538 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002466:	4b35      	ldr	r3, [pc, #212]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d105      	bne.n	800247e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002472:	4b32      	ldr	r3, [pc, #200]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e0ac      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002482:	4b2e      	ldr	r3, [pc, #184]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a2d      	ldr	r2, [pc, #180]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 8002488:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800248c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800248e:	f7ff f8ff 	bl	8001690 <HAL_GetTick>
 8002492:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002496:	f7ff f8fb 	bl	8001690 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e099      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024a8:	4b24      	ldr	r3, [pc, #144]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d1f0      	bne.n	8002496 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024b4:	4b21      	ldr	r3, [pc, #132]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 80024b6:	68da      	ldr	r2, [r3, #12]
 80024b8:	4b21      	ldr	r3, [pc, #132]	@ (8002540 <HAL_RCC_OscConfig+0x788>)
 80024ba:	4013      	ands	r3, r2
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80024c4:	3a01      	subs	r2, #1
 80024c6:	0112      	lsls	r2, r2, #4
 80024c8:	4311      	orrs	r1, r2
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80024ce:	0212      	lsls	r2, r2, #8
 80024d0:	4311      	orrs	r1, r2
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80024d6:	0852      	lsrs	r2, r2, #1
 80024d8:	3a01      	subs	r2, #1
 80024da:	0552      	lsls	r2, r2, #21
 80024dc:	4311      	orrs	r1, r2
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80024e2:	0852      	lsrs	r2, r2, #1
 80024e4:	3a01      	subs	r2, #1
 80024e6:	0652      	lsls	r2, r2, #25
 80024e8:	4311      	orrs	r1, r2
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80024ee:	06d2      	lsls	r2, r2, #27
 80024f0:	430a      	orrs	r2, r1
 80024f2:	4912      	ldr	r1, [pc, #72]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80024f8:	4b10      	ldr	r3, [pc, #64]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a0f      	ldr	r2, [pc, #60]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 80024fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002502:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002504:	4b0d      	ldr	r3, [pc, #52]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	4a0c      	ldr	r2, [pc, #48]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 800250a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800250e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002510:	f7ff f8be 	bl	8001690 <HAL_GetTick>
 8002514:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002516:	e008      	b.n	800252a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002518:	f7ff f8ba 	bl	8001690 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b02      	cmp	r3, #2
 8002524:	d901      	bls.n	800252a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e058      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800252a:	4b04      	ldr	r3, [pc, #16]	@ (800253c <HAL_RCC_OscConfig+0x784>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d0f0      	beq.n	8002518 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002536:	e050      	b.n	80025da <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e04f      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
 800253c:	40021000 	.word	0x40021000
 8002540:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002544:	4b27      	ldr	r3, [pc, #156]	@ (80025e4 <HAL_RCC_OscConfig+0x82c>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d144      	bne.n	80025da <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002550:	4b24      	ldr	r3, [pc, #144]	@ (80025e4 <HAL_RCC_OscConfig+0x82c>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a23      	ldr	r2, [pc, #140]	@ (80025e4 <HAL_RCC_OscConfig+0x82c>)
 8002556:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800255a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800255c:	4b21      	ldr	r3, [pc, #132]	@ (80025e4 <HAL_RCC_OscConfig+0x82c>)
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	4a20      	ldr	r2, [pc, #128]	@ (80025e4 <HAL_RCC_OscConfig+0x82c>)
 8002562:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002566:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002568:	f7ff f892 	bl	8001690 <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002570:	f7ff f88e 	bl	8001690 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e02c      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002582:	4b18      	ldr	r3, [pc, #96]	@ (80025e4 <HAL_RCC_OscConfig+0x82c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d0f0      	beq.n	8002570 <HAL_RCC_OscConfig+0x7b8>
 800258e:	e024      	b.n	80025da <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	2b0c      	cmp	r3, #12
 8002594:	d01f      	beq.n	80025d6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002596:	4b13      	ldr	r3, [pc, #76]	@ (80025e4 <HAL_RCC_OscConfig+0x82c>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a12      	ldr	r2, [pc, #72]	@ (80025e4 <HAL_RCC_OscConfig+0x82c>)
 800259c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a2:	f7ff f875 	bl	8001690 <HAL_GetTick>
 80025a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025a8:	e008      	b.n	80025bc <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025aa:	f7ff f871 	bl	8001690 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d901      	bls.n	80025bc <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e00f      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025bc:	4b09      	ldr	r3, [pc, #36]	@ (80025e4 <HAL_RCC_OscConfig+0x82c>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1f0      	bne.n	80025aa <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80025c8:	4b06      	ldr	r3, [pc, #24]	@ (80025e4 <HAL_RCC_OscConfig+0x82c>)
 80025ca:	68da      	ldr	r2, [r3, #12]
 80025cc:	4905      	ldr	r1, [pc, #20]	@ (80025e4 <HAL_RCC_OscConfig+0x82c>)
 80025ce:	4b06      	ldr	r3, [pc, #24]	@ (80025e8 <HAL_RCC_OscConfig+0x830>)
 80025d0:	4013      	ands	r3, r2
 80025d2:	60cb      	str	r3, [r1, #12]
 80025d4:	e001      	b.n	80025da <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e000      	b.n	80025dc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80025da:	2300      	movs	r3, #0
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3720      	adds	r7, #32
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40021000 	.word	0x40021000
 80025e8:	feeefffc 	.word	0xfeeefffc

080025ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80025f6:	2300      	movs	r3, #0
 80025f8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d101      	bne.n	8002604 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e11d      	b.n	8002840 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002604:	4b90      	ldr	r3, [pc, #576]	@ (8002848 <HAL_RCC_ClockConfig+0x25c>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 030f 	and.w	r3, r3, #15
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	429a      	cmp	r2, r3
 8002610:	d910      	bls.n	8002634 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002612:	4b8d      	ldr	r3, [pc, #564]	@ (8002848 <HAL_RCC_ClockConfig+0x25c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f023 020f 	bic.w	r2, r3, #15
 800261a:	498b      	ldr	r1, [pc, #556]	@ (8002848 <HAL_RCC_ClockConfig+0x25c>)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	4313      	orrs	r3, r2
 8002620:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002622:	4b89      	ldr	r3, [pc, #548]	@ (8002848 <HAL_RCC_ClockConfig+0x25c>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 030f 	and.w	r3, r3, #15
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	429a      	cmp	r2, r3
 800262e:	d001      	beq.n	8002634 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e105      	b.n	8002840 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0302 	and.w	r3, r3, #2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d010      	beq.n	8002662 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689a      	ldr	r2, [r3, #8]
 8002644:	4b81      	ldr	r3, [pc, #516]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800264c:	429a      	cmp	r2, r3
 800264e:	d908      	bls.n	8002662 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002650:	4b7e      	ldr	r3, [pc, #504]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	497b      	ldr	r1, [pc, #492]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 800265e:	4313      	orrs	r3, r2
 8002660:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	2b00      	cmp	r3, #0
 800266c:	d079      	beq.n	8002762 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b03      	cmp	r3, #3
 8002674:	d11e      	bne.n	80026b4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002676:	4b75      	ldr	r3, [pc, #468]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e0dc      	b.n	8002840 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002686:	f000 fa09 	bl	8002a9c <RCC_GetSysClockFreqFromPLLSource>
 800268a:	4603      	mov	r3, r0
 800268c:	4a70      	ldr	r2, [pc, #448]	@ (8002850 <HAL_RCC_ClockConfig+0x264>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d946      	bls.n	8002720 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002692:	4b6e      	ldr	r3, [pc, #440]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d140      	bne.n	8002720 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800269e:	4b6b      	ldr	r3, [pc, #428]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80026a6:	4a69      	ldr	r2, [pc, #420]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 80026a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026ac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80026ae:	2380      	movs	r3, #128	@ 0x80
 80026b0:	617b      	str	r3, [r7, #20]
 80026b2:	e035      	b.n	8002720 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d107      	bne.n	80026cc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026bc:	4b63      	ldr	r3, [pc, #396]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d115      	bne.n	80026f4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e0b9      	b.n	8002840 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d107      	bne.n	80026e4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026d4:	4b5d      	ldr	r3, [pc, #372]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0302 	and.w	r3, r3, #2
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d109      	bne.n	80026f4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e0ad      	b.n	8002840 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026e4:	4b59      	ldr	r3, [pc, #356]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d101      	bne.n	80026f4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e0a5      	b.n	8002840 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80026f4:	f000 f8b4 	bl	8002860 <HAL_RCC_GetSysClockFreq>
 80026f8:	4603      	mov	r3, r0
 80026fa:	4a55      	ldr	r2, [pc, #340]	@ (8002850 <HAL_RCC_ClockConfig+0x264>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d90f      	bls.n	8002720 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002700:	4b52      	ldr	r3, [pc, #328]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d109      	bne.n	8002720 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800270c:	4b4f      	ldr	r3, [pc, #316]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002714:	4a4d      	ldr	r2, [pc, #308]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 8002716:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800271a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800271c:	2380      	movs	r3, #128	@ 0x80
 800271e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002720:	4b4a      	ldr	r3, [pc, #296]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	f023 0203 	bic.w	r2, r3, #3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	4947      	ldr	r1, [pc, #284]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 800272e:	4313      	orrs	r3, r2
 8002730:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002732:	f7fe ffad 	bl	8001690 <HAL_GetTick>
 8002736:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002738:	e00a      	b.n	8002750 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800273a:	f7fe ffa9 	bl	8001690 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002748:	4293      	cmp	r3, r2
 800274a:	d901      	bls.n	8002750 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	e077      	b.n	8002840 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002750:	4b3e      	ldr	r3, [pc, #248]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f003 020c 	and.w	r2, r3, #12
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	429a      	cmp	r2, r3
 8002760:	d1eb      	bne.n	800273a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	2b80      	cmp	r3, #128	@ 0x80
 8002766:	d105      	bne.n	8002774 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002768:	4b38      	ldr	r3, [pc, #224]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	4a37      	ldr	r2, [pc, #220]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 800276e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002772:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	2b00      	cmp	r3, #0
 800277e:	d010      	beq.n	80027a2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	4b31      	ldr	r3, [pc, #196]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800278c:	429a      	cmp	r2, r3
 800278e:	d208      	bcs.n	80027a2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002790:	4b2e      	ldr	r3, [pc, #184]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	492b      	ldr	r1, [pc, #172]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 800279e:	4313      	orrs	r3, r2
 80027a0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027a2:	4b29      	ldr	r3, [pc, #164]	@ (8002848 <HAL_RCC_ClockConfig+0x25c>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 030f 	and.w	r3, r3, #15
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d210      	bcs.n	80027d2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b0:	4b25      	ldr	r3, [pc, #148]	@ (8002848 <HAL_RCC_ClockConfig+0x25c>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f023 020f 	bic.w	r2, r3, #15
 80027b8:	4923      	ldr	r1, [pc, #140]	@ (8002848 <HAL_RCC_ClockConfig+0x25c>)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	4313      	orrs	r3, r2
 80027be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027c0:	4b21      	ldr	r3, [pc, #132]	@ (8002848 <HAL_RCC_ClockConfig+0x25c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 030f 	and.w	r3, r3, #15
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d001      	beq.n	80027d2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e036      	b.n	8002840 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0304 	and.w	r3, r3, #4
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d008      	beq.n	80027f0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027de:	4b1b      	ldr	r3, [pc, #108]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	4918      	ldr	r1, [pc, #96]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 80027ec:	4313      	orrs	r3, r2
 80027ee:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0308 	and.w	r3, r3, #8
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d009      	beq.n	8002810 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027fc:	4b13      	ldr	r3, [pc, #76]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	00db      	lsls	r3, r3, #3
 800280a:	4910      	ldr	r1, [pc, #64]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 800280c:	4313      	orrs	r3, r2
 800280e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002810:	f000 f826 	bl	8002860 <HAL_RCC_GetSysClockFreq>
 8002814:	4602      	mov	r2, r0
 8002816:	4b0d      	ldr	r3, [pc, #52]	@ (800284c <HAL_RCC_ClockConfig+0x260>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	091b      	lsrs	r3, r3, #4
 800281c:	f003 030f 	and.w	r3, r3, #15
 8002820:	490c      	ldr	r1, [pc, #48]	@ (8002854 <HAL_RCC_ClockConfig+0x268>)
 8002822:	5ccb      	ldrb	r3, [r1, r3]
 8002824:	f003 031f 	and.w	r3, r3, #31
 8002828:	fa22 f303 	lsr.w	r3, r2, r3
 800282c:	4a0a      	ldr	r2, [pc, #40]	@ (8002858 <HAL_RCC_ClockConfig+0x26c>)
 800282e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002830:	4b0a      	ldr	r3, [pc, #40]	@ (800285c <HAL_RCC_ClockConfig+0x270>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4618      	mov	r0, r3
 8002836:	f7fe fedb 	bl	80015f0 <HAL_InitTick>
 800283a:	4603      	mov	r3, r0
 800283c:	73fb      	strb	r3, [r7, #15]

  return status;
 800283e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3718      	adds	r7, #24
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	40022000 	.word	0x40022000
 800284c:	40021000 	.word	0x40021000
 8002850:	04c4b400 	.word	0x04c4b400
 8002854:	08004c20 	.word	0x08004c20
 8002858:	20000004 	.word	0x20000004
 800285c:	20000008 	.word	0x20000008

08002860 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002860:	b480      	push	{r7}
 8002862:	b089      	sub	sp, #36	@ 0x24
 8002864:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002866:	2300      	movs	r3, #0
 8002868:	61fb      	str	r3, [r7, #28]
 800286a:	2300      	movs	r3, #0
 800286c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800286e:	4b3e      	ldr	r3, [pc, #248]	@ (8002968 <HAL_RCC_GetSysClockFreq+0x108>)
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f003 030c 	and.w	r3, r3, #12
 8002876:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002878:	4b3b      	ldr	r3, [pc, #236]	@ (8002968 <HAL_RCC_GetSysClockFreq+0x108>)
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	f003 0303 	and.w	r3, r3, #3
 8002880:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d005      	beq.n	8002894 <HAL_RCC_GetSysClockFreq+0x34>
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	2b0c      	cmp	r3, #12
 800288c:	d121      	bne.n	80028d2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d11e      	bne.n	80028d2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002894:	4b34      	ldr	r3, [pc, #208]	@ (8002968 <HAL_RCC_GetSysClockFreq+0x108>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0308 	and.w	r3, r3, #8
 800289c:	2b00      	cmp	r3, #0
 800289e:	d107      	bne.n	80028b0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80028a0:	4b31      	ldr	r3, [pc, #196]	@ (8002968 <HAL_RCC_GetSysClockFreq+0x108>)
 80028a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028a6:	0a1b      	lsrs	r3, r3, #8
 80028a8:	f003 030f 	and.w	r3, r3, #15
 80028ac:	61fb      	str	r3, [r7, #28]
 80028ae:	e005      	b.n	80028bc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80028b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002968 <HAL_RCC_GetSysClockFreq+0x108>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	091b      	lsrs	r3, r3, #4
 80028b6:	f003 030f 	and.w	r3, r3, #15
 80028ba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80028bc:	4a2b      	ldr	r2, [pc, #172]	@ (800296c <HAL_RCC_GetSysClockFreq+0x10c>)
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d10d      	bne.n	80028e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028d0:	e00a      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	2b04      	cmp	r3, #4
 80028d6:	d102      	bne.n	80028de <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80028d8:	4b25      	ldr	r3, [pc, #148]	@ (8002970 <HAL_RCC_GetSysClockFreq+0x110>)
 80028da:	61bb      	str	r3, [r7, #24]
 80028dc:	e004      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	2b08      	cmp	r3, #8
 80028e2:	d101      	bne.n	80028e8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80028e4:	4b23      	ldr	r3, [pc, #140]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x114>)
 80028e6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	2b0c      	cmp	r3, #12
 80028ec:	d134      	bne.n	8002958 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80028ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002968 <HAL_RCC_GetSysClockFreq+0x108>)
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d003      	beq.n	8002906 <HAL_RCC_GetSysClockFreq+0xa6>
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	2b03      	cmp	r3, #3
 8002902:	d003      	beq.n	800290c <HAL_RCC_GetSysClockFreq+0xac>
 8002904:	e005      	b.n	8002912 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002906:	4b1a      	ldr	r3, [pc, #104]	@ (8002970 <HAL_RCC_GetSysClockFreq+0x110>)
 8002908:	617b      	str	r3, [r7, #20]
      break;
 800290a:	e005      	b.n	8002918 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800290c:	4b19      	ldr	r3, [pc, #100]	@ (8002974 <HAL_RCC_GetSysClockFreq+0x114>)
 800290e:	617b      	str	r3, [r7, #20]
      break;
 8002910:	e002      	b.n	8002918 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	617b      	str	r3, [r7, #20]
      break;
 8002916:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002918:	4b13      	ldr	r3, [pc, #76]	@ (8002968 <HAL_RCC_GetSysClockFreq+0x108>)
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	091b      	lsrs	r3, r3, #4
 800291e:	f003 030f 	and.w	r3, r3, #15
 8002922:	3301      	adds	r3, #1
 8002924:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002926:	4b10      	ldr	r3, [pc, #64]	@ (8002968 <HAL_RCC_GetSysClockFreq+0x108>)
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	0a1b      	lsrs	r3, r3, #8
 800292c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	fb03 f202 	mul.w	r2, r3, r2
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	fbb2 f3f3 	udiv	r3, r2, r3
 800293c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800293e:	4b0a      	ldr	r3, [pc, #40]	@ (8002968 <HAL_RCC_GetSysClockFreq+0x108>)
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	0e5b      	lsrs	r3, r3, #25
 8002944:	f003 0303 	and.w	r3, r3, #3
 8002948:	3301      	adds	r3, #1
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	fbb2 f3f3 	udiv	r3, r2, r3
 8002956:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002958:	69bb      	ldr	r3, [r7, #24]
}
 800295a:	4618      	mov	r0, r3
 800295c:	3724      	adds	r7, #36	@ 0x24
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40021000 	.word	0x40021000
 800296c:	08004c38 	.word	0x08004c38
 8002970:	00f42400 	.word	0x00f42400
 8002974:	007a1200 	.word	0x007a1200

08002978 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800297c:	4b03      	ldr	r3, [pc, #12]	@ (800298c <HAL_RCC_GetHCLKFreq+0x14>)
 800297e:	681b      	ldr	r3, [r3, #0]
}
 8002980:	4618      	mov	r0, r3
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	20000004 	.word	0x20000004

08002990 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002994:	f7ff fff0 	bl	8002978 <HAL_RCC_GetHCLKFreq>
 8002998:	4602      	mov	r2, r0
 800299a:	4b06      	ldr	r3, [pc, #24]	@ (80029b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	0a1b      	lsrs	r3, r3, #8
 80029a0:	f003 0307 	and.w	r3, r3, #7
 80029a4:	4904      	ldr	r1, [pc, #16]	@ (80029b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029a6:	5ccb      	ldrb	r3, [r1, r3]
 80029a8:	f003 031f 	and.w	r3, r3, #31
 80029ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	40021000 	.word	0x40021000
 80029b8:	08004c30 	.word	0x08004c30

080029bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80029c0:	f7ff ffda 	bl	8002978 <HAL_RCC_GetHCLKFreq>
 80029c4:	4602      	mov	r2, r0
 80029c6:	4b06      	ldr	r3, [pc, #24]	@ (80029e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	0adb      	lsrs	r3, r3, #11
 80029cc:	f003 0307 	and.w	r3, r3, #7
 80029d0:	4904      	ldr	r1, [pc, #16]	@ (80029e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80029d2:	5ccb      	ldrb	r3, [r1, r3]
 80029d4:	f003 031f 	and.w	r3, r3, #31
 80029d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029dc:	4618      	mov	r0, r3
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40021000 	.word	0x40021000
 80029e4:	08004c30 	.word	0x08004c30

080029e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80029f0:	2300      	movs	r3, #0
 80029f2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80029f4:	4b27      	ldr	r3, [pc, #156]	@ (8002a94 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d003      	beq.n	8002a08 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a00:	f7ff f906 	bl	8001c10 <HAL_PWREx_GetVoltageRange>
 8002a04:	6178      	str	r0, [r7, #20]
 8002a06:	e014      	b.n	8002a32 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a08:	4b22      	ldr	r3, [pc, #136]	@ (8002a94 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a0c:	4a21      	ldr	r2, [pc, #132]	@ (8002a94 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a12:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a14:	4b1f      	ldr	r3, [pc, #124]	@ (8002a94 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a1c:	60fb      	str	r3, [r7, #12]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002a20:	f7ff f8f6 	bl	8001c10 <HAL_PWREx_GetVoltageRange>
 8002a24:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a26:	4b1b      	ldr	r3, [pc, #108]	@ (8002a94 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a2a:	4a1a      	ldr	r2, [pc, #104]	@ (8002a94 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a30:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a38:	d10b      	bne.n	8002a52 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b80      	cmp	r3, #128	@ 0x80
 8002a3e:	d913      	bls.n	8002a68 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2ba0      	cmp	r3, #160	@ 0xa0
 8002a44:	d902      	bls.n	8002a4c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a46:	2302      	movs	r3, #2
 8002a48:	613b      	str	r3, [r7, #16]
 8002a4a:	e00d      	b.n	8002a68 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	613b      	str	r3, [r7, #16]
 8002a50:	e00a      	b.n	8002a68 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2b7f      	cmp	r3, #127	@ 0x7f
 8002a56:	d902      	bls.n	8002a5e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002a58:	2302      	movs	r3, #2
 8002a5a:	613b      	str	r3, [r7, #16]
 8002a5c:	e004      	b.n	8002a68 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2b70      	cmp	r3, #112	@ 0x70
 8002a62:	d101      	bne.n	8002a68 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a64:	2301      	movs	r3, #1
 8002a66:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a68:	4b0b      	ldr	r3, [pc, #44]	@ (8002a98 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f023 020f 	bic.w	r2, r3, #15
 8002a70:	4909      	ldr	r1, [pc, #36]	@ (8002a98 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002a78:	4b07      	ldr	r3, [pc, #28]	@ (8002a98 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 030f 	and.w	r3, r3, #15
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d001      	beq.n	8002a8a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e000      	b.n	8002a8c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3718      	adds	r7, #24
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	40021000 	.word	0x40021000
 8002a98:	40022000 	.word	0x40022000

08002a9c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b087      	sub	sp, #28
 8002aa0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002aa2:	4b2d      	ldr	r3, [pc, #180]	@ (8002b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	f003 0303 	and.w	r3, r3, #3
 8002aaa:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2b03      	cmp	r3, #3
 8002ab0:	d00b      	beq.n	8002aca <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2b03      	cmp	r3, #3
 8002ab6:	d825      	bhi.n	8002b04 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d008      	beq.n	8002ad0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d11f      	bne.n	8002b04 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002ac4:	4b25      	ldr	r3, [pc, #148]	@ (8002b5c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002ac6:	613b      	str	r3, [r7, #16]
    break;
 8002ac8:	e01f      	b.n	8002b0a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002aca:	4b25      	ldr	r3, [pc, #148]	@ (8002b60 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002acc:	613b      	str	r3, [r7, #16]
    break;
 8002ace:	e01c      	b.n	8002b0a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ad0:	4b21      	ldr	r3, [pc, #132]	@ (8002b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0308 	and.w	r3, r3, #8
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d107      	bne.n	8002aec <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002adc:	4b1e      	ldr	r3, [pc, #120]	@ (8002b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ade:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ae2:	0a1b      	lsrs	r3, r3, #8
 8002ae4:	f003 030f 	and.w	r3, r3, #15
 8002ae8:	617b      	str	r3, [r7, #20]
 8002aea:	e005      	b.n	8002af8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002aec:	4b1a      	ldr	r3, [pc, #104]	@ (8002b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	091b      	lsrs	r3, r3, #4
 8002af2:	f003 030f 	and.w	r3, r3, #15
 8002af6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002af8:	4a1a      	ldr	r2, [pc, #104]	@ (8002b64 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b00:	613b      	str	r3, [r7, #16]
    break;
 8002b02:	e002      	b.n	8002b0a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	613b      	str	r3, [r7, #16]
    break;
 8002b08:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b0a:	4b13      	ldr	r3, [pc, #76]	@ (8002b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	091b      	lsrs	r3, r3, #4
 8002b10:	f003 030f 	and.w	r3, r3, #15
 8002b14:	3301      	adds	r3, #1
 8002b16:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b18:	4b0f      	ldr	r3, [pc, #60]	@ (8002b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	0a1b      	lsrs	r3, r3, #8
 8002b1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	fb03 f202 	mul.w	r2, r3, r2
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b2e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b30:	4b09      	ldr	r3, [pc, #36]	@ (8002b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	0e5b      	lsrs	r3, r3, #25
 8002b36:	f003 0303 	and.w	r3, r3, #3
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002b40:	693a      	ldr	r2, [r7, #16]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b48:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002b4a:	683b      	ldr	r3, [r7, #0]
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	371c      	adds	r7, #28
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	00f42400 	.word	0x00f42400
 8002b60:	007a1200 	.word	0x007a1200
 8002b64:	08004c38 	.word	0x08004c38

08002b68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b70:	2300      	movs	r3, #0
 8002b72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b74:	2300      	movs	r3, #0
 8002b76:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d040      	beq.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b88:	2b80      	cmp	r3, #128	@ 0x80
 8002b8a:	d02a      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002b8c:	2b80      	cmp	r3, #128	@ 0x80
 8002b8e:	d825      	bhi.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002b90:	2b60      	cmp	r3, #96	@ 0x60
 8002b92:	d026      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002b94:	2b60      	cmp	r3, #96	@ 0x60
 8002b96:	d821      	bhi.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002b98:	2b40      	cmp	r3, #64	@ 0x40
 8002b9a:	d006      	beq.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002b9c:	2b40      	cmp	r3, #64	@ 0x40
 8002b9e:	d81d      	bhi.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d009      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002ba4:	2b20      	cmp	r3, #32
 8002ba6:	d010      	beq.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002ba8:	e018      	b.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002baa:	4b89      	ldr	r3, [pc, #548]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	4a88      	ldr	r2, [pc, #544]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bb4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bb6:	e015      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3304      	adds	r3, #4
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f000 fb02 	bl	80031c8 <RCCEx_PLLSAI1_Config>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bc8:	e00c      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	3320      	adds	r3, #32
 8002bce:	2100      	movs	r1, #0
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f000 fbed 	bl	80033b0 <RCCEx_PLLSAI2_Config>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bda:	e003      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	74fb      	strb	r3, [r7, #19]
      break;
 8002be0:	e000      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002be2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002be4:	7cfb      	ldrb	r3, [r7, #19]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d10b      	bne.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bea:	4b79      	ldr	r3, [pc, #484]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002bf0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bf8:	4975      	ldr	r1, [pc, #468]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002c00:	e001      	b.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c02:	7cfb      	ldrb	r3, [r7, #19]
 8002c04:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d047      	beq.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c1a:	d030      	beq.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002c1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c20:	d82a      	bhi.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002c22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c26:	d02a      	beq.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002c28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c2c:	d824      	bhi.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002c2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c32:	d008      	beq.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002c34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c38:	d81e      	bhi.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00a      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002c3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c42:	d010      	beq.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002c44:	e018      	b.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c46:	4b62      	ldr	r3, [pc, #392]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	4a61      	ldr	r2, [pc, #388]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c50:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c52:	e015      	b.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3304      	adds	r3, #4
 8002c58:	2100      	movs	r1, #0
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f000 fab4 	bl	80031c8 <RCCEx_PLLSAI1_Config>
 8002c60:	4603      	mov	r3, r0
 8002c62:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c64:	e00c      	b.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	3320      	adds	r3, #32
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f000 fb9f 	bl	80033b0 <RCCEx_PLLSAI2_Config>
 8002c72:	4603      	mov	r3, r0
 8002c74:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c76:	e003      	b.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	74fb      	strb	r3, [r7, #19]
      break;
 8002c7c:	e000      	b.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8002c7e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c80:	7cfb      	ldrb	r3, [r7, #19]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d10b      	bne.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c86:	4b52      	ldr	r3, [pc, #328]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c8c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c94:	494e      	ldr	r1, [pc, #312]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002c9c:	e001      	b.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c9e:	7cfb      	ldrb	r3, [r7, #19]
 8002ca0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f000 809f 	beq.w	8002dee <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002cb4:	4b46      	ldr	r3, [pc, #280]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d101      	bne.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e000      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00d      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cca:	4b41      	ldr	r3, [pc, #260]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cce:	4a40      	ldr	r2, [pc, #256]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002cd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cd6:	4b3e      	ldr	r3, [pc, #248]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cde:	60bb      	str	r3, [r7, #8]
 8002ce0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ce6:	4b3b      	ldr	r3, [pc, #236]	@ (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a3a      	ldr	r2, [pc, #232]	@ (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002cec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cf0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002cf2:	f7fe fccd 	bl	8001690 <HAL_GetTick>
 8002cf6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cf8:	e009      	b.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cfa:	f7fe fcc9 	bl	8001690 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d902      	bls.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	74fb      	strb	r3, [r7, #19]
        break;
 8002d0c:	e005      	b.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d0e:	4b31      	ldr	r3, [pc, #196]	@ (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d0ef      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8002d1a:	7cfb      	ldrb	r3, [r7, #19]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d15b      	bne.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d20:	4b2b      	ldr	r3, [pc, #172]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d2a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d01f      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d019      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d3e:	4b24      	ldr	r3, [pc, #144]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d48:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d4a:	4b21      	ldr	r3, [pc, #132]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d50:	4a1f      	ldr	r2, [pc, #124]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d5a:	4b1d      	ldr	r3, [pc, #116]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d60:	4a1b      	ldr	r2, [pc, #108]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d66:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d6a:	4a19      	ldr	r2, [pc, #100]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d016      	beq.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d7c:	f7fe fc88 	bl	8001690 <HAL_GetTick>
 8002d80:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d82:	e00b      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d84:	f7fe fc84 	bl	8001690 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d902      	bls.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	74fb      	strb	r3, [r7, #19]
            break;
 8002d9a:	e006      	b.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002da2:	f003 0302 	and.w	r3, r3, #2
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d0ec      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8002daa:	7cfb      	ldrb	r3, [r7, #19]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d10c      	bne.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002db0:	4b07      	ldr	r3, [pc, #28]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002db6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dc0:	4903      	ldr	r1, [pc, #12]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002dc8:	e008      	b.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002dca:	7cfb      	ldrb	r3, [r7, #19]
 8002dcc:	74bb      	strb	r3, [r7, #18]
 8002dce:	e005      	b.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dd8:	7cfb      	ldrb	r3, [r7, #19]
 8002dda:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ddc:	7c7b      	ldrb	r3, [r7, #17]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d105      	bne.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002de2:	4ba0      	ldr	r3, [pc, #640]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de6:	4a9f      	ldr	r2, [pc, #636]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002de8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0301 	and.w	r3, r3, #1
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00a      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dfa:	4b9a      	ldr	r3, [pc, #616]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e00:	f023 0203 	bic.w	r2, r3, #3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e08:	4996      	ldr	r1, [pc, #600]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00a      	beq.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e1c:	4b91      	ldr	r3, [pc, #580]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e22:	f023 020c 	bic.w	r2, r3, #12
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2a:	498e      	ldr	r1, [pc, #568]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0304 	and.w	r3, r3, #4
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00a      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e3e:	4b89      	ldr	r3, [pc, #548]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e44:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4c:	4985      	ldr	r1, [pc, #532]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0308 	and.w	r3, r3, #8
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d00a      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e60:	4b80      	ldr	r3, [pc, #512]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e66:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e6e:	497d      	ldr	r1, [pc, #500]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0310 	and.w	r3, r3, #16
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00a      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e82:	4b78      	ldr	r3, [pc, #480]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e90:	4974      	ldr	r1, [pc, #464]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0320 	and.w	r3, r3, #32
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00a      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ea4:	4b6f      	ldr	r3, [pc, #444]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eaa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eb2:	496c      	ldr	r1, [pc, #432]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00a      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002ec6:	4b67      	ldr	r3, [pc, #412]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ecc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ed4:	4963      	ldr	r1, [pc, #396]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d00a      	beq.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ee8:	4b5e      	ldr	r3, [pc, #376]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ef6:	495b      	ldr	r1, [pc, #364]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00a      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f0a:	4b56      	ldr	r3, [pc, #344]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f10:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f18:	4952      	ldr	r1, [pc, #328]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d00a      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f2c:	4b4d      	ldr	r3, [pc, #308]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f32:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f3a:	494a      	ldr	r1, [pc, #296]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00a      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f4e:	4b45      	ldr	r3, [pc, #276]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f54:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5c:	4941      	ldr	r1, [pc, #260]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00a      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002f70:	4b3c      	ldr	r3, [pc, #240]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002f76:	f023 0203 	bic.w	r2, r3, #3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f7e:	4939      	ldr	r1, [pc, #228]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d028      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f92:	4b34      	ldr	r3, [pc, #208]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f98:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fa0:	4930      	ldr	r1, [pc, #192]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fb0:	d106      	bne.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fb2:	4b2c      	ldr	r3, [pc, #176]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	4a2b      	ldr	r2, [pc, #172]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fb8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fbc:	60d3      	str	r3, [r2, #12]
 8002fbe:	e011      	b.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fc4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002fc8:	d10c      	bne.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	3304      	adds	r3, #4
 8002fce:	2101      	movs	r1, #1
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f000 f8f9 	bl	80031c8 <RCCEx_PLLSAI1_Config>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002fda:	7cfb      	ldrb	r3, [r7, #19]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8002fe0:	7cfb      	ldrb	r3, [r7, #19]
 8002fe2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d04d      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002ff4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ff8:	d108      	bne.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8002ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ffc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003000:	4a18      	ldr	r2, [pc, #96]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003002:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003006:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800300a:	e012      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800300c:	4b15      	ldr	r3, [pc, #84]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800300e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003012:	4a14      	ldr	r2, [pc, #80]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003014:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003018:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800301c:	4b11      	ldr	r3, [pc, #68]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800301e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003022:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800302a:	490e      	ldr	r1, [pc, #56]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800302c:	4313      	orrs	r3, r2
 800302e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003036:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800303a:	d106      	bne.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800303c:	4b09      	ldr	r3, [pc, #36]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	4a08      	ldr	r2, [pc, #32]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003042:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003046:	60d3      	str	r3, [r2, #12]
 8003048:	e020      	b.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800304e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003052:	d109      	bne.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003054:	4b03      	ldr	r3, [pc, #12]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	4a02      	ldr	r2, [pc, #8]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800305a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800305e:	60d3      	str	r3, [r2, #12]
 8003060:	e014      	b.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003062:	bf00      	nop
 8003064:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800306c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003070:	d10c      	bne.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	3304      	adds	r3, #4
 8003076:	2101      	movs	r1, #1
 8003078:	4618      	mov	r0, r3
 800307a:	f000 f8a5 	bl	80031c8 <RCCEx_PLLSAI1_Config>
 800307e:	4603      	mov	r3, r0
 8003080:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003082:	7cfb      	ldrb	r3, [r7, #19]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003088:	7cfb      	ldrb	r3, [r7, #19]
 800308a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d028      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003098:	4b4a      	ldr	r3, [pc, #296]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800309a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800309e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030a6:	4947      	ldr	r1, [pc, #284]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80030b6:	d106      	bne.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030b8:	4b42      	ldr	r3, [pc, #264]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	4a41      	ldr	r2, [pc, #260]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030c2:	60d3      	str	r3, [r2, #12]
 80030c4:	e011      	b.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80030ce:	d10c      	bne.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	3304      	adds	r3, #4
 80030d4:	2101      	movs	r1, #1
 80030d6:	4618      	mov	r0, r3
 80030d8:	f000 f876 	bl	80031c8 <RCCEx_PLLSAI1_Config>
 80030dc:	4603      	mov	r3, r0
 80030de:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030e0:	7cfb      	ldrb	r3, [r7, #19]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80030e6:	7cfb      	ldrb	r3, [r7, #19]
 80030e8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d01e      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030f6:	4b33      	ldr	r3, [pc, #204]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030fc:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003106:	492f      	ldr	r1, [pc, #188]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003108:	4313      	orrs	r3, r2
 800310a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003114:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003118:	d10c      	bne.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	3304      	adds	r3, #4
 800311e:	2102      	movs	r1, #2
 8003120:	4618      	mov	r0, r3
 8003122:	f000 f851 	bl	80031c8 <RCCEx_PLLSAI1_Config>
 8003126:	4603      	mov	r3, r0
 8003128:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800312a:	7cfb      	ldrb	r3, [r7, #19]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003130:	7cfb      	ldrb	r3, [r7, #19]
 8003132:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d00b      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003140:	4b20      	ldr	r3, [pc, #128]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003142:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003146:	f023 0204 	bic.w	r2, r3, #4
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003150:	491c      	ldr	r1, [pc, #112]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003152:	4313      	orrs	r3, r2
 8003154:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d00b      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003164:	4b17      	ldr	r3, [pc, #92]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003166:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800316a:	f023 0218 	bic.w	r2, r3, #24
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003174:	4913      	ldr	r1, [pc, #76]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003176:	4313      	orrs	r3, r2
 8003178:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d017      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003188:	4b0e      	ldr	r3, [pc, #56]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800318a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800318e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003198:	490a      	ldr	r1, [pc, #40]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800319a:	4313      	orrs	r3, r2
 800319c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80031a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80031aa:	d105      	bne.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031ac:	4b05      	ldr	r3, [pc, #20]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	4a04      	ldr	r2, [pc, #16]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80031b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031b6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80031b8:	7cbb      	ldrb	r3, [r7, #18]
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3718      	adds	r7, #24
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	40021000 	.word	0x40021000

080031c8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80031d2:	2300      	movs	r3, #0
 80031d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80031d6:	4b72      	ldr	r3, [pc, #456]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	f003 0303 	and.w	r3, r3, #3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00e      	beq.n	8003200 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80031e2:	4b6f      	ldr	r3, [pc, #444]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	f003 0203 	and.w	r2, r3, #3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d103      	bne.n	80031fa <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
       ||
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d142      	bne.n	8003280 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	73fb      	strb	r3, [r7, #15]
 80031fe:	e03f      	b.n	8003280 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2b03      	cmp	r3, #3
 8003206:	d018      	beq.n	800323a <RCCEx_PLLSAI1_Config+0x72>
 8003208:	2b03      	cmp	r3, #3
 800320a:	d825      	bhi.n	8003258 <RCCEx_PLLSAI1_Config+0x90>
 800320c:	2b01      	cmp	r3, #1
 800320e:	d002      	beq.n	8003216 <RCCEx_PLLSAI1_Config+0x4e>
 8003210:	2b02      	cmp	r3, #2
 8003212:	d009      	beq.n	8003228 <RCCEx_PLLSAI1_Config+0x60>
 8003214:	e020      	b.n	8003258 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003216:	4b62      	ldr	r3, [pc, #392]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d11d      	bne.n	800325e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003226:	e01a      	b.n	800325e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003228:	4b5d      	ldr	r3, [pc, #372]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003230:	2b00      	cmp	r3, #0
 8003232:	d116      	bne.n	8003262 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003238:	e013      	b.n	8003262 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800323a:	4b59      	ldr	r3, [pc, #356]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10f      	bne.n	8003266 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003246:	4b56      	ldr	r3, [pc, #344]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d109      	bne.n	8003266 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003256:	e006      	b.n	8003266 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	73fb      	strb	r3, [r7, #15]
      break;
 800325c:	e004      	b.n	8003268 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800325e:	bf00      	nop
 8003260:	e002      	b.n	8003268 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003262:	bf00      	nop
 8003264:	e000      	b.n	8003268 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003266:	bf00      	nop
    }

    if(status == HAL_OK)
 8003268:	7bfb      	ldrb	r3, [r7, #15]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d108      	bne.n	8003280 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800326e:	4b4c      	ldr	r3, [pc, #304]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	f023 0203 	bic.w	r2, r3, #3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4949      	ldr	r1, [pc, #292]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800327c:	4313      	orrs	r3, r2
 800327e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003280:	7bfb      	ldrb	r3, [r7, #15]
 8003282:	2b00      	cmp	r3, #0
 8003284:	f040 8086 	bne.w	8003394 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003288:	4b45      	ldr	r3, [pc, #276]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a44      	ldr	r2, [pc, #272]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800328e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003292:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003294:	f7fe f9fc 	bl	8001690 <HAL_GetTick>
 8003298:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800329a:	e009      	b.n	80032b0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800329c:	f7fe f9f8 	bl	8001690 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d902      	bls.n	80032b0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	73fb      	strb	r3, [r7, #15]
        break;
 80032ae:	e005      	b.n	80032bc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80032b0:	4b3b      	ldr	r3, [pc, #236]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d1ef      	bne.n	800329c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d168      	bne.n	8003394 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d113      	bne.n	80032f0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032c8:	4b35      	ldr	r3, [pc, #212]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80032ca:	691a      	ldr	r2, [r3, #16]
 80032cc:	4b35      	ldr	r3, [pc, #212]	@ (80033a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80032ce:	4013      	ands	r3, r2
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	6892      	ldr	r2, [r2, #8]
 80032d4:	0211      	lsls	r1, r2, #8
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	68d2      	ldr	r2, [r2, #12]
 80032da:	06d2      	lsls	r2, r2, #27
 80032dc:	4311      	orrs	r1, r2
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6852      	ldr	r2, [r2, #4]
 80032e2:	3a01      	subs	r2, #1
 80032e4:	0112      	lsls	r2, r2, #4
 80032e6:	430a      	orrs	r2, r1
 80032e8:	492d      	ldr	r1, [pc, #180]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	610b      	str	r3, [r1, #16]
 80032ee:	e02d      	b.n	800334c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d115      	bne.n	8003322 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032f6:	4b2a      	ldr	r3, [pc, #168]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80032f8:	691a      	ldr	r2, [r3, #16]
 80032fa:	4b2b      	ldr	r3, [pc, #172]	@ (80033a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032fc:	4013      	ands	r3, r2
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	6892      	ldr	r2, [r2, #8]
 8003302:	0211      	lsls	r1, r2, #8
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6912      	ldr	r2, [r2, #16]
 8003308:	0852      	lsrs	r2, r2, #1
 800330a:	3a01      	subs	r2, #1
 800330c:	0552      	lsls	r2, r2, #21
 800330e:	4311      	orrs	r1, r2
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	6852      	ldr	r2, [r2, #4]
 8003314:	3a01      	subs	r2, #1
 8003316:	0112      	lsls	r2, r2, #4
 8003318:	430a      	orrs	r2, r1
 800331a:	4921      	ldr	r1, [pc, #132]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800331c:	4313      	orrs	r3, r2
 800331e:	610b      	str	r3, [r1, #16]
 8003320:	e014      	b.n	800334c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003322:	4b1f      	ldr	r3, [pc, #124]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003324:	691a      	ldr	r2, [r3, #16]
 8003326:	4b21      	ldr	r3, [pc, #132]	@ (80033ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003328:	4013      	ands	r3, r2
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	6892      	ldr	r2, [r2, #8]
 800332e:	0211      	lsls	r1, r2, #8
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	6952      	ldr	r2, [r2, #20]
 8003334:	0852      	lsrs	r2, r2, #1
 8003336:	3a01      	subs	r2, #1
 8003338:	0652      	lsls	r2, r2, #25
 800333a:	4311      	orrs	r1, r2
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	6852      	ldr	r2, [r2, #4]
 8003340:	3a01      	subs	r2, #1
 8003342:	0112      	lsls	r2, r2, #4
 8003344:	430a      	orrs	r2, r1
 8003346:	4916      	ldr	r1, [pc, #88]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003348:	4313      	orrs	r3, r2
 800334a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800334c:	4b14      	ldr	r3, [pc, #80]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a13      	ldr	r2, [pc, #76]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003352:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003356:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003358:	f7fe f99a 	bl	8001690 <HAL_GetTick>
 800335c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800335e:	e009      	b.n	8003374 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003360:	f7fe f996 	bl	8001690 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d902      	bls.n	8003374 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	73fb      	strb	r3, [r7, #15]
          break;
 8003372:	e005      	b.n	8003380 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003374:	4b0a      	ldr	r3, [pc, #40]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d0ef      	beq.n	8003360 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003380:	7bfb      	ldrb	r3, [r7, #15]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d106      	bne.n	8003394 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003386:	4b06      	ldr	r3, [pc, #24]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003388:	691a      	ldr	r2, [r3, #16]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	4904      	ldr	r1, [pc, #16]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003390:	4313      	orrs	r3, r2
 8003392:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003394:	7bfb      	ldrb	r3, [r7, #15]
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	40021000 	.word	0x40021000
 80033a4:	07ff800f 	.word	0x07ff800f
 80033a8:	ff9f800f 	.word	0xff9f800f
 80033ac:	f9ff800f 	.word	0xf9ff800f

080033b0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033ba:	2300      	movs	r3, #0
 80033bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80033be:	4b72      	ldr	r3, [pc, #456]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	f003 0303 	and.w	r3, r3, #3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00e      	beq.n	80033e8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80033ca:	4b6f      	ldr	r3, [pc, #444]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	f003 0203 	and.w	r2, r3, #3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d103      	bne.n	80033e2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
       ||
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d142      	bne.n	8003468 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	73fb      	strb	r3, [r7, #15]
 80033e6:	e03f      	b.n	8003468 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2b03      	cmp	r3, #3
 80033ee:	d018      	beq.n	8003422 <RCCEx_PLLSAI2_Config+0x72>
 80033f0:	2b03      	cmp	r3, #3
 80033f2:	d825      	bhi.n	8003440 <RCCEx_PLLSAI2_Config+0x90>
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d002      	beq.n	80033fe <RCCEx_PLLSAI2_Config+0x4e>
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d009      	beq.n	8003410 <RCCEx_PLLSAI2_Config+0x60>
 80033fc:	e020      	b.n	8003440 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033fe:	4b62      	ldr	r3, [pc, #392]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0302 	and.w	r3, r3, #2
 8003406:	2b00      	cmp	r3, #0
 8003408:	d11d      	bne.n	8003446 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800340e:	e01a      	b.n	8003446 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003410:	4b5d      	ldr	r3, [pc, #372]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003418:	2b00      	cmp	r3, #0
 800341a:	d116      	bne.n	800344a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003420:	e013      	b.n	800344a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003422:	4b59      	ldr	r3, [pc, #356]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d10f      	bne.n	800344e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800342e:	4b56      	ldr	r3, [pc, #344]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d109      	bne.n	800344e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800343e:	e006      	b.n	800344e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	73fb      	strb	r3, [r7, #15]
      break;
 8003444:	e004      	b.n	8003450 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003446:	bf00      	nop
 8003448:	e002      	b.n	8003450 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800344a:	bf00      	nop
 800344c:	e000      	b.n	8003450 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800344e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003450:	7bfb      	ldrb	r3, [r7, #15]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d108      	bne.n	8003468 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003456:	4b4c      	ldr	r3, [pc, #304]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	f023 0203 	bic.w	r2, r3, #3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4949      	ldr	r1, [pc, #292]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003464:	4313      	orrs	r3, r2
 8003466:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003468:	7bfb      	ldrb	r3, [r7, #15]
 800346a:	2b00      	cmp	r3, #0
 800346c:	f040 8086 	bne.w	800357c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003470:	4b45      	ldr	r3, [pc, #276]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a44      	ldr	r2, [pc, #272]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003476:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800347a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800347c:	f7fe f908 	bl	8001690 <HAL_GetTick>
 8003480:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003482:	e009      	b.n	8003498 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003484:	f7fe f904 	bl	8001690 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d902      	bls.n	8003498 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	73fb      	strb	r3, [r7, #15]
        break;
 8003496:	e005      	b.n	80034a4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003498:	4b3b      	ldr	r3, [pc, #236]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1ef      	bne.n	8003484 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80034a4:	7bfb      	ldrb	r3, [r7, #15]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d168      	bne.n	800357c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d113      	bne.n	80034d8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80034b0:	4b35      	ldr	r3, [pc, #212]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 80034b2:	695a      	ldr	r2, [r3, #20]
 80034b4:	4b35      	ldr	r3, [pc, #212]	@ (800358c <RCCEx_PLLSAI2_Config+0x1dc>)
 80034b6:	4013      	ands	r3, r2
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	6892      	ldr	r2, [r2, #8]
 80034bc:	0211      	lsls	r1, r2, #8
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	68d2      	ldr	r2, [r2, #12]
 80034c2:	06d2      	lsls	r2, r2, #27
 80034c4:	4311      	orrs	r1, r2
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	6852      	ldr	r2, [r2, #4]
 80034ca:	3a01      	subs	r2, #1
 80034cc:	0112      	lsls	r2, r2, #4
 80034ce:	430a      	orrs	r2, r1
 80034d0:	492d      	ldr	r1, [pc, #180]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 80034d2:	4313      	orrs	r3, r2
 80034d4:	614b      	str	r3, [r1, #20]
 80034d6:	e02d      	b.n	8003534 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d115      	bne.n	800350a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80034de:	4b2a      	ldr	r3, [pc, #168]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 80034e0:	695a      	ldr	r2, [r3, #20]
 80034e2:	4b2b      	ldr	r3, [pc, #172]	@ (8003590 <RCCEx_PLLSAI2_Config+0x1e0>)
 80034e4:	4013      	ands	r3, r2
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6892      	ldr	r2, [r2, #8]
 80034ea:	0211      	lsls	r1, r2, #8
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	6912      	ldr	r2, [r2, #16]
 80034f0:	0852      	lsrs	r2, r2, #1
 80034f2:	3a01      	subs	r2, #1
 80034f4:	0552      	lsls	r2, r2, #21
 80034f6:	4311      	orrs	r1, r2
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	6852      	ldr	r2, [r2, #4]
 80034fc:	3a01      	subs	r2, #1
 80034fe:	0112      	lsls	r2, r2, #4
 8003500:	430a      	orrs	r2, r1
 8003502:	4921      	ldr	r1, [pc, #132]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003504:	4313      	orrs	r3, r2
 8003506:	614b      	str	r3, [r1, #20]
 8003508:	e014      	b.n	8003534 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800350a:	4b1f      	ldr	r3, [pc, #124]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 800350c:	695a      	ldr	r2, [r3, #20]
 800350e:	4b21      	ldr	r3, [pc, #132]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003510:	4013      	ands	r3, r2
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6892      	ldr	r2, [r2, #8]
 8003516:	0211      	lsls	r1, r2, #8
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6952      	ldr	r2, [r2, #20]
 800351c:	0852      	lsrs	r2, r2, #1
 800351e:	3a01      	subs	r2, #1
 8003520:	0652      	lsls	r2, r2, #25
 8003522:	4311      	orrs	r1, r2
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	6852      	ldr	r2, [r2, #4]
 8003528:	3a01      	subs	r2, #1
 800352a:	0112      	lsls	r2, r2, #4
 800352c:	430a      	orrs	r2, r1
 800352e:	4916      	ldr	r1, [pc, #88]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003530:	4313      	orrs	r3, r2
 8003532:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003534:	4b14      	ldr	r3, [pc, #80]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a13      	ldr	r2, [pc, #76]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 800353a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800353e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003540:	f7fe f8a6 	bl	8001690 <HAL_GetTick>
 8003544:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003546:	e009      	b.n	800355c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003548:	f7fe f8a2 	bl	8001690 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b02      	cmp	r3, #2
 8003554:	d902      	bls.n	800355c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	73fb      	strb	r3, [r7, #15]
          break;
 800355a:	e005      	b.n	8003568 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800355c:	4b0a      	ldr	r3, [pc, #40]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003564:	2b00      	cmp	r3, #0
 8003566:	d0ef      	beq.n	8003548 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003568:	7bfb      	ldrb	r3, [r7, #15]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d106      	bne.n	800357c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800356e:	4b06      	ldr	r3, [pc, #24]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003570:	695a      	ldr	r2, [r3, #20]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	699b      	ldr	r3, [r3, #24]
 8003576:	4904      	ldr	r1, [pc, #16]	@ (8003588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003578:	4313      	orrs	r3, r2
 800357a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800357c:	7bfb      	ldrb	r3, [r7, #15]
}
 800357e:	4618      	mov	r0, r3
 8003580:	3710      	adds	r7, #16
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	40021000 	.word	0x40021000
 800358c:	07ff800f 	.word	0x07ff800f
 8003590:	ff9f800f 	.word	0xff9f800f
 8003594:	f9ff800f 	.word	0xf9ff800f

08003598 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e095      	b.n	80036d6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d108      	bne.n	80035c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80035ba:	d009      	beq.n	80035d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	61da      	str	r2, [r3, #28]
 80035c2:	e005      	b.n	80035d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2200      	movs	r2, #0
 80035d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d106      	bne.n	80035f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f7fd fe6a 	bl	80012c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2202      	movs	r2, #2
 80035f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003606:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003610:	d902      	bls.n	8003618 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003612:	2300      	movs	r3, #0
 8003614:	60fb      	str	r3, [r7, #12]
 8003616:	e002      	b.n	800361e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003618:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800361c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003626:	d007      	beq.n	8003638 <HAL_SPI_Init+0xa0>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003630:	d002      	beq.n	8003638 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003648:	431a      	orrs	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	431a      	orrs	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	431a      	orrs	r2, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	699b      	ldr	r3, [r3, #24]
 8003662:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003666:	431a      	orrs	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	69db      	ldr	r3, [r3, #28]
 800366c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003670:	431a      	orrs	r2, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800367a:	ea42 0103 	orr.w	r1, r2, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003682:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	0c1b      	lsrs	r3, r3, #16
 8003694:	f003 0204 	and.w	r2, r3, #4
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369c:	f003 0310 	and.w	r3, r3, #16
 80036a0:	431a      	orrs	r2, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036a6:	f003 0308 	and.w	r3, r3, #8
 80036aa:	431a      	orrs	r2, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80036b4:	ea42 0103 	orr.w	r1, r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3710      	adds	r7, #16
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b088      	sub	sp, #32
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	60f8      	str	r0, [r7, #12]
 80036e6:	60b9      	str	r1, [r7, #8]
 80036e8:	603b      	str	r3, [r7, #0]
 80036ea:	4613      	mov	r3, r2
 80036ec:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036ee:	f7fd ffcf 	bl	8001690 <HAL_GetTick>
 80036f2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80036f4:	88fb      	ldrh	r3, [r7, #6]
 80036f6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b01      	cmp	r3, #1
 8003702:	d001      	beq.n	8003708 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003704:	2302      	movs	r3, #2
 8003706:	e15c      	b.n	80039c2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d002      	beq.n	8003714 <HAL_SPI_Transmit+0x36>
 800370e:	88fb      	ldrh	r3, [r7, #6]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d101      	bne.n	8003718 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e154      	b.n	80039c2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800371e:	2b01      	cmp	r3, #1
 8003720:	d101      	bne.n	8003726 <HAL_SPI_Transmit+0x48>
 8003722:	2302      	movs	r3, #2
 8003724:	e14d      	b.n	80039c2 <HAL_SPI_Transmit+0x2e4>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2201      	movs	r2, #1
 800372a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2203      	movs	r2, #3
 8003732:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2200      	movs	r2, #0
 800373a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	88fa      	ldrh	r2, [r7, #6]
 8003746:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	88fa      	ldrh	r2, [r7, #6]
 800374c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2200      	movs	r2, #0
 800376e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003778:	d10f      	bne.n	800379a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003788:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003798:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037a4:	2b40      	cmp	r3, #64	@ 0x40
 80037a6:	d007      	beq.n	80037b8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037c0:	d952      	bls.n	8003868 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d002      	beq.n	80037d0 <HAL_SPI_Transmit+0xf2>
 80037ca:	8b7b      	ldrh	r3, [r7, #26]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d145      	bne.n	800385c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d4:	881a      	ldrh	r2, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037e0:	1c9a      	adds	r2, r3, #2
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	3b01      	subs	r3, #1
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80037f4:	e032      	b.n	800385c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	f003 0302 	and.w	r3, r3, #2
 8003800:	2b02      	cmp	r3, #2
 8003802:	d112      	bne.n	800382a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003808:	881a      	ldrh	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003814:	1c9a      	adds	r2, r3, #2
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800381e:	b29b      	uxth	r3, r3
 8003820:	3b01      	subs	r3, #1
 8003822:	b29a      	uxth	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003828:	e018      	b.n	800385c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800382a:	f7fd ff31 	bl	8001690 <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	683a      	ldr	r2, [r7, #0]
 8003836:	429a      	cmp	r2, r3
 8003838:	d803      	bhi.n	8003842 <HAL_SPI_Transmit+0x164>
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003840:	d102      	bne.n	8003848 <HAL_SPI_Transmit+0x16a>
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d109      	bne.n	800385c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e0b2      	b.n	80039c2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003860:	b29b      	uxth	r3, r3
 8003862:	2b00      	cmp	r3, #0
 8003864:	d1c7      	bne.n	80037f6 <HAL_SPI_Transmit+0x118>
 8003866:	e083      	b.n	8003970 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d002      	beq.n	8003876 <HAL_SPI_Transmit+0x198>
 8003870:	8b7b      	ldrh	r3, [r7, #26]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d177      	bne.n	8003966 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800387a:	b29b      	uxth	r3, r3
 800387c:	2b01      	cmp	r3, #1
 800387e:	d912      	bls.n	80038a6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003884:	881a      	ldrh	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003890:	1c9a      	adds	r2, r3, #2
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800389a:	b29b      	uxth	r3, r3
 800389c:	3b02      	subs	r3, #2
 800389e:	b29a      	uxth	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80038a4:	e05f      	b.n	8003966 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	330c      	adds	r3, #12
 80038b0:	7812      	ldrb	r2, [r2, #0]
 80038b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b8:	1c5a      	adds	r2, r3, #1
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	3b01      	subs	r3, #1
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80038cc:	e04b      	b.n	8003966 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	f003 0302 	and.w	r3, r3, #2
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d12b      	bne.n	8003934 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d912      	bls.n	800390c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ea:	881a      	ldrh	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f6:	1c9a      	adds	r2, r3, #2
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003900:	b29b      	uxth	r3, r3
 8003902:	3b02      	subs	r3, #2
 8003904:	b29a      	uxth	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800390a:	e02c      	b.n	8003966 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	330c      	adds	r3, #12
 8003916:	7812      	ldrb	r2, [r2, #0]
 8003918:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800391e:	1c5a      	adds	r2, r3, #1
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003928:	b29b      	uxth	r3, r3
 800392a:	3b01      	subs	r3, #1
 800392c:	b29a      	uxth	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003932:	e018      	b.n	8003966 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003934:	f7fd feac 	bl	8001690 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	429a      	cmp	r2, r3
 8003942:	d803      	bhi.n	800394c <HAL_SPI_Transmit+0x26e>
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800394a:	d102      	bne.n	8003952 <HAL_SPI_Transmit+0x274>
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d109      	bne.n	8003966 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2201      	movs	r2, #1
 8003956:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e02d      	b.n	80039c2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800396a:	b29b      	uxth	r3, r3
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1ae      	bne.n	80038ce <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003970:	69fa      	ldr	r2, [r7, #28]
 8003972:	6839      	ldr	r1, [r7, #0]
 8003974:	68f8      	ldr	r0, [r7, #12]
 8003976:	f000 f947 	bl	8003c08 <SPI_EndRxTxTransaction>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d002      	beq.n	8003986 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2220      	movs	r2, #32
 8003984:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10a      	bne.n	80039a4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800398e:	2300      	movs	r3, #0
 8003990:	617b      	str	r3, [r7, #20]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	617b      	str	r3, [r7, #20]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	617b      	str	r3, [r7, #20]
 80039a2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d001      	beq.n	80039c0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e000      	b.n	80039c2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80039c0:	2300      	movs	r3, #0
  }
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3720      	adds	r7, #32
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
	...

080039cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b088      	sub	sp, #32
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	603b      	str	r3, [r7, #0]
 80039d8:	4613      	mov	r3, r2
 80039da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80039dc:	f7fd fe58 	bl	8001690 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039e4:	1a9b      	subs	r3, r3, r2
 80039e6:	683a      	ldr	r2, [r7, #0]
 80039e8:	4413      	add	r3, r2
 80039ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80039ec:	f7fd fe50 	bl	8001690 <HAL_GetTick>
 80039f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80039f2:	4b39      	ldr	r3, [pc, #228]	@ (8003ad8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	015b      	lsls	r3, r3, #5
 80039f8:	0d1b      	lsrs	r3, r3, #20
 80039fa:	69fa      	ldr	r2, [r7, #28]
 80039fc:	fb02 f303 	mul.w	r3, r2, r3
 8003a00:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a02:	e054      	b.n	8003aae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a0a:	d050      	beq.n	8003aae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a0c:	f7fd fe40 	bl	8001690 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	69fa      	ldr	r2, [r7, #28]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d902      	bls.n	8003a22 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d13d      	bne.n	8003a9e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	685a      	ldr	r2, [r3, #4]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003a30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a3a:	d111      	bne.n	8003a60 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a44:	d004      	beq.n	8003a50 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a4e:	d107      	bne.n	8003a60 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a68:	d10f      	bne.n	8003a8a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a78:	601a      	str	r2, [r3, #0]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e017      	b.n	8003ace <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d101      	bne.n	8003aa8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	689a      	ldr	r2, [r3, #8]
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	68ba      	ldr	r2, [r7, #8]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	bf0c      	ite	eq
 8003abe:	2301      	moveq	r3, #1
 8003ac0:	2300      	movne	r3, #0
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	79fb      	ldrb	r3, [r7, #7]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d19b      	bne.n	8003a04 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3720      	adds	r7, #32
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	20000004 	.word	0x20000004

08003adc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b08a      	sub	sp, #40	@ 0x28
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	60b9      	str	r1, [r7, #8]
 8003ae6:	607a      	str	r2, [r7, #4]
 8003ae8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003aea:	2300      	movs	r3, #0
 8003aec:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003aee:	f7fd fdcf 	bl	8001690 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af6:	1a9b      	subs	r3, r3, r2
 8003af8:	683a      	ldr	r2, [r7, #0]
 8003afa:	4413      	add	r3, r2
 8003afc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003afe:	f7fd fdc7 	bl	8001690 <HAL_GetTick>
 8003b02:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	330c      	adds	r3, #12
 8003b0a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003b0c:	4b3d      	ldr	r3, [pc, #244]	@ (8003c04 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	4613      	mov	r3, r2
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	4413      	add	r3, r2
 8003b16:	00da      	lsls	r2, r3, #3
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	0d1b      	lsrs	r3, r3, #20
 8003b1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b1e:	fb02 f303 	mul.w	r3, r2, r3
 8003b22:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003b24:	e060      	b.n	8003be8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003b2c:	d107      	bne.n	8003b3e <SPI_WaitFifoStateUntilTimeout+0x62>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d104      	bne.n	8003b3e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003b3c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b44:	d050      	beq.n	8003be8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b46:	f7fd fda3 	bl	8001690 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	6a3b      	ldr	r3, [r7, #32]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d902      	bls.n	8003b5c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d13d      	bne.n	8003bd8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003b6a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b74:	d111      	bne.n	8003b9a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b7e:	d004      	beq.n	8003b8a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b88:	d107      	bne.n	8003b9a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b98:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ba2:	d10f      	bne.n	8003bc4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003bc2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e010      	b.n	8003bfa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003bd8:	69bb      	ldr	r3, [r7, #24]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003bde:	2300      	movs	r3, #0
 8003be0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	3b01      	subs	r3, #1
 8003be6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	689a      	ldr	r2, [r3, #8]
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d196      	bne.n	8003b26 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3728      	adds	r7, #40	@ 0x28
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	20000004 	.word	0x20000004

08003c08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af02      	add	r7, sp, #8
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	9300      	str	r3, [sp, #0]
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f7ff ff5b 	bl	8003adc <SPI_WaitFifoStateUntilTimeout>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d007      	beq.n	8003c3c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c30:	f043 0220 	orr.w	r2, r3, #32
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e027      	b.n	8003c8c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	2200      	movs	r2, #0
 8003c44:	2180      	movs	r1, #128	@ 0x80
 8003c46:	68f8      	ldr	r0, [r7, #12]
 8003c48:	f7ff fec0 	bl	80039cc <SPI_WaitFlagStateUntilTimeout>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d007      	beq.n	8003c62 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c56:	f043 0220 	orr.w	r2, r3, #32
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e014      	b.n	8003c8c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	9300      	str	r3, [sp, #0]
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f7ff ff34 	bl	8003adc <SPI_WaitFifoStateUntilTimeout>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d007      	beq.n	8003c8a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c7e:	f043 0220 	orr.w	r2, r3, #32
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e000      	b.n	8003c8c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3710      	adds	r7, #16
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e042      	b.n	8003d2c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d106      	bne.n	8003cbe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cb8:	6878      	ldr	r0, [r7, #4]
 8003cba:	f7fd fbf7 	bl	80014ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2224      	movs	r2, #36	@ 0x24
 8003cc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f022 0201 	bic.w	r2, r2, #1
 8003cd4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d002      	beq.n	8003ce4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 fb24 	bl	800432c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f000 f825 	bl	8003d34 <UART_SetConfig>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d101      	bne.n	8003cf4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e01b      	b.n	8003d2c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	689a      	ldr	r2, [r3, #8]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 0201 	orr.w	r2, r2, #1
 8003d22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f000 fba3 	bl	8004470 <UART_CheckIdleState>
 8003d2a:	4603      	mov	r3, r0
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3708      	adds	r7, #8
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d38:	b08c      	sub	sp, #48	@ 0x30
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	689a      	ldr	r2, [r3, #8]
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	691b      	ldr	r3, [r3, #16]
 8003d4c:	431a      	orrs	r2, r3
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	431a      	orrs	r2, r3
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	69db      	ldr	r3, [r3, #28]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	4baa      	ldr	r3, [pc, #680]	@ (800400c <UART_SetConfig+0x2d8>)
 8003d64:	4013      	ands	r3, r2
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	6812      	ldr	r2, [r2, #0]
 8003d6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d6c:	430b      	orrs	r3, r1
 8003d6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	68da      	ldr	r2, [r3, #12]
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	430a      	orrs	r2, r1
 8003d84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	699b      	ldr	r3, [r3, #24]
 8003d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a9f      	ldr	r2, [pc, #636]	@ (8004010 <UART_SetConfig+0x2dc>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d004      	beq.n	8003da0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	6a1b      	ldr	r3, [r3, #32]
 8003d9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003daa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	6812      	ldr	r2, [r2, #0]
 8003db2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003db4:	430b      	orrs	r3, r1
 8003db6:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dbe:	f023 010f 	bic.w	r1, r3, #15
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	430a      	orrs	r2, r1
 8003dcc:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a90      	ldr	r2, [pc, #576]	@ (8004014 <UART_SetConfig+0x2e0>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d125      	bne.n	8003e24 <UART_SetConfig+0xf0>
 8003dd8:	4b8f      	ldr	r3, [pc, #572]	@ (8004018 <UART_SetConfig+0x2e4>)
 8003dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dde:	f003 0303 	and.w	r3, r3, #3
 8003de2:	2b03      	cmp	r3, #3
 8003de4:	d81a      	bhi.n	8003e1c <UART_SetConfig+0xe8>
 8003de6:	a201      	add	r2, pc, #4	@ (adr r2, 8003dec <UART_SetConfig+0xb8>)
 8003de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dec:	08003dfd 	.word	0x08003dfd
 8003df0:	08003e0d 	.word	0x08003e0d
 8003df4:	08003e05 	.word	0x08003e05
 8003df8:	08003e15 	.word	0x08003e15
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e02:	e116      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003e04:	2302      	movs	r3, #2
 8003e06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e0a:	e112      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003e0c:	2304      	movs	r3, #4
 8003e0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e12:	e10e      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003e14:	2308      	movs	r3, #8
 8003e16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e1a:	e10a      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003e1c:	2310      	movs	r3, #16
 8003e1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e22:	e106      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a7c      	ldr	r2, [pc, #496]	@ (800401c <UART_SetConfig+0x2e8>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d138      	bne.n	8003ea0 <UART_SetConfig+0x16c>
 8003e2e:	4b7a      	ldr	r3, [pc, #488]	@ (8004018 <UART_SetConfig+0x2e4>)
 8003e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e34:	f003 030c 	and.w	r3, r3, #12
 8003e38:	2b0c      	cmp	r3, #12
 8003e3a:	d82d      	bhi.n	8003e98 <UART_SetConfig+0x164>
 8003e3c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e44 <UART_SetConfig+0x110>)
 8003e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e42:	bf00      	nop
 8003e44:	08003e79 	.word	0x08003e79
 8003e48:	08003e99 	.word	0x08003e99
 8003e4c:	08003e99 	.word	0x08003e99
 8003e50:	08003e99 	.word	0x08003e99
 8003e54:	08003e89 	.word	0x08003e89
 8003e58:	08003e99 	.word	0x08003e99
 8003e5c:	08003e99 	.word	0x08003e99
 8003e60:	08003e99 	.word	0x08003e99
 8003e64:	08003e81 	.word	0x08003e81
 8003e68:	08003e99 	.word	0x08003e99
 8003e6c:	08003e99 	.word	0x08003e99
 8003e70:	08003e99 	.word	0x08003e99
 8003e74:	08003e91 	.word	0x08003e91
 8003e78:	2300      	movs	r3, #0
 8003e7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e7e:	e0d8      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003e80:	2302      	movs	r3, #2
 8003e82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e86:	e0d4      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003e88:	2304      	movs	r3, #4
 8003e8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e8e:	e0d0      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003e90:	2308      	movs	r3, #8
 8003e92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e96:	e0cc      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003e98:	2310      	movs	r3, #16
 8003e9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e9e:	e0c8      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a5e      	ldr	r2, [pc, #376]	@ (8004020 <UART_SetConfig+0x2ec>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d125      	bne.n	8003ef6 <UART_SetConfig+0x1c2>
 8003eaa:	4b5b      	ldr	r3, [pc, #364]	@ (8004018 <UART_SetConfig+0x2e4>)
 8003eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003eb4:	2b30      	cmp	r3, #48	@ 0x30
 8003eb6:	d016      	beq.n	8003ee6 <UART_SetConfig+0x1b2>
 8003eb8:	2b30      	cmp	r3, #48	@ 0x30
 8003eba:	d818      	bhi.n	8003eee <UART_SetConfig+0x1ba>
 8003ebc:	2b20      	cmp	r3, #32
 8003ebe:	d00a      	beq.n	8003ed6 <UART_SetConfig+0x1a2>
 8003ec0:	2b20      	cmp	r3, #32
 8003ec2:	d814      	bhi.n	8003eee <UART_SetConfig+0x1ba>
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d002      	beq.n	8003ece <UART_SetConfig+0x19a>
 8003ec8:	2b10      	cmp	r3, #16
 8003eca:	d008      	beq.n	8003ede <UART_SetConfig+0x1aa>
 8003ecc:	e00f      	b.n	8003eee <UART_SetConfig+0x1ba>
 8003ece:	2300      	movs	r3, #0
 8003ed0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ed4:	e0ad      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003edc:	e0a9      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003ede:	2304      	movs	r3, #4
 8003ee0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ee4:	e0a5      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003ee6:	2308      	movs	r3, #8
 8003ee8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003eec:	e0a1      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003eee:	2310      	movs	r3, #16
 8003ef0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ef4:	e09d      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a4a      	ldr	r2, [pc, #296]	@ (8004024 <UART_SetConfig+0x2f0>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d125      	bne.n	8003f4c <UART_SetConfig+0x218>
 8003f00:	4b45      	ldr	r3, [pc, #276]	@ (8004018 <UART_SetConfig+0x2e4>)
 8003f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f06:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003f0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f0c:	d016      	beq.n	8003f3c <UART_SetConfig+0x208>
 8003f0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f10:	d818      	bhi.n	8003f44 <UART_SetConfig+0x210>
 8003f12:	2b80      	cmp	r3, #128	@ 0x80
 8003f14:	d00a      	beq.n	8003f2c <UART_SetConfig+0x1f8>
 8003f16:	2b80      	cmp	r3, #128	@ 0x80
 8003f18:	d814      	bhi.n	8003f44 <UART_SetConfig+0x210>
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d002      	beq.n	8003f24 <UART_SetConfig+0x1f0>
 8003f1e:	2b40      	cmp	r3, #64	@ 0x40
 8003f20:	d008      	beq.n	8003f34 <UART_SetConfig+0x200>
 8003f22:	e00f      	b.n	8003f44 <UART_SetConfig+0x210>
 8003f24:	2300      	movs	r3, #0
 8003f26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f2a:	e082      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f32:	e07e      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003f34:	2304      	movs	r3, #4
 8003f36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f3a:	e07a      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003f3c:	2308      	movs	r3, #8
 8003f3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f42:	e076      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003f44:	2310      	movs	r3, #16
 8003f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f4a:	e072      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a35      	ldr	r2, [pc, #212]	@ (8004028 <UART_SetConfig+0x2f4>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d12a      	bne.n	8003fac <UART_SetConfig+0x278>
 8003f56:	4b30      	ldr	r3, [pc, #192]	@ (8004018 <UART_SetConfig+0x2e4>)
 8003f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f64:	d01a      	beq.n	8003f9c <UART_SetConfig+0x268>
 8003f66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f6a:	d81b      	bhi.n	8003fa4 <UART_SetConfig+0x270>
 8003f6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f70:	d00c      	beq.n	8003f8c <UART_SetConfig+0x258>
 8003f72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f76:	d815      	bhi.n	8003fa4 <UART_SetConfig+0x270>
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d003      	beq.n	8003f84 <UART_SetConfig+0x250>
 8003f7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f80:	d008      	beq.n	8003f94 <UART_SetConfig+0x260>
 8003f82:	e00f      	b.n	8003fa4 <UART_SetConfig+0x270>
 8003f84:	2300      	movs	r3, #0
 8003f86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f8a:	e052      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f92:	e04e      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003f94:	2304      	movs	r3, #4
 8003f96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f9a:	e04a      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003f9c:	2308      	movs	r3, #8
 8003f9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fa2:	e046      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003fa4:	2310      	movs	r3, #16
 8003fa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003faa:	e042      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a17      	ldr	r2, [pc, #92]	@ (8004010 <UART_SetConfig+0x2dc>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d13a      	bne.n	800402c <UART_SetConfig+0x2f8>
 8003fb6:	4b18      	ldr	r3, [pc, #96]	@ (8004018 <UART_SetConfig+0x2e4>)
 8003fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fbc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003fc0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fc4:	d01a      	beq.n	8003ffc <UART_SetConfig+0x2c8>
 8003fc6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fca:	d81b      	bhi.n	8004004 <UART_SetConfig+0x2d0>
 8003fcc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fd0:	d00c      	beq.n	8003fec <UART_SetConfig+0x2b8>
 8003fd2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fd6:	d815      	bhi.n	8004004 <UART_SetConfig+0x2d0>
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d003      	beq.n	8003fe4 <UART_SetConfig+0x2b0>
 8003fdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fe0:	d008      	beq.n	8003ff4 <UART_SetConfig+0x2c0>
 8003fe2:	e00f      	b.n	8004004 <UART_SetConfig+0x2d0>
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fea:	e022      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003fec:	2302      	movs	r3, #2
 8003fee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ff2:	e01e      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003ff4:	2304      	movs	r3, #4
 8003ff6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ffa:	e01a      	b.n	8004032 <UART_SetConfig+0x2fe>
 8003ffc:	2308      	movs	r3, #8
 8003ffe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004002:	e016      	b.n	8004032 <UART_SetConfig+0x2fe>
 8004004:	2310      	movs	r3, #16
 8004006:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800400a:	e012      	b.n	8004032 <UART_SetConfig+0x2fe>
 800400c:	cfff69f3 	.word	0xcfff69f3
 8004010:	40008000 	.word	0x40008000
 8004014:	40013800 	.word	0x40013800
 8004018:	40021000 	.word	0x40021000
 800401c:	40004400 	.word	0x40004400
 8004020:	40004800 	.word	0x40004800
 8004024:	40004c00 	.word	0x40004c00
 8004028:	40005000 	.word	0x40005000
 800402c:	2310      	movs	r3, #16
 800402e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4aae      	ldr	r2, [pc, #696]	@ (80042f0 <UART_SetConfig+0x5bc>)
 8004038:	4293      	cmp	r3, r2
 800403a:	f040 8097 	bne.w	800416c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800403e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004042:	2b08      	cmp	r3, #8
 8004044:	d823      	bhi.n	800408e <UART_SetConfig+0x35a>
 8004046:	a201      	add	r2, pc, #4	@ (adr r2, 800404c <UART_SetConfig+0x318>)
 8004048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800404c:	08004071 	.word	0x08004071
 8004050:	0800408f 	.word	0x0800408f
 8004054:	08004079 	.word	0x08004079
 8004058:	0800408f 	.word	0x0800408f
 800405c:	0800407f 	.word	0x0800407f
 8004060:	0800408f 	.word	0x0800408f
 8004064:	0800408f 	.word	0x0800408f
 8004068:	0800408f 	.word	0x0800408f
 800406c:	08004087 	.word	0x08004087
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004070:	f7fe fc8e 	bl	8002990 <HAL_RCC_GetPCLK1Freq>
 8004074:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004076:	e010      	b.n	800409a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004078:	4b9e      	ldr	r3, [pc, #632]	@ (80042f4 <UART_SetConfig+0x5c0>)
 800407a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800407c:	e00d      	b.n	800409a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800407e:	f7fe fbef 	bl	8002860 <HAL_RCC_GetSysClockFreq>
 8004082:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004084:	e009      	b.n	800409a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004086:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800408a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800408c:	e005      	b.n	800409a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800408e:	2300      	movs	r3, #0
 8004090:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004098:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800409a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800409c:	2b00      	cmp	r3, #0
 800409e:	f000 8130 	beq.w	8004302 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a6:	4a94      	ldr	r2, [pc, #592]	@ (80042f8 <UART_SetConfig+0x5c4>)
 80040a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040ac:	461a      	mov	r2, r3
 80040ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80040b4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	4613      	mov	r3, r2
 80040bc:	005b      	lsls	r3, r3, #1
 80040be:	4413      	add	r3, r2
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d305      	bcc.n	80040d2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d903      	bls.n	80040da <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80040d8:	e113      	b.n	8004302 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80040da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040dc:	2200      	movs	r2, #0
 80040de:	60bb      	str	r3, [r7, #8]
 80040e0:	60fa      	str	r2, [r7, #12]
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e6:	4a84      	ldr	r2, [pc, #528]	@ (80042f8 <UART_SetConfig+0x5c4>)
 80040e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	2200      	movs	r2, #0
 80040f0:	603b      	str	r3, [r7, #0]
 80040f2:	607a      	str	r2, [r7, #4]
 80040f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80040fc:	f7fc f87e 	bl	80001fc <__aeabi_uldivmod>
 8004100:	4602      	mov	r2, r0
 8004102:	460b      	mov	r3, r1
 8004104:	4610      	mov	r0, r2
 8004106:	4619      	mov	r1, r3
 8004108:	f04f 0200 	mov.w	r2, #0
 800410c:	f04f 0300 	mov.w	r3, #0
 8004110:	020b      	lsls	r3, r1, #8
 8004112:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004116:	0202      	lsls	r2, r0, #8
 8004118:	6979      	ldr	r1, [r7, #20]
 800411a:	6849      	ldr	r1, [r1, #4]
 800411c:	0849      	lsrs	r1, r1, #1
 800411e:	2000      	movs	r0, #0
 8004120:	460c      	mov	r4, r1
 8004122:	4605      	mov	r5, r0
 8004124:	eb12 0804 	adds.w	r8, r2, r4
 8004128:	eb43 0905 	adc.w	r9, r3, r5
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	469a      	mov	sl, r3
 8004134:	4693      	mov	fp, r2
 8004136:	4652      	mov	r2, sl
 8004138:	465b      	mov	r3, fp
 800413a:	4640      	mov	r0, r8
 800413c:	4649      	mov	r1, r9
 800413e:	f7fc f85d 	bl	80001fc <__aeabi_uldivmod>
 8004142:	4602      	mov	r2, r0
 8004144:	460b      	mov	r3, r1
 8004146:	4613      	mov	r3, r2
 8004148:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800414a:	6a3b      	ldr	r3, [r7, #32]
 800414c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004150:	d308      	bcc.n	8004164 <UART_SetConfig+0x430>
 8004152:	6a3b      	ldr	r3, [r7, #32]
 8004154:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004158:	d204      	bcs.n	8004164 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	6a3a      	ldr	r2, [r7, #32]
 8004160:	60da      	str	r2, [r3, #12]
 8004162:	e0ce      	b.n	8004302 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800416a:	e0ca      	b.n	8004302 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	69db      	ldr	r3, [r3, #28]
 8004170:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004174:	d166      	bne.n	8004244 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004176:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800417a:	2b08      	cmp	r3, #8
 800417c:	d827      	bhi.n	80041ce <UART_SetConfig+0x49a>
 800417e:	a201      	add	r2, pc, #4	@ (adr r2, 8004184 <UART_SetConfig+0x450>)
 8004180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004184:	080041a9 	.word	0x080041a9
 8004188:	080041b1 	.word	0x080041b1
 800418c:	080041b9 	.word	0x080041b9
 8004190:	080041cf 	.word	0x080041cf
 8004194:	080041bf 	.word	0x080041bf
 8004198:	080041cf 	.word	0x080041cf
 800419c:	080041cf 	.word	0x080041cf
 80041a0:	080041cf 	.word	0x080041cf
 80041a4:	080041c7 	.word	0x080041c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041a8:	f7fe fbf2 	bl	8002990 <HAL_RCC_GetPCLK1Freq>
 80041ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80041ae:	e014      	b.n	80041da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041b0:	f7fe fc04 	bl	80029bc <HAL_RCC_GetPCLK2Freq>
 80041b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80041b6:	e010      	b.n	80041da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041b8:	4b4e      	ldr	r3, [pc, #312]	@ (80042f4 <UART_SetConfig+0x5c0>)
 80041ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80041bc:	e00d      	b.n	80041da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041be:	f7fe fb4f 	bl	8002860 <HAL_RCC_GetSysClockFreq>
 80041c2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80041c4:	e009      	b.n	80041da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80041cc:	e005      	b.n	80041da <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80041ce:	2300      	movs	r3, #0
 80041d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80041d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80041da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041dc:	2b00      	cmp	r3, #0
 80041de:	f000 8090 	beq.w	8004302 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e6:	4a44      	ldr	r2, [pc, #272]	@ (80042f8 <UART_SetConfig+0x5c4>)
 80041e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80041ec:	461a      	mov	r2, r3
 80041ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80041f4:	005a      	lsls	r2, r3, #1
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	085b      	lsrs	r3, r3, #1
 80041fc:	441a      	add	r2, r3
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	fbb2 f3f3 	udiv	r3, r2, r3
 8004206:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004208:	6a3b      	ldr	r3, [r7, #32]
 800420a:	2b0f      	cmp	r3, #15
 800420c:	d916      	bls.n	800423c <UART_SetConfig+0x508>
 800420e:	6a3b      	ldr	r3, [r7, #32]
 8004210:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004214:	d212      	bcs.n	800423c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004216:	6a3b      	ldr	r3, [r7, #32]
 8004218:	b29b      	uxth	r3, r3
 800421a:	f023 030f 	bic.w	r3, r3, #15
 800421e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004220:	6a3b      	ldr	r3, [r7, #32]
 8004222:	085b      	lsrs	r3, r3, #1
 8004224:	b29b      	uxth	r3, r3
 8004226:	f003 0307 	and.w	r3, r3, #7
 800422a:	b29a      	uxth	r2, r3
 800422c:	8bfb      	ldrh	r3, [r7, #30]
 800422e:	4313      	orrs	r3, r2
 8004230:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	8bfa      	ldrh	r2, [r7, #30]
 8004238:	60da      	str	r2, [r3, #12]
 800423a:	e062      	b.n	8004302 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004242:	e05e      	b.n	8004302 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004244:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004248:	2b08      	cmp	r3, #8
 800424a:	d828      	bhi.n	800429e <UART_SetConfig+0x56a>
 800424c:	a201      	add	r2, pc, #4	@ (adr r2, 8004254 <UART_SetConfig+0x520>)
 800424e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004252:	bf00      	nop
 8004254:	08004279 	.word	0x08004279
 8004258:	08004281 	.word	0x08004281
 800425c:	08004289 	.word	0x08004289
 8004260:	0800429f 	.word	0x0800429f
 8004264:	0800428f 	.word	0x0800428f
 8004268:	0800429f 	.word	0x0800429f
 800426c:	0800429f 	.word	0x0800429f
 8004270:	0800429f 	.word	0x0800429f
 8004274:	08004297 	.word	0x08004297
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004278:	f7fe fb8a 	bl	8002990 <HAL_RCC_GetPCLK1Freq>
 800427c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800427e:	e014      	b.n	80042aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004280:	f7fe fb9c 	bl	80029bc <HAL_RCC_GetPCLK2Freq>
 8004284:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004286:	e010      	b.n	80042aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004288:	4b1a      	ldr	r3, [pc, #104]	@ (80042f4 <UART_SetConfig+0x5c0>)
 800428a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800428c:	e00d      	b.n	80042aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800428e:	f7fe fae7 	bl	8002860 <HAL_RCC_GetSysClockFreq>
 8004292:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004294:	e009      	b.n	80042aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004296:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800429a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800429c:	e005      	b.n	80042aa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800429e:	2300      	movs	r3, #0
 80042a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80042a8:	bf00      	nop
    }

    if (pclk != 0U)
 80042aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d028      	beq.n	8004302 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b4:	4a10      	ldr	r2, [pc, #64]	@ (80042f8 <UART_SetConfig+0x5c4>)
 80042b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042ba:	461a      	mov	r2, r3
 80042bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042be:	fbb3 f2f2 	udiv	r2, r3, r2
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	085b      	lsrs	r3, r3, #1
 80042c8:	441a      	add	r2, r3
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042d4:	6a3b      	ldr	r3, [r7, #32]
 80042d6:	2b0f      	cmp	r3, #15
 80042d8:	d910      	bls.n	80042fc <UART_SetConfig+0x5c8>
 80042da:	6a3b      	ldr	r3, [r7, #32]
 80042dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042e0:	d20c      	bcs.n	80042fc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80042e2:	6a3b      	ldr	r3, [r7, #32]
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	60da      	str	r2, [r3, #12]
 80042ec:	e009      	b.n	8004302 <UART_SetConfig+0x5ce>
 80042ee:	bf00      	nop
 80042f0:	40008000 	.word	0x40008000
 80042f4:	00f42400 	.word	0x00f42400
 80042f8:	08004c68 	.word	0x08004c68
      }
      else
      {
        ret = HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	2201      	movs	r2, #1
 8004306:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	2201      	movs	r2, #1
 800430e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	2200      	movs	r2, #0
 8004316:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	2200      	movs	r2, #0
 800431c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800431e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004322:	4618      	mov	r0, r3
 8004324:	3730      	adds	r7, #48	@ 0x30
 8004326:	46bd      	mov	sp, r7
 8004328:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800432c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004338:	f003 0308 	and.w	r3, r3, #8
 800433c:	2b00      	cmp	r3, #0
 800433e:	d00a      	beq.n	8004356 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	430a      	orrs	r2, r1
 8004354:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	2b00      	cmp	r3, #0
 8004360:	d00a      	beq.n	8004378 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	430a      	orrs	r2, r1
 8004376:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800437c:	f003 0302 	and.w	r3, r3, #2
 8004380:	2b00      	cmp	r3, #0
 8004382:	d00a      	beq.n	800439a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	430a      	orrs	r2, r1
 8004398:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800439e:	f003 0304 	and.w	r3, r3, #4
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00a      	beq.n	80043bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	430a      	orrs	r2, r1
 80043ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c0:	f003 0310 	and.w	r3, r3, #16
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d00a      	beq.n	80043de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	430a      	orrs	r2, r1
 80043dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e2:	f003 0320 	and.w	r3, r3, #32
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d00a      	beq.n	8004400 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004404:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004408:	2b00      	cmp	r3, #0
 800440a:	d01a      	beq.n	8004442 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	430a      	orrs	r2, r1
 8004420:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004426:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800442a:	d10a      	bne.n	8004442 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	430a      	orrs	r2, r1
 8004440:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00a      	beq.n	8004464 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	430a      	orrs	r2, r1
 8004462:	605a      	str	r2, [r3, #4]
  }
}
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b098      	sub	sp, #96	@ 0x60
 8004474:	af02      	add	r7, sp, #8
 8004476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004480:	f7fd f906 	bl	8001690 <HAL_GetTick>
 8004484:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0308 	and.w	r3, r3, #8
 8004490:	2b08      	cmp	r3, #8
 8004492:	d12f      	bne.n	80044f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004494:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800449c:	2200      	movs	r2, #0
 800449e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 f88e 	bl	80045c4 <UART_WaitOnFlagUntilTimeout>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d022      	beq.n	80044f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b6:	e853 3f00 	ldrex	r3, [r3]
 80044ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80044bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	461a      	mov	r2, r3
 80044ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80044ce:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044d4:	e841 2300 	strex	r3, r2, [r1]
 80044d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80044da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1e6      	bne.n	80044ae <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2220      	movs	r2, #32
 80044e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e063      	b.n	80045bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0304 	and.w	r3, r3, #4
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d149      	bne.n	8004596 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004502:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004506:	9300      	str	r3, [sp, #0]
 8004508:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800450a:	2200      	movs	r2, #0
 800450c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f000 f857 	bl	80045c4 <UART_WaitOnFlagUntilTimeout>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d03c      	beq.n	8004596 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004524:	e853 3f00 	ldrex	r3, [r3]
 8004528:	623b      	str	r3, [r7, #32]
   return(result);
 800452a:	6a3b      	ldr	r3, [r7, #32]
 800452c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004530:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	461a      	mov	r2, r3
 8004538:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800453a:	633b      	str	r3, [r7, #48]	@ 0x30
 800453c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004540:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004542:	e841 2300 	strex	r3, r2, [r1]
 8004546:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800454a:	2b00      	cmp	r3, #0
 800454c:	d1e6      	bne.n	800451c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	3308      	adds	r3, #8
 8004554:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	e853 3f00 	ldrex	r3, [r3]
 800455c:	60fb      	str	r3, [r7, #12]
   return(result);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f023 0301 	bic.w	r3, r3, #1
 8004564:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	3308      	adds	r3, #8
 800456c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800456e:	61fa      	str	r2, [r7, #28]
 8004570:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004572:	69b9      	ldr	r1, [r7, #24]
 8004574:	69fa      	ldr	r2, [r7, #28]
 8004576:	e841 2300 	strex	r3, r2, [r1]
 800457a:	617b      	str	r3, [r7, #20]
   return(result);
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d1e5      	bne.n	800454e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2220      	movs	r2, #32
 8004586:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e012      	b.n	80045bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2220      	movs	r2, #32
 800459a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2220      	movs	r2, #32
 80045a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3758      	adds	r7, #88	@ 0x58
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b084      	sub	sp, #16
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	603b      	str	r3, [r7, #0]
 80045d0:	4613      	mov	r3, r2
 80045d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045d4:	e04f      	b.n	8004676 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045d6:	69bb      	ldr	r3, [r7, #24]
 80045d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045dc:	d04b      	beq.n	8004676 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045de:	f7fd f857 	bl	8001690 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d302      	bcc.n	80045f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80045ee:	69bb      	ldr	r3, [r7, #24]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d101      	bne.n	80045f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	e04e      	b.n	8004696 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0304 	and.w	r3, r3, #4
 8004602:	2b00      	cmp	r3, #0
 8004604:	d037      	beq.n	8004676 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	2b80      	cmp	r3, #128	@ 0x80
 800460a:	d034      	beq.n	8004676 <UART_WaitOnFlagUntilTimeout+0xb2>
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	2b40      	cmp	r3, #64	@ 0x40
 8004610:	d031      	beq.n	8004676 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	69db      	ldr	r3, [r3, #28]
 8004618:	f003 0308 	and.w	r3, r3, #8
 800461c:	2b08      	cmp	r3, #8
 800461e:	d110      	bne.n	8004642 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2208      	movs	r2, #8
 8004626:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004628:	68f8      	ldr	r0, [r7, #12]
 800462a:	f000 f838 	bl	800469e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2208      	movs	r2, #8
 8004632:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e029      	b.n	8004696 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	69db      	ldr	r3, [r3, #28]
 8004648:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800464c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004650:	d111      	bne.n	8004676 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800465a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f000 f81e 	bl	800469e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2220      	movs	r2, #32
 8004666:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e00f      	b.n	8004696 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	69da      	ldr	r2, [r3, #28]
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	4013      	ands	r3, r2
 8004680:	68ba      	ldr	r2, [r7, #8]
 8004682:	429a      	cmp	r2, r3
 8004684:	bf0c      	ite	eq
 8004686:	2301      	moveq	r3, #1
 8004688:	2300      	movne	r3, #0
 800468a:	b2db      	uxtb	r3, r3
 800468c:	461a      	mov	r2, r3
 800468e:	79fb      	ldrb	r3, [r7, #7]
 8004690:	429a      	cmp	r2, r3
 8004692:	d0a0      	beq.n	80045d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3710      	adds	r7, #16
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800469e:	b480      	push	{r7}
 80046a0:	b095      	sub	sp, #84	@ 0x54
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046ae:	e853 3f00 	ldrex	r3, [r3]
 80046b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80046b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	461a      	mov	r2, r3
 80046c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80046c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80046ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046cc:	e841 2300 	strex	r3, r2, [r1]
 80046d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80046d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1e6      	bne.n	80046a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	3308      	adds	r3, #8
 80046de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e0:	6a3b      	ldr	r3, [r7, #32]
 80046e2:	e853 3f00 	ldrex	r3, [r3]
 80046e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046ee:	f023 0301 	bic.w	r3, r3, #1
 80046f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	3308      	adds	r3, #8
 80046fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004700:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004702:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004704:	e841 2300 	strex	r3, r2, [r1]
 8004708:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800470a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470c:	2b00      	cmp	r3, #0
 800470e:	d1e3      	bne.n	80046d8 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004714:	2b01      	cmp	r3, #1
 8004716:	d118      	bne.n	800474a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	e853 3f00 	ldrex	r3, [r3]
 8004724:	60bb      	str	r3, [r7, #8]
   return(result);
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	f023 0310 	bic.w	r3, r3, #16
 800472c:	647b      	str	r3, [r7, #68]	@ 0x44
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	461a      	mov	r2, r3
 8004734:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004736:	61bb      	str	r3, [r7, #24]
 8004738:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800473a:	6979      	ldr	r1, [r7, #20]
 800473c:	69ba      	ldr	r2, [r7, #24]
 800473e:	e841 2300 	strex	r3, r2, [r1]
 8004742:	613b      	str	r3, [r7, #16]
   return(result);
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d1e6      	bne.n	8004718 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2220      	movs	r2, #32
 800474e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800475e:	bf00      	nop
 8004760:	3754      	adds	r7, #84	@ 0x54
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr

0800476a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800476a:	b480      	push	{r7}
 800476c:	b085      	sub	sp, #20
 800476e:	af00      	add	r7, sp, #0
 8004770:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004778:	2b01      	cmp	r3, #1
 800477a:	d101      	bne.n	8004780 <HAL_UARTEx_DisableFifoMode+0x16>
 800477c:	2302      	movs	r3, #2
 800477e:	e027      	b.n	80047d0 <HAL_UARTEx_DisableFifoMode+0x66>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2224      	movs	r2, #36	@ 0x24
 800478c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f022 0201 	bic.w	r2, r2, #1
 80047a6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80047ae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	68fa      	ldr	r2, [r7, #12]
 80047bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2220      	movs	r2, #32
 80047c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3714      	adds	r7, #20
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d101      	bne.n	80047f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80047f0:	2302      	movs	r3, #2
 80047f2:	e02d      	b.n	8004850 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2224      	movs	r2, #36	@ 0x24
 8004800:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f022 0201 	bic.w	r2, r2, #1
 800481a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	430a      	orrs	r2, r1
 800482e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 f84f 	bl	80048d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2220      	movs	r2, #32
 8004842:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800484e:	2300      	movs	r3, #0
}
 8004850:	4618      	mov	r0, r3
 8004852:	3710      	adds	r7, #16
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b084      	sub	sp, #16
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004868:	2b01      	cmp	r3, #1
 800486a:	d101      	bne.n	8004870 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800486c:	2302      	movs	r3, #2
 800486e:	e02d      	b.n	80048cc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2224      	movs	r2, #36	@ 0x24
 800487c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f022 0201 	bic.w	r2, r2, #1
 8004896:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	683a      	ldr	r2, [r7, #0]
 80048a8:	430a      	orrs	r2, r1
 80048aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 f811 	bl	80048d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2220      	movs	r2, #32
 80048be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3710      	adds	r7, #16
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d108      	bne.n	80048f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80048f4:	e031      	b.n	800495a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80048f6:	2308      	movs	r3, #8
 80048f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80048fa:	2308      	movs	r3, #8
 80048fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	0e5b      	lsrs	r3, r3, #25
 8004906:	b2db      	uxtb	r3, r3
 8004908:	f003 0307 	and.w	r3, r3, #7
 800490c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	0f5b      	lsrs	r3, r3, #29
 8004916:	b2db      	uxtb	r3, r3
 8004918:	f003 0307 	and.w	r3, r3, #7
 800491c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800491e:	7bbb      	ldrb	r3, [r7, #14]
 8004920:	7b3a      	ldrb	r2, [r7, #12]
 8004922:	4911      	ldr	r1, [pc, #68]	@ (8004968 <UARTEx_SetNbDataToProcess+0x94>)
 8004924:	5c8a      	ldrb	r2, [r1, r2]
 8004926:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800492a:	7b3a      	ldrb	r2, [r7, #12]
 800492c:	490f      	ldr	r1, [pc, #60]	@ (800496c <UARTEx_SetNbDataToProcess+0x98>)
 800492e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004930:	fb93 f3f2 	sdiv	r3, r3, r2
 8004934:	b29a      	uxth	r2, r3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800493c:	7bfb      	ldrb	r3, [r7, #15]
 800493e:	7b7a      	ldrb	r2, [r7, #13]
 8004940:	4909      	ldr	r1, [pc, #36]	@ (8004968 <UARTEx_SetNbDataToProcess+0x94>)
 8004942:	5c8a      	ldrb	r2, [r1, r2]
 8004944:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004948:	7b7a      	ldrb	r2, [r7, #13]
 800494a:	4908      	ldr	r1, [pc, #32]	@ (800496c <UARTEx_SetNbDataToProcess+0x98>)
 800494c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800494e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004952:	b29a      	uxth	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800495a:	bf00      	nop
 800495c:	3714      	adds	r7, #20
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr
 8004966:	bf00      	nop
 8004968:	08004c80 	.word	0x08004c80
 800496c:	08004c88 	.word	0x08004c88

08004970 <memset>:
 8004970:	4402      	add	r2, r0
 8004972:	4603      	mov	r3, r0
 8004974:	4293      	cmp	r3, r2
 8004976:	d100      	bne.n	800497a <memset+0xa>
 8004978:	4770      	bx	lr
 800497a:	f803 1b01 	strb.w	r1, [r3], #1
 800497e:	e7f9      	b.n	8004974 <memset+0x4>

08004980 <__libc_init_array>:
 8004980:	b570      	push	{r4, r5, r6, lr}
 8004982:	4d0d      	ldr	r5, [pc, #52]	@ (80049b8 <__libc_init_array+0x38>)
 8004984:	4c0d      	ldr	r4, [pc, #52]	@ (80049bc <__libc_init_array+0x3c>)
 8004986:	1b64      	subs	r4, r4, r5
 8004988:	10a4      	asrs	r4, r4, #2
 800498a:	2600      	movs	r6, #0
 800498c:	42a6      	cmp	r6, r4
 800498e:	d109      	bne.n	80049a4 <__libc_init_array+0x24>
 8004990:	4d0b      	ldr	r5, [pc, #44]	@ (80049c0 <__libc_init_array+0x40>)
 8004992:	4c0c      	ldr	r4, [pc, #48]	@ (80049c4 <__libc_init_array+0x44>)
 8004994:	f000 f818 	bl	80049c8 <_init>
 8004998:	1b64      	subs	r4, r4, r5
 800499a:	10a4      	asrs	r4, r4, #2
 800499c:	2600      	movs	r6, #0
 800499e:	42a6      	cmp	r6, r4
 80049a0:	d105      	bne.n	80049ae <__libc_init_array+0x2e>
 80049a2:	bd70      	pop	{r4, r5, r6, pc}
 80049a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80049a8:	4798      	blx	r3
 80049aa:	3601      	adds	r6, #1
 80049ac:	e7ee      	b.n	800498c <__libc_init_array+0xc>
 80049ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80049b2:	4798      	blx	r3
 80049b4:	3601      	adds	r6, #1
 80049b6:	e7f2      	b.n	800499e <__libc_init_array+0x1e>
 80049b8:	08004c98 	.word	0x08004c98
 80049bc:	08004c98 	.word	0x08004c98
 80049c0:	08004c98 	.word	0x08004c98
 80049c4:	08004c9c 	.word	0x08004c9c

080049c8 <_init>:
 80049c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ca:	bf00      	nop
 80049cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049ce:	bc08      	pop	{r3}
 80049d0:	469e      	mov	lr, r3
 80049d2:	4770      	bx	lr

080049d4 <_fini>:
 80049d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049d6:	bf00      	nop
 80049d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049da:	bc08      	pop	{r3}
 80049dc:	469e      	mov	lr, r3
 80049de:	4770      	bx	lr
