

================================================================
== Synthesis Summary Report of 'doitgen'
================================================================
+ General Information: 
    * Date:           Mon May  5 07:53:10 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        doitgen
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |            |              |              |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |     DSP    |      FF      |      LUT     | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+
    |+ doitgen                                            |     -|  0.00|     2307|  1.154e+04|         -|     2308|     -|        no|     -|  2475 (27%)|  505518 (19%)|  300051 (23%)|    -|
    | + doitgen_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2  |     -|  0.00|     2171|  1.086e+04|         -|     2171|     -|        no|     -|  2475 (27%)|  349496 (13%)|  235337 (18%)|    -|
    |  o VITIS_LOOP_33_1_VITIS_LOOP_34_2                  |    II|  3.65|     2169|  1.084e+04|       174|        4|   500|       yes|     -|           -|             -|             -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_0  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_10 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_11 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_12 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_13 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_14 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_15 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_16 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_17 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_18 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_19 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_20 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_21 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_22 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_23 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_24 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_25 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_26 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_27 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_28 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_29 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_5  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_6  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_7  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_8  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_9  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 6             | 16     | 0        |
| s_axi_control_r | 32         | 10            | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control   | nr       | 0x10   | 32    | W      | Data signal of nr                |                                                                      |
| s_axi_control   | nq       | 0x18   | 32    | W      | Data signal of nq                |                                                                      |
| s_axi_control   | np       | 0x20   | 32    | W      | Data signal of np                |                                                                      |
| s_axi_control_r | A_0_1    | 0x10   | 32    | W      | Data signal of A_0               |                                                                      |
| s_axi_control_r | A_0_2    | 0x14   | 32    | W      | Data signal of A_0               |                                                                      |
| s_axi_control_r | A_1_1    | 0x1c   | 32    | W      | Data signal of A_1               |                                                                      |
| s_axi_control_r | A_1_2    | 0x20   | 32    | W      | Data signal of A_1               |                                                                      |
| s_axi_control_r | A_2_1    | 0x28   | 32    | W      | Data signal of A_2               |                                                                      |
| s_axi_control_r | A_2_2    | 0x2c   | 32    | W      | Data signal of A_2               |                                                                      |
| s_axi_control_r | A_3_1    | 0x34   | 32    | W      | Data signal of A_3               |                                                                      |
| s_axi_control_r | A_3_2    | 0x38   | 32    | W      | Data signal of A_3               |                                                                      |
| s_axi_control_r | A_4_1    | 0x40   | 32    | W      | Data signal of A_4               |                                                                      |
| s_axi_control_r | A_4_2    | 0x44   | 32    | W      | Data signal of A_4               |                                                                      |
| s_axi_control_r | A_5_1    | 0x4c   | 32    | W      | Data signal of A_5               |                                                                      |
| s_axi_control_r | A_5_2    | 0x50   | 32    | W      | Data signal of A_5               |                                                                      |
| s_axi_control_r | A_6_1    | 0x58   | 32    | W      | Data signal of A_6               |                                                                      |
| s_axi_control_r | A_6_2    | 0x5c   | 32    | W      | Data signal of A_6               |                                                                      |
| s_axi_control_r | A_7_1    | 0x64   | 32    | W      | Data signal of A_7               |                                                                      |
| s_axi_control_r | A_7_2    | 0x68   | 32    | W      | Data signal of A_7               |                                                                      |
| s_axi_control_r | C4_0_1   | 0x70   | 32    | W      | Data signal of C4_0              |                                                                      |
| s_axi_control_r | C4_0_2   | 0x74   | 32    | W      | Data signal of C4_0              |                                                                      |
| s_axi_control_r | C4_1_1   | 0x7c   | 32    | W      | Data signal of C4_1              |                                                                      |
| s_axi_control_r | C4_1_2   | 0x80   | 32    | W      | Data signal of C4_1              |                                                                      |
| s_axi_control_r | C4_2_1   | 0x88   | 32    | W      | Data signal of C4_2              |                                                                      |
| s_axi_control_r | C4_2_2   | 0x8c   | 32    | W      | Data signal of C4_2              |                                                                      |
| s_axi_control_r | C4_3_1   | 0x94   | 32    | W      | Data signal of C4_3              |                                                                      |
| s_axi_control_r | C4_3_2   | 0x98   | 32    | W      | Data signal of C4_3              |                                                                      |
| s_axi_control_r | C4_4_1   | 0xa0   | 32    | W      | Data signal of C4_4              |                                                                      |
| s_axi_control_r | C4_4_2   | 0xa4   | 32    | W      | Data signal of C4_4              |                                                                      |
| s_axi_control_r | C4_5_1   | 0xac   | 32    | W      | Data signal of C4_5              |                                                                      |
| s_axi_control_r | C4_5_2   | 0xb0   | 32    | W      | Data signal of C4_5              |                                                                      |
| s_axi_control_r | C4_6_1   | 0xb8   | 32    | W      | Data signal of C4_6              |                                                                      |
| s_axi_control_r | C4_6_2   | 0xbc   | 32    | W      | Data signal of C4_6              |                                                                      |
| s_axi_control_r | C4_7_1   | 0xc4   | 32    | W      | Data signal of C4_7              |                                                                      |
| s_axi_control_r | C4_7_2   | 0xc8   | 32    | W      | Data signal of C4_7              |                                                                      |
| s_axi_control_r | sum_0_1  | 0xd0   | 32    | W      | Data signal of sum_0             |                                                                      |
| s_axi_control_r | sum_0_2  | 0xd4   | 32    | W      | Data signal of sum_0             |                                                                      |
| s_axi_control_r | sum_1_1  | 0xdc   | 32    | W      | Data signal of sum_1             |                                                                      |
| s_axi_control_r | sum_1_2  | 0xe0   | 32    | W      | Data signal of sum_1             |                                                                      |
| s_axi_control_r | sum_2_1  | 0xe8   | 32    | W      | Data signal of sum_2             |                                                                      |
| s_axi_control_r | sum_2_2  | 0xec   | 32    | W      | Data signal of sum_2             |                                                                      |
| s_axi_control_r | sum_3_1  | 0xf4   | 32    | W      | Data signal of sum_3             |                                                                      |
| s_axi_control_r | sum_3_2  | 0xf8   | 32    | W      | Data signal of sum_3             |                                                                      |
| s_axi_control_r | sum_4_1  | 0x100  | 32    | W      | Data signal of sum_4             |                                                                      |
| s_axi_control_r | sum_4_2  | 0x104  | 32    | W      | Data signal of sum_4             |                                                                      |
| s_axi_control_r | sum_5_1  | 0x10c  | 32    | W      | Data signal of sum_5             |                                                                      |
| s_axi_control_r | sum_5_2  | 0x110  | 32    | W      | Data signal of sum_5             |                                                                      |
| s_axi_control_r | sum_6_1  | 0x118  | 32    | W      | Data signal of sum_6             |                                                                      |
| s_axi_control_r | sum_6_2  | 0x11c  | 32    | W      | Data signal of sum_6             |                                                                      |
| s_axi_control_r | sum_7_1  | 0x124  | 32    | W      | Data signal of sum_7             |                                                                      |
| s_axi_control_r | sum_7_2  | 0x128  | 32    | W      | Data signal of sum_7             |                                                                      |
| s_axi_control_r | sum_8_1  | 0x130  | 32    | W      | Data signal of sum_8             |                                                                      |
| s_axi_control_r | sum_8_2  | 0x134  | 32    | W      | Data signal of sum_8             |                                                                      |
| s_axi_control_r | sum_9_1  | 0x13c  | 32    | W      | Data signal of sum_9             |                                                                      |
| s_axi_control_r | sum_9_2  | 0x140  | 32    | W      | Data signal of sum_9             |                                                                      |
| s_axi_control_r | sum_10_1 | 0x148  | 32    | W      | Data signal of sum_10            |                                                                      |
| s_axi_control_r | sum_10_2 | 0x14c  | 32    | W      | Data signal of sum_10            |                                                                      |
| s_axi_control_r | sum_11_1 | 0x154  | 32    | W      | Data signal of sum_11            |                                                                      |
| s_axi_control_r | sum_11_2 | 0x158  | 32    | W      | Data signal of sum_11            |                                                                      |
| s_axi_control_r | sum_12_1 | 0x160  | 32    | W      | Data signal of sum_12            |                                                                      |
| s_axi_control_r | sum_12_2 | 0x164  | 32    | W      | Data signal of sum_12            |                                                                      |
| s_axi_control_r | sum_13_1 | 0x16c  | 32    | W      | Data signal of sum_13            |                                                                      |
| s_axi_control_r | sum_13_2 | 0x170  | 32    | W      | Data signal of sum_13            |                                                                      |
| s_axi_control_r | sum_14_1 | 0x178  | 32    | W      | Data signal of sum_14            |                                                                      |
| s_axi_control_r | sum_14_2 | 0x17c  | 32    | W      | Data signal of sum_14            |                                                                      |
| s_axi_control_r | sum_15_1 | 0x184  | 32    | W      | Data signal of sum_15            |                                                                      |
| s_axi_control_r | sum_15_2 | 0x188  | 32    | W      | Data signal of sum_15            |                                                                      |
| s_axi_control_r | sum_16_1 | 0x190  | 32    | W      | Data signal of sum_16            |                                                                      |
| s_axi_control_r | sum_16_2 | 0x194  | 32    | W      | Data signal of sum_16            |                                                                      |
| s_axi_control_r | sum_17_1 | 0x19c  | 32    | W      | Data signal of sum_17            |                                                                      |
| s_axi_control_r | sum_17_2 | 0x1a0  | 32    | W      | Data signal of sum_17            |                                                                      |
| s_axi_control_r | sum_18_1 | 0x1a8  | 32    | W      | Data signal of sum_18            |                                                                      |
| s_axi_control_r | sum_18_2 | 0x1ac  | 32    | W      | Data signal of sum_18            |                                                                      |
| s_axi_control_r | sum_19_1 | 0x1b4  | 32    | W      | Data signal of sum_19            |                                                                      |
| s_axi_control_r | sum_19_2 | 0x1b8  | 32    | W      | Data signal of sum_19            |                                                                      |
| s_axi_control_r | sum_20_1 | 0x1c0  | 32    | W      | Data signal of sum_20            |                                                                      |
| s_axi_control_r | sum_20_2 | 0x1c4  | 32    | W      | Data signal of sum_20            |                                                                      |
| s_axi_control_r | sum_21_1 | 0x1cc  | 32    | W      | Data signal of sum_21            |                                                                      |
| s_axi_control_r | sum_21_2 | 0x1d0  | 32    | W      | Data signal of sum_21            |                                                                      |
| s_axi_control_r | sum_22_1 | 0x1d8  | 32    | W      | Data signal of sum_22            |                                                                      |
| s_axi_control_r | sum_22_2 | 0x1dc  | 32    | W      | Data signal of sum_22            |                                                                      |
| s_axi_control_r | sum_23_1 | 0x1e4  | 32    | W      | Data signal of sum_23            |                                                                      |
| s_axi_control_r | sum_23_2 | 0x1e8  | 32    | W      | Data signal of sum_23            |                                                                      |
| s_axi_control_r | sum_24_1 | 0x1f0  | 32    | W      | Data signal of sum_24            |                                                                      |
| s_axi_control_r | sum_24_2 | 0x1f4  | 32    | W      | Data signal of sum_24            |                                                                      |
| s_axi_control_r | sum_25_1 | 0x1fc  | 32    | W      | Data signal of sum_25            |                                                                      |
| s_axi_control_r | sum_25_2 | 0x200  | 32    | W      | Data signal of sum_25            |                                                                      |
| s_axi_control_r | sum_26_1 | 0x208  | 32    | W      | Data signal of sum_26            |                                                                      |
| s_axi_control_r | sum_26_2 | 0x20c  | 32    | W      | Data signal of sum_26            |                                                                      |
| s_axi_control_r | sum_27_1 | 0x214  | 32    | W      | Data signal of sum_27            |                                                                      |
| s_axi_control_r | sum_27_2 | 0x218  | 32    | W      | Data signal of sum_27            |                                                                      |
| s_axi_control_r | sum_28_1 | 0x220  | 32    | W      | Data signal of sum_28            |                                                                      |
| s_axi_control_r | sum_28_2 | 0x224  | 32    | W      | Data signal of sum_28            |                                                                      |
| s_axi_control_r | sum_29_1 | 0x22c  | 32    | W      | Data signal of sum_29            |                                                                      |
| s_axi_control_r | sum_29_2 | 0x230  | 32    | W      | Data signal of sum_29            |                                                                      |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| nr       | in        | int      |
| nq       | in        | int      |
| np       | in        | int      |
| A        | inout     | double*  |
| C4       | inout     | double*  |
| sum      | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                      |
+----------+-----------------+-----------+----------+------------------------------+
| nr       | s_axi_control   | register  |          | name=nr offset=0x10 range=32 |
| nq       | s_axi_control   | register  |          | name=nq offset=0x18 range=32 |
| np       | s_axi_control   | register  |          | name=np offset=0x20 range=32 |
| A        | m_axi_gmem_0    | interface |          |                              |
| A        | s_axi_control_r | interface | offset   |                              |
| A        | m_axi_gmem_1    | interface |          |                              |
| A        | s_axi_control_r | interface | offset   |                              |
| A        | m_axi_gmem_2    | interface |          |                              |
| A        | s_axi_control_r | interface | offset   |                              |
| A        | m_axi_gmem_3    | interface |          |                              |
| A        | s_axi_control_r | interface | offset   |                              |
| A        | m_axi_gmem_4    | interface |          |                              |
| A        | s_axi_control_r | interface | offset   |                              |
| A        | m_axi_gmem_5    | interface |          |                              |
| A        | s_axi_control_r | interface | offset   |                              |
| A        | m_axi_gmem_6    | interface |          |                              |
| A        | s_axi_control_r | interface | offset   |                              |
| A        | m_axi_gmem_7    | interface |          |                              |
| A        | s_axi_control_r | interface | offset   |                              |
| C4       | m_axi_gmem_0    | interface |          |                              |
| C4       | s_axi_control_r | interface | offset   |                              |
| C4       | m_axi_gmem_1    | interface |          |                              |
| C4       | s_axi_control_r | interface | offset   |                              |
| C4       | m_axi_gmem_2    | interface |          |                              |
| C4       | s_axi_control_r | interface | offset   |                              |
| C4       | m_axi_gmem_3    | interface |          |                              |
| C4       | s_axi_control_r | interface | offset   |                              |
| C4       | m_axi_gmem_4    | interface |          |                              |
| C4       | s_axi_control_r | interface | offset   |                              |
| C4       | m_axi_gmem_5    | interface |          |                              |
| C4       | s_axi_control_r | interface | offset   |                              |
| C4       | m_axi_gmem_6    | interface |          |                              |
| C4       | s_axi_control_r | interface | offset   |                              |
| C4       | m_axi_gmem_7    | interface |          |                              |
| C4       | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_0    | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_1    | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_2    | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_3    | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_4    | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_5    | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_6    | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_7    | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_8    | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_9    | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_10   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_11   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_12   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_13   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_14   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_15   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_16   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_17   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_18   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_19   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_20   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_21   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_22   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_23   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_24   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_25   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_26   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_27   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_28   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
| sum      | m_axi_gmem_29   | interface |          |                              |
| sum      | s_axi_control_r | interface | offset   |                              |
+----------+-----------------+-----------+----------+------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                                                                 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | read      | 4      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_1 | read      | 4      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_2 | read      | 4      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_3 | read      | 4      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_4 | read      | 4      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_5 | read      | 4      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_6 | read      | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_7 | read      | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_6 | write     | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_7 | write     | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_0 | write     | 4      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_1 | write     | 4      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_2 | write     | 4      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_3 | write     | 4      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_4 | write     | 4      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_5 | write     | 4      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| HW Interface | Variable | Problem                                                                                                  | Resolution | Location                                                                                 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_5 | A_5      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_6 | A_6      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_7 | A_7      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:6:17  |
| m_axi_gmem_6 | A_6      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_7 | A_7      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
| m_axi_gmem_5 | A_5      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:39 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+------+--------+----------------+------+---------+---------+
| Name                                                | DSP  | Pragma | Variable       | Op   | Impl    | Latency |
+-----------------------------------------------------+------+--------+----------------+------+---------+---------+
| + doitgen                                           | 2475 |        |                |      |         |         |
|   empty_1749_fu_3604_p2                             | -    |        | empty_1749     | add  | fabric  | 0       |
|   empty_1754_fu_3619_p2                             | -    |        | empty_1754     | add  | fabric  | 0       |
|   empty_1759_fu_3654_p2                             | -    |        | empty_1759     | add  | fabric  | 0       |
|   empty_1764_fu_3669_p2                             | -    |        | empty_1764     | add  | fabric  | 0       |
|   empty_1769_fu_3924_p2                             | -    |        | empty_1769     | add  | fabric  | 0       |
|   empty_1774_fu_3939_p2                             | -    |        | empty_1774     | add  | fabric  | 0       |
|   empty_1779_fu_3974_p2                             | -    |        | empty_1779     | add  | fabric  | 0       |
|   empty_1784_fu_3989_p2                             | -    |        | empty_1784     | add  | fabric  | 0       |
|   empty_1789_fu_4024_p2                             | -    |        | empty_1789     | add  | fabric  | 0       |
|   empty_1794_fu_4039_p2                             | -    |        | empty_1794     | add  | fabric  | 0       |
|   empty_1799_fu_4074_p2                             | -    |        | empty_1799     | add  | fabric  | 0       |
|   empty_1804_fu_4089_p2                             | -    |        | empty_1804     | add  | fabric  | 0       |
|   empty_1809_fu_4124_p2                             | -    |        | empty_1809     | add  | fabric  | 0       |
|   empty_1814_fu_4139_p2                             | -    |        | empty_1814     | add  | fabric  | 0       |
|   empty_1819_fu_4174_p2                             | -    |        | empty_1819     | add  | fabric  | 0       |
|   empty_1824_fu_4189_p2                             | -    |        | empty_1824     | add  | fabric  | 0       |
|   empty_1829_fu_4224_p2                             | -    |        | empty_1829     | add  | fabric  | 0       |
|   empty_1834_fu_4239_p2                             | -    |        | empty_1834     | add  | fabric  | 0       |
|   empty_1839_fu_4274_p2                             | -    |        | empty_1839     | add  | fabric  | 0       |
|   empty_1844_fu_4289_p2                             | -    |        | empty_1844     | add  | fabric  | 0       |
|   empty_1849_fu_4324_p2                             | -    |        | empty_1849     | add  | fabric  | 0       |
|   empty_1854_fu_4339_p2                             | -    |        | empty_1854     | add  | fabric  | 0       |
|   empty_1859_fu_4374_p2                             | -    |        | empty_1859     | add  | fabric  | 0       |
|   empty_1864_fu_4389_p2                             | -    |        | empty_1864     | add  | fabric  | 0       |
|   empty_1869_fu_4424_p2                             | -    |        | empty_1869     | add  | fabric  | 0       |
|   empty_1874_fu_4439_p2                             | -    |        | empty_1874     | add  | fabric  | 0       |
|   empty_1879_fu_4474_p2                             | -    |        | empty_1879     | add  | fabric  | 0       |
|   empty_1884_fu_4489_p2                             | -    |        | empty_1884     | add  | fabric  | 0       |
|   empty_1889_fu_4524_p2                             | -    |        | empty_1889     | add  | fabric  | 0       |
|   empty_1894_fu_4539_p2                             | -    |        | empty_1894     | add  | fabric  | 0       |
|   empty_1899_fu_4574_p2                             | -    |        | empty_1899     | add  | fabric  | 0       |
|   empty_1904_fu_4589_p2                             | -    |        | empty_1904     | add  | fabric  | 0       |
|   empty_1909_fu_4624_p2                             | -    |        | empty_1909     | add  | fabric  | 0       |
|   empty_1914_fu_4639_p2                             | -    |        | empty_1914     | add  | fabric  | 0       |
|   empty_1919_fu_4674_p2                             | -    |        | empty_1919     | add  | fabric  | 0       |
|   empty_1924_fu_4689_p2                             | -    |        | empty_1924     | add  | fabric  | 0       |
|   empty_1929_fu_4724_p2                             | -    |        | empty_1929     | add  | fabric  | 0       |
|   empty_1934_fu_4739_p2                             | -    |        | empty_1934     | add  | fabric  | 0       |
|   empty_1939_fu_4774_p2                             | -    |        | empty_1939     | add  | fabric  | 0       |
|   empty_1944_fu_4789_p2                             | -    |        | empty_1944     | add  | fabric  | 0       |
|   empty_1949_fu_4824_p2                             | -    |        | empty_1949     | add  | fabric  | 0       |
|   empty_1954_fu_4839_p2                             | -    |        | empty_1954     | add  | fabric  | 0       |
|   empty_1959_fu_4874_p2                             | -    |        | empty_1959     | add  | fabric  | 0       |
|   empty_1964_fu_4889_p2                             | -    |        | empty_1964     | add  | fabric  | 0       |
|   empty_1969_fu_4924_p2                             | -    |        | empty_1969     | add  | fabric  | 0       |
|   empty_1974_fu_4939_p2                             | -    |        | empty_1974     | add  | fabric  | 0       |
|   empty_1979_fu_4974_p2                             | -    |        | empty_1979     | add  | fabric  | 0       |
|   empty_1984_fu_4989_p2                             | -    |        | empty_1984     | add  | fabric  | 0       |
|   empty_1989_fu_5024_p2                             | -    |        | empty_1989     | add  | fabric  | 0       |
|   empty_1994_fu_5039_p2                             | -    |        | empty_1994     | add  | fabric  | 0       |
|   empty_1999_fu_5074_p2                             | -    |        | empty_1999     | add  | fabric  | 0       |
|   empty_2004_fu_5089_p2                             | -    |        | empty_2004     | add  | fabric  | 0       |
|   empty_2009_fu_5124_p2                             | -    |        | empty_2009     | add  | fabric  | 0       |
|   empty_2014_fu_5139_p2                             | -    |        | empty_2014     | add  | fabric  | 0       |
|   empty_2019_fu_5174_p2                             | -    |        | empty_2019     | add  | fabric  | 0       |
|   empty_2024_fu_5189_p2                             | -    |        | empty_2024     | add  | fabric  | 0       |
|   empty_2029_fu_5204_p2                             | -    |        | empty_2029     | add  | fabric  | 0       |
|   empty_2034_fu_5219_p2                             | -    |        | empty_2034     | add  | fabric  | 0       |
|  + doitgen_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2 | 2475 |        |                |      |         |         |
|    add_ln34_fu_10069_p2                             | -    |        | add_ln34       | add  | fabric  | 0       |
|    add_ln33_fu_10081_p2                             | -    |        | add_ln33       | add  | fabric  | 0       |
|    add_ln33_1_fu_10104_p2                           | -    |        | add_ln33_1     | add  | fabric  | 0       |
|    add_ln34_18_fu_10130_p2                          | -    |        | add_ln34_18    | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add16_i        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add16_i_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_30       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add16_i_30     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_31       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add16_i_31     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_32       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add16_i_32     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_33       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add16_i_33     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_34       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add16_i_34     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_35       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add16_i_35     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_36       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add16_i_36     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_1622_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add16_i_1623_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_1622_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add16_i_1623_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_1622_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add16_i_1623_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_1622_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add16_i_1623_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_1622_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add16_i_1623_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_1622_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add16_i_1623_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_1622_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add16_i_1623_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_37       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add16_i_37     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_2629_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add16_i_2630_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_2629_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add16_i_2630_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_2629_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add16_i_2630_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_2629_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add16_i_2630_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_2629_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add16_i_2630_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_2629_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add16_i_2630_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_2629_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add16_i_2630_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_38       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add16_i_38     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_3636_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add16_i_3637_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_3636_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add16_i_3637_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_3636_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add16_i_3637_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_3636_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add16_i_3637_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_3636_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add16_i_3637_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add16_i_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_1_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add16_i_1_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_1_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add16_i_1_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_1_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add16_i_1_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add16_i_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add16_i_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_1_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add16_i_1_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_1_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add16_i_1_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add16_i_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_1_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add16_i_1_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_1_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add16_i_1_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_1_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add16_i_1_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_1_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add16_i_1_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_1_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add16_i_1_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_1_1_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add16_i_1_1_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_1_1_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add16_i_1_1_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add16_i_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_1_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add16_i_1_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_1_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add16_i_1_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_1_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add16_i_1_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_1_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add16_i_1_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_1_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add16_i_1_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_1_2_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add16_i_1_2_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_1_2_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add16_i_1_2_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add16_i_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_1_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add16_i_1_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_1_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add16_i_1_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_1_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add16_i_1_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_1_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add16_i_1_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_1_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add16_i_1_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add16_i_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_2_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add16_i_2_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_2_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add16_i_2_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_2_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add16_i_2_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add16_i_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add16_i_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_2_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add16_i_2_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_2_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add16_i_2_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add16_i_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_2_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add16_i_2_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_2_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add16_i_2_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_2_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add16_i_2_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_2_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add16_i_2_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_2_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add16_i_2_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_2_1_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add16_i_2_1_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_2_1_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add16_i_2_1_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add16_i_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_2_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add16_i_2_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_2_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add16_i_2_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_2_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add16_i_2_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_2_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add16_i_2_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_2_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add16_i_2_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_2_2_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add16_i_2_2_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_2_2_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add16_i_2_2_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add16_i_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_2_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add16_i_2_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_2_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add16_i_2_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_2_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add16_i_2_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_2_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add16_i_2_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_2_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add16_i_2_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add16_i_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_3_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add16_i_3_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_3_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add16_i_3_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_3_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add16_i_3_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add16_i_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add16_i_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_3_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add16_i_3_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_3_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add16_i_3_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add16_i_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_3_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add16_i_3_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_3_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add16_i_3_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_3_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add16_i_3_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_3_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add16_i_3_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_3_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add16_i_3_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_3_1_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add16_i_3_1_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_i_3_1_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add16_i_3_1_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_i_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add16_i_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_i_3_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add16_i_3_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_i_3_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add16_i_3_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_i_3_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add16_i_3_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_i_3_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add16_i_3_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_i_3_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add16_i_3_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_i_3_2_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add16_i_3_2_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_i_3_2_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add16_i_3_2_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_i_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add16_i_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_i_3_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add16_i_3_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_i_3_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add16_i_3_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_i_3_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add16_i_3_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_i_3_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add16_i_3_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_i_3_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add16_i_3_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_i_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add16_i_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_i_4_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add16_i_4_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_i_4_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add16_i_4_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_i_4_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add16_i_4_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_i_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add16_i_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_i_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add16_i_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_i_4_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add16_i_4_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_i_4_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add16_i_4_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_i_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add16_i_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_i_4_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add16_i_4_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_i_4_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add16_i_4_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_i_4_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add16_i_4_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_i_4_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add16_i_4_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_i_4_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add16_i_4_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_i_4_1_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add16_i_4_1_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U361               | 8    |        | mul_i_4_1_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add16_i_4_1_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U362               | 8    |        | mul_i_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add16_i_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U363               | 8    |        | mul_i_4_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add16_i_4_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U364               | 8    |        | mul_i_4_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add16_i_4_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365               | 8    |        | mul_i_4_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add16_i_4_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U366               | 8    |        | mul_i_4_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add16_i_4_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U367               | 8    |        | mul_i_4_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add16_i_4_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U368               | 8    |        | mul_i_4_2_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add16_i_4_2_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U369               | 8    |        | mul_i_4_2_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add16_i_4_2_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U370               | 8    |        | mul_i_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add16_i_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U371               | 8    |        | mul_i_4_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add16_i_4_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U372               | 8    |        | mul_i_4_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add16_i_4_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U373               | 8    |        | mul_i_4_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add16_i_4_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U374               | 8    |        | mul_i_4_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add16_i_4_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375               | 8    |        | mul_i_4_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add16_i_4_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U376               | 8    |        | mul_i_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add16_i_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U377               | 8    |        | mul_i_5_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add16_i_5_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U378               | 8    |        | mul_i_5_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add16_i_5_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U379               | 8    |        | mul_i_5_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add16_i_5_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U380               | 8    |        | mul_i_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add16_i_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U381               | 8    |        | mul_i_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add16_i_5_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U382               | 8    |        | mul_i_5_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add16_i_5_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U383               | 8    |        | mul_i_5_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add16_i_5_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U384               | 8    |        | mul_i_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add16_i_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385               | 8    |        | mul_i_5_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add16_i_5_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U386               | 8    |        | mul_i_5_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add16_i_5_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U387               | 8    |        | mul_i_5_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add16_i_5_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U388               | 8    |        | mul_i_5_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add16_i_5_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U389               | 8    |        | mul_i_5_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add16_i_5_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U390               | 8    |        | mul_i_5_1_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add16_i_5_1_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U391               | 8    |        | mul_i_5_1_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add16_i_5_1_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U392               | 8    |        | mul_i_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add16_i_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U393               | 8    |        | mul_i_5_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add16_i_5_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U394               | 8    |        | mul_i_5_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add16_i_5_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U395               | 8    |        | mul_i_5_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add16_i_5_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U396               | 8    |        | mul_i_5_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add16_i_5_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U397               | 8    |        | mul_i_5_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add16_i_5_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U398               | 8    |        | mul_i_5_2_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add16_i_5_2_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U399               | 8    |        | mul_i_5_2_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add16_i_5_2_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U400               | 8    |        | mul_i_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add16_i_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U401               | 8    |        | mul_i_5_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add16_i_5_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U402               | 8    |        | mul_i_5_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add16_i_5_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U403               | 8    |        | mul_i_5_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add16_i_5_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U404               | 8    |        | mul_i_5_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add16_i_5_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U405               | 8    |        | mul_i_5_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add16_i_5_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U406               | 8    |        | mul_i_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add16_i_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U407               | 8    |        | mul_i_6_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add16_i_6_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U408               | 8    |        | mul_i_6_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add16_i_6_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U409               | 8    |        | mul_i_6_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add16_i_6_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U410               | 8    |        | mul_i_6_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add16_i_6_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U411               | 8    |        | mul_i_6_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add16_i_6_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U412               | 8    |        | mul_i_6_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add16_i_6_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U413               | 8    |        | mul_i_6_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add16_i_6_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U414               | 8    |        | mul_i_6_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add16_i_6_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U415               | 8    |        | mul_i_6_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add16_i_6_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U416               | 8    |        | mul_i_6_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add16_i_6_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U417               | 8    |        | mul_i_6_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add16_i_6_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U418               | 8    |        | mul_i_6_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add16_i_6_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U419               | 8    |        | mul_i_6_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add16_i_6_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U420               | 8    |        | mul_i_6_1_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add16_i_6_1_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U421               | 8    |        | mul_i_6_1_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add16_i_6_1_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U422               | 8    |        | mul_i_6_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add16_i_6_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U423               | 8    |        | mul_i_6_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add16_i_6_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U424               | 8    |        | mul_i_6_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add16_i_6_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U425               | 8    |        | mul_i_6_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add16_i_6_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U426               | 8    |        | mul_i_6_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add16_i_6_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U427               | 8    |        | mul_i_6_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add16_i_6_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U428               | 8    |        | mul_i_6_2_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add16_i_6_2_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U429               | 8    |        | mul_i_6_2_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add16_i_6_2_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U430               | 8    |        | mul_i_6_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add16_i_6_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U431               | 8    |        | mul_i_6_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add16_i_6_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U432               | 8    |        | mul_i_6_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add16_i_6_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U433               | 8    |        | mul_i_6_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add16_i_6_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U434               | 8    |        | mul_i_6_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add16_i_6_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U435               | 8    |        | mul_i_6_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add16_i_6_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U436               | 8    |        | mul_i_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add16_i_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U437               | 8    |        | mul_i_7_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add16_i_7_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U438               | 8    |        | mul_i_7_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add16_i_7_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U439               | 8    |        | mul_i_7_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add16_i_7_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U440               | 8    |        | mul_i_7_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add16_i_7_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U441               | 8    |        | mul_i_7_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add16_i_7_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U442               | 8    |        | mul_i_7_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add16_i_7_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U443               | 8    |        | mul_i_7_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add16_i_7_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U444               | 8    |        | mul_i_7_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add16_i_7_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U445               | 8    |        | mul_i_7_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add16_i_7_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U446               | 8    |        | mul_i_7_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add16_i_7_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U447               | 8    |        | mul_i_7_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add16_i_7_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U448               | 8    |        | mul_i_7_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add16_i_7_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U449               | 8    |        | mul_i_7_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add16_i_7_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U450               | 8    |        | mul_i_7_1_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add16_i_7_1_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_7_1_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add16_i_7_1_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_7_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add16_i_7_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_7_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add16_i_7_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_7_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add16_i_7_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_7_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add16_i_7_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_7_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add16_i_7_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_7_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add16_i_7_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_7_2_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add16_i_7_2_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_7_2_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add16_i_7_2_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_7_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add16_i_7_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_7_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add16_i_7_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_7_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add16_i_7_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_7_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add16_i_7_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_7_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add16_i_7_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_7_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add16_i_7_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add16_i_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_8_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add16_i_8_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_8_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add16_i_8_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_8_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add16_i_8_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_8_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add16_i_8_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_8_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add16_i_8_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_8_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add16_i_8_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_8_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add16_i_8_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_8_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add16_i_8_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_8_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add16_i_8_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_8_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add16_i_8_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_8_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add16_i_8_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_8_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add16_i_8_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_8_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add16_i_8_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_8_1_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add16_i_8_1_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_8_1_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add16_i_8_1_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_8_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add16_i_8_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_8_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add16_i_8_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_8_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add16_i_8_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_8_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add16_i_8_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_8_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add16_i_8_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_8_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add16_i_8_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_8_2_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add16_i_8_2_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_8_2_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add16_i_8_2_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_8_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add16_i_8_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_8_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add16_i_8_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_8_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add16_i_8_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_8_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add16_i_8_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_8_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add16_i_8_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_8_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add16_i_8_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add16_i_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_9_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add16_i_9_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_9_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add16_i_9_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_9_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add16_i_9_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_9_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add16_i_9_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_9_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add16_i_9_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_9_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add16_i_9_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_9_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add16_i_9_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_9_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add16_i_9_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_9_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add16_i_9_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_9_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add16_i_9_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_9_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add16_i_9_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_9_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add16_i_9_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_9_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add16_i_9_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_9_1_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add16_i_9_1_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_9_1_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add16_i_9_1_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_9_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add16_i_9_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_9_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add16_i_9_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_9_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add16_i_9_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_9_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add16_i_9_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_9_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add16_i_9_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_9_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add16_i_9_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_9_2_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add16_i_9_2_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_9_2_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add16_i_9_2_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_9_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add16_i_9_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_9_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add16_i_9_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_9_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add16_i_9_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_9_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add16_i_9_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_9_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add16_i_9_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_9_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add16_i_9_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_10       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add16_i_10     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_10_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add16_i_10_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_10_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add16_i_10_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_10_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add16_i_10_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_10_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add16_i_10_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_10_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add16_i_10_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_10_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add16_i_10_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_10_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add16_i_10_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_10_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add16_i_10_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_10_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add16_i_10_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_10_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add16_i_10_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_10_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add16_i_10_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_10_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add16_i_10_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_10_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add16_i_10_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_10_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add16_i_10_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_10_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add16_i_10_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_10_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add16_i_10_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_10_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add16_i_10_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_10_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add16_i_10_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_10_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add16_i_10_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_10_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add16_i_10_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_10_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add16_i_10_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_10_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add16_i_10_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_10_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add16_i_10_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_10_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add16_i_10_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_10_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add16_i_10_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_10_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add16_i_10_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_10_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add16_i_10_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_10_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add16_i_10_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_10_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add16_i_10_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_i_11       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add16_i_11     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_i_11_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add16_i_11_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_i_11_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add16_i_11_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_i_11_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add16_i_11_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_i_11_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add16_i_11_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_i_11_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add16_i_11_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_i_11_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add16_i_11_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_i_11_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add16_i_11_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_i_11_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add16_i_11_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_i_11_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add16_i_11_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_i_11_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add16_i_11_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_i_11_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add16_i_11_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_i_11_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add16_i_11_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_i_11_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add16_i_11_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_i_11_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add16_i_11_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_i_11_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add16_i_11_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_i_11_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add16_i_11_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_i_11_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add16_i_11_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_i_11_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add16_i_11_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_i_11_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add16_i_11_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_i_11_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add16_i_11_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_i_11_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add16_i_11_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_i_11_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add16_i_11_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_i_11_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add16_i_11_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_i_11_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add16_i_11_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_i_11_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add16_i_11_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_i_11_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add16_i_11_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_i_11_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add16_i_11_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_i_11_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add16_i_11_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_i_11_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add16_i_11_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U361               | 8    |        | mul_i_12       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add16_i_12     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U362               | 8    |        | mul_i_12_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add16_i_12_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U363               | 8    |        | mul_i_12_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add16_i_12_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U364               | 8    |        | mul_i_12_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add16_i_12_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365               | 8    |        | mul_i_12_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add16_i_12_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U366               | 8    |        | mul_i_12_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add16_i_12_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U367               | 8    |        | mul_i_12_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add16_i_12_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U368               | 8    |        | mul_i_12_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add16_i_12_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U369               | 8    |        | mul_i_12_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add16_i_12_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U370               | 8    |        | mul_i_12_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add16_i_12_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U371               | 8    |        | mul_i_12_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add16_i_12_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U372               | 8    |        | mul_i_12_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add16_i_12_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U373               | 8    |        | mul_i_12_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add16_i_12_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U374               | 8    |        | mul_i_12_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add16_i_12_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375               | 8    |        | mul_i_12_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add16_i_12_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U376               | 8    |        | mul_i_12_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add16_i_12_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U377               | 8    |        | mul_i_12_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add16_i_12_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U378               | 8    |        | mul_i_12_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add16_i_12_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U379               | 8    |        | mul_i_12_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add16_i_12_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U380               | 8    |        | mul_i_12_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add16_i_12_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U381               | 8    |        | mul_i_12_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add16_i_12_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U382               | 8    |        | mul_i_12_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add16_i_12_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U383               | 8    |        | mul_i_12_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add16_i_12_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U384               | 8    |        | mul_i_12_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add16_i_12_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385               | 8    |        | mul_i_12_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add16_i_12_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U386               | 8    |        | mul_i_12_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add16_i_12_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U387               | 8    |        | mul_i_12_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add16_i_12_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U388               | 8    |        | mul_i_12_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add16_i_12_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U389               | 8    |        | mul_i_12_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add16_i_12_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U390               | 8    |        | mul_i_12_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add16_i_12_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U391               | 8    |        | mul_i_13       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add16_i_13     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U392               | 8    |        | mul_i_13_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add16_i_13_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U393               | 8    |        | mul_i_13_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add16_i_13_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U394               | 8    |        | mul_i_13_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add16_i_13_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U395               | 8    |        | mul_i_13_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add16_i_13_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U396               | 8    |        | mul_i_13_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add16_i_13_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U397               | 8    |        | mul_i_13_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add16_i_13_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U398               | 8    |        | mul_i_13_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add16_i_13_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U399               | 8    |        | mul_i_13_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add16_i_13_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U400               | 8    |        | mul_i_13_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add16_i_13_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U401               | 8    |        | mul_i_13_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add16_i_13_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U402               | 8    |        | mul_i_13_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add16_i_13_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U403               | 8    |        | mul_i_13_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add16_i_13_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U404               | 8    |        | mul_i_13_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add16_i_13_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U405               | 8    |        | mul_i_13_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add16_i_13_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U406               | 8    |        | mul_i_13_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add16_i_13_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U407               | 8    |        | mul_i_13_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add16_i_13_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U408               | 8    |        | mul_i_13_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add16_i_13_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U409               | 8    |        | mul_i_13_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add16_i_13_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U410               | 8    |        | mul_i_13_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add16_i_13_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U411               | 8    |        | mul_i_13_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add16_i_13_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U412               | 8    |        | mul_i_13_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add16_i_13_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U413               | 8    |        | mul_i_13_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add16_i_13_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U414               | 8    |        | mul_i_13_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add16_i_13_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U415               | 8    |        | mul_i_13_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add16_i_13_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U416               | 8    |        | mul_i_13_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add16_i_13_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U417               | 8    |        | mul_i_13_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add16_i_13_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U418               | 8    |        | mul_i_13_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add16_i_13_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U419               | 8    |        | mul_i_13_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add16_i_13_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U420               | 8    |        | mul_i_13_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add16_i_13_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U421               | 8    |        | mul_i_14       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add16_i_14     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U422               | 8    |        | mul_i_14_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add16_i_14_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U423               | 8    |        | mul_i_14_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add16_i_14_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U424               | 8    |        | mul_i_14_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add16_i_14_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U425               | 8    |        | mul_i_14_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add16_i_14_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U426               | 8    |        | mul_i_14_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add16_i_14_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U427               | 8    |        | mul_i_14_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add16_i_14_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U428               | 8    |        | mul_i_14_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add16_i_14_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U429               | 8    |        | mul_i_14_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add16_i_14_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U430               | 8    |        | mul_i_14_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add16_i_14_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U431               | 8    |        | mul_i_14_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add16_i_14_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U432               | 8    |        | mul_i_14_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add16_i_14_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U433               | 8    |        | mul_i_14_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add16_i_14_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U434               | 8    |        | mul_i_14_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add16_i_14_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U435               | 8    |        | mul_i_14_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add16_i_14_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U436               | 8    |        | mul_i_14_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add16_i_14_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U437               | 8    |        | mul_i_14_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add16_i_14_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U438               | 8    |        | mul_i_14_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add16_i_14_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U439               | 8    |        | mul_i_14_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add16_i_14_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U440               | 8    |        | mul_i_14_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add16_i_14_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U441               | 8    |        | mul_i_14_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add16_i_14_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U442               | 8    |        | mul_i_14_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add16_i_14_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U443               | 8    |        | mul_i_14_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add16_i_14_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U444               | 8    |        | mul_i_14_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add16_i_14_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U445               | 8    |        | mul_i_14_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add16_i_14_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U446               | 8    |        | mul_i_14_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add16_i_14_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U447               | 8    |        | mul_i_14_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add16_i_14_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U448               | 8    |        | mul_i_14_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add16_i_14_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U449               | 8    |        | mul_i_14_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add16_i_14_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U450               | 8    |        | mul_i_14_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add16_i_14_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_15       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add16_i_15     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_15_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add16_i_15_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_15_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add16_i_15_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_15_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add16_i_15_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_15_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add16_i_15_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_15_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add16_i_15_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_15_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add16_i_15_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_15_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add16_i_15_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_15_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add16_i_15_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_15_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add16_i_15_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_15_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add16_i_15_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_15_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add16_i_15_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_15_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add16_i_15_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_15_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add16_i_15_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_15_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add16_i_15_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_15_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add16_i_15_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_15_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add16_i_15_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_15_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add16_i_15_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_15_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add16_i_15_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_15_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add16_i_15_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_15_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add16_i_15_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_15_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add16_i_15_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_15_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add16_i_15_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_15_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add16_i_15_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_15_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add16_i_15_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_15_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add16_i_15_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_15_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add16_i_15_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_15_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add16_i_15_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_15_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add16_i_15_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_15_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add16_i_15_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_16       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add16_i_16     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_16_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add16_i_16_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_16_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add16_i_16_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_16_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add16_i_16_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_16_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add16_i_16_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_16_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add16_i_16_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_16_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add16_i_16_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_16_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add16_i_16_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_16_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add16_i_16_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_16_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add16_i_16_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_16_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add16_i_16_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_16_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add16_i_16_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_16_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add16_i_16_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_16_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add16_i_16_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_16_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add16_i_16_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_16_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add16_i_16_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_16_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add16_i_16_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_16_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add16_i_16_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_16_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add16_i_16_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_16_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add16_i_16_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_16_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add16_i_16_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_16_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add16_i_16_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_16_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add16_i_16_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_16_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add16_i_16_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_16_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add16_i_16_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_16_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add16_i_16_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_16_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add16_i_16_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_16_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add16_i_16_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_16_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add16_i_16_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_16_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add16_i_16_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_17       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add16_i_17     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_17_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add16_i_17_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_17_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add16_i_17_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_17_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add16_i_17_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_17_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add16_i_17_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_17_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add16_i_17_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_17_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add16_i_17_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_17_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add16_i_17_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_17_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add16_i_17_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_17_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add16_i_17_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_17_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add16_i_17_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_17_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add16_i_17_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_17_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add16_i_17_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_17_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add16_i_17_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_17_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add16_i_17_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_17_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add16_i_17_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_17_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add16_i_17_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_17_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add16_i_17_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_17_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add16_i_17_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_17_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add16_i_17_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_17_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add16_i_17_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_17_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add16_i_17_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_17_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add16_i_17_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_17_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add16_i_17_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_17_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add16_i_17_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_17_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add16_i_17_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_17_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add16_i_17_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_17_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add16_i_17_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_17_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add16_i_17_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_17_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add16_i_17_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_18       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add16_i_18     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_18_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add16_i_18_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_18_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add16_i_18_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_18_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add16_i_18_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_18_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add16_i_18_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_18_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add16_i_18_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_18_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add16_i_18_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_18_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add16_i_18_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_18_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add16_i_18_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_18_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add16_i_18_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_18_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add16_i_18_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_18_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add16_i_18_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_18_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add16_i_18_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_18_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add16_i_18_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_18_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add16_i_18_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_i_18_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add16_i_18_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_i_18_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add16_i_18_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_i_18_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add16_i_18_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_i_18_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add16_i_18_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_i_18_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add16_i_18_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_i_18_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add16_i_18_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_i_18_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add16_i_18_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_i_18_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add16_i_18_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_i_18_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add16_i_18_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_i_18_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add16_i_18_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_i_18_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add16_i_18_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_i_18_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add16_i_18_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_i_18_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add16_i_18_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_i_18_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add16_i_18_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_i_18_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add16_i_18_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_i_19       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add16_i_19     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_i_19_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add16_i_19_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_i_19_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add16_i_19_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_i_19_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add16_i_19_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_i_19_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add16_i_19_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_i_19_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add16_i_19_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_i_19_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add16_i_19_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_i_19_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add16_i_19_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_i_19_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add16_i_19_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_i_19_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add16_i_19_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_i_19_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add16_i_19_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_i_19_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add16_i_19_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_i_19_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add16_i_19_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_i_19_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add16_i_19_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_i_19_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add16_i_19_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U361               | 8    |        | mul_i_19_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add16_i_19_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U362               | 8    |        | mul_i_19_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add16_i_19_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U363               | 8    |        | mul_i_19_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add16_i_19_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U364               | 8    |        | mul_i_19_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add16_i_19_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365               | 8    |        | mul_i_19_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add16_i_19_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U366               | 8    |        | mul_i_19_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add16_i_19_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U367               | 8    |        | mul_i_19_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add16_i_19_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U368               | 8    |        | mul_i_19_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add16_i_19_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U369               | 8    |        | mul_i_19_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add16_i_19_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U370               | 8    |        | mul_i_19_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add16_i_19_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U371               | 8    |        | mul_i_19_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add16_i_19_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U372               | 8    |        | mul_i_19_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add16_i_19_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U373               | 8    |        | mul_i_19_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add16_i_19_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U374               | 8    |        | mul_i_19_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add16_i_19_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375               | 8    |        | mul_i_19_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add16_i_19_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U376               | 8    |        | mul_i_20       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add16_i_20     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U377               | 8    |        | mul_i_20_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add16_i_20_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U378               | 8    |        | mul_i_20_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add16_i_20_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U379               | 8    |        | mul_i_20_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add16_i_20_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U380               | 8    |        | mul_i_20_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add16_i_20_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U381               | 8    |        | mul_i_20_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add16_i_20_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U382               | 8    |        | mul_i_20_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add16_i_20_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U383               | 8    |        | mul_i_20_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add16_i_20_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U384               | 8    |        | mul_i_20_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add16_i_20_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385               | 8    |        | mul_i_20_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add16_i_20_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U386               | 8    |        | mul_i_20_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add16_i_20_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U387               | 8    |        | mul_i_20_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add16_i_20_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U388               | 8    |        | mul_i_20_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add16_i_20_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U389               | 8    |        | mul_i_20_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add16_i_20_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U390               | 8    |        | mul_i_20_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add16_i_20_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U391               | 8    |        | mul_i_20_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add16_i_20_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U392               | 8    |        | mul_i_20_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add16_i_20_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U393               | 8    |        | mul_i_20_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add16_i_20_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U394               | 8    |        | mul_i_20_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add16_i_20_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U395               | 8    |        | mul_i_20_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add16_i_20_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U396               | 8    |        | mul_i_20_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add16_i_20_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U397               | 8    |        | mul_i_20_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add16_i_20_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U398               | 8    |        | mul_i_20_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add16_i_20_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U399               | 8    |        | mul_i_20_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add16_i_20_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U400               | 8    |        | mul_i_20_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add16_i_20_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U401               | 8    |        | mul_i_20_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add16_i_20_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U402               | 8    |        | mul_i_20_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add16_i_20_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U403               | 8    |        | mul_i_20_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add16_i_20_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U404               | 8    |        | mul_i_20_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add16_i_20_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U405               | 8    |        | mul_i_20_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add16_i_20_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U406               | 8    |        | mul_i_21       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add16_i_21     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U407               | 8    |        | mul_i_21_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add16_i_21_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U408               | 8    |        | mul_i_21_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add16_i_21_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U409               | 8    |        | mul_i_21_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add16_i_21_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U410               | 8    |        | mul_i_21_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add16_i_21_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U411               | 8    |        | mul_i_21_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add16_i_21_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U412               | 8    |        | mul_i_21_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add16_i_21_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U413               | 8    |        | mul_i_21_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add16_i_21_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U414               | 8    |        | mul_i_21_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add16_i_21_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U415               | 8    |        | mul_i_21_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add16_i_21_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U416               | 8    |        | mul_i_21_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add16_i_21_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U417               | 8    |        | mul_i_21_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add16_i_21_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U418               | 8    |        | mul_i_21_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add16_i_21_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U419               | 8    |        | mul_i_21_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add16_i_21_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U420               | 8    |        | mul_i_21_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add16_i_21_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U421               | 8    |        | mul_i_21_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add16_i_21_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U422               | 8    |        | mul_i_21_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add16_i_21_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U423               | 8    |        | mul_i_21_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add16_i_21_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U424               | 8    |        | mul_i_21_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add16_i_21_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U425               | 8    |        | mul_i_21_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add16_i_21_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U426               | 8    |        | mul_i_21_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add16_i_21_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U427               | 8    |        | mul_i_21_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add16_i_21_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U428               | 8    |        | mul_i_21_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add16_i_21_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U429               | 8    |        | mul_i_21_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add16_i_21_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U430               | 8    |        | mul_i_21_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add16_i_21_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U431               | 8    |        | mul_i_21_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add16_i_21_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U432               | 8    |        | mul_i_21_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add16_i_21_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U433               | 8    |        | mul_i_21_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add16_i_21_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U434               | 8    |        | mul_i_21_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add16_i_21_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U435               | 8    |        | mul_i_21_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add16_i_21_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U436               | 8    |        | mul_i_22       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add16_i_22     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U437               | 8    |        | mul_i_22_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add16_i_22_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U438               | 8    |        | mul_i_22_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add16_i_22_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U439               | 8    |        | mul_i_22_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add16_i_22_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U440               | 8    |        | mul_i_22_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add16_i_22_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U441               | 8    |        | mul_i_22_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add16_i_22_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U442               | 8    |        | mul_i_22_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add16_i_22_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U443               | 8    |        | mul_i_22_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add16_i_22_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U444               | 8    |        | mul_i_22_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add16_i_22_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U445               | 8    |        | mul_i_22_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add16_i_22_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U446               | 8    |        | mul_i_22_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add16_i_22_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U447               | 8    |        | mul_i_22_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add16_i_22_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U448               | 8    |        | mul_i_22_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add16_i_22_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U449               | 8    |        | mul_i_22_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add16_i_22_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U450               | 8    |        | mul_i_22_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add16_i_22_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_22_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add16_i_22_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_22_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add16_i_22_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_22_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add16_i_22_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_22_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add16_i_22_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_22_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add16_i_22_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_22_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add16_i_22_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_22_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add16_i_22_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_22_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add16_i_22_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_22_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add16_i_22_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_22_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add16_i_22_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_22_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add16_i_22_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_22_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add16_i_22_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_22_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add16_i_22_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_22_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add16_i_22_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_22_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add16_i_22_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_23       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add16_i_23     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_23_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add16_i_23_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_23_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add16_i_23_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_23_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add16_i_23_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_23_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add16_i_23_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_23_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add16_i_23_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_23_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add16_i_23_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_23_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add16_i_23_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_23_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add16_i_23_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_23_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add16_i_23_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_23_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add16_i_23_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_23_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add16_i_23_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_23_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add16_i_23_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_23_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add16_i_23_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_23_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add16_i_23_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_23_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add16_i_23_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_23_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add16_i_23_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_23_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add16_i_23_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_23_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add16_i_23_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_23_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add16_i_23_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_23_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add16_i_23_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_23_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add16_i_23_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_23_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add16_i_23_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_23_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add16_i_23_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_23_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add16_i_23_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_23_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add16_i_23_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_23_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add16_i_23_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_23_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add16_i_23_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_23_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add16_i_23_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_23_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add16_i_23_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_24       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U181              | 3    |        | add16_i_24     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_24_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U182              | 3    |        | add16_i_24_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_24_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U183              | 3    |        | add16_i_24_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_24_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U184              | 3    |        | add16_i_24_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_24_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U185              | 3    |        | add16_i_24_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_24_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U186              | 3    |        | add16_i_24_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_24_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U187              | 3    |        | add16_i_24_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_24_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U188              | 3    |        | add16_i_24_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_24_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U189              | 3    |        | add16_i_24_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_24_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U190              | 3    |        | add16_i_24_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_24_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U191              | 3    |        | add16_i_24_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_24_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U192              | 3    |        | add16_i_24_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_24_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U193              | 3    |        | add16_i_24_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_24_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U194              | 3    |        | add16_i_24_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_24_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U195              | 3    |        | add16_i_24_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_24_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U196              | 3    |        | add16_i_24_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_24_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U197              | 3    |        | add16_i_24_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_24_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U198              | 3    |        | add16_i_24_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_24_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U199              | 3    |        | add16_i_24_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_24_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U200              | 3    |        | add16_i_24_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_24_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U201              | 3    |        | add16_i_24_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_24_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U202              | 3    |        | add16_i_24_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_24_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U203              | 3    |        | add16_i_24_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_24_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U204              | 3    |        | add16_i_24_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_24_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U205              | 3    |        | add16_i_24_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_24_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U206              | 3    |        | add16_i_24_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_24_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U207              | 3    |        | add16_i_24_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_24_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U208              | 3    |        | add16_i_24_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_24_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U209              | 3    |        | add16_i_24_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_24_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U210              | 3    |        | add16_i_24_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_25       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U181              | 3    |        | add16_i_25     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_25_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U182              | 3    |        | add16_i_25_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_25_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U183              | 3    |        | add16_i_25_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_25_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U184              | 3    |        | add16_i_25_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_25_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U185              | 3    |        | add16_i_25_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_25_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U186              | 3    |        | add16_i_25_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_25_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U187              | 3    |        | add16_i_25_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_25_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U188              | 3    |        | add16_i_25_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_25_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U189              | 3    |        | add16_i_25_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_25_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U190              | 3    |        | add16_i_25_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_25_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U191              | 3    |        | add16_i_25_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_25_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U192              | 3    |        | add16_i_25_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_25_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U193              | 3    |        | add16_i_25_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_25_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U194              | 3    |        | add16_i_25_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_25_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U195              | 3    |        | add16_i_25_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_25_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U196              | 3    |        | add16_i_25_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_25_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U197              | 3    |        | add16_i_25_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_25_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U198              | 3    |        | add16_i_25_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_25_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U199              | 3    |        | add16_i_25_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_25_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U200              | 3    |        | add16_i_25_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_25_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U201              | 3    |        | add16_i_25_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_25_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U202              | 3    |        | add16_i_25_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_25_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U203              | 3    |        | add16_i_25_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_25_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U204              | 3    |        | add16_i_25_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_25_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U205              | 3    |        | add16_i_25_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_25_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U206              | 3    |        | add16_i_25_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_25_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U207              | 3    |        | add16_i_25_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_25_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U208              | 3    |        | add16_i_25_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_25_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U209              | 3    |        | add16_i_25_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_25_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U210              | 3    |        | add16_i_25_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_i_26       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U181              | 3    |        | add16_i_26     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_i_26_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U182              | 3    |        | add16_i_26_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_i_26_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U183              | 3    |        | add16_i_26_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_i_26_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U184              | 3    |        | add16_i_26_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_i_26_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U185              | 3    |        | add16_i_26_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_i_26_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U186              | 3    |        | add16_i_26_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_i_26_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U187              | 3    |        | add16_i_26_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_i_26_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U188              | 3    |        | add16_i_26_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_i_26_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U189              | 3    |        | add16_i_26_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_i_26_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U190              | 3    |        | add16_i_26_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_i_26_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U191              | 3    |        | add16_i_26_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_i_26_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U192              | 3    |        | add16_i_26_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_i_26_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U193              | 3    |        | add16_i_26_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_i_26_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U194              | 3    |        | add16_i_26_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_i_26_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U195              | 3    |        | add16_i_26_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_i_26_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U196              | 3    |        | add16_i_26_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_i_26_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U197              | 3    |        | add16_i_26_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_i_26_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U198              | 3    |        | add16_i_26_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_i_26_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U199              | 3    |        | add16_i_26_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_i_26_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U200              | 3    |        | add16_i_26_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_i_26_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U201              | 3    |        | add16_i_26_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_i_26_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U202              | 3    |        | add16_i_26_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_i_26_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U203              | 3    |        | add16_i_26_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_i_26_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U204              | 3    |        | add16_i_26_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_i_26_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U205              | 3    |        | add16_i_26_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_i_26_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U206              | 3    |        | add16_i_26_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_i_26_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U207              | 3    |        | add16_i_26_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_i_26_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U208              | 3    |        | add16_i_26_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_i_26_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U209              | 3    |        | add16_i_26_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_i_26_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U210              | 3    |        | add16_i_26_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U361               | 8    |        | mul_i_27       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U181              | 3    |        | add16_i_27     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U362               | 8    |        | mul_i_27_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U182              | 3    |        | add16_i_27_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U363               | 8    |        | mul_i_27_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U183              | 3    |        | add16_i_27_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U364               | 8    |        | mul_i_27_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U184              | 3    |        | add16_i_27_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365               | 8    |        | mul_i_27_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U185              | 3    |        | add16_i_27_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U366               | 8    |        | mul_i_27_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U186              | 3    |        | add16_i_27_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U367               | 8    |        | mul_i_27_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U187              | 3    |        | add16_i_27_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U368               | 8    |        | mul_i_27_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U188              | 3    |        | add16_i_27_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U369               | 8    |        | mul_i_27_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U189              | 3    |        | add16_i_27_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U370               | 8    |        | mul_i_27_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U190              | 3    |        | add16_i_27_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U371               | 8    |        | mul_i_27_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U191              | 3    |        | add16_i_27_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U372               | 8    |        | mul_i_27_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U192              | 3    |        | add16_i_27_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U373               | 8    |        | mul_i_27_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U193              | 3    |        | add16_i_27_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U374               | 8    |        | mul_i_27_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U194              | 3    |        | add16_i_27_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375               | 8    |        | mul_i_27_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U195              | 3    |        | add16_i_27_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U376               | 8    |        | mul_i_27_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U196              | 3    |        | add16_i_27_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U377               | 8    |        | mul_i_27_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U197              | 3    |        | add16_i_27_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U378               | 8    |        | mul_i_27_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U198              | 3    |        | add16_i_27_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U379               | 8    |        | mul_i_27_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U199              | 3    |        | add16_i_27_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U380               | 8    |        | mul_i_27_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U200              | 3    |        | add16_i_27_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U381               | 8    |        | mul_i_27_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U201              | 3    |        | add16_i_27_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U382               | 8    |        | mul_i_27_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U202              | 3    |        | add16_i_27_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U383               | 8    |        | mul_i_27_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U203              | 3    |        | add16_i_27_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U384               | 8    |        | mul_i_27_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U204              | 3    |        | add16_i_27_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385               | 8    |        | mul_i_27_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U205              | 3    |        | add16_i_27_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U386               | 8    |        | mul_i_27_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U206              | 3    |        | add16_i_27_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U387               | 8    |        | mul_i_27_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U207              | 3    |        | add16_i_27_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U388               | 8    |        | mul_i_27_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U208              | 3    |        | add16_i_27_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U389               | 8    |        | mul_i_27_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U209              | 3    |        | add16_i_27_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U390               | 8    |        | mul_i_27_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U210              | 3    |        | add16_i_27_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U391               | 8    |        | mul_i_28       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U211              | 3    |        | add16_i_28     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U392               | 8    |        | mul_i_28_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U212              | 3    |        | add16_i_28_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U393               | 8    |        | mul_i_28_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U213              | 3    |        | add16_i_28_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U394               | 8    |        | mul_i_28_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U214              | 3    |        | add16_i_28_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U395               | 8    |        | mul_i_28_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U215              | 3    |        | add16_i_28_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U396               | 8    |        | mul_i_28_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U216              | 3    |        | add16_i_28_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U397               | 8    |        | mul_i_28_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U217              | 3    |        | add16_i_28_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U398               | 8    |        | mul_i_28_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U218              | 3    |        | add16_i_28_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U399               | 8    |        | mul_i_28_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U219              | 3    |        | add16_i_28_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U400               | 8    |        | mul_i_28_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U220              | 3    |        | add16_i_28_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U401               | 8    |        | mul_i_28_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U221              | 3    |        | add16_i_28_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U402               | 8    |        | mul_i_28_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U222              | 3    |        | add16_i_28_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U403               | 8    |        | mul_i_28_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U223              | 3    |        | add16_i_28_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U404               | 8    |        | mul_i_28_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U224              | 3    |        | add16_i_28_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U405               | 8    |        | mul_i_28_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U225              | 3    |        | add16_i_28_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U406               | 8    |        | mul_i_28_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U211              | 3    |        | add16_i_28_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U407               | 8    |        | mul_i_28_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U212              | 3    |        | add16_i_28_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U408               | 8    |        | mul_i_28_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U213              | 3    |        | add16_i_28_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U409               | 8    |        | mul_i_28_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U214              | 3    |        | add16_i_28_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U410               | 8    |        | mul_i_28_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U215              | 3    |        | add16_i_28_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U411               | 8    |        | mul_i_28_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U216              | 3    |        | add16_i_28_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U412               | 8    |        | mul_i_28_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U217              | 3    |        | add16_i_28_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U413               | 8    |        | mul_i_28_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U218              | 3    |        | add16_i_28_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U414               | 8    |        | mul_i_28_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U219              | 3    |        | add16_i_28_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U415               | 8    |        | mul_i_28_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U220              | 3    |        | add16_i_28_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U416               | 8    |        | mul_i_28_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U221              | 3    |        | add16_i_28_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U417               | 8    |        | mul_i_28_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U222              | 3    |        | add16_i_28_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U418               | 8    |        | mul_i_28_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U223              | 3    |        | add16_i_28_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U419               | 8    |        | mul_i_28_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U224              | 3    |        | add16_i_28_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U420               | 8    |        | mul_i_28_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U225              | 3    |        | add16_i_28_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U421               | 8    |        | mul_i_29       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U211              | 3    |        | add16_i_29     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U422               | 8    |        | mul_i_29_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U212              | 3    |        | add16_i_29_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U423               | 8    |        | mul_i_29_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U213              | 3    |        | add16_i_29_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U424               | 8    |        | mul_i_29_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U214              | 3    |        | add16_i_29_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U425               | 8    |        | mul_i_29_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U215              | 3    |        | add16_i_29_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U426               | 8    |        | mul_i_29_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U216              | 3    |        | add16_i_29_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U427               | 8    |        | mul_i_29_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U217              | 3    |        | add16_i_29_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U428               | 8    |        | mul_i_29_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U218              | 3    |        | add16_i_29_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U429               | 8    |        | mul_i_29_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U219              | 3    |        | add16_i_29_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U430               | 8    |        | mul_i_29_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U220              | 3    |        | add16_i_29_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U431               | 8    |        | mul_i_29_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U221              | 3    |        | add16_i_29_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U432               | 8    |        | mul_i_29_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U222              | 3    |        | add16_i_29_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U433               | 8    |        | mul_i_29_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U223              | 3    |        | add16_i_29_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U434               | 8    |        | mul_i_29_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U224              | 3    |        | add16_i_29_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U435               | 8    |        | mul_i_29_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U225              | 3    |        | add16_i_29_1_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U436               | 8    |        | mul_i_29_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U211              | 3    |        | add16_i_29_1_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U437               | 8    |        | mul_i_29_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U212              | 3    |        | add16_i_29_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U438               | 8    |        | mul_i_29_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U213              | 3    |        | add16_i_29_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U439               | 8    |        | mul_i_29_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U214              | 3    |        | add16_i_29_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U440               | 8    |        | mul_i_29_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U215              | 3    |        | add16_i_29_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U441               | 8    |        | mul_i_29_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U216              | 3    |        | add16_i_29_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U442               | 8    |        | mul_i_29_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U217              | 3    |        | add16_i_29_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U443               | 8    |        | mul_i_29_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U218              | 3    |        | add16_i_29_2_6 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U444               | 8    |        | mul_i_29_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U219              | 3    |        | add16_i_29_2_7 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U445               | 8    |        | mul_i_29_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U220              | 3    |        | add16_i_29_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U446               | 8    |        | mul_i_29_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U221              | 3    |        | add16_i_29_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U447               | 8    |        | mul_i_29_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U222              | 3    |        | add16_i_29_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U448               | 8    |        | mul_i_29_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U223              | 3    |        | add16_i_29_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U449               | 8    |        | mul_i_29_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U224              | 3    |        | add16_i_29_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U450               | 8    |        | mul_i_29_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U225              | 3    |        | add16_i_29_3_5 | dadd | fulldsp | 4       |
|    add_ln34_16_fu_10344_p2                          | -    |        | add_ln34_16    | add  | fabric  | 0       |
+-----------------------------------------------------+------+--------+----------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------+--------------------------------------------------------+
| Type            | Options                                 | Location                                               |
+-----------------+-----------------------------------------+--------------------------------------------------------+
| inline          |                                         | ../doitgen/generate/doitgen.cpp:4 in compute_sum_tile  |
| unroll          | factor=8                                | ../doitgen/generate/doitgen.cpp:9 in compute_sum_tile  |
| unroll          |                                         | ../doitgen/generate/doitgen.cpp:11 in compute_sum_tile |
| interface       | m_axi port=A offset=slave bundle=gmem   | ../doitgen/generate/doitgen.cpp:21 in doitgen, A       |
| interface       | m_axi port=C4 offset=slave bundle=gmem  | ../doitgen/generate/doitgen.cpp:22 in doitgen, C4      |
| interface       | m_axi port=sum offset=slave bundle=gmem | ../doitgen/generate/doitgen.cpp:23 in doitgen, sum     |
| interface       | s_axilite port=nr bundle=control        | ../doitgen/generate/doitgen.cpp:24 in doitgen, nr      |
| interface       | s_axilite port=nq bundle=control        | ../doitgen/generate/doitgen.cpp:25 in doitgen, nq      |
| interface       | s_axilite port=np bundle=control        | ../doitgen/generate/doitgen.cpp:26 in doitgen, np      |
| interface       | s_axilite port=return bundle=control    | ../doitgen/generate/doitgen.cpp:27 in doitgen, return  |
| array_partition | variable=sum complete dim=1             | ../doitgen/generate/doitgen.cpp:29 in doitgen, sum     |
| array_partition | variable=C4 cyclic factor=8 dim=2       | ../doitgen/generate/doitgen.cpp:30 in doitgen, C4      |
| array_partition | variable=A cyclic factor=8 dim=3        | ../doitgen/generate/doitgen.cpp:31 in doitgen, A       |
| pipeline        | II=1                                    | ../doitgen/generate/doitgen.cpp:35 in doitgen          |
| unroll          |                                         | ../doitgen/generate/doitgen.cpp:39 in doitgen          |
| unroll          |                                         | ../doitgen/generate/doitgen.cpp:50 in doitgen          |
+-----------------+-----------------------------------------+--------------------------------------------------------+


