

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Mon May 10 09:43:41 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dct_prj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 8.740 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      875|      875| 7.647 us | 7.647 us |  875|  875|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_2d_fu_204  |dct_2d  |      742|      742| 6.485 us | 6.485 us |  742|  742|   none  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |       64|       64|         2|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |       64|       64|         2|          1|          1|    64|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     226|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        3|      8|     613|     959|    0|
|Memory           |        2|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     218|    -|
|Register         |        -|      -|      61|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        5|      8|     674|    1403|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |grp_dct_2d_fu_204  |dct_2d  |        3|      8|  613|  959|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |Total              |        |        3|      8|  613|  959|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_col_inbuf   |        1|  0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|    0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln103_fu_232_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln106_1_fu_313_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln106_fu_282_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln115_fu_330_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln118_1_fu_396_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln118_fu_407_p2       |     +    |      0|  0|  15|           6|           6|
    |c_1_fu_413_p2             |     +    |      0|  0|  13|           1|           4|
    |c_fu_293_p2               |     +    |      0|  0|  13|           1|           4|
    |r_1_fu_336_p2             |     +    |      0|  0|  13|           1|           4|
    |r_fu_238_p2               |     +    |      0|  0|  13|           1|           4|
    |icmp_ln103_fu_226_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln105_fu_244_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln115_fu_324_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln117_fu_342_p2      |   icmp   |      0|  0|  11|           4|           5|
    |select_ln103_1_fu_258_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln103_fu_250_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln115_1_fu_356_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln115_fu_348_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   6|           2|           1|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   6|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 226|          78|          88|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1          |  15|          3|    1|          3|
    |ap_phi_mux_r_0_i2_phi_fu_186_p4  |   9|          2|    4|          8|
    |ap_phi_mux_r_0_i_phi_fu_153_p4   |   9|          2|    4|          8|
    |buf_2d_in_address0               |  15|          3|    6|         18|
    |buf_2d_in_ce0                    |  15|          3|    1|          3|
    |buf_2d_in_ce1                    |   9|          2|    1|          2|
    |buf_2d_out_address0              |  15|          3|    6|         18|
    |buf_2d_out_ce0                   |  15|          3|    1|          3|
    |buf_2d_out_we0                   |   9|          2|    1|          2|
    |c_0_i4_reg_193                   |   9|          2|    4|          8|
    |c_0_i_reg_160                    |   9|          2|    4|          8|
    |indvar_flatten11_reg_171         |   9|          2|    7|         14|
    |indvar_flatten_reg_138           |   9|          2|    7|         14|
    |r_0_i2_reg_182                   |   9|          2|    4|          8|
    |r_0_i_reg_149                    |   9|          2|    4|          8|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 218|         45|   57|        135|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |add_ln118_reg_472               |  6|   0|    6|          0|
    |ap_CS_fsm                       |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0         |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |  1|   0|    1|          0|
    |c_0_i4_reg_193                  |  4|   0|    4|          0|
    |c_0_i_reg_160                   |  4|   0|    4|          0|
    |grp_dct_2d_fu_204_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln103_reg_423              |  1|   0|    1|          0|
    |icmp_ln115_reg_453              |  1|   0|    1|          0|
    |indvar_flatten11_reg_171        |  7|   0|    7|          0|
    |indvar_flatten_reg_138          |  7|   0|    7|          0|
    |r_0_i2_reg_182                  |  4|   0|    4|          0|
    |r_0_i_reg_149                   |  4|   0|    4|          0|
    |select_ln103_1_reg_437          |  4|   0|    4|          0|
    |select_ln103_reg_432            |  4|   0|    4|          0|
    |select_ln115_1_reg_462          |  4|   0|    4|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           | 61|   0|   61|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

