<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>hsk-libs-dev: hsk_pwm/hsk_pwm.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">hsk-libs-dev
   &#160;<span id="projectnumber">270</span>
   </div>
   <div id="projectbrief">High Speed Karlsruhe XC878 library collection</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3573cbe29ec098e9f7474f09dae3d9e9.html">hsk_pwm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">hsk_pwm.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>HSK Pulse Width Modulation implementation.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;Infineon/XC878.h&gt;</code><br />
<code>#include &quot;<a class="el" href="hsk__pwm_8h_source.html">hsk_pwm.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for hsk_pwm.c:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="hsk__pwm_8c__incl.svg" width="248" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a874459f20647bd766d5d29cb4009a6b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#a874459f20647bd766d5d29cb4009a6b4">BIT_CCUCCFG</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:a874459f20647bd766d5d29cb4009a6b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CR_MISC CCU6 Clock Configuration bit.  <a href="#a874459f20647bd766d5d29cb4009a6b4">More...</a><br /></td></tr>
<tr class="separator:a874459f20647bd766d5d29cb4009a6b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ee3e6d540ddd31b57970932f9fc4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#a87ee3e6d540ddd31b57970932f9fc4de">BIT_TnCLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a87ee3e6d540ddd31b57970932f9fc4de"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCU6_TCTR0L/CCU6_TCTR0H Timer T12/T13 Input Clock Select and Prescaler bits.  <a href="#a87ee3e6d540ddd31b57970932f9fc4de">More...</a><br /></td></tr>
<tr class="separator:a87ee3e6d540ddd31b57970932f9fc4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4781b88cb41a73d70c54bbac5f3ccafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#a4781b88cb41a73d70c54bbac5f3ccafe">CNT_TnCLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a4781b88cb41a73d70c54bbac5f3ccafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TnCLK bit count.  <a href="#a4781b88cb41a73d70c54bbac5f3ccafe">More...</a><br /></td></tr>
<tr class="separator:a4781b88cb41a73d70c54bbac5f3ccafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6452cf70d3af169074e9f0c5ec7d2ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#a6452cf70d3af169074e9f0c5ec7d2ffa">BIT_PSL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a6452cf70d3af169074e9f0c5ec7d2ffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">PSLR Compare Outputs Passive State Level bits.  <a href="#a6452cf70d3af169074e9f0c5ec7d2ffa">More...</a><br /></td></tr>
<tr class="separator:a6452cf70d3af169074e9f0c5ec7d2ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2aa9912b4cd7a83a29cd56dfe658203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#aa2aa9912b4cd7a83a29cd56dfe658203">CNT_PSL</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:aa2aa9912b4cd7a83a29cd56dfe658203"><td class="mdescLeft">&#160;</td><td class="mdescRight">PSL bit count.  <a href="#aa2aa9912b4cd7a83a29cd56dfe658203">More...</a><br /></td></tr>
<tr class="separator:aa2aa9912b4cd7a83a29cd56dfe658203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff94897eeac896534dfba9d6bdb9ca53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#aff94897eeac896534dfba9d6bdb9ca53">BIT_PSL63</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:aff94897eeac896534dfba9d6bdb9ca53"><td class="mdescLeft">&#160;</td><td class="mdescRight">PSLR Passive State Level of Output COUT63 bit.  <a href="#aff94897eeac896534dfba9d6bdb9ca53">More...</a><br /></td></tr>
<tr class="separator:aff94897eeac896534dfba9d6bdb9ca53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a097812c1bd7f5bf8ec9527d3b99fd55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#a097812c1bd7f5bf8ec9527d3b99fd55a">BIT_TnMODEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a097812c1bd7f5bf8ec9527d3b99fd55a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCU6_MODCTRL/CCU6_MODCTRH T12/T13 Modulation Enable bits.  <a href="#a097812c1bd7f5bf8ec9527d3b99fd55a">More...</a><br /></td></tr>
<tr class="separator:a097812c1bd7f5bf8ec9527d3b99fd55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f3c539448211caeee2d07b4ec3e9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#a33f3c539448211caeee2d07b4ec3e9dc">CNT_TnMODEN</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:a33f3c539448211caeee2d07b4ec3e9dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TnMODEN bit count.  <a href="#a33f3c539448211caeee2d07b4ec3e9dc">More...</a><br /></td></tr>
<tr class="separator:a33f3c539448211caeee2d07b4ec3e9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab466fb8faecd8da6f1c68ed0d18f7793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#ab466fb8faecd8da6f1c68ed0d18f7793">BIT_ECT13O</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ab466fb8faecd8da6f1c68ed0d18f7793"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCU6_MODCTRH Enable Compare Timer T13 Output bits.  <a href="#ab466fb8faecd8da6f1c68ed0d18f7793">More...</a><br /></td></tr>
<tr class="separator:ab466fb8faecd8da6f1c68ed0d18f7793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e2c5441710b0087261c596ceb2aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#a5f5e2c5441710b0087261c596ceb2aee">CNT_MSEL6n</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a5f5e2c5441710b0087261c596ceb2aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">T12MSELL/H Capture/Compare Mode Selection width.  <a href="#a5f5e2c5441710b0087261c596ceb2aee">More...</a><br /></td></tr>
<tr class="separator:a5f5e2c5441710b0087261c596ceb2aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef2be13e75d46a4e24a032bb3b33b8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#aef2be13e75d46a4e24a032bb3b33b8d4">MOD_MSEL6n</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memdesc:aef2be13e75d46a4e24a032bb3b33b8d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">T12MSELL/H Capture/Compare Mode Selection mode.  <a href="#aef2be13e75d46a4e24a032bb3b33b8d4">More...</a><br /></td></tr>
<tr class="separator:aef2be13e75d46a4e24a032bb3b33b8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f921ab081e5847df4818900e054408c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#a0f921ab081e5847df4818900e054408c">BIT_TnSTR</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:a0f921ab081e5847df4818900e054408c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCU6_TCTR4L/CCU6_TCTR4H Timer T12/T13 Shadow Transfer Request bit.  <a href="#a0f921ab081e5847df4818900e054408c">More...</a><br /></td></tr>
<tr class="separator:a0f921ab081e5847df4818900e054408c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32bec661207e61af979a6e6fc981a003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#a32bec661207e61af979a6e6fc981a003">BIT_CCU_DIS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a32bec661207e61af979a6e6fc981a003"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMCON1 Capture Compare Unit Disable bit.  <a href="#a32bec661207e61af979a6e6fc981a003">More...</a><br /></td></tr>
<tr class="separator:a32bec661207e61af979a6e6fc981a003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb90ee4109c745439cdde53dd40111c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#abb90ee4109c745439cdde53dd40111c2">BIT_TnRR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:abb90ee4109c745439cdde53dd40111c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCU6_TCTR4L/CCU6_TCTR4H Timer T12/T13 Run Reset bit.  <a href="#abb90ee4109c745439cdde53dd40111c2">More...</a><br /></td></tr>
<tr class="separator:abb90ee4109c745439cdde53dd40111c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12444fe0d829776fe11cb369294036db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#a12444fe0d829776fe11cb369294036db">BIT_TnRS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a12444fe0d829776fe11cb369294036db"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCU6_TCTR4L/CCU6_TCTR4H Timer T12/T13 Run Set bit.  <a href="#a12444fe0d829776fe11cb369294036db">More...</a><br /></td></tr>
<tr class="separator:a12444fe0d829776fe11cb369294036db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:afb0e12ce3f25f6ff1464e8d52851dd9d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#afb0e12ce3f25f6ff1464e8d52851dd9d">hsk_pwm_init</a> (const <a class="el" href="hsk__pwm_8h.html#a5d085f7309a82d6fb83b6be077eca0c4">hsk_pwm_channel</a> channel, const ulong freq)</td></tr>
<tr class="memdesc:afb0e12ce3f25f6ff1464e8d52851dd9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up the the CCU6 timer frequencies that control the PWM cycle.  <a href="#afb0e12ce3f25f6ff1464e8d52851dd9d">More...</a><br /></td></tr>
<tr class="separator:afb0e12ce3f25f6ff1464e8d52851dd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe64ff01b392ef0e6b05e34d9ea85ca2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#abe64ff01b392ef0e6b05e34d9ea85ca2">hsk_pwm_port_open</a> (const <a class="el" href="hsk__pwm_8h.html#a7d1dbee6a6a38a8724e437bcde4a3719">hsk_pwm_port</a> port)</td></tr>
<tr class="memdesc:abe64ff01b392ef0e6b05e34d9ea85ca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set up a PWM output port.  <a href="#abe64ff01b392ef0e6b05e34d9ea85ca2">More...</a><br /></td></tr>
<tr class="separator:abe64ff01b392ef0e6b05e34d9ea85ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3b135cd0e6ae1c2af25fa91b4d6f8f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#aac3b135cd0e6ae1c2af25fa91b4d6f8f">hsk_pwm_port_close</a> (const <a class="el" href="hsk__pwm_8h.html#a7d1dbee6a6a38a8724e437bcde4a3719">hsk_pwm_port</a> port)</td></tr>
<tr class="memdesc:aac3b135cd0e6ae1c2af25fa91b4d6f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Close a PWM output port.  <a href="#aac3b135cd0e6ae1c2af25fa91b4d6f8f">More...</a><br /></td></tr>
<tr class="separator:aac3b135cd0e6ae1c2af25fa91b4d6f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1789fc98257f9c48a9e44dbaf5f307"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#adb1789fc98257f9c48a9e44dbaf5f307">hsk_pwm_channel_set</a> (const <a class="el" href="hsk__pwm_8h.html#a5d085f7309a82d6fb83b6be077eca0c4">hsk_pwm_channel</a> channel, const uword max, const uword value)</td></tr>
<tr class="memdesc:adb1789fc98257f9c48a9e44dbaf5f307"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the duty cycle for the given channel.  <a href="#adb1789fc98257f9c48a9e44dbaf5f307">More...</a><br /></td></tr>
<tr class="separator:adb1789fc98257f9c48a9e44dbaf5f307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a990212c01cedb9ea70eec7dd009fea42"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#a990212c01cedb9ea70eec7dd009fea42">hsk_pwm_outChannel_dir</a> (<a class="el" href="hsk__pwm_8h.html#a012900cef7cc94947bea041e5ee4c83b">hsk_pwm_outChannel</a> channel, const bool up)</td></tr>
<tr class="memdesc:a990212c01cedb9ea70eec7dd009fea42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the direction of an output channel.  <a href="#a990212c01cedb9ea70eec7dd009fea42">More...</a><br /></td></tr>
<tr class="separator:a990212c01cedb9ea70eec7dd009fea42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a867217108a46c87879decc4348e36925"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#a867217108a46c87879decc4348e36925">hsk_pwm_enable</a> (void)</td></tr>
<tr class="memdesc:a867217108a46c87879decc4348e36925"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turns on the CCU6.  <a href="#a867217108a46c87879decc4348e36925">More...</a><br /></td></tr>
<tr class="separator:a867217108a46c87879decc4348e36925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab92127ecc2ff02dce3a9c398ca70cbb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#aab92127ecc2ff02dce3a9c398ca70cbb">hsk_pwm_disable</a> (void)</td></tr>
<tr class="memdesc:aab92127ecc2ff02dce3a9c398ca70cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deactivates the CCU6 to reduce power consumption.  <a href="#aab92127ecc2ff02dce3a9c398ca70cbb">More...</a><br /></td></tr>
<tr class="separator:aab92127ecc2ff02dce3a9c398ca70cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a7301efd3d5decfc7b091ccbf2a24f643"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a682e03db4adbcf9ad108c727187995f0"><td class="memItemLeft" >&#160;&#160;&#160;ubyte&#160;&#160;&#160;<a class="el" href="hsk__pwm_8c.html#ae53a176e1a60a226176cf6f2b93ed830">pos</a></td></tr>
<tr class="memdesc:a682e03db4adbcf9ad108c727187995f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Pn_ALTSEL[01] bit position to make the port configuration in.  <a href="#a682e03db4adbcf9ad108c727187995f0">More...</a><br /></td></tr>
<tr class="separator:a682e03db4adbcf9ad108c727187995f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb34f2e7463ec059344eb3bf6a1a56e9"><td class="memItemLeft" >&#160;&#160;&#160;ubyte&#160;&#160;&#160;<a class="el" href="hsk__pwm_8c.html#ad1cc4588d82b909c6015a6ba3fcca4bd">sel</a></td></tr>
<tr class="memdesc:adb34f2e7463ec059344eb3bf6a1a56e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select a 2 bits Pn_ALTSEL[01] configuration.  <a href="#adb34f2e7463ec059344eb3bf6a1a56e9">More...</a><br /></td></tr>
<tr class="separator:adb34f2e7463ec059344eb3bf6a1a56e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7301efd3d5decfc7b091ccbf2a24f643"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hsk__pwm_8c.html#a7301efd3d5decfc7b091ccbf2a24f643">ports</a> []</td></tr>
<tr class="memdesc:a7301efd3d5decfc7b091ccbf2a24f643"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data structure to hold output port configurations.  <a href="#a7301efd3d5decfc7b091ccbf2a24f643">More...</a><br /></td></tr>
<tr class="separator:a7301efd3d5decfc7b091ccbf2a24f643"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>HSK Pulse Width Modulation implementation. </p>
<p>This would mostly be straightforward if it wasn't for the messy output channel configuration.</p>
<p>The init function buys a lot of simplicity by limiting the CCU6 use to generating PWM. Also, the channels PWM_60, PWM_61 and PWM_62 operate at the same base frequency and period. This is a hardware limitation.</p>
<dl class="section author"><dt>Author</dt><dd>kami </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a32bec661207e61af979a6e6fc981a003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32bec661207e61af979a6e6fc981a003">&sect;&nbsp;</a></span>BIT_CCU_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_CCU_DIS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMCON1 Capture Compare Unit Disable bit. </p>

</div>
</div>
<a id="a874459f20647bd766d5d29cb4009a6b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a874459f20647bd766d5d29cb4009a6b4">&sect;&nbsp;</a></span>BIT_CCUCCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_CCUCCFG&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CR_MISC CCU6 Clock Configuration bit. </p>

</div>
</div>
<a id="ab466fb8faecd8da6f1c68ed0d18f7793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab466fb8faecd8da6f1c68ed0d18f7793">&sect;&nbsp;</a></span>BIT_ECT13O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_ECT13O&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CCU6_MODCTRH Enable Compare Timer T13 Output bits. </p>

</div>
</div>
<a id="a6452cf70d3af169074e9f0c5ec7d2ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6452cf70d3af169074e9f0c5ec7d2ffa">&sect;&nbsp;</a></span>BIT_PSL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_PSL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PSLR Compare Outputs Passive State Level bits. </p>

</div>
</div>
<a id="aff94897eeac896534dfba9d6bdb9ca53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff94897eeac896534dfba9d6bdb9ca53">&sect;&nbsp;</a></span>BIT_PSL63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_PSL63&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PSLR Passive State Level of Output COUT63 bit. </p>

</div>
</div>
<a id="a87ee3e6d540ddd31b57970932f9fc4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87ee3e6d540ddd31b57970932f9fc4de">&sect;&nbsp;</a></span>BIT_TnCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_TnCLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CCU6_TCTR0L/CCU6_TCTR0H Timer T12/T13 Input Clock Select and Prescaler bits. </p>

</div>
</div>
<a id="a097812c1bd7f5bf8ec9527d3b99fd55a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a097812c1bd7f5bf8ec9527d3b99fd55a">&sect;&nbsp;</a></span>BIT_TnMODEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_TnMODEN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CCU6_MODCTRL/CCU6_MODCTRH T12/T13 Modulation Enable bits. </p>

</div>
</div>
<a id="abb90ee4109c745439cdde53dd40111c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb90ee4109c745439cdde53dd40111c2">&sect;&nbsp;</a></span>BIT_TnRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_TnRR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CCU6_TCTR4L/CCU6_TCTR4H Timer T12/T13 Run Reset bit. </p>

</div>
</div>
<a id="a12444fe0d829776fe11cb369294036db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12444fe0d829776fe11cb369294036db">&sect;&nbsp;</a></span>BIT_TnRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_TnRS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CCU6_TCTR4L/CCU6_TCTR4H Timer T12/T13 Run Set bit. </p>

</div>
</div>
<a id="a0f921ab081e5847df4818900e054408c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f921ab081e5847df4818900e054408c">&sect;&nbsp;</a></span>BIT_TnSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_TnSTR&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CCU6_TCTR4L/CCU6_TCTR4H Timer T12/T13 Shadow Transfer Request bit. </p>

</div>
</div>
<a id="a5f5e2c5441710b0087261c596ceb2aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5e2c5441710b0087261c596ceb2aee">&sect;&nbsp;</a></span>CNT_MSEL6n</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNT_MSEL6n&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>T12MSELL/H Capture/Compare Mode Selection width. </p>

</div>
</div>
<a id="aa2aa9912b4cd7a83a29cd56dfe658203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2aa9912b4cd7a83a29cd56dfe658203">&sect;&nbsp;</a></span>CNT_PSL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNT_PSL&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PSL bit count. </p>

</div>
</div>
<a id="a4781b88cb41a73d70c54bbac5f3ccafe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4781b88cb41a73d70c54bbac5f3ccafe">&sect;&nbsp;</a></span>CNT_TnCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNT_TnCLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TnCLK bit count. </p>

</div>
</div>
<a id="a33f3c539448211caeee2d07b4ec3e9dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f3c539448211caeee2d07b4ec3e9dc">&sect;&nbsp;</a></span>CNT_TnMODEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNT_TnMODEN&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TnMODEN bit count. </p>

</div>
</div>
<a id="aef2be13e75d46a4e24a032bb3b33b8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef2be13e75d46a4e24a032bb3b33b8d4">&sect;&nbsp;</a></span>MOD_MSEL6n</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD_MSEL6n&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>T12MSELL/H Capture/Compare Mode Selection mode. </p>
<p>This mode means CC6n and COUT6n are in output mode. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="adb1789fc98257f9c48a9e44dbaf5f307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb1789fc98257f9c48a9e44dbaf5f307">&sect;&nbsp;</a></span>hsk_pwm_channel_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hsk_pwm_channel_set </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="hsk__pwm_8h.html#a5d085f7309a82d6fb83b6be077eca0c4">hsk_pwm_channel</a>&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uword&#160;</td>
          <td class="paramname"><em>max</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uword&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the duty cycle for the given channel. </p>
<p>I.e. the active time frame slice of period can be set with max and value.</p>
<p>To set the duty cycle in percent specify a max of 100 and values from 0 to 100.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The PWM channel to set the duty cycle for, check the PWM_6x defines </td></tr>
    <tr><td class="paramname">max</td><td>Defines the scope value can move in </td></tr>
    <tr><td class="paramname">value</td><td>The current duty cycle value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aab92127ecc2ff02dce3a9c398ca70cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab92127ecc2ff02dce3a9c398ca70cbb">&sect;&nbsp;</a></span>hsk_pwm_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hsk_pwm_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deactivates the CCU6 to reduce power consumption. </p>

</div>
</div>
<a id="a867217108a46c87879decc4348e36925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a867217108a46c87879decc4348e36925">&sect;&nbsp;</a></span>hsk_pwm_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hsk_pwm_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Turns on the CCU6. </p>
<p>Deactivates the power disable mode and sets the T12 and T13 Timer Run bits.</p>
<dl class="section pre"><dt>Precondition</dt><dd>All <a class="el" href="hsk__pwm_8h.html#afb0e12ce3f25f6ff1464e8d52851dd9d" title="Sets up the the CCU6 timer frequencies that control the PWM cycle. ">hsk_pwm_init()</a> calls have to be completed to call this </dd></dl>

</div>
</div>
<a id="afb0e12ce3f25f6ff1464e8d52851dd9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb0e12ce3f25f6ff1464e8d52851dd9d">&sect;&nbsp;</a></span>hsk_pwm_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hsk_pwm_init </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="hsk__pwm_8h.html#a5d085f7309a82d6fb83b6be077eca0c4">hsk_pwm_channel</a>&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const ulong&#160;</td>
          <td class="paramname"><em>freq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets up the the CCU6 timer frequencies that control the PWM cycle. </p>
<p>The channels PWM_60, PWM_61 and PWM_62 share the timer T12, thus initializing one of them, initializes them all. The channel PWM_63 has exclusive use of the timer T13 and can thus be used with its own operating frequency.</p>
<p>Frequencies up to ~732.4Hz are always between 15 and 16 bits precision.</p>
<p>Frequencies above 48kHz offer less than 1/1000 precision. From there it is a linear function, i.e. 480kHz still offer 1/100 precision.</p>
<p>The freq value 0 will result in ~0.02Hz ( <img class="formulaInl" alt="$48000000 / 2^{31}$" src="form_21.png"/>).</p>
<p>The following formula results in the freq value that yields exactly the desired precision, this is useful to avoid precision loss by rounding: </p><p class="formulaDsp">
<img class="formulaDsp" alt="\[freq(precision) = 480000000 * precision\]" src="form_22.png"/>
</p>
<p>E.g. 10 bit precision: <img class="formulaInl" alt="$freq(1/2^{10}) = 468750$" src="form_23.png"/></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel to change the frequency for </td></tr>
    <tr><td class="paramname">freq</td><td>The desired PWM cycle frequency in units of 0.1Hz </td></tr>
  </table>
  </dd>
</dl>
<p><b>PWM Timings</b></p>
<p>The CCU6CLK can run at FCLK (48MHz) or PCLK (24MHz), configured in the CCUCCFG bit. This implementation always uses 48MHz.</p>
<p>The T12CLK can run any power of two between CCU6CLK and CCU6CLK/128, configured in the T12CLK bit field.</p>
<p>This value can additionally be multiplied with a prescaler of 1/256, activated with the T12PRE bit.</p>
<p>The same is true for the T13CLK.</p>
<p>Additionally the period is length for T12 and T13 can be configured to any 16 bit value. Assuming at least 1/1000 precision is desired that means the clock cycle can be shortened by any factor up to 2^6 (64).</p>
<p>The conclusion is that PWM frequencies between 48kHz and ~0.02Hz can be configured. Very high values degrade the precision, e.g. 96kHz will only offer 1/500 precision. The freq value 0 will result in ~0.02Hz ( <img class="formulaInl" alt="$48000000 / 2^{31}$" src="form_21.png"/>).</p>

</div>
</div>
<a id="a990212c01cedb9ea70eec7dd009fea42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a990212c01cedb9ea70eec7dd009fea42">&sect;&nbsp;</a></span>hsk_pwm_outChannel_dir()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hsk_pwm_outChannel_dir </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="hsk__pwm_8h.html#a012900cef7cc94947bea041e5ee4c83b">hsk_pwm_outChannel</a>&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const bool&#160;</td>
          <td class="paramname"><em>up</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the direction of an output channel. </p>
<p>The channel value can be taken from any of the PWM_CCx/PWM_COUTx defines.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The IO channel to set the direction bit for </td></tr>
    <tr><td class="paramname">up</td><td>Set 1 to output a 1 during the cycle set with <a class="el" href="hsk__pwm_8h.html#adb1789fc98257f9c48a9e44dbaf5f307" title="Set the duty cycle for the given channel. ">hsk_pwm_channel_set()</a>, set 0 to output a 0 during the cycle set with <a class="el" href="hsk__pwm_8h.html#adb1789fc98257f9c48a9e44dbaf5f307" title="Set the duty cycle for the given channel. ">hsk_pwm_channel_set()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aac3b135cd0e6ae1c2af25fa91b4d6f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac3b135cd0e6ae1c2af25fa91b4d6f8f">&sect;&nbsp;</a></span>hsk_pwm_port_close()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hsk_pwm_port_close </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="hsk__pwm_8h.html#a7d1dbee6a6a38a8724e437bcde4a3719">hsk_pwm_port</a>&#160;</td>
          <td class="paramname"><em>port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Close a PWM output port. </p>
<p>This configures the necessary port direction bits.</p>
<p>The port can be any one of the PWM_OUT_x_* defines.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">port</td><td>The output port to deactivate </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abe64ff01b392ef0e6b05e34d9ea85ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe64ff01b392ef0e6b05e34d9ea85ca2">&sect;&nbsp;</a></span>hsk_pwm_port_open()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hsk_pwm_port_open </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="hsk__pwm_8h.html#a7d1dbee6a6a38a8724e437bcde4a3719">hsk_pwm_port</a>&#160;</td>
          <td class="paramname"><em>port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set up a PWM output port. </p>
<p>This configures the necessary port direction bits and activates the corresponding output channels.</p>
<p>The port can be any one of the PWM_OUT_x_* defines.</p>
<dl class="section pre"><dt>Precondition</dt><dd>This function should only be called after <a class="el" href="hsk__pwm_8h.html#a867217108a46c87879decc4348e36925" title="Turns on the CCU6. ">hsk_pwm_enable()</a>, otherwise the output port will be driven (1) until PWM is enabled </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">port</td><td>The output port to activate </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a7301efd3d5decfc7b091ccbf2a24f643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7301efd3d5decfc7b091ccbf2a24f643">&sect;&nbsp;</a></span>ports</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ports</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">         {0, 1},</div><div class="line">         {1, 1},</div><div class="line">         {0, 1},</div><div class="line">         {1, 1},</div><div class="line">         {0, 2},</div><div class="line">         {1, 2},</div><div class="line">         {1, 2},</div><div class="line">         {2, 1},</div><div class="line">         {3, 1},</div><div class="line">         {4, 1},</div><div class="line">         {5, 1},</div><div class="line">         {4, 2},</div><div class="line">         {5, 2},</div><div class="line">         {4, 1},</div><div class="line">         {5, 1},</div><div class="line">         {6, 1},</div><div class="line">         {7, 1},</div><div class="line">         {3, 2},</div><div class="line">         {7, 1},</div><div class="line">         {3, 2}</div><div class="line">}</div></div><!-- fragment -->
<p>Data structure to hold output port configurations. </p>

</div>
</div>
<a id="ae53a176e1a60a226176cf6f2b93ed830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae53a176e1a60a226176cf6f2b93ed830">&sect;&nbsp;</a></span>pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ubyte pos</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The Pn_ALTSEL[01] bit position to make the port configuration in. </p>

</div>
</div>
<a id="ad1cc4588d82b909c6015a6ba3fcca4bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1cc4588d82b909c6015a6ba3fcca4bd">&sect;&nbsp;</a></span>sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ubyte sel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select a 2 bits Pn_ALTSEL[01] configuration. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jan 20 2017 00:01:51 for hsk-libs-dev by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
