
05-api_notificacao.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ce8  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08002df8  08002df8  00012df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e4c  08002e4c  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08002e4c  08002e4c  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e4c  08002e4c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e4c  08002e4c  00012e4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e50  08002e50  00012e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08002e54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002998  20000014  08002e68  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200029ac  08002e68  000229ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a703  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e96  00000000  00000000  0002a740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  0002c5d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000af0  00000000  00000000  0002d1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a59  00000000  00000000  0002dcb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c632  00000000  00000000  00045709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e497  00000000  00000000  00051d3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e01d2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003034  00000000  00000000  000e0224  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000014 	.word	0x20000014
 800012c:	00000000 	.word	0x00000000
 8000130:	08002de0 	.word	0x08002de0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000018 	.word	0x20000018
 800014c:	08002de0 	.word	0x08002de0

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b082      	sub	sp, #8
 8000154:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000156:	f000 fa5f 	bl	8000618 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800015a:	f000 f83b 	bl	80001d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015e:	f000 f87f 	bl	8000260 <MX_GPIO_Init>
   * detectar pressionamento, envia uma notificao para a task toggle led. A
   * Notificacao ocorre apenas quando o botao pressionado Ã© detectado. Quando
   * a task toggle receber a notifcao, ela deve se excluir.
   * */

  xTaskCreate(tarefa1, "task_led1", configMINIMAL_STACK_SIZE, NULL, 1, &led_t1);
 8000162:	4b12      	ldr	r3, [pc, #72]	; (80001ac <main+0x5c>)
 8000164:	9301      	str	r3, [sp, #4]
 8000166:	2301      	movs	r3, #1
 8000168:	9300      	str	r3, [sp, #0]
 800016a:	2300      	movs	r3, #0
 800016c:	2280      	movs	r2, #128	; 0x80
 800016e:	4910      	ldr	r1, [pc, #64]	; (80001b0 <main+0x60>)
 8000170:	4810      	ldr	r0, [pc, #64]	; (80001b4 <main+0x64>)
 8000172:	f001 fc5e 	bl	8001a32 <xTaskCreate>
  xTaskCreate(tarefa2, "task_led2", configMINIMAL_STACK_SIZE, NULL, 2, &led_t2);
 8000176:	4b10      	ldr	r3, [pc, #64]	; (80001b8 <main+0x68>)
 8000178:	9301      	str	r3, [sp, #4]
 800017a:	2302      	movs	r3, #2
 800017c:	9300      	str	r3, [sp, #0]
 800017e:	2300      	movs	r3, #0
 8000180:	2280      	movs	r2, #128	; 0x80
 8000182:	490e      	ldr	r1, [pc, #56]	; (80001bc <main+0x6c>)
 8000184:	480e      	ldr	r0, [pc, #56]	; (80001c0 <main+0x70>)
 8000186:	f001 fc54 	bl	8001a32 <xTaskCreate>
  xTaskCreate(tarefa3, "task_bnt1", configMINIMAL_STACK_SIZE, NULL, 3, &bnt_t3);
 800018a:	4b0e      	ldr	r3, [pc, #56]	; (80001c4 <main+0x74>)
 800018c:	9301      	str	r3, [sp, #4]
 800018e:	2303      	movs	r3, #3
 8000190:	9300      	str	r3, [sp, #0]
 8000192:	2300      	movs	r3, #0
 8000194:	2280      	movs	r2, #128	; 0x80
 8000196:	490c      	ldr	r1, [pc, #48]	; (80001c8 <main+0x78>)
 8000198:	480c      	ldr	r0, [pc, #48]	; (80001cc <main+0x7c>)
 800019a:	f001 fc4a 	bl	8001a32 <xTaskCreate>
  next_t = led_t1; /**/
 800019e:	4b03      	ldr	r3, [pc, #12]	; (80001ac <main+0x5c>)
 80001a0:	681b      	ldr	r3, [r3, #0]
 80001a2:	4a0b      	ldr	r2, [pc, #44]	; (80001d0 <main+0x80>)
 80001a4:	6013      	str	r3, [r2, #0]
  vTaskStartScheduler();
 80001a6:	f001 fe29 	bl	8001dfc <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001aa:	e7fe      	b.n	80001aa <main+0x5a>
 80001ac:	20000030 	.word	0x20000030
 80001b0:	08002df8 	.word	0x08002df8
 80001b4:	08000311 	.word	0x08000311
 80001b8:	20000034 	.word	0x20000034
 80001bc:	08002e04 	.word	0x08002e04
 80001c0:	08000361 	.word	0x08000361
 80001c4:	20000038 	.word	0x20000038
 80001c8:	08002e10 	.word	0x08002e10
 80001cc:	080003b9 	.word	0x080003b9
 80001d0:	2000003c 	.word	0x2000003c

080001d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b090      	sub	sp, #64	; 0x40
 80001d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001da:	f107 0318 	add.w	r3, r7, #24
 80001de:	2228      	movs	r2, #40	; 0x28
 80001e0:	2100      	movs	r1, #0
 80001e2:	4618      	mov	r0, r3
 80001e4:	f002 fdf4 	bl	8002dd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001e8:	1d3b      	adds	r3, r7, #4
 80001ea:	2200      	movs	r2, #0
 80001ec:	601a      	str	r2, [r3, #0]
 80001ee:	605a      	str	r2, [r3, #4]
 80001f0:	609a      	str	r2, [r3, #8]
 80001f2:	60da      	str	r2, [r3, #12]
 80001f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001f6:	2301      	movs	r3, #1
 80001f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000200:	2300      	movs	r3, #0
 8000202:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000204:	2301      	movs	r3, #1
 8000206:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000208:	2302      	movs	r3, #2
 800020a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800020c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000210:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000212:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000216:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000218:	f107 0318 	add.w	r3, r7, #24
 800021c:	4618      	mov	r0, r3
 800021e:	f000 fcd9 	bl	8000bd4 <HAL_RCC_OscConfig>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000228:	f000 f900 	bl	800042c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800022c:	230f      	movs	r3, #15
 800022e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000230:	2302      	movs	r3, #2
 8000232:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000234:	2300      	movs	r3, #0
 8000236:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000238:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800023c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800023e:	2300      	movs	r3, #0
 8000240:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	2102      	movs	r1, #2
 8000246:	4618      	mov	r0, r3
 8000248:	f000 ff46 	bl	80010d8 <HAL_RCC_ClockConfig>
 800024c:	4603      	mov	r3, r0
 800024e:	2b00      	cmp	r3, #0
 8000250:	d001      	beq.n	8000256 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000252:	f000 f8eb 	bl	800042c <Error_Handler>
  }
}
 8000256:	bf00      	nop
 8000258:	3740      	adds	r7, #64	; 0x40
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
	...

08000260 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b088      	sub	sp, #32
 8000264:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000266:	f107 0310 	add.w	r3, r7, #16
 800026a:	2200      	movs	r2, #0
 800026c:	601a      	str	r2, [r3, #0]
 800026e:	605a      	str	r2, [r3, #4]
 8000270:	609a      	str	r2, [r3, #8]
 8000272:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000274:	4b24      	ldr	r3, [pc, #144]	; (8000308 <MX_GPIO_Init+0xa8>)
 8000276:	699b      	ldr	r3, [r3, #24]
 8000278:	4a23      	ldr	r2, [pc, #140]	; (8000308 <MX_GPIO_Init+0xa8>)
 800027a:	f043 0320 	orr.w	r3, r3, #32
 800027e:	6193      	str	r3, [r2, #24]
 8000280:	4b21      	ldr	r3, [pc, #132]	; (8000308 <MX_GPIO_Init+0xa8>)
 8000282:	699b      	ldr	r3, [r3, #24]
 8000284:	f003 0320 	and.w	r3, r3, #32
 8000288:	60fb      	str	r3, [r7, #12]
 800028a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800028c:	4b1e      	ldr	r3, [pc, #120]	; (8000308 <MX_GPIO_Init+0xa8>)
 800028e:	699b      	ldr	r3, [r3, #24]
 8000290:	4a1d      	ldr	r2, [pc, #116]	; (8000308 <MX_GPIO_Init+0xa8>)
 8000292:	f043 0308 	orr.w	r3, r3, #8
 8000296:	6193      	str	r3, [r2, #24]
 8000298:	4b1b      	ldr	r3, [pc, #108]	; (8000308 <MX_GPIO_Init+0xa8>)
 800029a:	699b      	ldr	r3, [r3, #24]
 800029c:	f003 0308 	and.w	r3, r3, #8
 80002a0:	60bb      	str	r3, [r7, #8]
 80002a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002a4:	4b18      	ldr	r3, [pc, #96]	; (8000308 <MX_GPIO_Init+0xa8>)
 80002a6:	699b      	ldr	r3, [r3, #24]
 80002a8:	4a17      	ldr	r2, [pc, #92]	; (8000308 <MX_GPIO_Init+0xa8>)
 80002aa:	f043 0304 	orr.w	r3, r3, #4
 80002ae:	6193      	str	r3, [r2, #24]
 80002b0:	4b15      	ldr	r3, [pc, #84]	; (8000308 <MX_GPIO_Init+0xa8>)
 80002b2:	699b      	ldr	r3, [r3, #24]
 80002b4:	f003 0304 	and.w	r3, r3, #4
 80002b8:	607b      	str	r3, [r7, #4]
 80002ba:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, led2_Pin|led1_Pin, GPIO_PIN_RESET);
 80002bc:	2200      	movs	r2, #0
 80002be:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80002c2:	4812      	ldr	r0, [pc, #72]	; (800030c <MX_GPIO_Init+0xac>)
 80002c4:	f000 fc55 	bl	8000b72 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : led2_Pin led1_Pin */
  GPIO_InitStruct.Pin = led2_Pin|led1_Pin;
 80002c8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80002cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ce:	2301      	movs	r3, #1
 80002d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002d2:	2300      	movs	r3, #0
 80002d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002d6:	2302      	movs	r3, #2
 80002d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002da:	f107 0310 	add.w	r3, r7, #16
 80002de:	4619      	mov	r1, r3
 80002e0:	480a      	ldr	r0, [pc, #40]	; (800030c <MX_GPIO_Init+0xac>)
 80002e2:	f000 faab 	bl	800083c <HAL_GPIO_Init>

  /*Configure GPIO pin : botao1_Pin */
  GPIO_InitStruct.Pin = botao1_Pin;
 80002e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80002ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80002ec:	2300      	movs	r3, #0
 80002ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f0:	2300      	movs	r3, #0
 80002f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(botao1_GPIO_Port, &GPIO_InitStruct);
 80002f4:	f107 0310 	add.w	r3, r7, #16
 80002f8:	4619      	mov	r1, r3
 80002fa:	4804      	ldr	r0, [pc, #16]	; (800030c <MX_GPIO_Init+0xac>)
 80002fc:	f000 fa9e 	bl	800083c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000300:	bf00      	nop
 8000302:	3720      	adds	r7, #32
 8000304:	46bd      	mov	sp, r7
 8000306:	bd80      	pop	{r7, pc}
 8000308:	40021000 	.word	0x40021000
 800030c:	40010c00 	.word	0x40010c00

08000310 <tarefa1>:

/* USER CODE BEGIN 4 */
static void tarefa1(void *parameters){
 8000310:	b580      	push	{r7, lr}
 8000312:	b086      	sub	sp, #24
 8000314:	af02      	add	r7, sp, #8
 8000316:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	while(1){
		/*configurando para aguardar a notificacao para auto deletar*/
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);
 8000318:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800031c:	480d      	ldr	r0, [pc, #52]	; (8000354 <tarefa1+0x44>)
 800031e:	f000 fc40 	bl	8000ba2 <HAL_GPIO_TogglePin>

		/*caso nao tenha nenhuma notificacao pendente, a task hibernada por 1seg*/
		status = xTaskNotifyWait(0, 0, NULL, pdMS_TO_TICKS(1000));
 8000322:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000326:	9300      	str	r3, [sp, #0]
 8000328:	2300      	movs	r3, #0
 800032a:	2200      	movs	r2, #0
 800032c:	2100      	movs	r1, #0
 800032e:	2000      	movs	r0, #0
 8000330:	f002 f894 	bl	800245c <xTaskGenericNotifyWait>
 8000334:	60f8      	str	r0, [r7, #12]

		if(status == pdTRUE){ /*verificando se a notificacao foi recebida*/
 8000336:	68fb      	ldr	r3, [r7, #12]
 8000338:	2b01      	cmp	r3, #1
 800033a:	d1ed      	bne.n	8000318 <tarefa1+0x8>
			/*supendendo escalonador para nao ocorrer preempcao de outra task, sem interrupcao*/
			vTaskSuspendAll();
 800033c:	f001 fd9a 	bl	8001e74 <vTaskSuspendAll>
			/*atualizando ponteiro para a proxima task toggle*/
			next_t = led_t2;
 8000340:	4b05      	ldr	r3, [pc, #20]	; (8000358 <tarefa1+0x48>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	4a05      	ldr	r2, [pc, #20]	; (800035c <tarefa1+0x4c>)
 8000346:	6013      	str	r3, [r2, #0]
			/*executando novamente o escalonador*/
			xTaskResumeAll();
 8000348:	f001 fda2 	bl	8001e90 <xTaskResumeAll>
			/*excluindo a task referente ao toggle led1*/
			vTaskDelete(NULL);
 800034c:	2000      	movs	r0, #0
 800034e:	f001 fcad 	bl	8001cac <vTaskDelete>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);
 8000352:	e7e1      	b.n	8000318 <tarefa1+0x8>
 8000354:	40010c00 	.word	0x40010c00
 8000358:	20000034 	.word	0x20000034
 800035c:	2000003c 	.word	0x2000003c

08000360 <tarefa2>:
		}
	}
}
static void tarefa2(void *parameters){
 8000360:	b580      	push	{r7, lr}
 8000362:	b086      	sub	sp, #24
 8000364:	af02      	add	r7, sp, #8
 8000366:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	while(1){
		/*configurando para aguardar a notificacao para auto deletar*/
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 8000368:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800036c:	480f      	ldr	r0, [pc, #60]	; (80003ac <tarefa2+0x4c>)
 800036e:	f000 fc18 	bl	8000ba2 <HAL_GPIO_TogglePin>

		/*caso nao tenha nenhuma notificacao pendente, a task hibernada por 0.5 seg*/
		status = xTaskNotifyWait(0, 0, NULL, pdMS_TO_TICKS(500));
 8000372:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000376:	9300      	str	r3, [sp, #0]
 8000378:	2300      	movs	r3, #0
 800037a:	2200      	movs	r2, #0
 800037c:	2100      	movs	r1, #0
 800037e:	2000      	movs	r0, #0
 8000380:	f002 f86c 	bl	800245c <xTaskGenericNotifyWait>
 8000384:	60f8      	str	r0, [r7, #12]

		if(status == pdTRUE){ /*verificando se a notificacao foi recebida*/
 8000386:	68fb      	ldr	r3, [r7, #12]
 8000388:	2b01      	cmp	r3, #1
 800038a:	d1ed      	bne.n	8000368 <tarefa2+0x8>
			/*supendendo escalonador para nao ocorrer preempcao de outra task, sem interrupcao*/
			vTaskSuspendAll();
 800038c:	f001 fd72 	bl	8001e74 <vTaskSuspendAll>
			/*atualizando ponteiro para NULL, pois nao hÃ¡ mais tasks */
			next_t = NULL;
 8000390:	4b07      	ldr	r3, [pc, #28]	; (80003b0 <tarefa2+0x50>)
 8000392:	2200      	movs	r2, #0
 8000394:	601a      	str	r2, [r3, #0]
			/*executando novamente o escalonador*/
			xTaskResumeAll();
 8000396:	f001 fd7b 	bl	8001e90 <xTaskResumeAll>
			/*excluindo a task referente ao botao*/
			vTaskDelete(bnt_t3);
 800039a:	4b06      	ldr	r3, [pc, #24]	; (80003b4 <tarefa2+0x54>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	4618      	mov	r0, r3
 80003a0:	f001 fc84 	bl	8001cac <vTaskDelete>
			/*excluindo a task referente ao toggle led2*/
			vTaskDelete(NULL);
 80003a4:	2000      	movs	r0, #0
 80003a6:	f001 fc81 	bl	8001cac <vTaskDelete>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 80003aa:	e7dd      	b.n	8000368 <tarefa2+0x8>
 80003ac:	40010c00 	.word	0x40010c00
 80003b0:	2000003c 	.word	0x2000003c
 80003b4:	20000038 	.word	0x20000038

080003b8 <tarefa3>:

		}
	}
}
static void tarefa3(void *parameters){
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b086      	sub	sp, #24
 80003bc:	af02      	add	r7, sp, #8
 80003be:	6078      	str	r0, [r7, #4]
	/*verificando, a cada 10ms, se o botao foi pressionado*/
	uint8_t btn_read = 0;
 80003c0:	2300      	movs	r3, #0
 80003c2:	73bb      	strb	r3, [r7, #14]
	uint8_t prev_read = 0;
 80003c4:	2300      	movs	r3, #0
 80003c6:	73fb      	strb	r3, [r7, #15]
//	xLastWakeTime = xTaskGetTickCount(); /*contagem de ticks atual do RTOS*/

	/*verificando, a cada 10ms, se o botao foi pressionado*/
	while(1){
		/*lendo o status do botao*/
		btn_read = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 80003c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003cc:	480c      	ldr	r0, [pc, #48]	; (8000400 <tarefa3+0x48>)
 80003ce:	f000 fbb9 	bl	8000b44 <HAL_GPIO_ReadPin>
 80003d2:	4603      	mov	r3, r0
 80003d4:	73bb      	strb	r3, [r7, #14]
		if(btn_read){ /*verificando nivel logico*/
 80003d6:	7bbb      	ldrb	r3, [r7, #14]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d00b      	beq.n	80003f4 <tarefa3+0x3c>
			if(!prev_read){ /*se a leitura anterior for nivel logico alto, ainda esta pressionado*/
 80003dc:	7bfb      	ldrb	r3, [r7, #15]
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d108      	bne.n	80003f4 <tarefa3+0x3c>
				/*notificacao iniciamente para a primira task toggle*/
				xTaskNotify(next_t, 0, eNoAction);
 80003e2:	4b08      	ldr	r3, [pc, #32]	; (8000404 <tarefa3+0x4c>)
 80003e4:	6818      	ldr	r0, [r3, #0]
 80003e6:	2300      	movs	r3, #0
 80003e8:	9300      	str	r3, [sp, #0]
 80003ea:	2300      	movs	r3, #0
 80003ec:	2200      	movs	r2, #0
 80003ee:	2100      	movs	r1, #0
 80003f0:	f002 f8aa 	bl	8002548 <xTaskGenericNotify>
			}
		}
		prev_read = btn_read; /*atualizando a leitura do botao*/
 80003f4:	7bbb      	ldrb	r3, [r7, #14]
 80003f6:	73fb      	strb	r3, [r7, #15]
//		xTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(10));
		vTaskDelay(pdMS_TO_TICKS(10));
 80003f8:	200a      	movs	r0, #10
 80003fa:	f001 fcdb 	bl	8001db4 <vTaskDelay>
		btn_read = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 80003fe:	e7e3      	b.n	80003c8 <tarefa3+0x10>
 8000400:	40010c00 	.word	0x40010c00
 8000404:	2000003c 	.word	0x2000003c

08000408 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4a04      	ldr	r2, [pc, #16]	; (8000428 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d101      	bne.n	800041e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800041a:	f000 f913 	bl	8000644 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800041e:	bf00      	nop
 8000420:	3708      	adds	r7, #8
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	40012c00 	.word	0x40012c00

0800042c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000430:	b672      	cpsid	i
}
 8000432:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000434:	e7fe      	b.n	8000434 <Error_Handler+0x8>
	...

08000438 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000438:	b480      	push	{r7}
 800043a:	b085      	sub	sp, #20
 800043c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800043e:	4b15      	ldr	r3, [pc, #84]	; (8000494 <HAL_MspInit+0x5c>)
 8000440:	699b      	ldr	r3, [r3, #24]
 8000442:	4a14      	ldr	r2, [pc, #80]	; (8000494 <HAL_MspInit+0x5c>)
 8000444:	f043 0301 	orr.w	r3, r3, #1
 8000448:	6193      	str	r3, [r2, #24]
 800044a:	4b12      	ldr	r3, [pc, #72]	; (8000494 <HAL_MspInit+0x5c>)
 800044c:	699b      	ldr	r3, [r3, #24]
 800044e:	f003 0301 	and.w	r3, r3, #1
 8000452:	60bb      	str	r3, [r7, #8]
 8000454:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000456:	4b0f      	ldr	r3, [pc, #60]	; (8000494 <HAL_MspInit+0x5c>)
 8000458:	69db      	ldr	r3, [r3, #28]
 800045a:	4a0e      	ldr	r2, [pc, #56]	; (8000494 <HAL_MspInit+0x5c>)
 800045c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000460:	61d3      	str	r3, [r2, #28]
 8000462:	4b0c      	ldr	r3, [pc, #48]	; (8000494 <HAL_MspInit+0x5c>)
 8000464:	69db      	ldr	r3, [r3, #28]
 8000466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800046a:	607b      	str	r3, [r7, #4]
 800046c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800046e:	4b0a      	ldr	r3, [pc, #40]	; (8000498 <HAL_MspInit+0x60>)
 8000470:	685b      	ldr	r3, [r3, #4]
 8000472:	60fb      	str	r3, [r7, #12]
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800047a:	60fb      	str	r3, [r7, #12]
 800047c:	68fb      	ldr	r3, [r7, #12]
 800047e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000482:	60fb      	str	r3, [r7, #12]
 8000484:	4a04      	ldr	r2, [pc, #16]	; (8000498 <HAL_MspInit+0x60>)
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800048a:	bf00      	nop
 800048c:	3714      	adds	r7, #20
 800048e:	46bd      	mov	sp, r7
 8000490:	bc80      	pop	{r7}
 8000492:	4770      	bx	lr
 8000494:	40021000 	.word	0x40021000
 8000498:	40010000 	.word	0x40010000

0800049c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b08c      	sub	sp, #48	; 0x30
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80004a4:	2300      	movs	r3, #0
 80004a6:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80004a8:	2300      	movs	r3, #0
 80004aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80004ac:	2300      	movs	r3, #0
 80004ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80004b2:	4b2e      	ldr	r3, [pc, #184]	; (800056c <HAL_InitTick+0xd0>)
 80004b4:	699b      	ldr	r3, [r3, #24]
 80004b6:	4a2d      	ldr	r2, [pc, #180]	; (800056c <HAL_InitTick+0xd0>)
 80004b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80004bc:	6193      	str	r3, [r2, #24]
 80004be:	4b2b      	ldr	r3, [pc, #172]	; (800056c <HAL_InitTick+0xd0>)
 80004c0:	699b      	ldr	r3, [r3, #24]
 80004c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80004c6:	60bb      	str	r3, [r7, #8]
 80004c8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80004ca:	f107 020c 	add.w	r2, r7, #12
 80004ce:	f107 0310 	add.w	r3, r7, #16
 80004d2:	4611      	mov	r1, r2
 80004d4:	4618      	mov	r0, r3
 80004d6:	f000 ff65 	bl	80013a4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80004da:	f000 ff4f 	bl	800137c <HAL_RCC_GetPCLK2Freq>
 80004de:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80004e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004e2:	4a23      	ldr	r2, [pc, #140]	; (8000570 <HAL_InitTick+0xd4>)
 80004e4:	fba2 2303 	umull	r2, r3, r2, r3
 80004e8:	0c9b      	lsrs	r3, r3, #18
 80004ea:	3b01      	subs	r3, #1
 80004ec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80004ee:	4b21      	ldr	r3, [pc, #132]	; (8000574 <HAL_InitTick+0xd8>)
 80004f0:	4a21      	ldr	r2, [pc, #132]	; (8000578 <HAL_InitTick+0xdc>)
 80004f2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80004f4:	4b1f      	ldr	r3, [pc, #124]	; (8000574 <HAL_InitTick+0xd8>)
 80004f6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80004fa:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80004fc:	4a1d      	ldr	r2, [pc, #116]	; (8000574 <HAL_InitTick+0xd8>)
 80004fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000500:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000502:	4b1c      	ldr	r3, [pc, #112]	; (8000574 <HAL_InitTick+0xd8>)
 8000504:	2200      	movs	r2, #0
 8000506:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000508:	4b1a      	ldr	r3, [pc, #104]	; (8000574 <HAL_InitTick+0xd8>)
 800050a:	2200      	movs	r2, #0
 800050c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800050e:	4b19      	ldr	r3, [pc, #100]	; (8000574 <HAL_InitTick+0xd8>)
 8000510:	2200      	movs	r2, #0
 8000512:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000514:	4817      	ldr	r0, [pc, #92]	; (8000574 <HAL_InitTick+0xd8>)
 8000516:	f000 ff93 	bl	8001440 <HAL_TIM_Base_Init>
 800051a:	4603      	mov	r3, r0
 800051c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000520:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000524:	2b00      	cmp	r3, #0
 8000526:	d11b      	bne.n	8000560 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000528:	4812      	ldr	r0, [pc, #72]	; (8000574 <HAL_InitTick+0xd8>)
 800052a:	f000 ffe1 	bl	80014f0 <HAL_TIM_Base_Start_IT>
 800052e:	4603      	mov	r3, r0
 8000530:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000534:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000538:	2b00      	cmp	r3, #0
 800053a:	d111      	bne.n	8000560 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800053c:	2019      	movs	r0, #25
 800053e:	f000 f96e 	bl	800081e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	2b0f      	cmp	r3, #15
 8000546:	d808      	bhi.n	800055a <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000548:	2200      	movs	r2, #0
 800054a:	6879      	ldr	r1, [r7, #4]
 800054c:	2019      	movs	r0, #25
 800054e:	f000 f94a 	bl	80007e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000552:	4a0a      	ldr	r2, [pc, #40]	; (800057c <HAL_InitTick+0xe0>)
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	6013      	str	r3, [r2, #0]
 8000558:	e002      	b.n	8000560 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 800055a:	2301      	movs	r3, #1
 800055c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000560:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000564:	4618      	mov	r0, r3
 8000566:	3730      	adds	r7, #48	; 0x30
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	40021000 	.word	0x40021000
 8000570:	431bde83 	.word	0x431bde83
 8000574:	20000040 	.word	0x20000040
 8000578:	40012c00 	.word	0x40012c00
 800057c:	20000004 	.word	0x20000004

08000580 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000584:	e7fe      	b.n	8000584 <NMI_Handler+0x4>

08000586 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000586:	b480      	push	{r7}
 8000588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800058a:	e7fe      	b.n	800058a <HardFault_Handler+0x4>

0800058c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000590:	e7fe      	b.n	8000590 <MemManage_Handler+0x4>

08000592 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000592:	b480      	push	{r7}
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000596:	e7fe      	b.n	8000596 <BusFault_Handler+0x4>

08000598 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800059c:	e7fe      	b.n	800059c <UsageFault_Handler+0x4>

0800059e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005a2:	bf00      	nop
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bc80      	pop	{r7}
 80005a8:	4770      	bx	lr
	...

080005ac <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80005b0:	4802      	ldr	r0, [pc, #8]	; (80005bc <TIM1_UP_IRQHandler+0x10>)
 80005b2:	f000 ffef 	bl	8001594 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80005b6:	bf00      	nop
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000040 	.word	0x20000040

080005c0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005c4:	bf00      	nop
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bc80      	pop	{r7}
 80005ca:	4770      	bx	lr

080005cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005cc:	480c      	ldr	r0, [pc, #48]	; (8000600 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80005ce:	490d      	ldr	r1, [pc, #52]	; (8000604 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80005d0:	4a0d      	ldr	r2, [pc, #52]	; (8000608 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80005d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005d4:	e002      	b.n	80005dc <LoopCopyDataInit>

080005d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005da:	3304      	adds	r3, #4

080005dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005e0:	d3f9      	bcc.n	80005d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005e2:	4a0a      	ldr	r2, [pc, #40]	; (800060c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80005e4:	4c0a      	ldr	r4, [pc, #40]	; (8000610 <LoopFillZerobss+0x22>)
  movs r3, #0
 80005e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005e8:	e001      	b.n	80005ee <LoopFillZerobss>

080005ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005ec:	3204      	adds	r2, #4

080005ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005f0:	d3fb      	bcc.n	80005ea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005f2:	f7ff ffe5 	bl	80005c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005f6:	f002 fbc7 	bl	8002d88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005fa:	f7ff fda9 	bl	8000150 <main>
  bx lr
 80005fe:	4770      	bx	lr
  ldr r0, =_sdata
 8000600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000604:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000608:	08002e54 	.word	0x08002e54
  ldr r2, =_sbss
 800060c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000610:	200029ac 	.word	0x200029ac

08000614 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000614:	e7fe      	b.n	8000614 <ADC1_2_IRQHandler>
	...

08000618 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800061c:	4b08      	ldr	r3, [pc, #32]	; (8000640 <HAL_Init+0x28>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a07      	ldr	r2, [pc, #28]	; (8000640 <HAL_Init+0x28>)
 8000622:	f043 0310 	orr.w	r3, r3, #16
 8000626:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000628:	2003      	movs	r0, #3
 800062a:	f000 f8d1 	bl	80007d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800062e:	2000      	movs	r0, #0
 8000630:	f7ff ff34 	bl	800049c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000634:	f7ff ff00 	bl	8000438 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000638:	2300      	movs	r3, #0
}
 800063a:	4618      	mov	r0, r3
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40022000 	.word	0x40022000

08000644 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000648:	4b05      	ldr	r3, [pc, #20]	; (8000660 <HAL_IncTick+0x1c>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	461a      	mov	r2, r3
 800064e:	4b05      	ldr	r3, [pc, #20]	; (8000664 <HAL_IncTick+0x20>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4413      	add	r3, r2
 8000654:	4a03      	ldr	r2, [pc, #12]	; (8000664 <HAL_IncTick+0x20>)
 8000656:	6013      	str	r3, [r2, #0]
}
 8000658:	bf00      	nop
 800065a:	46bd      	mov	sp, r7
 800065c:	bc80      	pop	{r7}
 800065e:	4770      	bx	lr
 8000660:	20000008 	.word	0x20000008
 8000664:	20000088 	.word	0x20000088

08000668 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  return uwTick;
 800066c:	4b02      	ldr	r3, [pc, #8]	; (8000678 <HAL_GetTick+0x10>)
 800066e:	681b      	ldr	r3, [r3, #0]
}
 8000670:	4618      	mov	r0, r3
 8000672:	46bd      	mov	sp, r7
 8000674:	bc80      	pop	{r7}
 8000676:	4770      	bx	lr
 8000678:	20000088 	.word	0x20000088

0800067c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	f003 0307 	and.w	r3, r3, #7
 800068a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800068c:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <__NVIC_SetPriorityGrouping+0x44>)
 800068e:	68db      	ldr	r3, [r3, #12]
 8000690:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000692:	68ba      	ldr	r2, [r7, #8]
 8000694:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000698:	4013      	ands	r3, r2
 800069a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ae:	4a04      	ldr	r2, [pc, #16]	; (80006c0 <__NVIC_SetPriorityGrouping+0x44>)
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	60d3      	str	r3, [r2, #12]
}
 80006b4:	bf00      	nop
 80006b6:	3714      	adds	r7, #20
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bc80      	pop	{r7}
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	e000ed00 	.word	0xe000ed00

080006c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006c8:	4b04      	ldr	r3, [pc, #16]	; (80006dc <__NVIC_GetPriorityGrouping+0x18>)
 80006ca:	68db      	ldr	r3, [r3, #12]
 80006cc:	0a1b      	lsrs	r3, r3, #8
 80006ce:	f003 0307 	and.w	r3, r3, #7
}
 80006d2:	4618      	mov	r0, r3
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bc80      	pop	{r7}
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	e000ed00 	.word	0xe000ed00

080006e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	db0b      	blt.n	800070a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	f003 021f 	and.w	r2, r3, #31
 80006f8:	4906      	ldr	r1, [pc, #24]	; (8000714 <__NVIC_EnableIRQ+0x34>)
 80006fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fe:	095b      	lsrs	r3, r3, #5
 8000700:	2001      	movs	r0, #1
 8000702:	fa00 f202 	lsl.w	r2, r0, r2
 8000706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800070a:	bf00      	nop
 800070c:	370c      	adds	r7, #12
 800070e:	46bd      	mov	sp, r7
 8000710:	bc80      	pop	{r7}
 8000712:	4770      	bx	lr
 8000714:	e000e100 	.word	0xe000e100

08000718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	6039      	str	r1, [r7, #0]
 8000722:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000728:	2b00      	cmp	r3, #0
 800072a:	db0a      	blt.n	8000742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	b2da      	uxtb	r2, r3
 8000730:	490c      	ldr	r1, [pc, #48]	; (8000764 <__NVIC_SetPriority+0x4c>)
 8000732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000736:	0112      	lsls	r2, r2, #4
 8000738:	b2d2      	uxtb	r2, r2
 800073a:	440b      	add	r3, r1
 800073c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000740:	e00a      	b.n	8000758 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	b2da      	uxtb	r2, r3
 8000746:	4908      	ldr	r1, [pc, #32]	; (8000768 <__NVIC_SetPriority+0x50>)
 8000748:	79fb      	ldrb	r3, [r7, #7]
 800074a:	f003 030f 	and.w	r3, r3, #15
 800074e:	3b04      	subs	r3, #4
 8000750:	0112      	lsls	r2, r2, #4
 8000752:	b2d2      	uxtb	r2, r2
 8000754:	440b      	add	r3, r1
 8000756:	761a      	strb	r2, [r3, #24]
}
 8000758:	bf00      	nop
 800075a:	370c      	adds	r7, #12
 800075c:	46bd      	mov	sp, r7
 800075e:	bc80      	pop	{r7}
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	e000e100 	.word	0xe000e100
 8000768:	e000ed00 	.word	0xe000ed00

0800076c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800076c:	b480      	push	{r7}
 800076e:	b089      	sub	sp, #36	; 0x24
 8000770:	af00      	add	r7, sp, #0
 8000772:	60f8      	str	r0, [r7, #12]
 8000774:	60b9      	str	r1, [r7, #8]
 8000776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	f003 0307 	and.w	r3, r3, #7
 800077e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000780:	69fb      	ldr	r3, [r7, #28]
 8000782:	f1c3 0307 	rsb	r3, r3, #7
 8000786:	2b04      	cmp	r3, #4
 8000788:	bf28      	it	cs
 800078a:	2304      	movcs	r3, #4
 800078c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800078e:	69fb      	ldr	r3, [r7, #28]
 8000790:	3304      	adds	r3, #4
 8000792:	2b06      	cmp	r3, #6
 8000794:	d902      	bls.n	800079c <NVIC_EncodePriority+0x30>
 8000796:	69fb      	ldr	r3, [r7, #28]
 8000798:	3b03      	subs	r3, #3
 800079a:	e000      	b.n	800079e <NVIC_EncodePriority+0x32>
 800079c:	2300      	movs	r3, #0
 800079e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80007a4:	69bb      	ldr	r3, [r7, #24]
 80007a6:	fa02 f303 	lsl.w	r3, r2, r3
 80007aa:	43da      	mvns	r2, r3
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	401a      	ands	r2, r3
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	fa01 f303 	lsl.w	r3, r1, r3
 80007be:	43d9      	mvns	r1, r3
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007c4:	4313      	orrs	r3, r2
         );
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3724      	adds	r7, #36	; 0x24
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bc80      	pop	{r7}
 80007ce:	4770      	bx	lr

080007d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f7ff ff4f 	bl	800067c <__NVIC_SetPriorityGrouping>
}
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b086      	sub	sp, #24
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	4603      	mov	r3, r0
 80007ee:	60b9      	str	r1, [r7, #8]
 80007f0:	607a      	str	r2, [r7, #4]
 80007f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007f8:	f7ff ff64 	bl	80006c4 <__NVIC_GetPriorityGrouping>
 80007fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007fe:	687a      	ldr	r2, [r7, #4]
 8000800:	68b9      	ldr	r1, [r7, #8]
 8000802:	6978      	ldr	r0, [r7, #20]
 8000804:	f7ff ffb2 	bl	800076c <NVIC_EncodePriority>
 8000808:	4602      	mov	r2, r0
 800080a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800080e:	4611      	mov	r1, r2
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff ff81 	bl	8000718 <__NVIC_SetPriority>
}
 8000816:	bf00      	nop
 8000818:	3718      	adds	r7, #24
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	b082      	sub	sp, #8
 8000822:	af00      	add	r7, sp, #0
 8000824:	4603      	mov	r3, r0
 8000826:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082c:	4618      	mov	r0, r3
 800082e:	f7ff ff57 	bl	80006e0 <__NVIC_EnableIRQ>
}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
	...

0800083c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800083c:	b480      	push	{r7}
 800083e:	b08b      	sub	sp, #44	; 0x2c
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
 8000844:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000846:	2300      	movs	r3, #0
 8000848:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800084a:	2300      	movs	r3, #0
 800084c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800084e:	e169      	b.n	8000b24 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000850:	2201      	movs	r2, #1
 8000852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000854:	fa02 f303 	lsl.w	r3, r2, r3
 8000858:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	69fa      	ldr	r2, [r7, #28]
 8000860:	4013      	ands	r3, r2
 8000862:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000864:	69ba      	ldr	r2, [r7, #24]
 8000866:	69fb      	ldr	r3, [r7, #28]
 8000868:	429a      	cmp	r2, r3
 800086a:	f040 8158 	bne.w	8000b1e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	685b      	ldr	r3, [r3, #4]
 8000872:	4a9a      	ldr	r2, [pc, #616]	; (8000adc <HAL_GPIO_Init+0x2a0>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d05e      	beq.n	8000936 <HAL_GPIO_Init+0xfa>
 8000878:	4a98      	ldr	r2, [pc, #608]	; (8000adc <HAL_GPIO_Init+0x2a0>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d875      	bhi.n	800096a <HAL_GPIO_Init+0x12e>
 800087e:	4a98      	ldr	r2, [pc, #608]	; (8000ae0 <HAL_GPIO_Init+0x2a4>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d058      	beq.n	8000936 <HAL_GPIO_Init+0xfa>
 8000884:	4a96      	ldr	r2, [pc, #600]	; (8000ae0 <HAL_GPIO_Init+0x2a4>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d86f      	bhi.n	800096a <HAL_GPIO_Init+0x12e>
 800088a:	4a96      	ldr	r2, [pc, #600]	; (8000ae4 <HAL_GPIO_Init+0x2a8>)
 800088c:	4293      	cmp	r3, r2
 800088e:	d052      	beq.n	8000936 <HAL_GPIO_Init+0xfa>
 8000890:	4a94      	ldr	r2, [pc, #592]	; (8000ae4 <HAL_GPIO_Init+0x2a8>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d869      	bhi.n	800096a <HAL_GPIO_Init+0x12e>
 8000896:	4a94      	ldr	r2, [pc, #592]	; (8000ae8 <HAL_GPIO_Init+0x2ac>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d04c      	beq.n	8000936 <HAL_GPIO_Init+0xfa>
 800089c:	4a92      	ldr	r2, [pc, #584]	; (8000ae8 <HAL_GPIO_Init+0x2ac>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d863      	bhi.n	800096a <HAL_GPIO_Init+0x12e>
 80008a2:	4a92      	ldr	r2, [pc, #584]	; (8000aec <HAL_GPIO_Init+0x2b0>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d046      	beq.n	8000936 <HAL_GPIO_Init+0xfa>
 80008a8:	4a90      	ldr	r2, [pc, #576]	; (8000aec <HAL_GPIO_Init+0x2b0>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d85d      	bhi.n	800096a <HAL_GPIO_Init+0x12e>
 80008ae:	2b12      	cmp	r3, #18
 80008b0:	d82a      	bhi.n	8000908 <HAL_GPIO_Init+0xcc>
 80008b2:	2b12      	cmp	r3, #18
 80008b4:	d859      	bhi.n	800096a <HAL_GPIO_Init+0x12e>
 80008b6:	a201      	add	r2, pc, #4	; (adr r2, 80008bc <HAL_GPIO_Init+0x80>)
 80008b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008bc:	08000937 	.word	0x08000937
 80008c0:	08000911 	.word	0x08000911
 80008c4:	08000923 	.word	0x08000923
 80008c8:	08000965 	.word	0x08000965
 80008cc:	0800096b 	.word	0x0800096b
 80008d0:	0800096b 	.word	0x0800096b
 80008d4:	0800096b 	.word	0x0800096b
 80008d8:	0800096b 	.word	0x0800096b
 80008dc:	0800096b 	.word	0x0800096b
 80008e0:	0800096b 	.word	0x0800096b
 80008e4:	0800096b 	.word	0x0800096b
 80008e8:	0800096b 	.word	0x0800096b
 80008ec:	0800096b 	.word	0x0800096b
 80008f0:	0800096b 	.word	0x0800096b
 80008f4:	0800096b 	.word	0x0800096b
 80008f8:	0800096b 	.word	0x0800096b
 80008fc:	0800096b 	.word	0x0800096b
 8000900:	08000919 	.word	0x08000919
 8000904:	0800092d 	.word	0x0800092d
 8000908:	4a79      	ldr	r2, [pc, #484]	; (8000af0 <HAL_GPIO_Init+0x2b4>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d013      	beq.n	8000936 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800090e:	e02c      	b.n	800096a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	623b      	str	r3, [r7, #32]
          break;
 8000916:	e029      	b.n	800096c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	68db      	ldr	r3, [r3, #12]
 800091c:	3304      	adds	r3, #4
 800091e:	623b      	str	r3, [r7, #32]
          break;
 8000920:	e024      	b.n	800096c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	68db      	ldr	r3, [r3, #12]
 8000926:	3308      	adds	r3, #8
 8000928:	623b      	str	r3, [r7, #32]
          break;
 800092a:	e01f      	b.n	800096c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	68db      	ldr	r3, [r3, #12]
 8000930:	330c      	adds	r3, #12
 8000932:	623b      	str	r3, [r7, #32]
          break;
 8000934:	e01a      	b.n	800096c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	689b      	ldr	r3, [r3, #8]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d102      	bne.n	8000944 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800093e:	2304      	movs	r3, #4
 8000940:	623b      	str	r3, [r7, #32]
          break;
 8000942:	e013      	b.n	800096c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	689b      	ldr	r3, [r3, #8]
 8000948:	2b01      	cmp	r3, #1
 800094a:	d105      	bne.n	8000958 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800094c:	2308      	movs	r3, #8
 800094e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	69fa      	ldr	r2, [r7, #28]
 8000954:	611a      	str	r2, [r3, #16]
          break;
 8000956:	e009      	b.n	800096c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000958:	2308      	movs	r3, #8
 800095a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	69fa      	ldr	r2, [r7, #28]
 8000960:	615a      	str	r2, [r3, #20]
          break;
 8000962:	e003      	b.n	800096c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000964:	2300      	movs	r3, #0
 8000966:	623b      	str	r3, [r7, #32]
          break;
 8000968:	e000      	b.n	800096c <HAL_GPIO_Init+0x130>
          break;
 800096a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800096c:	69bb      	ldr	r3, [r7, #24]
 800096e:	2bff      	cmp	r3, #255	; 0xff
 8000970:	d801      	bhi.n	8000976 <HAL_GPIO_Init+0x13a>
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	e001      	b.n	800097a <HAL_GPIO_Init+0x13e>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	3304      	adds	r3, #4
 800097a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800097c:	69bb      	ldr	r3, [r7, #24]
 800097e:	2bff      	cmp	r3, #255	; 0xff
 8000980:	d802      	bhi.n	8000988 <HAL_GPIO_Init+0x14c>
 8000982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	e002      	b.n	800098e <HAL_GPIO_Init+0x152>
 8000988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800098a:	3b08      	subs	r3, #8
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	681a      	ldr	r2, [r3, #0]
 8000994:	210f      	movs	r1, #15
 8000996:	693b      	ldr	r3, [r7, #16]
 8000998:	fa01 f303 	lsl.w	r3, r1, r3
 800099c:	43db      	mvns	r3, r3
 800099e:	401a      	ands	r2, r3
 80009a0:	6a39      	ldr	r1, [r7, #32]
 80009a2:	693b      	ldr	r3, [r7, #16]
 80009a4:	fa01 f303 	lsl.w	r3, r1, r3
 80009a8:	431a      	orrs	r2, r3
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	f000 80b1 	beq.w	8000b1e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009bc:	4b4d      	ldr	r3, [pc, #308]	; (8000af4 <HAL_GPIO_Init+0x2b8>)
 80009be:	699b      	ldr	r3, [r3, #24]
 80009c0:	4a4c      	ldr	r2, [pc, #304]	; (8000af4 <HAL_GPIO_Init+0x2b8>)
 80009c2:	f043 0301 	orr.w	r3, r3, #1
 80009c6:	6193      	str	r3, [r2, #24]
 80009c8:	4b4a      	ldr	r3, [pc, #296]	; (8000af4 <HAL_GPIO_Init+0x2b8>)
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	f003 0301 	and.w	r3, r3, #1
 80009d0:	60bb      	str	r3, [r7, #8]
 80009d2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009d4:	4a48      	ldr	r2, [pc, #288]	; (8000af8 <HAL_GPIO_Init+0x2bc>)
 80009d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009d8:	089b      	lsrs	r3, r3, #2
 80009da:	3302      	adds	r3, #2
 80009dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009e0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80009e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e4:	f003 0303 	and.w	r3, r3, #3
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	220f      	movs	r2, #15
 80009ec:	fa02 f303 	lsl.w	r3, r2, r3
 80009f0:	43db      	mvns	r3, r3
 80009f2:	68fa      	ldr	r2, [r7, #12]
 80009f4:	4013      	ands	r3, r2
 80009f6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	4a40      	ldr	r2, [pc, #256]	; (8000afc <HAL_GPIO_Init+0x2c0>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d013      	beq.n	8000a28 <HAL_GPIO_Init+0x1ec>
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	4a3f      	ldr	r2, [pc, #252]	; (8000b00 <HAL_GPIO_Init+0x2c4>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d00d      	beq.n	8000a24 <HAL_GPIO_Init+0x1e8>
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	4a3e      	ldr	r2, [pc, #248]	; (8000b04 <HAL_GPIO_Init+0x2c8>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d007      	beq.n	8000a20 <HAL_GPIO_Init+0x1e4>
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	4a3d      	ldr	r2, [pc, #244]	; (8000b08 <HAL_GPIO_Init+0x2cc>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d101      	bne.n	8000a1c <HAL_GPIO_Init+0x1e0>
 8000a18:	2303      	movs	r3, #3
 8000a1a:	e006      	b.n	8000a2a <HAL_GPIO_Init+0x1ee>
 8000a1c:	2304      	movs	r3, #4
 8000a1e:	e004      	b.n	8000a2a <HAL_GPIO_Init+0x1ee>
 8000a20:	2302      	movs	r3, #2
 8000a22:	e002      	b.n	8000a2a <HAL_GPIO_Init+0x1ee>
 8000a24:	2301      	movs	r3, #1
 8000a26:	e000      	b.n	8000a2a <HAL_GPIO_Init+0x1ee>
 8000a28:	2300      	movs	r3, #0
 8000a2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a2c:	f002 0203 	and.w	r2, r2, #3
 8000a30:	0092      	lsls	r2, r2, #2
 8000a32:	4093      	lsls	r3, r2
 8000a34:	68fa      	ldr	r2, [r7, #12]
 8000a36:	4313      	orrs	r3, r2
 8000a38:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a3a:	492f      	ldr	r1, [pc, #188]	; (8000af8 <HAL_GPIO_Init+0x2bc>)
 8000a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a3e:	089b      	lsrs	r3, r3, #2
 8000a40:	3302      	adds	r3, #2
 8000a42:	68fa      	ldr	r2, [r7, #12]
 8000a44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d006      	beq.n	8000a62 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a54:	4b2d      	ldr	r3, [pc, #180]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	492c      	ldr	r1, [pc, #176]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a5a:	69bb      	ldr	r3, [r7, #24]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	600b      	str	r3, [r1, #0]
 8000a60:	e006      	b.n	8000a70 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a62:	4b2a      	ldr	r3, [pc, #168]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	69bb      	ldr	r3, [r7, #24]
 8000a68:	43db      	mvns	r3, r3
 8000a6a:	4928      	ldr	r1, [pc, #160]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d006      	beq.n	8000a8a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a7c:	4b23      	ldr	r3, [pc, #140]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a7e:	685a      	ldr	r2, [r3, #4]
 8000a80:	4922      	ldr	r1, [pc, #136]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a82:	69bb      	ldr	r3, [r7, #24]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	604b      	str	r3, [r1, #4]
 8000a88:	e006      	b.n	8000a98 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a8a:	4b20      	ldr	r3, [pc, #128]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a8c:	685a      	ldr	r2, [r3, #4]
 8000a8e:	69bb      	ldr	r3, [r7, #24]
 8000a90:	43db      	mvns	r3, r3
 8000a92:	491e      	ldr	r1, [pc, #120]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a94:	4013      	ands	r3, r2
 8000a96:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d006      	beq.n	8000ab2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000aa4:	4b19      	ldr	r3, [pc, #100]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000aa6:	689a      	ldr	r2, [r3, #8]
 8000aa8:	4918      	ldr	r1, [pc, #96]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	608b      	str	r3, [r1, #8]
 8000ab0:	e006      	b.n	8000ac0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ab2:	4b16      	ldr	r3, [pc, #88]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000ab4:	689a      	ldr	r2, [r3, #8]
 8000ab6:	69bb      	ldr	r3, [r7, #24]
 8000ab8:	43db      	mvns	r3, r3
 8000aba:	4914      	ldr	r1, [pc, #80]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000abc:	4013      	ands	r3, r2
 8000abe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d021      	beq.n	8000b10 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000acc:	4b0f      	ldr	r3, [pc, #60]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000ace:	68da      	ldr	r2, [r3, #12]
 8000ad0:	490e      	ldr	r1, [pc, #56]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000ad2:	69bb      	ldr	r3, [r7, #24]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	60cb      	str	r3, [r1, #12]
 8000ad8:	e021      	b.n	8000b1e <HAL_GPIO_Init+0x2e2>
 8000ada:	bf00      	nop
 8000adc:	10320000 	.word	0x10320000
 8000ae0:	10310000 	.word	0x10310000
 8000ae4:	10220000 	.word	0x10220000
 8000ae8:	10210000 	.word	0x10210000
 8000aec:	10120000 	.word	0x10120000
 8000af0:	10110000 	.word	0x10110000
 8000af4:	40021000 	.word	0x40021000
 8000af8:	40010000 	.word	0x40010000
 8000afc:	40010800 	.word	0x40010800
 8000b00:	40010c00 	.word	0x40010c00
 8000b04:	40011000 	.word	0x40011000
 8000b08:	40011400 	.word	0x40011400
 8000b0c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b10:	4b0b      	ldr	r3, [pc, #44]	; (8000b40 <HAL_GPIO_Init+0x304>)
 8000b12:	68da      	ldr	r2, [r3, #12]
 8000b14:	69bb      	ldr	r3, [r7, #24]
 8000b16:	43db      	mvns	r3, r3
 8000b18:	4909      	ldr	r1, [pc, #36]	; (8000b40 <HAL_GPIO_Init+0x304>)
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b20:	3301      	adds	r3, #1
 8000b22:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	f47f ae8e 	bne.w	8000850 <HAL_GPIO_Init+0x14>
  }
}
 8000b34:	bf00      	nop
 8000b36:	bf00      	nop
 8000b38:	372c      	adds	r7, #44	; 0x2c
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bc80      	pop	{r7}
 8000b3e:	4770      	bx	lr
 8000b40:	40010400 	.word	0x40010400

08000b44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b085      	sub	sp, #20
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
 8000b4c:	460b      	mov	r3, r1
 8000b4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	689a      	ldr	r2, [r3, #8]
 8000b54:	887b      	ldrh	r3, [r7, #2]
 8000b56:	4013      	ands	r3, r2
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d002      	beq.n	8000b62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	73fb      	strb	r3, [r7, #15]
 8000b60:	e001      	b.n	8000b66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000b62:	2300      	movs	r3, #0
 8000b64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bc80      	pop	{r7}
 8000b70:	4770      	bx	lr

08000b72 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b72:	b480      	push	{r7}
 8000b74:	b083      	sub	sp, #12
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
 8000b7a:	460b      	mov	r3, r1
 8000b7c:	807b      	strh	r3, [r7, #2]
 8000b7e:	4613      	mov	r3, r2
 8000b80:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b82:	787b      	ldrb	r3, [r7, #1]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d003      	beq.n	8000b90 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b88:	887a      	ldrh	r2, [r7, #2]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000b8e:	e003      	b.n	8000b98 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000b90:	887b      	ldrh	r3, [r7, #2]
 8000b92:	041a      	lsls	r2, r3, #16
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	611a      	str	r2, [r3, #16]
}
 8000b98:	bf00      	nop
 8000b9a:	370c      	adds	r7, #12
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr

08000ba2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	b085      	sub	sp, #20
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
 8000baa:	460b      	mov	r3, r1
 8000bac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	68db      	ldr	r3, [r3, #12]
 8000bb2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000bb4:	887a      	ldrh	r2, [r7, #2]
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	4013      	ands	r3, r2
 8000bba:	041a      	lsls	r2, r3, #16
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	43d9      	mvns	r1, r3
 8000bc0:	887b      	ldrh	r3, [r7, #2]
 8000bc2:	400b      	ands	r3, r1
 8000bc4:	431a      	orrs	r2, r3
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	611a      	str	r2, [r3, #16]
}
 8000bca:	bf00      	nop
 8000bcc:	3714      	adds	r7, #20
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bc80      	pop	{r7}
 8000bd2:	4770      	bx	lr

08000bd4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b086      	sub	sp, #24
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d101      	bne.n	8000be6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000be2:	2301      	movs	r3, #1
 8000be4:	e272      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	f000 8087 	beq.w	8000d02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bf4:	4b92      	ldr	r3, [pc, #584]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	f003 030c 	and.w	r3, r3, #12
 8000bfc:	2b04      	cmp	r3, #4
 8000bfe:	d00c      	beq.n	8000c1a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c00:	4b8f      	ldr	r3, [pc, #572]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	f003 030c 	and.w	r3, r3, #12
 8000c08:	2b08      	cmp	r3, #8
 8000c0a:	d112      	bne.n	8000c32 <HAL_RCC_OscConfig+0x5e>
 8000c0c:	4b8c      	ldr	r3, [pc, #560]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c18:	d10b      	bne.n	8000c32 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c1a:	4b89      	ldr	r3, [pc, #548]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d06c      	beq.n	8000d00 <HAL_RCC_OscConfig+0x12c>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d168      	bne.n	8000d00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e24c      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c3a:	d106      	bne.n	8000c4a <HAL_RCC_OscConfig+0x76>
 8000c3c:	4b80      	ldr	r3, [pc, #512]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a7f      	ldr	r2, [pc, #508]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c46:	6013      	str	r3, [r2, #0]
 8000c48:	e02e      	b.n	8000ca8 <HAL_RCC_OscConfig+0xd4>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	685b      	ldr	r3, [r3, #4]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d10c      	bne.n	8000c6c <HAL_RCC_OscConfig+0x98>
 8000c52:	4b7b      	ldr	r3, [pc, #492]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a7a      	ldr	r2, [pc, #488]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c5c:	6013      	str	r3, [r2, #0]
 8000c5e:	4b78      	ldr	r3, [pc, #480]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a77      	ldr	r2, [pc, #476]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c68:	6013      	str	r3, [r2, #0]
 8000c6a:	e01d      	b.n	8000ca8 <HAL_RCC_OscConfig+0xd4>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c74:	d10c      	bne.n	8000c90 <HAL_RCC_OscConfig+0xbc>
 8000c76:	4b72      	ldr	r3, [pc, #456]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a71      	ldr	r2, [pc, #452]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c80:	6013      	str	r3, [r2, #0]
 8000c82:	4b6f      	ldr	r3, [pc, #444]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4a6e      	ldr	r2, [pc, #440]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c8c:	6013      	str	r3, [r2, #0]
 8000c8e:	e00b      	b.n	8000ca8 <HAL_RCC_OscConfig+0xd4>
 8000c90:	4b6b      	ldr	r3, [pc, #428]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a6a      	ldr	r2, [pc, #424]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c9a:	6013      	str	r3, [r2, #0]
 8000c9c:	4b68      	ldr	r3, [pc, #416]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a67      	ldr	r2, [pc, #412]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000ca2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ca6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d013      	beq.n	8000cd8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb0:	f7ff fcda 	bl	8000668 <HAL_GetTick>
 8000cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cb6:	e008      	b.n	8000cca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cb8:	f7ff fcd6 	bl	8000668 <HAL_GetTick>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	2b64      	cmp	r3, #100	; 0x64
 8000cc4:	d901      	bls.n	8000cca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	e200      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cca:	4b5d      	ldr	r3, [pc, #372]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d0f0      	beq.n	8000cb8 <HAL_RCC_OscConfig+0xe4>
 8000cd6:	e014      	b.n	8000d02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd8:	f7ff fcc6 	bl	8000668 <HAL_GetTick>
 8000cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cde:	e008      	b.n	8000cf2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ce0:	f7ff fcc2 	bl	8000668 <HAL_GetTick>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	2b64      	cmp	r3, #100	; 0x64
 8000cec:	d901      	bls.n	8000cf2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	e1ec      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cf2:	4b53      	ldr	r3, [pc, #332]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d1f0      	bne.n	8000ce0 <HAL_RCC_OscConfig+0x10c>
 8000cfe:	e000      	b.n	8000d02 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d063      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d0e:	4b4c      	ldr	r3, [pc, #304]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	f003 030c 	and.w	r3, r3, #12
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d00b      	beq.n	8000d32 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d1a:	4b49      	ldr	r3, [pc, #292]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	f003 030c 	and.w	r3, r3, #12
 8000d22:	2b08      	cmp	r3, #8
 8000d24:	d11c      	bne.n	8000d60 <HAL_RCC_OscConfig+0x18c>
 8000d26:	4b46      	ldr	r3, [pc, #280]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d116      	bne.n	8000d60 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d32:	4b43      	ldr	r3, [pc, #268]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 0302 	and.w	r3, r3, #2
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d005      	beq.n	8000d4a <HAL_RCC_OscConfig+0x176>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	691b      	ldr	r3, [r3, #16]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d001      	beq.n	8000d4a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
 8000d48:	e1c0      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d4a:	4b3d      	ldr	r3, [pc, #244]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	695b      	ldr	r3, [r3, #20]
 8000d56:	00db      	lsls	r3, r3, #3
 8000d58:	4939      	ldr	r1, [pc, #228]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d5e:	e03a      	b.n	8000dd6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	691b      	ldr	r3, [r3, #16]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d020      	beq.n	8000daa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d68:	4b36      	ldr	r3, [pc, #216]	; (8000e44 <HAL_RCC_OscConfig+0x270>)
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d6e:	f7ff fc7b 	bl	8000668 <HAL_GetTick>
 8000d72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d74:	e008      	b.n	8000d88 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d76:	f7ff fc77 	bl	8000668 <HAL_GetTick>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d901      	bls.n	8000d88 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d84:	2303      	movs	r3, #3
 8000d86:	e1a1      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d88:	4b2d      	ldr	r3, [pc, #180]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f003 0302 	and.w	r3, r3, #2
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d0f0      	beq.n	8000d76 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d94:	4b2a      	ldr	r3, [pc, #168]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	695b      	ldr	r3, [r3, #20]
 8000da0:	00db      	lsls	r3, r3, #3
 8000da2:	4927      	ldr	r1, [pc, #156]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000da4:	4313      	orrs	r3, r2
 8000da6:	600b      	str	r3, [r1, #0]
 8000da8:	e015      	b.n	8000dd6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000daa:	4b26      	ldr	r3, [pc, #152]	; (8000e44 <HAL_RCC_OscConfig+0x270>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db0:	f7ff fc5a 	bl	8000668 <HAL_GetTick>
 8000db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000db6:	e008      	b.n	8000dca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000db8:	f7ff fc56 	bl	8000668 <HAL_GetTick>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d901      	bls.n	8000dca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000dc6:	2303      	movs	r3, #3
 8000dc8:	e180      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dca:	4b1d      	ldr	r3, [pc, #116]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f003 0302 	and.w	r3, r3, #2
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d1f0      	bne.n	8000db8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f003 0308 	and.w	r3, r3, #8
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d03a      	beq.n	8000e58 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	699b      	ldr	r3, [r3, #24]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d019      	beq.n	8000e1e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dea:	4b17      	ldr	r3, [pc, #92]	; (8000e48 <HAL_RCC_OscConfig+0x274>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000df0:	f7ff fc3a 	bl	8000668 <HAL_GetTick>
 8000df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000df6:	e008      	b.n	8000e0a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000df8:	f7ff fc36 	bl	8000668 <HAL_GetTick>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d901      	bls.n	8000e0a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e06:	2303      	movs	r3, #3
 8000e08:	e160      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e0a:	4b0d      	ldr	r3, [pc, #52]	; (8000e40 <HAL_RCC_OscConfig+0x26c>)
 8000e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e0e:	f003 0302 	and.w	r3, r3, #2
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d0f0      	beq.n	8000df8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e16:	2001      	movs	r0, #1
 8000e18:	f000 faf4 	bl	8001404 <RCC_Delay>
 8000e1c:	e01c      	b.n	8000e58 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e1e:	4b0a      	ldr	r3, [pc, #40]	; (8000e48 <HAL_RCC_OscConfig+0x274>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e24:	f7ff fc20 	bl	8000668 <HAL_GetTick>
 8000e28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e2a:	e00f      	b.n	8000e4c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e2c:	f7ff fc1c 	bl	8000668 <HAL_GetTick>
 8000e30:	4602      	mov	r2, r0
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	1ad3      	subs	r3, r2, r3
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	d908      	bls.n	8000e4c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	e146      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
 8000e3e:	bf00      	nop
 8000e40:	40021000 	.word	0x40021000
 8000e44:	42420000 	.word	0x42420000
 8000e48:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e4c:	4b92      	ldr	r3, [pc, #584]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e50:	f003 0302 	and.w	r3, r3, #2
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d1e9      	bne.n	8000e2c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f003 0304 	and.w	r3, r3, #4
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	f000 80a6 	beq.w	8000fb2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e66:	2300      	movs	r3, #0
 8000e68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e6a:	4b8b      	ldr	r3, [pc, #556]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000e6c:	69db      	ldr	r3, [r3, #28]
 8000e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d10d      	bne.n	8000e92 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e76:	4b88      	ldr	r3, [pc, #544]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000e78:	69db      	ldr	r3, [r3, #28]
 8000e7a:	4a87      	ldr	r2, [pc, #540]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000e7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e80:	61d3      	str	r3, [r2, #28]
 8000e82:	4b85      	ldr	r3, [pc, #532]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000e84:	69db      	ldr	r3, [r3, #28]
 8000e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e8a:	60bb      	str	r3, [r7, #8]
 8000e8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e92:	4b82      	ldr	r3, [pc, #520]	; (800109c <HAL_RCC_OscConfig+0x4c8>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d118      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e9e:	4b7f      	ldr	r3, [pc, #508]	; (800109c <HAL_RCC_OscConfig+0x4c8>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a7e      	ldr	r2, [pc, #504]	; (800109c <HAL_RCC_OscConfig+0x4c8>)
 8000ea4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ea8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000eaa:	f7ff fbdd 	bl	8000668 <HAL_GetTick>
 8000eae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eb0:	e008      	b.n	8000ec4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000eb2:	f7ff fbd9 	bl	8000668 <HAL_GetTick>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	1ad3      	subs	r3, r2, r3
 8000ebc:	2b64      	cmp	r3, #100	; 0x64
 8000ebe:	d901      	bls.n	8000ec4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	e103      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ec4:	4b75      	ldr	r3, [pc, #468]	; (800109c <HAL_RCC_OscConfig+0x4c8>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d0f0      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d106      	bne.n	8000ee6 <HAL_RCC_OscConfig+0x312>
 8000ed8:	4b6f      	ldr	r3, [pc, #444]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000eda:	6a1b      	ldr	r3, [r3, #32]
 8000edc:	4a6e      	ldr	r2, [pc, #440]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000ede:	f043 0301 	orr.w	r3, r3, #1
 8000ee2:	6213      	str	r3, [r2, #32]
 8000ee4:	e02d      	b.n	8000f42 <HAL_RCC_OscConfig+0x36e>
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	68db      	ldr	r3, [r3, #12]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d10c      	bne.n	8000f08 <HAL_RCC_OscConfig+0x334>
 8000eee:	4b6a      	ldr	r3, [pc, #424]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000ef0:	6a1b      	ldr	r3, [r3, #32]
 8000ef2:	4a69      	ldr	r2, [pc, #420]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000ef4:	f023 0301 	bic.w	r3, r3, #1
 8000ef8:	6213      	str	r3, [r2, #32]
 8000efa:	4b67      	ldr	r3, [pc, #412]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000efc:	6a1b      	ldr	r3, [r3, #32]
 8000efe:	4a66      	ldr	r2, [pc, #408]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000f00:	f023 0304 	bic.w	r3, r3, #4
 8000f04:	6213      	str	r3, [r2, #32]
 8000f06:	e01c      	b.n	8000f42 <HAL_RCC_OscConfig+0x36e>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	2b05      	cmp	r3, #5
 8000f0e:	d10c      	bne.n	8000f2a <HAL_RCC_OscConfig+0x356>
 8000f10:	4b61      	ldr	r3, [pc, #388]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000f12:	6a1b      	ldr	r3, [r3, #32]
 8000f14:	4a60      	ldr	r2, [pc, #384]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000f16:	f043 0304 	orr.w	r3, r3, #4
 8000f1a:	6213      	str	r3, [r2, #32]
 8000f1c:	4b5e      	ldr	r3, [pc, #376]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000f1e:	6a1b      	ldr	r3, [r3, #32]
 8000f20:	4a5d      	ldr	r2, [pc, #372]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000f22:	f043 0301 	orr.w	r3, r3, #1
 8000f26:	6213      	str	r3, [r2, #32]
 8000f28:	e00b      	b.n	8000f42 <HAL_RCC_OscConfig+0x36e>
 8000f2a:	4b5b      	ldr	r3, [pc, #364]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000f2c:	6a1b      	ldr	r3, [r3, #32]
 8000f2e:	4a5a      	ldr	r2, [pc, #360]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000f30:	f023 0301 	bic.w	r3, r3, #1
 8000f34:	6213      	str	r3, [r2, #32]
 8000f36:	4b58      	ldr	r3, [pc, #352]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000f38:	6a1b      	ldr	r3, [r3, #32]
 8000f3a:	4a57      	ldr	r2, [pc, #348]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000f3c:	f023 0304 	bic.w	r3, r3, #4
 8000f40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	68db      	ldr	r3, [r3, #12]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d015      	beq.n	8000f76 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f4a:	f7ff fb8d 	bl	8000668 <HAL_GetTick>
 8000f4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f50:	e00a      	b.n	8000f68 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f52:	f7ff fb89 	bl	8000668 <HAL_GetTick>
 8000f56:	4602      	mov	r2, r0
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d901      	bls.n	8000f68 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	e0b1      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f68:	4b4b      	ldr	r3, [pc, #300]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000f6a:	6a1b      	ldr	r3, [r3, #32]
 8000f6c:	f003 0302 	and.w	r3, r3, #2
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d0ee      	beq.n	8000f52 <HAL_RCC_OscConfig+0x37e>
 8000f74:	e014      	b.n	8000fa0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f76:	f7ff fb77 	bl	8000668 <HAL_GetTick>
 8000f7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f7c:	e00a      	b.n	8000f94 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f7e:	f7ff fb73 	bl	8000668 <HAL_GetTick>
 8000f82:	4602      	mov	r2, r0
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d901      	bls.n	8000f94 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f90:	2303      	movs	r3, #3
 8000f92:	e09b      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f94:	4b40      	ldr	r3, [pc, #256]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000f96:	6a1b      	ldr	r3, [r3, #32]
 8000f98:	f003 0302 	and.w	r3, r3, #2
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d1ee      	bne.n	8000f7e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000fa0:	7dfb      	ldrb	r3, [r7, #23]
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d105      	bne.n	8000fb2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fa6:	4b3c      	ldr	r3, [pc, #240]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	4a3b      	ldr	r2, [pc, #236]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000fac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fb0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	69db      	ldr	r3, [r3, #28]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	f000 8087 	beq.w	80010ca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fbc:	4b36      	ldr	r3, [pc, #216]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f003 030c 	and.w	r3, r3, #12
 8000fc4:	2b08      	cmp	r3, #8
 8000fc6:	d061      	beq.n	800108c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	69db      	ldr	r3, [r3, #28]
 8000fcc:	2b02      	cmp	r3, #2
 8000fce:	d146      	bne.n	800105e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fd0:	4b33      	ldr	r3, [pc, #204]	; (80010a0 <HAL_RCC_OscConfig+0x4cc>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd6:	f7ff fb47 	bl	8000668 <HAL_GetTick>
 8000fda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fdc:	e008      	b.n	8000ff0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fde:	f7ff fb43 	bl	8000668 <HAL_GetTick>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d901      	bls.n	8000ff0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000fec:	2303      	movs	r3, #3
 8000fee:	e06d      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ff0:	4b29      	ldr	r3, [pc, #164]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d1f0      	bne.n	8000fde <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6a1b      	ldr	r3, [r3, #32]
 8001000:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001004:	d108      	bne.n	8001018 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001006:	4b24      	ldr	r3, [pc, #144]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	4921      	ldr	r1, [pc, #132]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8001014:	4313      	orrs	r3, r2
 8001016:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001018:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6a19      	ldr	r1, [r3, #32]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001028:	430b      	orrs	r3, r1
 800102a:	491b      	ldr	r1, [pc, #108]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 800102c:	4313      	orrs	r3, r2
 800102e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001030:	4b1b      	ldr	r3, [pc, #108]	; (80010a0 <HAL_RCC_OscConfig+0x4cc>)
 8001032:	2201      	movs	r2, #1
 8001034:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001036:	f7ff fb17 	bl	8000668 <HAL_GetTick>
 800103a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800103c:	e008      	b.n	8001050 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800103e:	f7ff fb13 	bl	8000668 <HAL_GetTick>
 8001042:	4602      	mov	r2, r0
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	2b02      	cmp	r3, #2
 800104a:	d901      	bls.n	8001050 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800104c:	2303      	movs	r3, #3
 800104e:	e03d      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001050:	4b11      	ldr	r3, [pc, #68]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001058:	2b00      	cmp	r3, #0
 800105a:	d0f0      	beq.n	800103e <HAL_RCC_OscConfig+0x46a>
 800105c:	e035      	b.n	80010ca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800105e:	4b10      	ldr	r3, [pc, #64]	; (80010a0 <HAL_RCC_OscConfig+0x4cc>)
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001064:	f7ff fb00 	bl	8000668 <HAL_GetTick>
 8001068:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800106a:	e008      	b.n	800107e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800106c:	f7ff fafc 	bl	8000668 <HAL_GetTick>
 8001070:	4602      	mov	r2, r0
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b02      	cmp	r3, #2
 8001078:	d901      	bls.n	800107e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	e026      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800107e:	4b06      	ldr	r3, [pc, #24]	; (8001098 <HAL_RCC_OscConfig+0x4c4>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d1f0      	bne.n	800106c <HAL_RCC_OscConfig+0x498>
 800108a:	e01e      	b.n	80010ca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	69db      	ldr	r3, [r3, #28]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d107      	bne.n	80010a4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001094:	2301      	movs	r3, #1
 8001096:	e019      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
 8001098:	40021000 	.word	0x40021000
 800109c:	40007000 	.word	0x40007000
 80010a0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80010a4:	4b0b      	ldr	r3, [pc, #44]	; (80010d4 <HAL_RCC_OscConfig+0x500>)
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6a1b      	ldr	r3, [r3, #32]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d106      	bne.n	80010c6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d001      	beq.n	80010ca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e000      	b.n	80010cc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80010ca:	2300      	movs	r3, #0
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40021000 	.word	0x40021000

080010d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d101      	bne.n	80010ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e0d0      	b.n	800128e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010ec:	4b6a      	ldr	r3, [pc, #424]	; (8001298 <HAL_RCC_ClockConfig+0x1c0>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f003 0307 	and.w	r3, r3, #7
 80010f4:	683a      	ldr	r2, [r7, #0]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d910      	bls.n	800111c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010fa:	4b67      	ldr	r3, [pc, #412]	; (8001298 <HAL_RCC_ClockConfig+0x1c0>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f023 0207 	bic.w	r2, r3, #7
 8001102:	4965      	ldr	r1, [pc, #404]	; (8001298 <HAL_RCC_ClockConfig+0x1c0>)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	4313      	orrs	r3, r2
 8001108:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800110a:	4b63      	ldr	r3, [pc, #396]	; (8001298 <HAL_RCC_ClockConfig+0x1c0>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f003 0307 	and.w	r3, r3, #7
 8001112:	683a      	ldr	r2, [r7, #0]
 8001114:	429a      	cmp	r2, r3
 8001116:	d001      	beq.n	800111c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001118:	2301      	movs	r3, #1
 800111a:	e0b8      	b.n	800128e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f003 0302 	and.w	r3, r3, #2
 8001124:	2b00      	cmp	r3, #0
 8001126:	d020      	beq.n	800116a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f003 0304 	and.w	r3, r3, #4
 8001130:	2b00      	cmp	r3, #0
 8001132:	d005      	beq.n	8001140 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001134:	4b59      	ldr	r3, [pc, #356]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	4a58      	ldr	r2, [pc, #352]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 800113a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800113e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f003 0308 	and.w	r3, r3, #8
 8001148:	2b00      	cmp	r3, #0
 800114a:	d005      	beq.n	8001158 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800114c:	4b53      	ldr	r3, [pc, #332]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	4a52      	ldr	r2, [pc, #328]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 8001152:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001156:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001158:	4b50      	ldr	r3, [pc, #320]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	494d      	ldr	r1, [pc, #308]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 8001166:	4313      	orrs	r3, r2
 8001168:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 0301 	and.w	r3, r3, #1
 8001172:	2b00      	cmp	r3, #0
 8001174:	d040      	beq.n	80011f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	2b01      	cmp	r3, #1
 800117c:	d107      	bne.n	800118e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800117e:	4b47      	ldr	r3, [pc, #284]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001186:	2b00      	cmp	r3, #0
 8001188:	d115      	bne.n	80011b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e07f      	b.n	800128e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	2b02      	cmp	r3, #2
 8001194:	d107      	bne.n	80011a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001196:	4b41      	ldr	r3, [pc, #260]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d109      	bne.n	80011b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e073      	b.n	800128e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011a6:	4b3d      	ldr	r3, [pc, #244]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d101      	bne.n	80011b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e06b      	b.n	800128e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011b6:	4b39      	ldr	r3, [pc, #228]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f023 0203 	bic.w	r2, r3, #3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	4936      	ldr	r1, [pc, #216]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 80011c4:	4313      	orrs	r3, r2
 80011c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011c8:	f7ff fa4e 	bl	8000668 <HAL_GetTick>
 80011cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ce:	e00a      	b.n	80011e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011d0:	f7ff fa4a 	bl	8000668 <HAL_GetTick>
 80011d4:	4602      	mov	r2, r0
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	f241 3288 	movw	r2, #5000	; 0x1388
 80011de:	4293      	cmp	r3, r2
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e053      	b.n	800128e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011e6:	4b2d      	ldr	r3, [pc, #180]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f003 020c 	and.w	r2, r3, #12
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d1eb      	bne.n	80011d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011f8:	4b27      	ldr	r3, [pc, #156]	; (8001298 <HAL_RCC_ClockConfig+0x1c0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f003 0307 	and.w	r3, r3, #7
 8001200:	683a      	ldr	r2, [r7, #0]
 8001202:	429a      	cmp	r2, r3
 8001204:	d210      	bcs.n	8001228 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001206:	4b24      	ldr	r3, [pc, #144]	; (8001298 <HAL_RCC_ClockConfig+0x1c0>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f023 0207 	bic.w	r2, r3, #7
 800120e:	4922      	ldr	r1, [pc, #136]	; (8001298 <HAL_RCC_ClockConfig+0x1c0>)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	4313      	orrs	r3, r2
 8001214:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001216:	4b20      	ldr	r3, [pc, #128]	; (8001298 <HAL_RCC_ClockConfig+0x1c0>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f003 0307 	and.w	r3, r3, #7
 800121e:	683a      	ldr	r2, [r7, #0]
 8001220:	429a      	cmp	r2, r3
 8001222:	d001      	beq.n	8001228 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	e032      	b.n	800128e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 0304 	and.w	r3, r3, #4
 8001230:	2b00      	cmp	r3, #0
 8001232:	d008      	beq.n	8001246 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001234:	4b19      	ldr	r3, [pc, #100]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	4916      	ldr	r1, [pc, #88]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 8001242:	4313      	orrs	r3, r2
 8001244:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f003 0308 	and.w	r3, r3, #8
 800124e:	2b00      	cmp	r3, #0
 8001250:	d009      	beq.n	8001266 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001252:	4b12      	ldr	r3, [pc, #72]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	691b      	ldr	r3, [r3, #16]
 800125e:	00db      	lsls	r3, r3, #3
 8001260:	490e      	ldr	r1, [pc, #56]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 8001262:	4313      	orrs	r3, r2
 8001264:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001266:	f000 f821 	bl	80012ac <HAL_RCC_GetSysClockFreq>
 800126a:	4602      	mov	r2, r0
 800126c:	4b0b      	ldr	r3, [pc, #44]	; (800129c <HAL_RCC_ClockConfig+0x1c4>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	091b      	lsrs	r3, r3, #4
 8001272:	f003 030f 	and.w	r3, r3, #15
 8001276:	490a      	ldr	r1, [pc, #40]	; (80012a0 <HAL_RCC_ClockConfig+0x1c8>)
 8001278:	5ccb      	ldrb	r3, [r1, r3]
 800127a:	fa22 f303 	lsr.w	r3, r2, r3
 800127e:	4a09      	ldr	r2, [pc, #36]	; (80012a4 <HAL_RCC_ClockConfig+0x1cc>)
 8001280:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <HAL_RCC_ClockConfig+0x1d0>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff f908 	bl	800049c <HAL_InitTick>

  return HAL_OK;
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40022000 	.word	0x40022000
 800129c:	40021000 	.word	0x40021000
 80012a0:	08002e34 	.word	0x08002e34
 80012a4:	20000000 	.word	0x20000000
 80012a8:	20000004 	.word	0x20000004

080012ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012ac:	b490      	push	{r4, r7}
 80012ae:	b08a      	sub	sp, #40	; 0x28
 80012b0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80012b2:	4b29      	ldr	r3, [pc, #164]	; (8001358 <HAL_RCC_GetSysClockFreq+0xac>)
 80012b4:	1d3c      	adds	r4, r7, #4
 80012b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80012bc:	f240 2301 	movw	r3, #513	; 0x201
 80012c0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012c2:	2300      	movs	r3, #0
 80012c4:	61fb      	str	r3, [r7, #28]
 80012c6:	2300      	movs	r3, #0
 80012c8:	61bb      	str	r3, [r7, #24]
 80012ca:	2300      	movs	r3, #0
 80012cc:	627b      	str	r3, [r7, #36]	; 0x24
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80012d2:	2300      	movs	r3, #0
 80012d4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012d6:	4b21      	ldr	r3, [pc, #132]	; (800135c <HAL_RCC_GetSysClockFreq+0xb0>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	f003 030c 	and.w	r3, r3, #12
 80012e2:	2b04      	cmp	r3, #4
 80012e4:	d002      	beq.n	80012ec <HAL_RCC_GetSysClockFreq+0x40>
 80012e6:	2b08      	cmp	r3, #8
 80012e8:	d003      	beq.n	80012f2 <HAL_RCC_GetSysClockFreq+0x46>
 80012ea:	e02b      	b.n	8001344 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012ec:	4b1c      	ldr	r3, [pc, #112]	; (8001360 <HAL_RCC_GetSysClockFreq+0xb4>)
 80012ee:	623b      	str	r3, [r7, #32]
      break;
 80012f0:	e02b      	b.n	800134a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	0c9b      	lsrs	r3, r3, #18
 80012f6:	f003 030f 	and.w	r3, r3, #15
 80012fa:	3328      	adds	r3, #40	; 0x28
 80012fc:	443b      	add	r3, r7
 80012fe:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001302:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d012      	beq.n	8001334 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800130e:	4b13      	ldr	r3, [pc, #76]	; (800135c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	0c5b      	lsrs	r3, r3, #17
 8001314:	f003 0301 	and.w	r3, r3, #1
 8001318:	3328      	adds	r3, #40	; 0x28
 800131a:	443b      	add	r3, r7
 800131c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001320:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	4a0e      	ldr	r2, [pc, #56]	; (8001360 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001326:	fb03 f202 	mul.w	r2, r3, r2
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001330:	627b      	str	r3, [r7, #36]	; 0x24
 8001332:	e004      	b.n	800133e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	4a0b      	ldr	r2, [pc, #44]	; (8001364 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001338:	fb02 f303 	mul.w	r3, r2, r3
 800133c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800133e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001340:	623b      	str	r3, [r7, #32]
      break;
 8001342:	e002      	b.n	800134a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001344:	4b06      	ldr	r3, [pc, #24]	; (8001360 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001346:	623b      	str	r3, [r7, #32]
      break;
 8001348:	bf00      	nop
    }
  }
  return sysclockfreq;
 800134a:	6a3b      	ldr	r3, [r7, #32]
}
 800134c:	4618      	mov	r0, r3
 800134e:	3728      	adds	r7, #40	; 0x28
 8001350:	46bd      	mov	sp, r7
 8001352:	bc90      	pop	{r4, r7}
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	08002e1c 	.word	0x08002e1c
 800135c:	40021000 	.word	0x40021000
 8001360:	007a1200 	.word	0x007a1200
 8001364:	003d0900 	.word	0x003d0900

08001368 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800136c:	4b02      	ldr	r3, [pc, #8]	; (8001378 <HAL_RCC_GetHCLKFreq+0x10>)
 800136e:	681b      	ldr	r3, [r3, #0]
}
 8001370:	4618      	mov	r0, r3
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr
 8001378:	20000000 	.word	0x20000000

0800137c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001380:	f7ff fff2 	bl	8001368 <HAL_RCC_GetHCLKFreq>
 8001384:	4602      	mov	r2, r0
 8001386:	4b05      	ldr	r3, [pc, #20]	; (800139c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	0adb      	lsrs	r3, r3, #11
 800138c:	f003 0307 	and.w	r3, r3, #7
 8001390:	4903      	ldr	r1, [pc, #12]	; (80013a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001392:	5ccb      	ldrb	r3, [r1, r3]
 8001394:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001398:	4618      	mov	r0, r3
 800139a:	bd80      	pop	{r7, pc}
 800139c:	40021000 	.word	0x40021000
 80013a0:	08002e44 	.word	0x08002e44

080013a4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	220f      	movs	r2, #15
 80013b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013b4:	4b11      	ldr	r3, [pc, #68]	; (80013fc <HAL_RCC_GetClockConfig+0x58>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f003 0203 	and.w	r2, r3, #3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80013c0:	4b0e      	ldr	r3, [pc, #56]	; (80013fc <HAL_RCC_GetClockConfig+0x58>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80013cc:	4b0b      	ldr	r3, [pc, #44]	; (80013fc <HAL_RCC_GetClockConfig+0x58>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80013d8:	4b08      	ldr	r3, [pc, #32]	; (80013fc <HAL_RCC_GetClockConfig+0x58>)
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	08db      	lsrs	r3, r3, #3
 80013de:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80013e6:	4b06      	ldr	r3, [pc, #24]	; (8001400 <HAL_RCC_GetClockConfig+0x5c>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 0207 	and.w	r2, r3, #7
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80013f2:	bf00      	nop
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr
 80013fc:	40021000 	.word	0x40021000
 8001400:	40022000 	.word	0x40022000

08001404 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800140c:	4b0a      	ldr	r3, [pc, #40]	; (8001438 <RCC_Delay+0x34>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a0a      	ldr	r2, [pc, #40]	; (800143c <RCC_Delay+0x38>)
 8001412:	fba2 2303 	umull	r2, r3, r2, r3
 8001416:	0a5b      	lsrs	r3, r3, #9
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	fb02 f303 	mul.w	r3, r2, r3
 800141e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001420:	bf00      	nop
  }
  while (Delay --);
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	1e5a      	subs	r2, r3, #1
 8001426:	60fa      	str	r2, [r7, #12]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d1f9      	bne.n	8001420 <RCC_Delay+0x1c>
}
 800142c:	bf00      	nop
 800142e:	bf00      	nop
 8001430:	3714      	adds	r7, #20
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr
 8001438:	20000000 	.word	0x20000000
 800143c:	10624dd3 	.word	0x10624dd3

08001440 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d101      	bne.n	8001452 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e041      	b.n	80014d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001458:	b2db      	uxtb	r3, r3
 800145a:	2b00      	cmp	r3, #0
 800145c:	d106      	bne.n	800146c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f000 f839 	bl	80014de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2202      	movs	r2, #2
 8001470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3304      	adds	r3, #4
 800147c:	4619      	mov	r1, r3
 800147e:	4610      	mov	r0, r2
 8001480:	f000 f9b4 	bl	80017ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2201      	movs	r2, #1
 8001488:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2201      	movs	r2, #1
 8001490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2201      	movs	r2, #1
 8001498:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2201      	movs	r2, #1
 80014a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2201      	movs	r2, #1
 80014a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2201      	movs	r2, #1
 80014b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2201      	movs	r2, #1
 80014b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2201      	movs	r2, #1
 80014c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2201      	movs	r2, #1
 80014c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2201      	movs	r2, #1
 80014d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr

080014f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	2b01      	cmp	r3, #1
 8001502:	d001      	beq.n	8001508 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e03a      	b.n	800157e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2202      	movs	r2, #2
 800150c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	68da      	ldr	r2, [r3, #12]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f042 0201 	orr.w	r2, r2, #1
 800151e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a18      	ldr	r2, [pc, #96]	; (8001588 <HAL_TIM_Base_Start_IT+0x98>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d00e      	beq.n	8001548 <HAL_TIM_Base_Start_IT+0x58>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001532:	d009      	beq.n	8001548 <HAL_TIM_Base_Start_IT+0x58>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a14      	ldr	r2, [pc, #80]	; (800158c <HAL_TIM_Base_Start_IT+0x9c>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d004      	beq.n	8001548 <HAL_TIM_Base_Start_IT+0x58>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a13      	ldr	r2, [pc, #76]	; (8001590 <HAL_TIM_Base_Start_IT+0xa0>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d111      	bne.n	800156c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	f003 0307 	and.w	r3, r3, #7
 8001552:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2b06      	cmp	r3, #6
 8001558:	d010      	beq.n	800157c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f042 0201 	orr.w	r2, r2, #1
 8001568:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800156a:	e007      	b.n	800157c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f042 0201 	orr.w	r2, r2, #1
 800157a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3714      	adds	r7, #20
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr
 8001588:	40012c00 	.word	0x40012c00
 800158c:	40000400 	.word	0x40000400
 8001590:	40000800 	.word	0x40000800

08001594 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	691b      	ldr	r3, [r3, #16]
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d122      	bne.n	80015f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d11b      	bne.n	80015f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f06f 0202 	mvn.w	r2, #2
 80015c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2201      	movs	r2, #1
 80015c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	f003 0303 	and.w	r3, r3, #3
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d003      	beq.n	80015de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f000 f8ed 	bl	80017b6 <HAL_TIM_IC_CaptureCallback>
 80015dc:	e005      	b.n	80015ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f000 f8e0 	bl	80017a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f000 f8ef 	bl	80017c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2200      	movs	r2, #0
 80015ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	691b      	ldr	r3, [r3, #16]
 80015f6:	f003 0304 	and.w	r3, r3, #4
 80015fa:	2b04      	cmp	r3, #4
 80015fc:	d122      	bne.n	8001644 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	f003 0304 	and.w	r3, r3, #4
 8001608:	2b04      	cmp	r3, #4
 800160a:	d11b      	bne.n	8001644 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f06f 0204 	mvn.w	r2, #4
 8001614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2202      	movs	r2, #2
 800161a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	699b      	ldr	r3, [r3, #24]
 8001622:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001626:	2b00      	cmp	r3, #0
 8001628:	d003      	beq.n	8001632 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f000 f8c3 	bl	80017b6 <HAL_TIM_IC_CaptureCallback>
 8001630:	e005      	b.n	800163e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f000 f8b6 	bl	80017a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f000 f8c5 	bl	80017c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	691b      	ldr	r3, [r3, #16]
 800164a:	f003 0308 	and.w	r3, r3, #8
 800164e:	2b08      	cmp	r3, #8
 8001650:	d122      	bne.n	8001698 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	f003 0308 	and.w	r3, r3, #8
 800165c:	2b08      	cmp	r3, #8
 800165e:	d11b      	bne.n	8001698 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f06f 0208 	mvn.w	r2, #8
 8001668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2204      	movs	r2, #4
 800166e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	69db      	ldr	r3, [r3, #28]
 8001676:	f003 0303 	and.w	r3, r3, #3
 800167a:	2b00      	cmp	r3, #0
 800167c:	d003      	beq.n	8001686 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f000 f899 	bl	80017b6 <HAL_TIM_IC_CaptureCallback>
 8001684:	e005      	b.n	8001692 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f000 f88c 	bl	80017a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f000 f89b 	bl	80017c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2200      	movs	r2, #0
 8001696:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	691b      	ldr	r3, [r3, #16]
 800169e:	f003 0310 	and.w	r3, r3, #16
 80016a2:	2b10      	cmp	r3, #16
 80016a4:	d122      	bne.n	80016ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	f003 0310 	and.w	r3, r3, #16
 80016b0:	2b10      	cmp	r3, #16
 80016b2:	d11b      	bne.n	80016ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f06f 0210 	mvn.w	r2, #16
 80016bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2208      	movs	r2, #8
 80016c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	69db      	ldr	r3, [r3, #28]
 80016ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d003      	beq.n	80016da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f000 f86f 	bl	80017b6 <HAL_TIM_IC_CaptureCallback>
 80016d8:	e005      	b.n	80016e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f000 f862 	bl	80017a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f000 f871 	bl	80017c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	691b      	ldr	r3, [r3, #16]
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d10e      	bne.n	8001718 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	f003 0301 	and.w	r3, r3, #1
 8001704:	2b01      	cmp	r3, #1
 8001706:	d107      	bne.n	8001718 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f06f 0201 	mvn.w	r2, #1
 8001710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f7fe fe78 	bl	8000408 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	691b      	ldr	r3, [r3, #16]
 800171e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001722:	2b80      	cmp	r3, #128	; 0x80
 8001724:	d10e      	bne.n	8001744 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001730:	2b80      	cmp	r3, #128	; 0x80
 8001732:	d107      	bne.n	8001744 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800173c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f000 f8bf 	bl	80018c2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	691b      	ldr	r3, [r3, #16]
 800174a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800174e:	2b40      	cmp	r3, #64	; 0x40
 8001750:	d10e      	bne.n	8001770 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800175c:	2b40      	cmp	r3, #64	; 0x40
 800175e:	d107      	bne.n	8001770 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f000 f835 	bl	80017da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	691b      	ldr	r3, [r3, #16]
 8001776:	f003 0320 	and.w	r3, r3, #32
 800177a:	2b20      	cmp	r3, #32
 800177c:	d10e      	bne.n	800179c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	f003 0320 	and.w	r3, r3, #32
 8001788:	2b20      	cmp	r3, #32
 800178a:	d107      	bne.n	800179c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f06f 0220 	mvn.w	r2, #32
 8001794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f000 f88a 	bl	80018b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800179c:	bf00      	nop
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr

080017b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80017b6:	b480      	push	{r7}
 80017b8:	b083      	sub	sp, #12
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr

080017c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr

080017da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80017da:	b480      	push	{r7}
 80017dc:	b083      	sub	sp, #12
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80017e2:	bf00      	nop
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr

080017ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	4a29      	ldr	r2, [pc, #164]	; (80018a4 <TIM_Base_SetConfig+0xb8>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d00b      	beq.n	800181c <TIM_Base_SetConfig+0x30>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800180a:	d007      	beq.n	800181c <TIM_Base_SetConfig+0x30>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4a26      	ldr	r2, [pc, #152]	; (80018a8 <TIM_Base_SetConfig+0xbc>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d003      	beq.n	800181c <TIM_Base_SetConfig+0x30>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a25      	ldr	r2, [pc, #148]	; (80018ac <TIM_Base_SetConfig+0xc0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d108      	bne.n	800182e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001822:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	68fa      	ldr	r2, [r7, #12]
 800182a:	4313      	orrs	r3, r2
 800182c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a1c      	ldr	r2, [pc, #112]	; (80018a4 <TIM_Base_SetConfig+0xb8>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d00b      	beq.n	800184e <TIM_Base_SetConfig+0x62>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800183c:	d007      	beq.n	800184e <TIM_Base_SetConfig+0x62>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4a19      	ldr	r2, [pc, #100]	; (80018a8 <TIM_Base_SetConfig+0xbc>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d003      	beq.n	800184e <TIM_Base_SetConfig+0x62>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a18      	ldr	r2, [pc, #96]	; (80018ac <TIM_Base_SetConfig+0xc0>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d108      	bne.n	8001860 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001854:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	68db      	ldr	r3, [r3, #12]
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	4313      	orrs	r3, r2
 800185e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	695b      	ldr	r3, [r3, #20]
 800186a:	4313      	orrs	r3, r2
 800186c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	68fa      	ldr	r2, [r7, #12]
 8001872:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4a07      	ldr	r2, [pc, #28]	; (80018a4 <TIM_Base_SetConfig+0xb8>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d103      	bne.n	8001894 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	691a      	ldr	r2, [r3, #16]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2201      	movs	r2, #1
 8001898:	615a      	str	r2, [r3, #20]
}
 800189a:	bf00      	nop
 800189c:	3714      	adds	r7, #20
 800189e:	46bd      	mov	sp, r7
 80018a0:	bc80      	pop	{r7}
 80018a2:	4770      	bx	lr
 80018a4:	40012c00 	.word	0x40012c00
 80018a8:	40000400 	.word	0x40000400
 80018ac:	40000800 	.word	0x40000800

080018b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80018b8:	bf00      	nop
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	bc80      	pop	{r7}
 80018c0:	4770      	bx	lr

080018c2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80018c2:	b480      	push	{r7}
 80018c4:	b083      	sub	sp, #12
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80018ca:	bf00      	nop
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr

080018d4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f103 0208 	add.w	r2, r3, #8
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018ec:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	f103 0208 	add.w	r2, r3, #8
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f103 0208 	add.w	r2, r3, #8
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	bc80      	pop	{r7}
 8001910:	4770      	bx	lr

08001912 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001912:	b480      	push	{r7}
 8001914:	b083      	sub	sp, #12
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001920:	bf00      	nop
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr

0800192a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800192a:	b480      	push	{r7}
 800192c:	b085      	sub	sp, #20
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
 8001932:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	68fa      	ldr	r2, [r7, #12]
 800193e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	689a      	ldr	r2, [r3, #8]
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	683a      	ldr	r2, [r7, #0]
 800194e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	683a      	ldr	r2, [r7, #0]
 8001954:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	1c5a      	adds	r2, r3, #1
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	601a      	str	r2, [r3, #0]
}
 8001966:	bf00      	nop
 8001968:	3714      	adds	r7, #20
 800196a:	46bd      	mov	sp, r7
 800196c:	bc80      	pop	{r7}
 800196e:	4770      	bx	lr

08001970 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001986:	d103      	bne.n	8001990 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	691b      	ldr	r3, [r3, #16]
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	e00c      	b.n	80019aa <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3308      	adds	r3, #8
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	e002      	b.n	800199e <vListInsert+0x2e>
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	68ba      	ldr	r2, [r7, #8]
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d2f6      	bcs.n	8001998 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	685a      	ldr	r2, [r3, #4]
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	683a      	ldr	r2, [r7, #0]
 80019b8:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	68fa      	ldr	r2, [r7, #12]
 80019be:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	683a      	ldr	r2, [r7, #0]
 80019c4:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	1c5a      	adds	r2, r3, #1
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	601a      	str	r2, [r3, #0]
}
 80019d6:	bf00      	nop
 80019d8:	3714      	adds	r7, #20
 80019da:	46bd      	mov	sp, r7
 80019dc:	bc80      	pop	{r7}
 80019de:	4770      	bx	lr

080019e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	691b      	ldr	r3, [r3, #16]
 80019ec:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	6892      	ldr	r2, [r2, #8]
 80019f6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	6852      	ldr	r2, [r2, #4]
 8001a00:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d103      	bne.n	8001a14 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689a      	ldr	r2, [r3, #8]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2200      	movs	r2, #0
 8001a18:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	1e5a      	subs	r2, r3, #1
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3714      	adds	r7, #20
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bc80      	pop	{r7}
 8001a30:	4770      	bx	lr

08001a32 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b08c      	sub	sp, #48	; 0x30
 8001a36:	af04      	add	r7, sp, #16
 8001a38:	60f8      	str	r0, [r7, #12]
 8001a3a:	60b9      	str	r1, [r7, #8]
 8001a3c:	603b      	str	r3, [r7, #0]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001a42:	88fb      	ldrh	r3, [r7, #6]
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	4618      	mov	r0, r3
 8001a48:	f001 f812 	bl	8002a70 <pvPortMalloc>
 8001a4c:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d013      	beq.n	8001a7c <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001a54:	204c      	movs	r0, #76	; 0x4c
 8001a56:	f001 f80b 	bl	8002a70 <pvPortMalloc>
 8001a5a:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d008      	beq.n	8001a74 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8001a62:	224c      	movs	r2, #76	; 0x4c
 8001a64:	2100      	movs	r1, #0
 8001a66:	69f8      	ldr	r0, [r7, #28]
 8001a68:	f001 f9b2 	bl	8002dd0 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	631a      	str	r2, [r3, #48]	; 0x30
 8001a72:	e005      	b.n	8001a80 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8001a74:	6978      	ldr	r0, [r7, #20]
 8001a76:	f001 f895 	bl	8002ba4 <vPortFree>
 8001a7a:	e001      	b.n	8001a80 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d013      	beq.n	8001aae <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001a86:	88fa      	ldrh	r2, [r7, #6]
 8001a88:	2300      	movs	r3, #0
 8001a8a:	9303      	str	r3, [sp, #12]
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	9302      	str	r3, [sp, #8]
 8001a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a92:	9301      	str	r3, [sp, #4]
 8001a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	68b9      	ldr	r1, [r7, #8]
 8001a9c:	68f8      	ldr	r0, [r7, #12]
 8001a9e:	f000 f80e 	bl	8001abe <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001aa2:	69f8      	ldr	r0, [r7, #28]
 8001aa4:	f000 f870 	bl	8001b88 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	61bb      	str	r3, [r7, #24]
 8001aac:	e002      	b.n	8001ab4 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001aae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ab2:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001ab4:	69bb      	ldr	r3, [r7, #24]
    }
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3720      	adds	r7, #32
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b086      	sub	sp, #24
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	60f8      	str	r0, [r7, #12]
 8001ac6:	60b9      	str	r1, [r7, #8]
 8001ac8:	607a      	str	r2, [r7, #4]
 8001aca:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ace:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	4413      	add	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	f023 0307 	bic.w	r3, r3, #7
 8001ae4:	613b      	str	r3, [r7, #16]
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d01e      	beq.n	8001b2a <prvInitialiseNewTask+0x6c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]
 8001af0:	e012      	b.n	8001b18 <prvInitialiseNewTask+0x5a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001af2:	68ba      	ldr	r2, [r7, #8]
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	4413      	add	r3, r2
 8001af8:	7819      	ldrb	r1, [r3, #0]
 8001afa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	4413      	add	r3, r2
 8001b00:	3334      	adds	r3, #52	; 0x34
 8001b02:	460a      	mov	r2, r1
 8001b04:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001b06:	68ba      	ldr	r2, [r7, #8]
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d006      	beq.n	8001b20 <prvInitialiseNewTask+0x62>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	3301      	adds	r3, #1
 8001b16:	617b      	str	r3, [r7, #20]
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	2b0f      	cmp	r3, #15
 8001b1c:	d9e9      	bls.n	8001af2 <prvInitialiseNewTask+0x34>
 8001b1e:	e000      	b.n	8001b22 <prvInitialiseNewTask+0x64>
            {
                break;
 8001b20:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b24:	2200      	movs	r2, #0
 8001b26:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001b2a:	6a3b      	ldr	r3, [r7, #32]
 8001b2c:	2b04      	cmp	r3, #4
 8001b2e:	d901      	bls.n	8001b34 <prvInitialiseNewTask+0x76>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001b30:	2304      	movs	r3, #4
 8001b32:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b36:	6a3a      	ldr	r2, [r7, #32]
 8001b38:	62da      	str	r2, [r3, #44]	; 0x2c
    {
        pxNewTCB->uxBasePriority = uxPriority;
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b3c:	3304      	adds	r3, #4
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff fee7 	bl	8001912 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b46:	3318      	adds	r3, #24
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff fee2 	bl	8001912 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b52:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b54:	6a3b      	ldr	r3, [r7, #32]
 8001b56:	f1c3 0205 	rsb	r2, r3, #5
 8001b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b5c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b62:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001b64:	683a      	ldr	r2, [r7, #0]
 8001b66:	68f9      	ldr	r1, [r7, #12]
 8001b68:	6938      	ldr	r0, [r7, #16]
 8001b6a:	f000 fe55 	bl	8002818 <pxPortInitialiseStack>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b72:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8001b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d002      	beq.n	8001b80 <prvInitialiseNewTask+0xc2>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b7e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001b80:	bf00      	nop
 8001b82:	3718      	adds	r7, #24
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001b90:	f000 fed4 	bl	800293c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001b94:	4b3e      	ldr	r3, [pc, #248]	; (8001c90 <prvAddNewTaskToReadyList+0x108>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	4a3d      	ldr	r2, [pc, #244]	; (8001c90 <prvAddNewTaskToReadyList+0x108>)
 8001b9c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8001b9e:	4b3d      	ldr	r3, [pc, #244]	; (8001c94 <prvAddNewTaskToReadyList+0x10c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d109      	bne.n	8001bba <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8001ba6:	4a3b      	ldr	r2, [pc, #236]	; (8001c94 <prvAddNewTaskToReadyList+0x10c>)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001bac:	4b38      	ldr	r3, [pc, #224]	; (8001c90 <prvAddNewTaskToReadyList+0x108>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d110      	bne.n	8001bd6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001bb4:	f000 fbba 	bl	800232c <prvInitialiseTaskLists>
 8001bb8:	e00d      	b.n	8001bd6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001bba:	4b37      	ldr	r3, [pc, #220]	; (8001c98 <prvAddNewTaskToReadyList+0x110>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d109      	bne.n	8001bd6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001bc2:	4b34      	ldr	r3, [pc, #208]	; (8001c94 <prvAddNewTaskToReadyList+0x10c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d802      	bhi.n	8001bd6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001bd0:	4a30      	ldr	r2, [pc, #192]	; (8001c94 <prvAddNewTaskToReadyList+0x10c>)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8001bd6:	4b31      	ldr	r3, [pc, #196]	; (8001c9c <prvAddNewTaskToReadyList+0x114>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	4a2f      	ldr	r2, [pc, #188]	; (8001c9c <prvAddNewTaskToReadyList+0x114>)
 8001bde:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001be4:	2201      	movs	r2, #1
 8001be6:	409a      	lsls	r2, r3
 8001be8:	4b2d      	ldr	r3, [pc, #180]	; (8001ca0 <prvAddNewTaskToReadyList+0x118>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	4a2c      	ldr	r2, [pc, #176]	; (8001ca0 <prvAddNewTaskToReadyList+0x118>)
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bf6:	492b      	ldr	r1, [pc, #172]	; (8001ca4 <prvAddNewTaskToReadyList+0x11c>)
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	4413      	add	r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	440b      	add	r3, r1
 8001c02:	3304      	adds	r3, #4
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	60fb      	str	r3, [r7, #12]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	68fa      	ldr	r2, [r7, #12]
 8001c0c:	609a      	str	r2, [r3, #8]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	689a      	ldr	r2, [r3, #8]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	60da      	str	r2, [r3, #12]
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	3204      	adds	r2, #4
 8001c1e:	605a      	str	r2, [r3, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	1d1a      	adds	r2, r3, #4
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	4413      	add	r3, r2
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	4a1b      	ldr	r2, [pc, #108]	; (8001ca4 <prvAddNewTaskToReadyList+0x11c>)
 8001c36:	441a      	add	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	615a      	str	r2, [r3, #20]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c40:	4918      	ldr	r1, [pc, #96]	; (8001ca4 <prvAddNewTaskToReadyList+0x11c>)
 8001c42:	4613      	mov	r3, r2
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	4413      	add	r3, r2
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	440b      	add	r3, r1
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	1c59      	adds	r1, r3, #1
 8001c50:	4814      	ldr	r0, [pc, #80]	; (8001ca4 <prvAddNewTaskToReadyList+0x11c>)
 8001c52:	4613      	mov	r3, r2
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	4413      	add	r3, r2
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	4403      	add	r3, r0
 8001c5c:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8001c5e:	f000 fe87 	bl	8002970 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8001c62:	4b0d      	ldr	r3, [pc, #52]	; (8001c98 <prvAddNewTaskToReadyList+0x110>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d00e      	beq.n	8001c88 <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	; (8001c94 <prvAddNewTaskToReadyList+0x10c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d207      	bcs.n	8001c88 <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8001c78:	4b0b      	ldr	r3, [pc, #44]	; (8001ca8 <prvAddNewTaskToReadyList+0x120>)
 8001c7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	f3bf 8f4f 	dsb	sy
 8001c84:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001c88:	bf00      	nop
 8001c8a:	3710      	adds	r7, #16
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20000164 	.word	0x20000164
 8001c94:	2000008c 	.word	0x2000008c
 8001c98:	20000170 	.word	0x20000170
 8001c9c:	20000180 	.word	0x20000180
 8001ca0:	2000016c 	.word	0x2000016c
 8001ca4:	20000090 	.word	0x20000090
 8001ca8:	e000ed04 	.word	0xe000ed04

08001cac <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 8001cb4:	f000 fe42 	bl	800293c <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d102      	bne.n	8001cc4 <vTaskDelete+0x18>
 8001cbe:	4b34      	ldr	r3, [pc, #208]	; (8001d90 <vTaskDelete+0xe4>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	e000      	b.n	8001cc6 <vTaskDelete+0x1a>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	60fb      	str	r3, [r7, #12]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	3304      	adds	r3, #4
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff fe87 	bl	80019e0 <uxListRemove>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d115      	bne.n	8001d04 <vTaskDelete+0x58>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cdc:	492d      	ldr	r1, [pc, #180]	; (8001d94 <vTaskDelete+0xe8>)
 8001cde:	4613      	mov	r3, r2
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	4413      	add	r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	440b      	add	r3, r1
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d10a      	bne.n	8001d04 <vTaskDelete+0x58>
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	43da      	mvns	r2, r3
 8001cfa:	4b27      	ldr	r3, [pc, #156]	; (8001d98 <vTaskDelete+0xec>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	4a25      	ldr	r2, [pc, #148]	; (8001d98 <vTaskDelete+0xec>)
 8001d02:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d004      	beq.n	8001d16 <vTaskDelete+0x6a>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	3318      	adds	r3, #24
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fe65 	bl	80019e0 <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 8001d16:	4b21      	ldr	r3, [pc, #132]	; (8001d9c <vTaskDelete+0xf0>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	4a1f      	ldr	r2, [pc, #124]	; (8001d9c <vTaskDelete+0xf0>)
 8001d1e:	6013      	str	r3, [r2, #0]

            if( pxTCB == pxCurrentTCB )
 8001d20:	4b1b      	ldr	r3, [pc, #108]	; (8001d90 <vTaskDelete+0xe4>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	68fa      	ldr	r2, [r7, #12]
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d10b      	bne.n	8001d42 <vTaskDelete+0x96>
                /* A task is deleting itself.  This cannot complete within the
                 * task itself, as a context switch to another task is required.
                 * Place the task in the termination list.  The idle task will
                 * check the termination list and free up any memory allocated by
                 * the scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	3304      	adds	r3, #4
 8001d2e:	4619      	mov	r1, r3
 8001d30:	481b      	ldr	r0, [pc, #108]	; (8001da0 <vTaskDelete+0xf4>)
 8001d32:	f7ff fdfa 	bl	800192a <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 8001d36:	4b1b      	ldr	r3, [pc, #108]	; (8001da4 <vTaskDelete+0xf8>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	4a19      	ldr	r2, [pc, #100]	; (8001da4 <vTaskDelete+0xf8>)
 8001d3e:	6013      	str	r3, [r2, #0]
 8001d40:	e006      	b.n	8001d50 <vTaskDelete+0xa4>
                 * required. */
                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
            }
            else
            {
                --uxCurrentNumberOfTasks;
 8001d42:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <vTaskDelete+0xfc>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	3b01      	subs	r3, #1
 8001d48:	4a17      	ldr	r2, [pc, #92]	; (8001da8 <vTaskDelete+0xfc>)
 8001d4a:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 8001d4c:	f000 fb6c 	bl	8002428 <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 8001d50:	f000 fe0e 	bl	8002970 <vPortExitCritical>

        /* If the task is not deleting itself, call prvDeleteTCB from outside of
         * critical section. If a task deletes itself, prvDeleteTCB is called
         * from prvCheckTasksWaitingTermination which is called from Idle task. */
        if( pxTCB != pxCurrentTCB )
 8001d54:	4b0e      	ldr	r3, [pc, #56]	; (8001d90 <vTaskDelete+0xe4>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	68fa      	ldr	r2, [r7, #12]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d002      	beq.n	8001d64 <vTaskDelete+0xb8>
        {
            prvDeleteTCB( pxTCB );
 8001d5e:	68f8      	ldr	r0, [r7, #12]
 8001d60:	f000 fb52 	bl	8002408 <prvDeleteTCB>
        }

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        if( xSchedulerRunning != pdFALSE )
 8001d64:	4b11      	ldr	r3, [pc, #68]	; (8001dac <vTaskDelete+0x100>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d00c      	beq.n	8001d86 <vTaskDelete+0xda>
        {
            if( pxTCB == pxCurrentTCB )
 8001d6c:	4b08      	ldr	r3, [pc, #32]	; (8001d90 <vTaskDelete+0xe4>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	68fa      	ldr	r2, [r7, #12]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d107      	bne.n	8001d86 <vTaskDelete+0xda>
            {
                configASSERT( uxSchedulerSuspended == 0 );
                portYIELD_WITHIN_API();
 8001d76:	4b0e      	ldr	r3, [pc, #56]	; (8001db0 <vTaskDelete+0x104>)
 8001d78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	f3bf 8f4f 	dsb	sy
 8001d82:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8001d86:	bf00      	nop
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	2000008c 	.word	0x2000008c
 8001d94:	20000090 	.word	0x20000090
 8001d98:	2000016c 	.word	0x2000016c
 8001d9c:	20000180 	.word	0x20000180
 8001da0:	20000138 	.word	0x20000138
 8001da4:	2000014c 	.word	0x2000014c
 8001da8:	20000164 	.word	0x20000164
 8001dac:	20000170 	.word	0x20000170
 8001db0:	e000ed04 	.word	0xe000ed04

08001db4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d008      	beq.n	8001dd8 <vTaskDelay+0x24>
        {
            configASSERT( uxSchedulerSuspended == 0 );
            vTaskSuspendAll();
 8001dc6:	f000 f855 	bl	8001e74 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001dca:	2100      	movs	r1, #0
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f000 fca3 	bl	8002718 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8001dd2:	f000 f85d 	bl	8001e90 <xTaskResumeAll>
 8001dd6:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d107      	bne.n	8001dee <vTaskDelay+0x3a>
        {
            portYIELD_WITHIN_API();
 8001dde:	4b06      	ldr	r3, [pc, #24]	; (8001df8 <vTaskDelay+0x44>)
 8001de0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	f3bf 8f4f 	dsb	sy
 8001dea:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8001dee:	bf00      	nop
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	e000ed04 	.word	0xe000ed04

08001dfc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8001e02:	4b15      	ldr	r3, [pc, #84]	; (8001e58 <vTaskStartScheduler+0x5c>)
 8001e04:	9301      	str	r3, [sp, #4]
 8001e06:	2300      	movs	r3, #0
 8001e08:	9300      	str	r3, [sp, #0]
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	2280      	movs	r2, #128	; 0x80
 8001e0e:	4913      	ldr	r1, [pc, #76]	; (8001e5c <vTaskStartScheduler+0x60>)
 8001e10:	4813      	ldr	r0, [pc, #76]	; (8001e60 <vTaskStartScheduler+0x64>)
 8001e12:	f7ff fe0e 	bl	8001a32 <xTaskCreate>
 8001e16:	6078      	str	r0, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d115      	bne.n	8001e4a <vTaskStartScheduler+0x4e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8001e1e:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8001e22:	f383 8811 	msr	BASEPRI, r3
 8001e26:	f3bf 8f6f 	isb	sy
 8001e2a:	f3bf 8f4f 	dsb	sy
 8001e2e:	603b      	str	r3, [r7, #0]
            "   msr basepri, %0                                         \n"\
            "   isb                                                     \n"\
            "   dsb                                                     \n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8001e30:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8001e32:	4b0c      	ldr	r3, [pc, #48]	; (8001e64 <vTaskStartScheduler+0x68>)
 8001e34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e38:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8001e3a:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <vTaskStartScheduler+0x6c>)
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001e40:	4b0a      	ldr	r3, [pc, #40]	; (8001e6c <vTaskStartScheduler+0x70>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8001e46:	f000 fd59 	bl	80028fc <xPortStartScheduler>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8001e4a:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <vTaskStartScheduler+0x74>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
}
 8001e4e:	bf00      	nop
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	20000188 	.word	0x20000188
 8001e5c:	08002e2c 	.word	0x08002e2c
 8001e60:	080022fd 	.word	0x080022fd
 8001e64:	20000184 	.word	0x20000184
 8001e68:	20000170 	.word	0x20000170
 8001e6c:	20000168 	.word	0x20000168
 8001e70:	2000000c 	.word	0x2000000c

08001e74 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001e78:	4b04      	ldr	r3, [pc, #16]	; (8001e8c <vTaskSuspendAll+0x18>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	4a03      	ldr	r2, [pc, #12]	; (8001e8c <vTaskSuspendAll+0x18>)
 8001e80:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8001e82:	bf00      	nop
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	2000018c 	.word	0x2000018c

08001e90 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b086      	sub	sp, #24
 8001e94:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001e96:	2300      	movs	r3, #0
 8001e98:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	613b      	str	r3, [r7, #16]
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001e9e:	f000 fd4d 	bl	800293c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8001ea2:	4b68      	ldr	r3, [pc, #416]	; (8002044 <xTaskResumeAll+0x1b4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	4a66      	ldr	r2, [pc, #408]	; (8002044 <xTaskResumeAll+0x1b4>)
 8001eaa:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001eac:	4b65      	ldr	r3, [pc, #404]	; (8002044 <xTaskResumeAll+0x1b4>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	f040 80c0 	bne.w	8002036 <xTaskResumeAll+0x1a6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001eb6:	4b64      	ldr	r3, [pc, #400]	; (8002048 <xTaskResumeAll+0x1b8>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f000 80bb 	beq.w	8002036 <xTaskResumeAll+0x1a6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ec0:	e08a      	b.n	8001fd8 <xTaskResumeAll+0x148>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001ec2:	4b62      	ldr	r3, [pc, #392]	; (800204c <xTaskResumeAll+0x1bc>)
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ece:	60bb      	str	r3, [r7, #8]
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	69db      	ldr	r3, [r3, #28]
 8001ed4:	697a      	ldr	r2, [r7, #20]
 8001ed6:	6a12      	ldr	r2, [r2, #32]
 8001ed8:	609a      	str	r2, [r3, #8]
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	6a1b      	ldr	r3, [r3, #32]
 8001ede:	697a      	ldr	r2, [r7, #20]
 8001ee0:	69d2      	ldr	r2, [r2, #28]
 8001ee2:	605a      	str	r2, [r3, #4]
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	685a      	ldr	r2, [r3, #4]
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	3318      	adds	r3, #24
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d103      	bne.n	8001ef8 <xTaskResumeAll+0x68>
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	6a1a      	ldr	r2, [r3, #32]
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	605a      	str	r2, [r3, #4]
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	2200      	movs	r2, #0
 8001efc:	629a      	str	r2, [r3, #40]	; 0x28
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	1e5a      	subs	r2, r3, #1
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	695b      	ldr	r3, [r3, #20]
 8001f0c:	607b      	str	r3, [r7, #4]
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	697a      	ldr	r2, [r7, #20]
 8001f14:	68d2      	ldr	r2, [r2, #12]
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	697a      	ldr	r2, [r7, #20]
 8001f1e:	6892      	ldr	r2, [r2, #8]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685a      	ldr	r2, [r3, #4]
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	3304      	adds	r3, #4
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d103      	bne.n	8001f36 <xTaskResumeAll+0xa6>
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	68da      	ldr	r2, [r3, #12]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	615a      	str	r2, [r3, #20]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	1e5a      	subs	r2, r3, #1
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	409a      	lsls	r2, r3
 8001f4e:	4b40      	ldr	r3, [pc, #256]	; (8002050 <xTaskResumeAll+0x1c0>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	4a3e      	ldr	r2, [pc, #248]	; (8002050 <xTaskResumeAll+0x1c0>)
 8001f56:	6013      	str	r3, [r2, #0]
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f5c:	493d      	ldr	r1, [pc, #244]	; (8002054 <xTaskResumeAll+0x1c4>)
 8001f5e:	4613      	mov	r3, r2
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	4413      	add	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	440b      	add	r3, r1
 8001f68:	3304      	adds	r3, #4
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	603b      	str	r3, [r7, #0]
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	683a      	ldr	r2, [r7, #0]
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	689a      	ldr	r2, [r3, #8]
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	60da      	str	r2, [r3, #12]
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	697a      	ldr	r2, [r7, #20]
 8001f82:	3204      	adds	r2, #4
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	1d1a      	adds	r2, r3, #4
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	609a      	str	r2, [r3, #8]
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f92:	4613      	mov	r3, r2
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	4413      	add	r3, r2
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	4a2e      	ldr	r2, [pc, #184]	; (8002054 <xTaskResumeAll+0x1c4>)
 8001f9c:	441a      	add	r2, r3
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	615a      	str	r2, [r3, #20]
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fa6:	492b      	ldr	r1, [pc, #172]	; (8002054 <xTaskResumeAll+0x1c4>)
 8001fa8:	4613      	mov	r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	4413      	add	r3, r2
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	440b      	add	r3, r1
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	1c59      	adds	r1, r3, #1
 8001fb6:	4827      	ldr	r0, [pc, #156]	; (8002054 <xTaskResumeAll+0x1c4>)
 8001fb8:	4613      	mov	r3, r2
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	4413      	add	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4403      	add	r3, r0
 8001fc2:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fc8:	4b23      	ldr	r3, [pc, #140]	; (8002058 <xTaskResumeAll+0x1c8>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d902      	bls.n	8001fd8 <xTaskResumeAll+0x148>
                    {
                        xYieldPending = pdTRUE;
 8001fd2:	4b22      	ldr	r3, [pc, #136]	; (800205c <xTaskResumeAll+0x1cc>)
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001fd8:	4b1c      	ldr	r3, [pc, #112]	; (800204c <xTaskResumeAll+0x1bc>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f47f af70 	bne.w	8001ec2 <xTaskResumeAll+0x32>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <xTaskResumeAll+0x15c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001fe8:	f000 fa1e 	bl	8002428 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001fec:	4b1c      	ldr	r3, [pc, #112]	; (8002060 <xTaskResumeAll+0x1d0>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d010      	beq.n	800201a <xTaskResumeAll+0x18a>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001ff8:	f000 f836 	bl	8002068 <xTaskIncrementTick>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d002      	beq.n	8002008 <xTaskResumeAll+0x178>
                            {
                                xYieldPending = pdTRUE;
 8002002:	4b16      	ldr	r3, [pc, #88]	; (800205c <xTaskResumeAll+0x1cc>)
 8002004:	2201      	movs	r2, #1
 8002006:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	3b01      	subs	r3, #1
 800200c:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d1f1      	bne.n	8001ff8 <xTaskResumeAll+0x168>

                        xPendedTicks = 0;
 8002014:	4b12      	ldr	r3, [pc, #72]	; (8002060 <xTaskResumeAll+0x1d0>)
 8002016:	2200      	movs	r2, #0
 8002018:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800201a:	4b10      	ldr	r3, [pc, #64]	; (800205c <xTaskResumeAll+0x1cc>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d009      	beq.n	8002036 <xTaskResumeAll+0x1a6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8002022:	2301      	movs	r3, #1
 8002024:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002026:	4b0f      	ldr	r3, [pc, #60]	; (8002064 <xTaskResumeAll+0x1d4>)
 8002028:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800202c:	601a      	str	r2, [r3, #0]
 800202e:	f3bf 8f4f 	dsb	sy
 8002032:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002036:	f000 fc9b 	bl	8002970 <vPortExitCritical>

    return xAlreadyYielded;
 800203a:	693b      	ldr	r3, [r7, #16]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	2000018c 	.word	0x2000018c
 8002048:	20000164 	.word	0x20000164
 800204c:	20000124 	.word	0x20000124
 8002050:	2000016c 	.word	0x2000016c
 8002054:	20000090 	.word	0x20000090
 8002058:	2000008c 	.word	0x2000008c
 800205c:	20000178 	.word	0x20000178
 8002060:	20000174 	.word	0x20000174
 8002064:	e000ed04 	.word	0xe000ed04

08002068 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b088      	sub	sp, #32
 800206c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800206e:	2300      	movs	r3, #0
 8002070:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002072:	4b75      	ldr	r3, [pc, #468]	; (8002248 <xTaskIncrementTick+0x1e0>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2b00      	cmp	r3, #0
 8002078:	f040 80dc 	bne.w	8002234 <xTaskIncrementTick+0x1cc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800207c:	4b73      	ldr	r3, [pc, #460]	; (800224c <xTaskIncrementTick+0x1e4>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	3301      	adds	r3, #1
 8002082:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002084:	4a71      	ldr	r2, [pc, #452]	; (800224c <xTaskIncrementTick+0x1e4>)
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d110      	bne.n	80020b2 <xTaskIncrementTick+0x4a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002090:	4b6f      	ldr	r3, [pc, #444]	; (8002250 <xTaskIncrementTick+0x1e8>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	4b6f      	ldr	r3, [pc, #444]	; (8002254 <xTaskIncrementTick+0x1ec>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a6d      	ldr	r2, [pc, #436]	; (8002250 <xTaskIncrementTick+0x1e8>)
 800209c:	6013      	str	r3, [r2, #0]
 800209e:	4a6d      	ldr	r2, [pc, #436]	; (8002254 <xTaskIncrementTick+0x1ec>)
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	6013      	str	r3, [r2, #0]
 80020a4:	4b6c      	ldr	r3, [pc, #432]	; (8002258 <xTaskIncrementTick+0x1f0>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	3301      	adds	r3, #1
 80020aa:	4a6b      	ldr	r2, [pc, #428]	; (8002258 <xTaskIncrementTick+0x1f0>)
 80020ac:	6013      	str	r3, [r2, #0]
 80020ae:	f000 f9bb 	bl	8002428 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80020b2:	4b6a      	ldr	r3, [pc, #424]	; (800225c <xTaskIncrementTick+0x1f4>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	f0c0 80a6 	bcc.w	800220a <xTaskIncrementTick+0x1a2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80020be:	4b64      	ldr	r3, [pc, #400]	; (8002250 <xTaskIncrementTick+0x1e8>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d104      	bne.n	80020d2 <xTaskIncrementTick+0x6a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80020c8:	4b64      	ldr	r3, [pc, #400]	; (800225c <xTaskIncrementTick+0x1f4>)
 80020ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80020ce:	601a      	str	r2, [r3, #0]
                    break;
 80020d0:	e09b      	b.n	800220a <xTaskIncrementTick+0x1a2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80020d2:	4b5f      	ldr	r3, [pc, #380]	; (8002250 <xTaskIncrementTick+0x1e8>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d203      	bcs.n	80020f2 <xTaskIncrementTick+0x8a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80020ea:	4a5c      	ldr	r2, [pc, #368]	; (800225c <xTaskIncrementTick+0x1f4>)
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 80020f0:	e08b      	b.n	800220a <xTaskIncrementTick+0x1a2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	695b      	ldr	r3, [r3, #20]
 80020f6:	60bb      	str	r3, [r7, #8]
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	68d2      	ldr	r2, [r2, #12]
 8002100:	609a      	str	r2, [r3, #8]
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	6892      	ldr	r2, [r2, #8]
 800210a:	605a      	str	r2, [r3, #4]
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	3304      	adds	r3, #4
 8002114:	429a      	cmp	r2, r3
 8002116:	d103      	bne.n	8002120 <xTaskIncrementTick+0xb8>
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	68da      	ldr	r2, [r3, #12]
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	605a      	str	r2, [r3, #4]
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	2200      	movs	r2, #0
 8002124:	615a      	str	r2, [r3, #20]
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	1e5a      	subs	r2, r3, #1
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002134:	2b00      	cmp	r3, #0
 8002136:	d01e      	beq.n	8002176 <xTaskIncrementTick+0x10e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800213c:	607b      	str	r3, [r7, #4]
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	69db      	ldr	r3, [r3, #28]
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	6a12      	ldr	r2, [r2, #32]
 8002146:	609a      	str	r2, [r3, #8]
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	693a      	ldr	r2, [r7, #16]
 800214e:	69d2      	ldr	r2, [r2, #28]
 8002150:	605a      	str	r2, [r3, #4]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	3318      	adds	r3, #24
 800215a:	429a      	cmp	r2, r3
 800215c:	d103      	bne.n	8002166 <xTaskIncrementTick+0xfe>
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	6a1a      	ldr	r2, [r3, #32]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	2200      	movs	r2, #0
 800216a:	629a      	str	r2, [r3, #40]	; 0x28
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	1e5a      	subs	r2, r3, #1
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800217a:	2201      	movs	r2, #1
 800217c:	409a      	lsls	r2, r3
 800217e:	4b38      	ldr	r3, [pc, #224]	; (8002260 <xTaskIncrementTick+0x1f8>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4313      	orrs	r3, r2
 8002184:	4a36      	ldr	r2, [pc, #216]	; (8002260 <xTaskIncrementTick+0x1f8>)
 8002186:	6013      	str	r3, [r2, #0]
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800218c:	4935      	ldr	r1, [pc, #212]	; (8002264 <xTaskIncrementTick+0x1fc>)
 800218e:	4613      	mov	r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	4413      	add	r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	440b      	add	r3, r1
 8002198:	3304      	adds	r3, #4
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	603b      	str	r3, [r7, #0]
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	683a      	ldr	r2, [r7, #0]
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	60da      	str	r2, [r3, #12]
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	3204      	adds	r2, #4
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	1d1a      	adds	r2, r3, #4
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	609a      	str	r2, [r3, #8]
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021c2:	4613      	mov	r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	4413      	add	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	4a26      	ldr	r2, [pc, #152]	; (8002264 <xTaskIncrementTick+0x1fc>)
 80021cc:	441a      	add	r2, r3
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	615a      	str	r2, [r3, #20]
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021d6:	4923      	ldr	r1, [pc, #140]	; (8002264 <xTaskIncrementTick+0x1fc>)
 80021d8:	4613      	mov	r3, r2
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	4413      	add	r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	440b      	add	r3, r1
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	1c59      	adds	r1, r3, #1
 80021e6:	481f      	ldr	r0, [pc, #124]	; (8002264 <xTaskIncrementTick+0x1fc>)
 80021e8:	4613      	mov	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4413      	add	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	4403      	add	r3, r0
 80021f2:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021f8:	4b1b      	ldr	r3, [pc, #108]	; (8002268 <xTaskIncrementTick+0x200>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021fe:	429a      	cmp	r2, r3
 8002200:	f67f af5d 	bls.w	80020be <xTaskIncrementTick+0x56>
                        {
                            xSwitchRequired = pdTRUE;
 8002204:	2301      	movs	r3, #1
 8002206:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002208:	e759      	b.n	80020be <xTaskIncrementTick+0x56>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800220a:	4b17      	ldr	r3, [pc, #92]	; (8002268 <xTaskIncrementTick+0x200>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002210:	4914      	ldr	r1, [pc, #80]	; (8002264 <xTaskIncrementTick+0x1fc>)
 8002212:	4613      	mov	r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	440b      	add	r3, r1
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d901      	bls.n	8002226 <xTaskIncrementTick+0x1be>
            {
                xSwitchRequired = pdTRUE;
 8002222:	2301      	movs	r3, #1
 8002224:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8002226:	4b11      	ldr	r3, [pc, #68]	; (800226c <xTaskIncrementTick+0x204>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d007      	beq.n	800223e <xTaskIncrementTick+0x1d6>
            {
                xSwitchRequired = pdTRUE;
 800222e:	2301      	movs	r3, #1
 8002230:	61fb      	str	r3, [r7, #28]
 8002232:	e004      	b.n	800223e <xTaskIncrementTick+0x1d6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002234:	4b0e      	ldr	r3, [pc, #56]	; (8002270 <xTaskIncrementTick+0x208>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	3301      	adds	r3, #1
 800223a:	4a0d      	ldr	r2, [pc, #52]	; (8002270 <xTaskIncrementTick+0x208>)
 800223c:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800223e:	69fb      	ldr	r3, [r7, #28]
}
 8002240:	4618      	mov	r0, r3
 8002242:	3720      	adds	r7, #32
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	2000018c 	.word	0x2000018c
 800224c:	20000168 	.word	0x20000168
 8002250:	2000011c 	.word	0x2000011c
 8002254:	20000120 	.word	0x20000120
 8002258:	2000017c 	.word	0x2000017c
 800225c:	20000184 	.word	0x20000184
 8002260:	2000016c 	.word	0x2000016c
 8002264:	20000090 	.word	0x20000090
 8002268:	2000008c 	.word	0x2000008c
 800226c:	20000178 	.word	0x20000178
 8002270:	20000174 	.word	0x20000174

08002274 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800227a:	4b1b      	ldr	r3, [pc, #108]	; (80022e8 <vTaskSwitchContext+0x74>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d003      	beq.n	800228a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002282:	4b1a      	ldr	r3, [pc, #104]	; (80022ec <vTaskSwitchContext+0x78>)
 8002284:	2201      	movs	r2, #1
 8002286:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8002288:	e029      	b.n	80022de <vTaskSwitchContext+0x6a>
        xYieldPending = pdFALSE;
 800228a:	4b18      	ldr	r3, [pc, #96]	; (80022ec <vTaskSwitchContext+0x78>)
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002290:	4b17      	ldr	r3, [pc, #92]	; (80022f0 <vTaskSwitchContext+0x7c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	607b      	str	r3, [r7, #4]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	fab3 f383 	clz	r3, r3
 800229c:	70fb      	strb	r3, [r7, #3]
            return ucReturn;
 800229e:	78fb      	ldrb	r3, [r7, #3]
 80022a0:	f1c3 031f 	rsb	r3, r3, #31
 80022a4:	60fb      	str	r3, [r7, #12]
 80022a6:	68fa      	ldr	r2, [r7, #12]
 80022a8:	4613      	mov	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	4413      	add	r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	4a10      	ldr	r2, [pc, #64]	; (80022f4 <vTaskSwitchContext+0x80>)
 80022b2:	4413      	add	r3, r2
 80022b4:	60bb      	str	r3, [r7, #8]
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	685a      	ldr	r2, [r3, #4]
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	605a      	str	r2, [r3, #4]
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	3308      	adds	r3, #8
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d103      	bne.n	80022d4 <vTaskSwitchContext+0x60>
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	68da      	ldr	r2, [r3, #12]
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	605a      	str	r2, [r3, #4]
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	4a07      	ldr	r2, [pc, #28]	; (80022f8 <vTaskSwitchContext+0x84>)
 80022dc:	6013      	str	r3, [r2, #0]
}
 80022de:	bf00      	nop
 80022e0:	3714      	adds	r7, #20
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr
 80022e8:	2000018c 	.word	0x2000018c
 80022ec:	20000178 	.word	0x20000178
 80022f0:	2000016c 	.word	0x2000016c
 80022f4:	20000090 	.word	0x20000090
 80022f8:	2000008c 	.word	0x2000008c

080022fc <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002304:	f000 f852 	bl	80023ac <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002308:	4b06      	ldr	r3, [pc, #24]	; (8002324 <prvIdleTask+0x28>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d9f9      	bls.n	8002304 <prvIdleTask+0x8>
            {
                taskYIELD();
 8002310:	4b05      	ldr	r3, [pc, #20]	; (8002328 <prvIdleTask+0x2c>)
 8002312:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	f3bf 8f4f 	dsb	sy
 800231c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002320:	e7f0      	b.n	8002304 <prvIdleTask+0x8>
 8002322:	bf00      	nop
 8002324:	20000090 	.word	0x20000090
 8002328:	e000ed04 	.word	0xe000ed04

0800232c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002332:	2300      	movs	r3, #0
 8002334:	607b      	str	r3, [r7, #4]
 8002336:	e00c      	b.n	8002352 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	4613      	mov	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	4413      	add	r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	4a12      	ldr	r2, [pc, #72]	; (800238c <prvInitialiseTaskLists+0x60>)
 8002344:	4413      	add	r3, r2
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff fac4 	bl	80018d4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	3301      	adds	r3, #1
 8002350:	607b      	str	r3, [r7, #4]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2b04      	cmp	r3, #4
 8002356:	d9ef      	bls.n	8002338 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002358:	480d      	ldr	r0, [pc, #52]	; (8002390 <prvInitialiseTaskLists+0x64>)
 800235a:	f7ff fabb 	bl	80018d4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800235e:	480d      	ldr	r0, [pc, #52]	; (8002394 <prvInitialiseTaskLists+0x68>)
 8002360:	f7ff fab8 	bl	80018d4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002364:	480c      	ldr	r0, [pc, #48]	; (8002398 <prvInitialiseTaskLists+0x6c>)
 8002366:	f7ff fab5 	bl	80018d4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800236a:	480c      	ldr	r0, [pc, #48]	; (800239c <prvInitialiseTaskLists+0x70>)
 800236c:	f7ff fab2 	bl	80018d4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8002370:	480b      	ldr	r0, [pc, #44]	; (80023a0 <prvInitialiseTaskLists+0x74>)
 8002372:	f7ff faaf 	bl	80018d4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002376:	4b0b      	ldr	r3, [pc, #44]	; (80023a4 <prvInitialiseTaskLists+0x78>)
 8002378:	4a05      	ldr	r2, [pc, #20]	; (8002390 <prvInitialiseTaskLists+0x64>)
 800237a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800237c:	4b0a      	ldr	r3, [pc, #40]	; (80023a8 <prvInitialiseTaskLists+0x7c>)
 800237e:	4a05      	ldr	r2, [pc, #20]	; (8002394 <prvInitialiseTaskLists+0x68>)
 8002380:	601a      	str	r2, [r3, #0]
}
 8002382:	bf00      	nop
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	20000090 	.word	0x20000090
 8002390:	200000f4 	.word	0x200000f4
 8002394:	20000108 	.word	0x20000108
 8002398:	20000124 	.word	0x20000124
 800239c:	20000138 	.word	0x20000138
 80023a0:	20000150 	.word	0x20000150
 80023a4:	2000011c 	.word	0x2000011c
 80023a8:	20000120 	.word	0x20000120

080023ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80023b2:	e019      	b.n	80023e8 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 80023b4:	f000 fac2 	bl	800293c <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80023b8:	4b10      	ldr	r3, [pc, #64]	; (80023fc <prvCheckTasksWaitingTermination+0x50>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3304      	adds	r3, #4
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff fb0b 	bl	80019e0 <uxListRemove>
                --uxCurrentNumberOfTasks;
 80023ca:	4b0d      	ldr	r3, [pc, #52]	; (8002400 <prvCheckTasksWaitingTermination+0x54>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	3b01      	subs	r3, #1
 80023d0:	4a0b      	ldr	r2, [pc, #44]	; (8002400 <prvCheckTasksWaitingTermination+0x54>)
 80023d2:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 80023d4:	4b0b      	ldr	r3, [pc, #44]	; (8002404 <prvCheckTasksWaitingTermination+0x58>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	3b01      	subs	r3, #1
 80023da:	4a0a      	ldr	r2, [pc, #40]	; (8002404 <prvCheckTasksWaitingTermination+0x58>)
 80023dc:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 80023de:	f000 fac7 	bl	8002970 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f000 f810 	bl	8002408 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80023e8:	4b06      	ldr	r3, [pc, #24]	; (8002404 <prvCheckTasksWaitingTermination+0x58>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1e1      	bne.n	80023b4 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80023f0:	bf00      	nop
 80023f2:	bf00      	nop
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	20000138 	.word	0x20000138
 8002400:	20000164 	.word	0x20000164
 8002404:	2000014c 	.word	0x2000014c

08002408 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002414:	4618      	mov	r0, r3
 8002416:	f000 fbc5 	bl	8002ba4 <vPortFree>
            vPortFree( pxTCB );
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 fbc2 	bl	8002ba4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002420:	bf00      	nop
 8002422:	3708      	adds	r7, #8
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800242c:	4b09      	ldr	r3, [pc, #36]	; (8002454 <prvResetNextTaskUnblockTime+0x2c>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d104      	bne.n	8002440 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002436:	4b08      	ldr	r3, [pc, #32]	; (8002458 <prvResetNextTaskUnblockTime+0x30>)
 8002438:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800243c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800243e:	e005      	b.n	800244c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002440:	4b04      	ldr	r3, [pc, #16]	; (8002454 <prvResetNextTaskUnblockTime+0x2c>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	68db      	ldr	r3, [r3, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a03      	ldr	r2, [pc, #12]	; (8002458 <prvResetNextTaskUnblockTime+0x30>)
 800244a:	6013      	str	r3, [r2, #0]
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr
 8002454:	2000011c 	.word	0x2000011c
 8002458:	20000184 	.word	0x20000184

0800245c <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
 8002468:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );

        taskENTER_CRITICAL();
 800246a:	f000 fa67 	bl	800293c <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 800246e:	4b34      	ldr	r3, [pc, #208]	; (8002540 <xTaskGenericNotifyWait+0xe4>)
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	4413      	add	r3, r2
 8002476:	3348      	adds	r3, #72	; 0x48
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	b2db      	uxtb	r3, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d024      	beq.n	80024ca <xTaskGenericNotifyWait+0x6e>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8002480:	4b2f      	ldr	r3, [pc, #188]	; (8002540 <xTaskGenericNotifyWait+0xe4>)
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	3310      	adds	r3, #16
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	4413      	add	r3, r2
 800248c:	6859      	ldr	r1, [r3, #4]
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	43db      	mvns	r3, r3
 8002492:	4019      	ands	r1, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	3310      	adds	r3, #16
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	4413      	add	r3, r2
 800249c:	6059      	str	r1, [r3, #4]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 800249e:	4b28      	ldr	r3, [pc, #160]	; (8002540 <xTaskGenericNotifyWait+0xe4>)
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	4413      	add	r3, r2
 80024a6:	3348      	adds	r3, #72	; 0x48
 80024a8:	2201      	movs	r2, #1
 80024aa:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 80024ac:	6a3b      	ldr	r3, [r7, #32]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d00b      	beq.n	80024ca <xTaskGenericNotifyWait+0x6e>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80024b2:	2101      	movs	r1, #1
 80024b4:	6a38      	ldr	r0, [r7, #32]
 80024b6:	f000 f92f 	bl	8002718 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 80024ba:	4b22      	ldr	r3, [pc, #136]	; (8002544 <xTaskGenericNotifyWait+0xe8>)
 80024bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024c0:	601a      	str	r2, [r3, #0]
 80024c2:	f3bf 8f4f 	dsb	sy
 80024c6:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80024ca:	f000 fa51 	bl	8002970 <vPortExitCritical>

        taskENTER_CRITICAL();
 80024ce:	f000 fa35 	bl	800293c <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT( uxIndexToWait );

            if( pulNotificationValue != NULL )
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d008      	beq.n	80024ea <xTaskGenericNotifyWait+0x8e>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 80024d8:	4b19      	ldr	r3, [pc, #100]	; (8002540 <xTaskGenericNotifyWait+0xe4>)
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	3310      	adds	r3, #16
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	4413      	add	r3, r2
 80024e4:	685a      	ldr	r2, [r3, #4]
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 80024ea:	4b15      	ldr	r3, [pc, #84]	; (8002540 <xTaskGenericNotifyWait+0xe4>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	4413      	add	r3, r2
 80024f2:	3348      	adds	r3, #72	; 0x48
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d002      	beq.n	8002502 <xTaskGenericNotifyWait+0xa6>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 80024fc:	2300      	movs	r3, #0
 80024fe:	617b      	str	r3, [r7, #20]
 8002500:	e010      	b.n	8002524 <xTaskGenericNotifyWait+0xc8>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8002502:	4b0f      	ldr	r3, [pc, #60]	; (8002540 <xTaskGenericNotifyWait+0xe4>)
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	3310      	adds	r3, #16
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	4413      	add	r3, r2
 800250e:	6859      	ldr	r1, [r3, #4]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	43db      	mvns	r3, r3
 8002514:	4019      	ands	r1, r3
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	3310      	adds	r3, #16
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	4413      	add	r3, r2
 800251e:	6059      	str	r1, [r3, #4]
                xReturn = pdTRUE;
 8002520:	2301      	movs	r3, #1
 8002522:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8002524:	4b06      	ldr	r3, [pc, #24]	; (8002540 <xTaskGenericNotifyWait+0xe4>)
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	4413      	add	r3, r2
 800252c:	3348      	adds	r3, #72	; 0x48
 800252e:	2200      	movs	r2, #0
 8002530:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8002532:	f000 fa1d 	bl	8002970 <vPortExitCritical>

        return xReturn;
 8002536:	697b      	ldr	r3, [r7, #20]
    }
 8002538:	4618      	mov	r0, r3
 800253a:	3718      	adds	r7, #24
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	2000008c 	.word	0x2000008c
 8002544:	e000ed04 	.word	0xe000ed04

08002548 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8002548:	b580      	push	{r7, lr}
 800254a:	b08a      	sub	sp, #40	; 0x28
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
 8002554:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8002556:	2301      	movs	r3, #1
 8002558:	627b      	str	r3, [r7, #36]	; 0x24
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
        configASSERT( xTaskToNotify );
        pxTCB = xTaskToNotify;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	623b      	str	r3, [r7, #32]

        taskENTER_CRITICAL();
 800255e:	f000 f9ed 	bl	800293c <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8002562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002564:	2b00      	cmp	r3, #0
 8002566:	d007      	beq.n	8002578 <xTaskGenericNotify+0x30>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8002568:	6a3a      	ldr	r2, [r7, #32]
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	3310      	adds	r3, #16
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	4413      	add	r3, r2
 8002572:	685a      	ldr	r2, [r3, #4]
 8002574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002576:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8002578:	6a3a      	ldr	r2, [r7, #32]
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	4413      	add	r3, r2
 800257e:	3348      	adds	r3, #72	; 0x48
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	77fb      	strb	r3, [r7, #31]

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8002584:	6a3a      	ldr	r2, [r7, #32]
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	4413      	add	r3, r2
 800258a:	3348      	adds	r3, #72	; 0x48
 800258c:	2202      	movs	r2, #2
 800258e:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8002590:	78fb      	ldrb	r3, [r7, #3]
 8002592:	2b04      	cmp	r3, #4
 8002594:	d83f      	bhi.n	8002616 <xTaskGenericNotify+0xce>
 8002596:	a201      	add	r2, pc, #4	; (adr r2, 800259c <xTaskGenericNotify+0x54>)
 8002598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800259c:	08002617 	.word	0x08002617
 80025a0:	080025b1 	.word	0x080025b1
 80025a4:	080025cf 	.word	0x080025cf
 80025a8:	080025eb 	.word	0x080025eb
 80025ac:	080025fb 	.word	0x080025fb
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 80025b0:	6a3a      	ldr	r2, [r7, #32]
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	3310      	adds	r3, #16
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	4413      	add	r3, r2
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	431a      	orrs	r2, r3
 80025c0:	6a39      	ldr	r1, [r7, #32]
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	3310      	adds	r3, #16
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	440b      	add	r3, r1
 80025ca:	605a      	str	r2, [r3, #4]
                    break;
 80025cc:	e024      	b.n	8002618 <xTaskGenericNotify+0xd0>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80025ce:	6a3a      	ldr	r2, [r7, #32]
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	3310      	adds	r3, #16
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	4413      	add	r3, r2
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	1c5a      	adds	r2, r3, #1
 80025dc:	6a39      	ldr	r1, [r7, #32]
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	3310      	adds	r3, #16
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	440b      	add	r3, r1
 80025e6:	605a      	str	r2, [r3, #4]
                    break;
 80025e8:	e016      	b.n	8002618 <xTaskGenericNotify+0xd0>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80025ea:	6a3a      	ldr	r2, [r7, #32]
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	3310      	adds	r3, #16
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	4413      	add	r3, r2
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	605a      	str	r2, [r3, #4]
                    break;
 80025f8:	e00e      	b.n	8002618 <xTaskGenericNotify+0xd0>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80025fa:	7ffb      	ldrb	r3, [r7, #31]
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d007      	beq.n	8002610 <xTaskGenericNotify+0xc8>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8002600:	6a3a      	ldr	r2, [r7, #32]
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	3310      	adds	r3, #16
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	4413      	add	r3, r2
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800260e:	e003      	b.n	8002618 <xTaskGenericNotify+0xd0>
                        xReturn = pdFAIL;
 8002610:	2300      	movs	r3, #0
 8002612:	627b      	str	r3, [r7, #36]	; 0x24
                    break;
 8002614:	e000      	b.n	8002618 <xTaskGenericNotify+0xd0>
                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );

                    break;
 8002616:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8002618:	7ffb      	ldrb	r3, [r7, #31]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d16c      	bne.n	80026f8 <xTaskGenericNotify+0x1b0>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800261e:	6a3b      	ldr	r3, [r7, #32]
 8002620:	695b      	ldr	r3, [r3, #20]
 8002622:	61bb      	str	r3, [r7, #24]
 8002624:	6a3b      	ldr	r3, [r7, #32]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	6a3a      	ldr	r2, [r7, #32]
 800262a:	68d2      	ldr	r2, [r2, #12]
 800262c:	609a      	str	r2, [r3, #8]
 800262e:	6a3b      	ldr	r3, [r7, #32]
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	6a3a      	ldr	r2, [r7, #32]
 8002634:	6892      	ldr	r2, [r2, #8]
 8002636:	605a      	str	r2, [r3, #4]
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	685a      	ldr	r2, [r3, #4]
 800263c:	6a3b      	ldr	r3, [r7, #32]
 800263e:	3304      	adds	r3, #4
 8002640:	429a      	cmp	r2, r3
 8002642:	d103      	bne.n	800264c <xTaskGenericNotify+0x104>
 8002644:	6a3b      	ldr	r3, [r7, #32]
 8002646:	68da      	ldr	r2, [r3, #12]
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	605a      	str	r2, [r3, #4]
 800264c:	6a3b      	ldr	r3, [r7, #32]
 800264e:	2200      	movs	r2, #0
 8002650:	615a      	str	r2, [r3, #20]
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	1e5a      	subs	r2, r3, #1
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 800265c:	6a3b      	ldr	r3, [r7, #32]
 800265e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002660:	2201      	movs	r2, #1
 8002662:	409a      	lsls	r2, r3
 8002664:	4b28      	ldr	r3, [pc, #160]	; (8002708 <xTaskGenericNotify+0x1c0>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4313      	orrs	r3, r2
 800266a:	4a27      	ldr	r2, [pc, #156]	; (8002708 <xTaskGenericNotify+0x1c0>)
 800266c:	6013      	str	r3, [r2, #0]
 800266e:	6a3b      	ldr	r3, [r7, #32]
 8002670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002672:	4926      	ldr	r1, [pc, #152]	; (800270c <xTaskGenericNotify+0x1c4>)
 8002674:	4613      	mov	r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	4413      	add	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	440b      	add	r3, r1
 800267e:	3304      	adds	r3, #4
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	617b      	str	r3, [r7, #20]
 8002684:	6a3b      	ldr	r3, [r7, #32]
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	609a      	str	r2, [r3, #8]
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	689a      	ldr	r2, [r3, #8]
 800268e:	6a3b      	ldr	r3, [r7, #32]
 8002690:	60da      	str	r2, [r3, #12]
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	6a3a      	ldr	r2, [r7, #32]
 8002698:	3204      	adds	r2, #4
 800269a:	605a      	str	r2, [r3, #4]
 800269c:	6a3b      	ldr	r3, [r7, #32]
 800269e:	1d1a      	adds	r2, r3, #4
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	609a      	str	r2, [r3, #8]
 80026a4:	6a3b      	ldr	r3, [r7, #32]
 80026a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	4a16      	ldr	r2, [pc, #88]	; (800270c <xTaskGenericNotify+0x1c4>)
 80026b2:	441a      	add	r2, r3
 80026b4:	6a3b      	ldr	r3, [r7, #32]
 80026b6:	615a      	str	r2, [r3, #20]
 80026b8:	6a3b      	ldr	r3, [r7, #32]
 80026ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026bc:	4913      	ldr	r1, [pc, #76]	; (800270c <xTaskGenericNotify+0x1c4>)
 80026be:	4613      	mov	r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	4413      	add	r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	440b      	add	r3, r1
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	1c59      	adds	r1, r3, #1
 80026cc:	480f      	ldr	r0, [pc, #60]	; (800270c <xTaskGenericNotify+0x1c4>)
 80026ce:	4613      	mov	r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	4413      	add	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	4403      	add	r3, r0
 80026d8:	6019      	str	r1, [r3, #0]
                     * earliest possible time. */
                    prvResetNextTaskUnblockTime();
                }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80026da:	6a3b      	ldr	r3, [r7, #32]
 80026dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026de:	4b0c      	ldr	r3, [pc, #48]	; (8002710 <xTaskGenericNotify+0x1c8>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d907      	bls.n	80026f8 <xTaskGenericNotify+0x1b0>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 80026e8:	4b0a      	ldr	r3, [pc, #40]	; (8002714 <xTaskGenericNotify+0x1cc>)
 80026ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	f3bf 8f4f 	dsb	sy
 80026f4:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80026f8:	f000 f93a 	bl	8002970 <vPortExitCritical>

        return xReturn;
 80026fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80026fe:	4618      	mov	r0, r3
 8002700:	3728      	adds	r7, #40	; 0x28
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	2000016c 	.word	0x2000016c
 800270c:	20000090 	.word	0x20000090
 8002710:	2000008c 	.word	0x2000008c
 8002714:	e000ed04 	.word	0xe000ed04

08002718 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002722:	4b36      	ldr	r3, [pc, #216]	; (80027fc <prvAddCurrentTaskToDelayedList+0xe4>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002728:	4b35      	ldr	r3, [pc, #212]	; (8002800 <prvAddCurrentTaskToDelayedList+0xe8>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	3304      	adds	r3, #4
 800272e:	4618      	mov	r0, r3
 8002730:	f7ff f956 	bl	80019e0 <uxListRemove>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d10b      	bne.n	8002752 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800273a:	4b31      	ldr	r3, [pc, #196]	; (8002800 <prvAddCurrentTaskToDelayedList+0xe8>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002740:	2201      	movs	r2, #1
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	43da      	mvns	r2, r3
 8002748:	4b2e      	ldr	r3, [pc, #184]	; (8002804 <prvAddCurrentTaskToDelayedList+0xec>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4013      	ands	r3, r2
 800274e:	4a2d      	ldr	r2, [pc, #180]	; (8002804 <prvAddCurrentTaskToDelayedList+0xec>)
 8002750:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002758:	d124      	bne.n	80027a4 <prvAddCurrentTaskToDelayedList+0x8c>
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d021      	beq.n	80027a4 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002760:	4b29      	ldr	r3, [pc, #164]	; (8002808 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	613b      	str	r3, [r7, #16]
 8002766:	4b26      	ldr	r3, [pc, #152]	; (8002800 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	609a      	str	r2, [r3, #8]
 800276e:	4b24      	ldr	r3, [pc, #144]	; (8002800 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	6892      	ldr	r2, [r2, #8]
 8002776:	60da      	str	r2, [r3, #12]
 8002778:	4b21      	ldr	r3, [pc, #132]	; (8002800 <prvAddCurrentTaskToDelayedList+0xe8>)
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	3204      	adds	r2, #4
 8002782:	605a      	str	r2, [r3, #4]
 8002784:	4b1e      	ldr	r3, [pc, #120]	; (8002800 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	1d1a      	adds	r2, r3, #4
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	609a      	str	r2, [r3, #8]
 800278e:	4b1c      	ldr	r3, [pc, #112]	; (8002800 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a1d      	ldr	r2, [pc, #116]	; (8002808 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002794:	615a      	str	r2, [r3, #20]
 8002796:	4b1c      	ldr	r3, [pc, #112]	; (8002808 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	3301      	adds	r3, #1
 800279c:	4a1a      	ldr	r2, [pc, #104]	; (8002808 <prvAddCurrentTaskToDelayedList+0xf0>)
 800279e:	6013      	str	r3, [r2, #0]
 80027a0:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80027a2:	e026      	b.n	80027f2 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80027a4:	697a      	ldr	r2, [r7, #20]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4413      	add	r3, r2
 80027aa:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80027ac:	4b14      	ldr	r3, [pc, #80]	; (8002800 <prvAddCurrentTaskToDelayedList+0xe8>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80027b4:	68fa      	ldr	r2, [r7, #12]
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d209      	bcs.n	80027d0 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80027bc:	4b13      	ldr	r3, [pc, #76]	; (800280c <prvAddCurrentTaskToDelayedList+0xf4>)
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	4b0f      	ldr	r3, [pc, #60]	; (8002800 <prvAddCurrentTaskToDelayedList+0xe8>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	3304      	adds	r3, #4
 80027c6:	4619      	mov	r1, r3
 80027c8:	4610      	mov	r0, r2
 80027ca:	f7ff f8d1 	bl	8001970 <vListInsert>
}
 80027ce:	e010      	b.n	80027f2 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80027d0:	4b0f      	ldr	r3, [pc, #60]	; (8002810 <prvAddCurrentTaskToDelayedList+0xf8>)
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	4b0a      	ldr	r3, [pc, #40]	; (8002800 <prvAddCurrentTaskToDelayedList+0xe8>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	3304      	adds	r3, #4
 80027da:	4619      	mov	r1, r3
 80027dc:	4610      	mov	r0, r2
 80027de:	f7ff f8c7 	bl	8001970 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80027e2:	4b0c      	ldr	r3, [pc, #48]	; (8002814 <prvAddCurrentTaskToDelayedList+0xfc>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68fa      	ldr	r2, [r7, #12]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d202      	bcs.n	80027f2 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 80027ec:	4a09      	ldr	r2, [pc, #36]	; (8002814 <prvAddCurrentTaskToDelayedList+0xfc>)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	6013      	str	r3, [r2, #0]
}
 80027f2:	bf00      	nop
 80027f4:	3718      	adds	r7, #24
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20000168 	.word	0x20000168
 8002800:	2000008c 	.word	0x2000008c
 8002804:	2000016c 	.word	0x2000016c
 8002808:	20000150 	.word	0x20000150
 800280c:	20000120 	.word	0x20000120
 8002810:	2000011c 	.word	0x2000011c
 8002814:	20000184 	.word	0x20000184

08002818 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	3b04      	subs	r3, #4
 8002828:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002830:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	3b04      	subs	r3, #4
 8002836:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	f023 0201 	bic.w	r2, r3, #1
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	3b04      	subs	r3, #4
 8002846:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002848:	4a08      	ldr	r2, [pc, #32]	; (800286c <pxPortInitialiseStack+0x54>)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	3b14      	subs	r3, #20
 8002852:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	3b20      	subs	r3, #32
 800285e:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002860:	68fb      	ldr	r3, [r7, #12]
}
 8002862:	4618      	mov	r0, r3
 8002864:	3714      	adds	r7, #20
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr
 800286c:	08002871 	.word	0x08002871

08002870 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8002876:	2300      	movs	r3, #0
 8002878:	603b      	str	r3, [r7, #0]
        __asm volatile
 800287a:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 800287e:	f383 8811 	msr	BASEPRI, r3
 8002882:	f3bf 8f6f 	isb	sy
 8002886:	f3bf 8f4f 	dsb	sy
 800288a:	607b      	str	r3, [r7, #4]
    }
 800288c:	bf00      	nop
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800288e:	bf00      	nop
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d0fc      	beq.n	8002890 <prvTaskExitError+0x20>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002896:	bf00      	nop
 8002898:	bf00      	nop
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	bc80      	pop	{r7}
 80028a0:	4770      	bx	lr
	...

080028b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80028b0:	4b07      	ldr	r3, [pc, #28]	; (80028d0 <pxCurrentTCBConst2>)
 80028b2:	6819      	ldr	r1, [r3, #0]
 80028b4:	6808      	ldr	r0, [r1, #0]
 80028b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80028ba:	f380 8809 	msr	PSP, r0
 80028be:	f3bf 8f6f 	isb	sy
 80028c2:	f04f 0000 	mov.w	r0, #0
 80028c6:	f380 8811 	msr	BASEPRI, r0
 80028ca:	f04e 0e0d 	orr.w	lr, lr, #13
 80028ce:	4770      	bx	lr

080028d0 <pxCurrentTCBConst2>:
 80028d0:	2000008c 	.word	0x2000008c
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 80028d4:	bf00      	nop
 80028d6:	bf00      	nop

080028d8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 80028d8:	4806      	ldr	r0, [pc, #24]	; (80028f4 <prvPortStartFirstTask+0x1c>)
 80028da:	6800      	ldr	r0, [r0, #0]
 80028dc:	6800      	ldr	r0, [r0, #0]
 80028de:	f380 8808 	msr	MSP, r0
 80028e2:	b662      	cpsie	i
 80028e4:	b661      	cpsie	f
 80028e6:	f3bf 8f4f 	dsb	sy
 80028ea:	f3bf 8f6f 	isb	sy
 80028ee:	df00      	svc	0
 80028f0:	bf00      	nop
 80028f2:	0000      	.short	0x0000
 80028f4:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n"/* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 80028f8:	bf00      	nop
 80028fa:	bf00      	nop

080028fc <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
        *pucFirstUserPriorityRegister = ulOriginalPriority;
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002900:	4b0c      	ldr	r3, [pc, #48]	; (8002934 <xPortStartScheduler+0x38>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a0b      	ldr	r2, [pc, #44]	; (8002934 <xPortStartScheduler+0x38>)
 8002906:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800290a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800290c:	4b09      	ldr	r3, [pc, #36]	; (8002934 <xPortStartScheduler+0x38>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a08      	ldr	r2, [pc, #32]	; (8002934 <xPortStartScheduler+0x38>)
 8002912:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002916:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002918:	f000 f890 	bl	8002a3c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800291c:	4b06      	ldr	r3, [pc, #24]	; (8002938 <xPortStartScheduler+0x3c>)
 800291e:	2200      	movs	r2, #0
 8002920:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002922:	f7ff ffd9 	bl	80028d8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002926:	f7ff fca5 	bl	8002274 <vTaskSwitchContext>
    prvTaskExitError();
 800292a:	f7ff ffa1 	bl	8002870 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	bd80      	pop	{r7, pc}
 8002934:	e000ed20 	.word	0xe000ed20
 8002938:	20000010 	.word	0x20000010

0800293c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
        __asm volatile
 8002942:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8002946:	f383 8811 	msr	BASEPRI, r3
 800294a:	f3bf 8f6f 	isb	sy
 800294e:	f3bf 8f4f 	dsb	sy
 8002952:	607b      	str	r3, [r7, #4]
    }
 8002954:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002956:	4b05      	ldr	r3, [pc, #20]	; (800296c <vPortEnterCritical+0x30>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	3301      	adds	r3, #1
 800295c:	4a03      	ldr	r2, [pc, #12]	; (800296c <vPortEnterCritical+0x30>)
 800295e:	6013      	str	r3, [r2, #0]
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
    }
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	bc80      	pop	{r7}
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	20000010 	.word	0x20000010

08002970 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
    uxCriticalNesting--;
 8002976:	4b0a      	ldr	r3, [pc, #40]	; (80029a0 <vPortExitCritical+0x30>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	3b01      	subs	r3, #1
 800297c:	4a08      	ldr	r2, [pc, #32]	; (80029a0 <vPortExitCritical+0x30>)
 800297e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002980:	4b07      	ldr	r3, [pc, #28]	; (80029a0 <vPortExitCritical+0x30>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d105      	bne.n	8002994 <vPortExitCritical+0x24>
 8002988:	2300      	movs	r3, #0
 800298a:	607b      	str	r3, [r7, #4]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f383 8811 	msr	BASEPRI, r3
        (
            "   msr basepri, %0 "::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002992:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	20000010 	.word	0x20000010
	...

080029b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80029b0:	f3ef 8009 	mrs	r0, PSP
 80029b4:	f3bf 8f6f 	isb	sy
 80029b8:	4b0d      	ldr	r3, [pc, #52]	; (80029f0 <pxCurrentTCBConst>)
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80029c0:	6010      	str	r0, [r2, #0]
 80029c2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80029c6:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 80029ca:	f380 8811 	msr	BASEPRI, r0
 80029ce:	f7ff fc51 	bl	8002274 <vTaskSwitchContext>
 80029d2:	f04f 0000 	mov.w	r0, #0
 80029d6:	f380 8811 	msr	BASEPRI, r0
 80029da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80029de:	6819      	ldr	r1, [r3, #0]
 80029e0:	6808      	ldr	r0, [r1, #0]
 80029e2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80029e6:	f380 8809 	msr	PSP, r0
 80029ea:	f3bf 8f6f 	isb	sy
 80029ee:	4770      	bx	lr

080029f0 <pxCurrentTCBConst>:
 80029f0:	2000008c 	.word	0x2000008c
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80029f4:	bf00      	nop
 80029f6:	bf00      	nop

080029f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
        __asm volatile
 80029fe:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8002a02:	f383 8811 	msr	BASEPRI, r3
 8002a06:	f3bf 8f6f 	isb	sy
 8002a0a:	f3bf 8f4f 	dsb	sy
 8002a0e:	607b      	str	r3, [r7, #4]
    }
 8002a10:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002a12:	f7ff fb29 	bl	8002068 <xTaskIncrementTick>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d003      	beq.n	8002a24 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002a1c:	4b06      	ldr	r3, [pc, #24]	; (8002a38 <SysTick_Handler+0x40>)
 8002a1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	2300      	movs	r3, #0
 8002a26:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	f383 8811 	msr	BASEPRI, r3
    }
 8002a2e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8002a30:	bf00      	nop
 8002a32:	3708      	adds	r7, #8
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	e000ed04 	.word	0xe000ed04

08002a3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002a40:	4b07      	ldr	r3, [pc, #28]	; (8002a60 <vPortSetupTimerInterrupt+0x24>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002a46:	4b07      	ldr	r3, [pc, #28]	; (8002a64 <vPortSetupTimerInterrupt+0x28>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002a4c:	4b06      	ldr	r3, [pc, #24]	; (8002a68 <vPortSetupTimerInterrupt+0x2c>)
 8002a4e:	4a07      	ldr	r2, [pc, #28]	; (8002a6c <vPortSetupTimerInterrupt+0x30>)
 8002a50:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002a52:	4b03      	ldr	r3, [pc, #12]	; (8002a60 <vPortSetupTimerInterrupt+0x24>)
 8002a54:	2207      	movs	r2, #7
 8002a56:	601a      	str	r2, [r3, #0]
}
 8002a58:	bf00      	nop
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr
 8002a60:	e000e010 	.word	0xe000e010
 8002a64:	e000e018 	.word	0xe000e018
 8002a68:	e000e014 	.word	0xe000e014
 8002a6c:	0001193f 	.word	0x0001193f

08002a70 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b088      	sub	sp, #32
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8002a7c:	f7ff f9fa 	bl	8001e74 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002a80:	4b43      	ldr	r3, [pc, #268]	; (8002b90 <pvPortMalloc+0x120>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d101      	bne.n	8002a8c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8002a88:	f000 f8ca 	bl	8002c20 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d012      	beq.n	8002ab8 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8002a92:	2208      	movs	r2, #8
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f003 0307 	and.w	r3, r3, #7
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	3308      	adds	r3, #8
 8002a9e:	613b      	str	r3, [r7, #16]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	43db      	mvns	r3, r3
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d804      	bhi.n	8002ab4 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	4413      	add	r3, r2
 8002ab0:	607b      	str	r3, [r7, #4]
 8002ab2:	e001      	b.n	8002ab8 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	db60      	blt.n	8002b80 <pvPortMalloc+0x110>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d05d      	beq.n	8002b80 <pvPortMalloc+0x110>
 8002ac4:	4b33      	ldr	r3, [pc, #204]	; (8002b94 <pvPortMalloc+0x124>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d858      	bhi.n	8002b80 <pvPortMalloc+0x110>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8002ace:	4b32      	ldr	r3, [pc, #200]	; (8002b98 <pvPortMalloc+0x128>)
 8002ad0:	61bb      	str	r3, [r7, #24]
                pxBlock = xStart.pxNextFreeBlock;
 8002ad2:	4b31      	ldr	r3, [pc, #196]	; (8002b98 <pvPortMalloc+0x128>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	61fb      	str	r3, [r7, #28]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002ad8:	e004      	b.n	8002ae4 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	61bb      	str	r3, [r7, #24]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d903      	bls.n	8002af6 <pvPortMalloc+0x86>
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d1f1      	bne.n	8002ada <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8002af6:	4b26      	ldr	r3, [pc, #152]	; (8002b90 <pvPortMalloc+0x120>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	69fa      	ldr	r2, [r7, #28]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d03f      	beq.n	8002b80 <pvPortMalloc+0x110>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2208      	movs	r2, #8
 8002b06:	4413      	add	r3, r2
 8002b08:	617b      	str	r3, [r7, #20]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	1ad2      	subs	r2, r2, r3
 8002b1a:	2308      	movs	r3, #8
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d90f      	bls.n	8002b42 <pvPortMalloc+0xd2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002b22:	69fa      	ldr	r2, [r7, #28]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4413      	add	r3, r2
 8002b28:	60fb      	str	r3, [r7, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	685a      	ldr	r2, [r3, #4]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	1ad2      	subs	r2, r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002b3c:	68f8      	ldr	r0, [r7, #12]
 8002b3e:	f000 f8cb 	bl	8002cd8 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002b42:	4b14      	ldr	r3, [pc, #80]	; (8002b94 <pvPortMalloc+0x124>)
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	4a11      	ldr	r2, [pc, #68]	; (8002b94 <pvPortMalloc+0x124>)
 8002b4e:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002b50:	4b10      	ldr	r3, [pc, #64]	; (8002b94 <pvPortMalloc+0x124>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	4b11      	ldr	r3, [pc, #68]	; (8002b9c <pvPortMalloc+0x12c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d203      	bcs.n	8002b64 <pvPortMalloc+0xf4>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002b5c:	4b0d      	ldr	r3, [pc, #52]	; (8002b94 <pvPortMalloc+0x124>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a0e      	ldr	r2, [pc, #56]	; (8002b9c <pvPortMalloc+0x12c>)
 8002b62:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	2200      	movs	r2, #0
 8002b74:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8002b76:	4b0a      	ldr	r3, [pc, #40]	; (8002ba0 <pvPortMalloc+0x130>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	4a08      	ldr	r2, [pc, #32]	; (8002ba0 <pvPortMalloc+0x130>)
 8002b7e:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002b80:	f7ff f986 	bl	8001e90 <xTaskResumeAll>
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
    return pvReturn;
 8002b84:	697b      	ldr	r3, [r7, #20]
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3720      	adds	r7, #32
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	20002998 	.word	0x20002998
 8002b94:	2000299c 	.word	0x2000299c
 8002b98:	20002990 	.word	0x20002990
 8002b9c:	200029a0 	.word	0x200029a0
 8002ba0:	200029a4 	.word	0x200029a4

08002ba4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d02b      	beq.n	8002c0e <vPortFree+0x6a>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8002bb6:	2308      	movs	r3, #8
 8002bb8:	425b      	negs	r3, r3
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	60bb      	str	r3, [r7, #8]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
        configASSERT( pxLink->pxNextFreeBlock == NULL );

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	0fdb      	lsrs	r3, r3, #31
 8002bca:	f003 0301 	and.w	r3, r3, #1
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d01c      	beq.n	8002c0e <vPortFree+0x6a>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d118      	bne.n	8002c0e <vPortFree+0x6a>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8002be8:	f7ff f944 	bl	8001e74 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	685a      	ldr	r2, [r3, #4]
 8002bf0:	4b09      	ldr	r3, [pc, #36]	; (8002c18 <vPortFree+0x74>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	4a08      	ldr	r2, [pc, #32]	; (8002c18 <vPortFree+0x74>)
 8002bf8:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002bfa:	68b8      	ldr	r0, [r7, #8]
 8002bfc:	f000 f86c 	bl	8002cd8 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8002c00:	4b06      	ldr	r3, [pc, #24]	; (8002c1c <vPortFree+0x78>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	3301      	adds	r3, #1
 8002c06:	4a05      	ldr	r2, [pc, #20]	; (8002c1c <vPortFree+0x78>)
 8002c08:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8002c0a:	f7ff f941 	bl	8001e90 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8002c0e:	bf00      	nop
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	2000299c 	.word	0x2000299c
 8002c1c:	200029a8 	.word	0x200029a8

08002c20 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002c26:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002c2a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8002c2c:	4b25      	ldr	r3, [pc, #148]	; (8002cc4 <prvHeapInit+0xa4>)
 8002c2e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00c      	beq.n	8002c54 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	3307      	adds	r3, #7
 8002c3e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f023 0307 	bic.w	r3, r3, #7
 8002c46:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8002c48:	68ba      	ldr	r2, [r7, #8]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	4a1d      	ldr	r2, [pc, #116]	; (8002cc4 <prvHeapInit+0xa4>)
 8002c50:	4413      	add	r3, r2
 8002c52:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002c58:	4a1b      	ldr	r2, [pc, #108]	; (8002cc8 <prvHeapInit+0xa8>)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8002c5e:	4b1a      	ldr	r3, [pc, #104]	; (8002cc8 <prvHeapInit+0xa8>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ( pucAlignedHeap + xTotalHeapSize );
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	4413      	add	r3, r2
 8002c6a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8002c6c:	2208      	movs	r2, #8
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	1a9b      	subs	r3, r3, r2
 8002c72:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f023 0307 	bic.w	r3, r3, #7
 8002c7a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	4a13      	ldr	r2, [pc, #76]	; (8002ccc <prvHeapInit+0xac>)
 8002c80:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8002c82:	4b12      	ldr	r3, [pc, #72]	; (8002ccc <prvHeapInit+0xac>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2200      	movs	r2, #0
 8002c88:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8002c8a:	4b10      	ldr	r3, [pc, #64]	; (8002ccc <prvHeapInit+0xac>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	1ad2      	subs	r2, r2, r3
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002ca0:	4b0a      	ldr	r3, [pc, #40]	; (8002ccc <prvHeapInit+0xac>)
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	4a08      	ldr	r2, [pc, #32]	; (8002cd0 <prvHeapInit+0xb0>)
 8002cae:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	4a07      	ldr	r2, [pc, #28]	; (8002cd4 <prvHeapInit+0xb4>)
 8002cb6:	6013      	str	r3, [r2, #0]
}
 8002cb8:	bf00      	nop
 8002cba:	3714      	adds	r7, #20
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	20000190 	.word	0x20000190
 8002cc8:	20002990 	.word	0x20002990
 8002ccc:	20002998 	.word	0x20002998
 8002cd0:	200029a0 	.word	0x200029a0
 8002cd4:	2000299c 	.word	0x2000299c

08002cd8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002ce0:	4b27      	ldr	r3, [pc, #156]	; (8002d80 <prvInsertBlockIntoFreeList+0xa8>)
 8002ce2:	60fb      	str	r3, [r7, #12]
 8002ce4:	e002      	b.n	8002cec <prvInsertBlockIntoFreeList+0x14>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	60fb      	str	r3, [r7, #12]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d8f7      	bhi.n	8002ce6 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	68ba      	ldr	r2, [r7, #8]
 8002d00:	4413      	add	r3, r2
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d108      	bne.n	8002d1a <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	441a      	add	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	68ba      	ldr	r2, [r7, #8]
 8002d24:	441a      	add	r2, r3
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d118      	bne.n	8002d60 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	4b14      	ldr	r3, [pc, #80]	; (8002d84 <prvInsertBlockIntoFreeList+0xac>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d00d      	beq.n	8002d56 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685a      	ldr	r2, [r3, #4]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	441a      	add	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	601a      	str	r2, [r3, #0]
 8002d54:	e008      	b.n	8002d68 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002d56:	4b0b      	ldr	r3, [pc, #44]	; (8002d84 <prvInsertBlockIntoFreeList+0xac>)
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	601a      	str	r2, [r3, #0]
 8002d5e:	e003      	b.n	8002d68 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d002      	beq.n	8002d76 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002d76:	bf00      	nop
 8002d78:	3714      	adds	r7, #20
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bc80      	pop	{r7}
 8002d7e:	4770      	bx	lr
 8002d80:	20002990 	.word	0x20002990
 8002d84:	20002998 	.word	0x20002998

08002d88 <__libc_init_array>:
 8002d88:	b570      	push	{r4, r5, r6, lr}
 8002d8a:	2600      	movs	r6, #0
 8002d8c:	4d0c      	ldr	r5, [pc, #48]	; (8002dc0 <__libc_init_array+0x38>)
 8002d8e:	4c0d      	ldr	r4, [pc, #52]	; (8002dc4 <__libc_init_array+0x3c>)
 8002d90:	1b64      	subs	r4, r4, r5
 8002d92:	10a4      	asrs	r4, r4, #2
 8002d94:	42a6      	cmp	r6, r4
 8002d96:	d109      	bne.n	8002dac <__libc_init_array+0x24>
 8002d98:	f000 f822 	bl	8002de0 <_init>
 8002d9c:	2600      	movs	r6, #0
 8002d9e:	4d0a      	ldr	r5, [pc, #40]	; (8002dc8 <__libc_init_array+0x40>)
 8002da0:	4c0a      	ldr	r4, [pc, #40]	; (8002dcc <__libc_init_array+0x44>)
 8002da2:	1b64      	subs	r4, r4, r5
 8002da4:	10a4      	asrs	r4, r4, #2
 8002da6:	42a6      	cmp	r6, r4
 8002da8:	d105      	bne.n	8002db6 <__libc_init_array+0x2e>
 8002daa:	bd70      	pop	{r4, r5, r6, pc}
 8002dac:	f855 3b04 	ldr.w	r3, [r5], #4
 8002db0:	4798      	blx	r3
 8002db2:	3601      	adds	r6, #1
 8002db4:	e7ee      	b.n	8002d94 <__libc_init_array+0xc>
 8002db6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dba:	4798      	blx	r3
 8002dbc:	3601      	adds	r6, #1
 8002dbe:	e7f2      	b.n	8002da6 <__libc_init_array+0x1e>
 8002dc0:	08002e4c 	.word	0x08002e4c
 8002dc4:	08002e4c 	.word	0x08002e4c
 8002dc8:	08002e4c 	.word	0x08002e4c
 8002dcc:	08002e50 	.word	0x08002e50

08002dd0 <memset>:
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	4402      	add	r2, r0
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d100      	bne.n	8002dda <memset+0xa>
 8002dd8:	4770      	bx	lr
 8002dda:	f803 1b01 	strb.w	r1, [r3], #1
 8002dde:	e7f9      	b.n	8002dd4 <memset+0x4>

08002de0 <_init>:
 8002de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002de2:	bf00      	nop
 8002de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002de6:	bc08      	pop	{r3}
 8002de8:	469e      	mov	lr, r3
 8002dea:	4770      	bx	lr

08002dec <_fini>:
 8002dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dee:	bf00      	nop
 8002df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002df2:	bc08      	pop	{r3}
 8002df4:	469e      	mov	lr, r3
 8002df6:	4770      	bx	lr
