// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="rendering_rendering,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.894750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=39,HLS_SYN_DSP=0,HLS_SYN_FF=6220,HLS_SYN_LUT=5745,HLS_VERSION=2023_2}" *)

module rendering (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        triangle_3ds,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        num_3d_tri
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_state8 = 22'd128;
parameter    ap_ST_fsm_state9 = 22'd256;
parameter    ap_ST_fsm_state10 = 22'd512;
parameter    ap_ST_fsm_state11 = 22'd1024;
parameter    ap_ST_fsm_state12 = 22'd2048;
parameter    ap_ST_fsm_state13 = 22'd4096;
parameter    ap_ST_fsm_state14 = 22'd8192;
parameter    ap_ST_fsm_state15 = 22'd16384;
parameter    ap_ST_fsm_state16 = 22'd32768;
parameter    ap_ST_fsm_state17 = 22'd65536;
parameter    ap_ST_fsm_state18 = 22'd131072;
parameter    ap_ST_fsm_state19 = 22'd262144;
parameter    ap_ST_fsm_state20 = 22'd524288;
parameter    ap_ST_fsm_state21 = 22'd1048576;
parameter    ap_ST_fsm_state22 = 22'd2097152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [71:0] triangle_3ds;
output  [15:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [7:0] output_r_d0;
input  [31:0] num_3d_tri;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] output_r_address0;
reg output_r_ce0;
reg output_r_we0;
reg[7:0] output_r_d0;

(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] z_buffer_address0;
reg    z_buffer_ce0;
reg    z_buffer_we0;
reg   [7:0] z_buffer_d0;
wire   [7:0] z_buffer_q0;
wire   [7:0] triangle_2d_x0_fu_242_p1;
reg   [7:0] triangle_2d_x0_reg_865;
wire   [7:0] triangle_2d_y0_fu_246_p4;
reg   [7:0] triangle_2d_y0_reg_872;
wire   [7:0] triangle_2d_x1_fu_266_p4;
reg   [7:0] triangle_2d_x1_reg_879;
wire   [7:0] triangle_2d_y1_fu_276_p4;
reg   [7:0] triangle_2d_y1_reg_886;
wire   [7:0] triangle_2d_x2_fu_296_p4;
reg   [7:0] triangle_2d_x2_reg_893;
wire   [7:0] triangle_2d_y2_fu_306_p4;
reg   [7:0] triangle_2d_y2_reg_906;
wire   [8:0] sub_ln22_fu_364_p2;
reg  signed [8:0] sub_ln22_reg_934;
wire  signed [8:0] sub_ln22_1_fu_378_p2;
reg   [8:0] sub_ln22_1_reg_939;
wire   [8:0] sub_ln23_fu_388_p2;
reg  signed [8:0] sub_ln23_reg_945;
wire  signed [8:0] sub_ln23_1_fu_398_p2;
reg   [8:0] sub_ln23_1_reg_950;
wire   [8:0] sub22_i_i_fu_404_p2;
reg   [8:0] sub22_i_i_reg_956;
wire   [8:0] sub31_i_i_fu_410_p2;
reg   [8:0] sub31_i_i_reg_961;
wire   [8:0] sub42_i_i_fu_416_p2;
reg   [8:0] sub42_i_i_reg_966;
wire   [8:0] sub52_i_i_fu_422_p2;
reg   [8:0] sub52_i_i_reg_971;
wire    ap_CS_fsm_state2;
reg   [6:0] tmp_reg_996;
wire    ap_CS_fsm_state3;
reg   [6:0] tmp_1_reg_1001;
reg   [6:0] tmp_2_reg_1006;
wire   [7:0] add_ln114_fu_493_p2;
reg   [7:0] add_ln114_reg_1011;
wire    ap_CS_fsm_state4;
wire   [17:0] grp_fu_439_p2;
reg   [17:0] mul_ln22_reg_1016;
wire   [17:0] grp_fu_451_p2;
reg   [17:0] mul_ln23_reg_1022;
wire   [7:0] triangle_2ds_z_fu_502_p2;
reg   [7:0] triangle_2ds_z_reg_1028;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln144_fu_511_p2;
reg   [0:0] icmp_ln144_reg_1033;
wire   [0:0] tmp_3_fu_515_p3;
reg   [0:0] tmp_3_reg_1042;
wire   [7:0] select_ln146_fu_523_p3;
reg   [7:0] select_ln146_reg_1048;
wire   [7:0] select_ln146_2_fu_529_p3;
reg   [7:0] select_ln146_2_reg_1058;
wire   [7:0] select_ln146_1_fu_535_p3;
reg   [7:0] select_ln146_1_reg_1068;
wire    ap_CS_fsm_state6;
wire   [7:0] select_ln146_3_fu_540_p3;
reg   [7:0] select_ln146_3_reg_1074;
wire   [0:0] icmp_ln62_fu_545_p2;
reg   [0:0] icmp_ln62_reg_1080;
wire   [7:0] select_ln71_fu_554_p3;
reg   [7:0] select_ln71_reg_1085;
wire   [0:0] icmp_ln64_fu_560_p2;
reg   [0:0] icmp_ln64_reg_1090;
wire   [0:0] icmp_ln81_fu_565_p2;
reg   [0:0] icmp_ln81_reg_1095;
wire   [7:0] select_ln90_fu_574_p3;
reg   [7:0] select_ln90_reg_1100;
wire   [0:0] icmp_ln83_fu_580_p2;
reg   [0:0] icmp_ln83_reg_1105;
wire   [0:0] icmp_ln62_1_fu_585_p2;
reg   [0:0] icmp_ln62_1_reg_1110;
wire   [7:0] select_ln71_1_fu_594_p3;
reg   [7:0] select_ln71_1_reg_1115;
wire   [0:0] icmp_ln64_1_fu_600_p2;
reg   [0:0] icmp_ln64_1_reg_1120;
wire   [0:0] icmp_ln81_1_fu_605_p2;
reg   [0:0] icmp_ln81_1_reg_1125;
wire   [7:0] select_ln90_1_fu_614_p3;
reg   [7:0] select_ln90_1_reg_1130;
wire   [0:0] icmp_ln83_1_fu_620_p2;
reg   [0:0] icmp_ln83_1_reg_1135;
wire   [7:0] select_ln62_fu_630_p3;
reg   [7:0] select_ln62_reg_1140;
wire    ap_CS_fsm_state7;
wire   [7:0] select_ln62_1_fu_652_p3;
reg   [7:0] select_ln62_1_reg_1145;
wire  signed [8:0] sub_ln154_fu_677_p2;
reg  signed [8:0] sub_ln154_reg_1150;
wire   [7:0] trunc_ln154_fu_683_p1;
reg   [7:0] trunc_ln154_reg_1155;
wire   [8:0] sub_ln157_fu_695_p2;
reg  signed [8:0] sub_ln157_reg_1160;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state10;
wire  signed [31:0] sext_ln264_fu_713_p1;
reg  signed [31:0] sext_ln264_reg_1180;
wire   [0:0] xor_ln144_fu_717_p2;
reg   [0:0] xor_ln144_reg_1185;
wire   [30:0] add_ln264_fu_734_p2;
reg   [30:0] add_ln264_reg_1196;
wire    ap_CS_fsm_state11;
wire   [7:0] max_min_2_fu_752_p3;
reg   [7:0] max_min_2_reg_1201;
wire   [7:0] max_min_4_fu_758_p3;
reg   [7:0] max_min_4_reg_1207;
wire   [31:0] max_index_0_fu_764_p3;
reg   [31:0] max_index_0_reg_1213;
wire   [30:0] trunc_ln144_fu_770_p1;
reg   [30:0] trunc_ln144_reg_1218;
wire   [7:0] max_min_0_fu_774_p3;
reg   [7:0] max_min_0_reg_1223;
wire   [0:0] icmp_ln174_fu_780_p2;
reg   [0:0] icmp_ln174_reg_1229;
wire   [0:0] and_ln174_fu_786_p2;
reg   [0:0] and_ln174_reg_1234;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln197_fu_794_p2;
reg   [0:0] icmp_ln197_reg_1238;
wire    ap_CS_fsm_state15;
reg   [8:0] fragment_x_address0;
reg    fragment_x_ce0;
reg    fragment_x_we0;
wire   [7:0] fragment_x_q0;
reg   [8:0] fragment_y_address0;
reg    fragment_y_ce0;
reg    fragment_y_we0;
wire   [7:0] fragment_y_q0;
reg   [8:0] fragment_z_address0;
reg    fragment_z_ce0;
reg    fragment_z_we0;
wire   [7:0] fragment_z_q0;
reg   [8:0] fragment_color_address0;
reg    fragment_color_ce0;
reg    fragment_color_we0;
wire   [5:0] fragment_color_q0;
reg   [8:0] pixels_x_address0;
reg    pixels_x_ce0;
reg    pixels_x_we0;
wire   [7:0] pixels_x_q0;
reg   [8:0] pixels_y_address0;
reg    pixels_y_ce0;
reg    pixels_y_we0;
wire   [7:0] pixels_y_q0;
reg   [8:0] pixels_color_address0;
reg    pixels_color_ce0;
reg    pixels_color_we0;
wire   [5:0] pixels_color_q0;
wire    grp_rendering_Pipeline_RAST2_fu_178_ap_start;
wire    grp_rendering_Pipeline_RAST2_fu_178_ap_done;
wire    grp_rendering_Pipeline_RAST2_fu_178_ap_idle;
wire    grp_rendering_Pipeline_RAST2_fu_178_ap_ready;
wire   [8:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_x_address0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_x_ce0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_x_we0;
wire   [7:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_x_d0;
wire   [8:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_y_address0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_y_ce0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_y_we0;
wire   [7:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_y_d0;
wire   [8:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_z_address0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_z_ce0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_z_we0;
wire   [7:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_z_d0;
wire   [8:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_color_address0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_color_ce0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_color_we0;
wire   [5:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_color_d0;
wire   [31:0] grp_rendering_Pipeline_RAST2_fu_178_i_1_out;
wire    grp_rendering_Pipeline_RAST2_fu_178_i_1_out_ap_vld;
wire    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start;
wire    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_done;
wire    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_idle;
wire    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_ready;
wire   [15:0] grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_address0;
wire    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_ce0;
wire    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_we0;
wire   [7:0] grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_d0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_ap_start;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_ap_done;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_ap_idle;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_ap_ready;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_ce0;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_ce0;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_ce0;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_ce0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_we0;
wire   [7:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_d0;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_ce0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_we0;
wire   [7:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_d0;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_ce0;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_ce0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_we0;
wire   [5:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_d0;
wire   [31:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out_ap_vld;
wire   [15:0] grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_ce0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_we0;
wire   [7:0] grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_d0;
wire    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start;
wire    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_done;
wire    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_idle;
wire    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_ready;
wire   [15:0] grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_address0;
wire    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_ce0;
wire    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_we0;
wire   [7:0] grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_d0;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_idle;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_ready;
wire   [8:0] grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_address0;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_ce0;
wire   [8:0] grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_address0;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_ce0;
wire   [8:0] grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_address0;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_ce0;
wire   [15:0] grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_address0;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_ce0;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_we0;
wire   [7:0] grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_d0;
reg   [31:0] size_fragment_reg_166;
reg    grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg;
reg   [21:0] ap_NS_fsm;
wire    ap_NS_fsm_state19;
wire    ap_CS_fsm_state20;
reg    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
reg   [30:0] counter_fu_98;
reg    ap_block_state20_on_subcall_done;
reg   [7:0] max_min_0_016_fu_102;
wire   [0:0] icmp_ln264_fu_729_p2;
reg   [7:0] max_min_2_018_fu_106;
reg   [7:0] max_min_4_020_fu_110;
reg   [31:0] max_index_0_021_fu_114;
wire   [7:0] triangle_3d_z0_fu_256_p4;
wire   [7:0] grp_fu_330_p0;
wire   [9:0] grp_fu_330_p1;
wire   [7:0] triangle_3d_z1_fu_286_p4;
wire   [7:0] grp_fu_340_p0;
wire   [9:0] grp_fu_340_p1;
wire   [7:0] triangle_3d_z2_fu_316_p4;
wire   [7:0] grp_fu_350_p0;
wire   [9:0] grp_fu_350_p1;
wire   [8:0] zext_ln22_fu_356_p1;
wire   [8:0] zext_ln22_1_fu_360_p1;
wire   [8:0] zext_ln22_2_fu_370_p1;
wire   [8:0] zext_ln22_3_fu_374_p1;
wire   [8:0] zext_ln23_fu_384_p1;
wire   [8:0] zext_ln23_1_fu_394_p1;
wire   [16:0] grp_fu_330_p2;
wire   [16:0] grp_fu_340_p2;
wire   [16:0] grp_fu_350_p2;
wire   [7:0] zext_ln114_1_fu_487_p1;
wire   [7:0] zext_ln114_5_fu_490_p1;
wire   [7:0] zext_ln114_3_fu_499_p1;
wire   [17:0] cw_fu_507_p2;
wire   [0:0] icmp_ln71_fu_550_p2;
wire   [0:0] icmp_ln90_fu_570_p2;
wire   [0:0] icmp_ln71_1_fu_590_p2;
wire   [0:0] icmp_ln90_1_fu_610_p2;
wire   [7:0] select_ln64_fu_625_p3;
wire   [7:0] select_ln83_fu_636_p3;
wire   [7:0] select_ln64_1_fu_647_p3;
wire   [7:0] select_ln83_1_fu_658_p3;
wire   [7:0] select_ln81_fu_641_p3;
wire   [8:0] zext_ln154_fu_669_p1;
wire   [8:0] zext_ln154_1_fu_673_p1;
wire   [7:0] select_ln81_1_fu_663_p3;
wire   [8:0] zext_ln157_fu_687_p1;
wire   [8:0] zext_ln157_1_fu_691_p1;
wire   [17:0] grp_fu_707_p2;
wire   [31:0] zext_ln264_fu_725_p1;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_block_state16_on_subcall_done;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire   [16:0] grp_fu_330_p00;
wire   [16:0] grp_fu_340_p00;
wire   [16:0] grp_fu_350_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg = 1'b0;
#0 grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg = 1'b0;
#0 grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg = 1'b0;
#0 grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg = 1'b0;
#0 grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg = 1'b0;
#0 counter_fu_98 = 31'd0;
#0 max_min_0_016_fu_102 = 8'd0;
#0 max_min_2_018_fu_106 = 8'd0;
#0 max_min_4_020_fu_110 = 8'd0;
#0 max_index_0_021_fu_114 = 32'd0;
end

rendering_z_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
z_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(z_buffer_address0),
    .ce0(z_buffer_ce0),
    .we0(z_buffer_we0),
    .d0(z_buffer_d0),
    .q0(z_buffer_q0)
);

rendering_fragment_x_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
fragment_x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fragment_x_address0),
    .ce0(fragment_x_ce0),
    .we0(fragment_x_we0),
    .d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_x_d0),
    .q0(fragment_x_q0)
);

rendering_fragment_x_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
fragment_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fragment_y_address0),
    .ce0(fragment_y_ce0),
    .we0(fragment_y_we0),
    .d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_y_d0),
    .q0(fragment_y_q0)
);

rendering_fragment_x_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
fragment_z_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fragment_z_address0),
    .ce0(fragment_z_ce0),
    .we0(fragment_z_we0),
    .d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_z_d0),
    .q0(fragment_z_q0)
);

rendering_fragment_color_RAM_AUTO_1R1W #(
    .DataWidth( 6 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
fragment_color_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fragment_color_address0),
    .ce0(fragment_color_ce0),
    .we0(fragment_color_we0),
    .d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_color_d0),
    .q0(fragment_color_q0)
);

rendering_fragment_x_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
pixels_x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pixels_x_address0),
    .ce0(pixels_x_ce0),
    .we0(pixels_x_we0),
    .d0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_d0),
    .q0(pixels_x_q0)
);

rendering_fragment_x_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
pixels_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pixels_y_address0),
    .ce0(pixels_y_ce0),
    .we0(pixels_y_we0),
    .d0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_d0),
    .q0(pixels_y_q0)
);

rendering_fragment_color_RAM_AUTO_1R1W #(
    .DataWidth( 6 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
pixels_color_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pixels_color_address0),
    .ce0(pixels_color_ce0),
    .we0(pixels_color_we0),
    .d0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_d0),
    .q0(pixels_color_q0)
);

rendering_rendering_Pipeline_RAST2 grp_rendering_Pipeline_RAST2_fu_178(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rendering_Pipeline_RAST2_fu_178_ap_start),
    .ap_done(grp_rendering_Pipeline_RAST2_fu_178_ap_done),
    .ap_idle(grp_rendering_Pipeline_RAST2_fu_178_ap_idle),
    .ap_ready(grp_rendering_Pipeline_RAST2_fu_178_ap_ready),
    .max_index_0(trunc_ln144_reg_1218),
    .fragment_x_address0(grp_rendering_Pipeline_RAST2_fu_178_fragment_x_address0),
    .fragment_x_ce0(grp_rendering_Pipeline_RAST2_fu_178_fragment_x_ce0),
    .fragment_x_we0(grp_rendering_Pipeline_RAST2_fu_178_fragment_x_we0),
    .fragment_x_d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_x_d0),
    .fragment_y_address0(grp_rendering_Pipeline_RAST2_fu_178_fragment_y_address0),
    .fragment_y_ce0(grp_rendering_Pipeline_RAST2_fu_178_fragment_y_ce0),
    .fragment_y_we0(grp_rendering_Pipeline_RAST2_fu_178_fragment_y_we0),
    .fragment_y_d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_y_d0),
    .fragment_z_address0(grp_rendering_Pipeline_RAST2_fu_178_fragment_z_address0),
    .fragment_z_ce0(grp_rendering_Pipeline_RAST2_fu_178_fragment_z_ce0),
    .fragment_z_we0(grp_rendering_Pipeline_RAST2_fu_178_fragment_z_we0),
    .fragment_z_d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_z_d0),
    .triangle_2ds_z(triangle_2ds_z_reg_1028),
    .fragment_color_address0(grp_rendering_Pipeline_RAST2_fu_178_fragment_color_address0),
    .fragment_color_ce0(grp_rendering_Pipeline_RAST2_fu_178_fragment_color_ce0),
    .fragment_color_we0(grp_rendering_Pipeline_RAST2_fu_178_fragment_color_we0),
    .fragment_color_d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_color_d0),
    .zext_ln174(max_min_4_reg_1207),
    .max_min_0(max_min_0_reg_1223),
    .max_min_2(max_min_2_reg_1201),
    .zext_ln22_1(triangle_2d_x0_reg_865),
    .sext_ln22_1(sub_ln22_1_reg_939),
    .zext_ln22_3(triangle_2d_y0_reg_872),
    .sext_ln23_1(sub_ln23_1_reg_950),
    .zext_ln23_1(triangle_2d_x1_reg_879),
    .sub22_i_i_cast(sub22_i_i_reg_956),
    .zext_ln22_2(triangle_2d_y1_reg_886),
    .sub31_i_i_cast(sub31_i_i_reg_961),
    .zext_ln22(triangle_2d_x2_reg_893),
    .sub42_i_i_cast(sub42_i_i_reg_966),
    .zext_ln23(triangle_2d_y2_reg_906),
    .sext_ln146(sub52_i_i_reg_971),
    .i_1_out(grp_rendering_Pipeline_RAST2_fu_178_i_1_out),
    .i_1_out_ap_vld(grp_rendering_Pipeline_RAST2_fu_178_i_1_out_ap_vld)
);

rendering_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start),
    .ap_done(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_done),
    .ap_idle(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_idle),
    .ap_ready(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_ready),
    .z_buffer_address0(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_address0),
    .z_buffer_ce0(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_ce0),
    .z_buffer_we0(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_we0),
    .z_buffer_d0(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_d0)
);

rendering_rendering_Pipeline_ZCULLING grp_rendering_Pipeline_ZCULLING_fu_210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rendering_Pipeline_ZCULLING_fu_210_ap_start),
    .ap_done(grp_rendering_Pipeline_ZCULLING_fu_210_ap_done),
    .ap_idle(grp_rendering_Pipeline_ZCULLING_fu_210_ap_idle),
    .ap_ready(grp_rendering_Pipeline_ZCULLING_fu_210_ap_ready),
    .size_fragment(size_fragment_reg_166),
    .fragment_z_address0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_address0),
    .fragment_z_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_ce0),
    .fragment_z_q0(fragment_z_q0),
    .fragment_y_address0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_address0),
    .fragment_y_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_ce0),
    .fragment_y_q0(fragment_y_q0),
    .fragment_x_address0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_address0),
    .fragment_x_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_ce0),
    .fragment_x_q0(fragment_x_q0),
    .pixels_x_address0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_address0),
    .pixels_x_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_ce0),
    .pixels_x_we0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_we0),
    .pixels_x_d0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_d0),
    .pixels_y_address0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_address0),
    .pixels_y_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_ce0),
    .pixels_y_we0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_we0),
    .pixels_y_d0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_d0),
    .fragment_color_address0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_address0),
    .fragment_color_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_ce0),
    .fragment_color_q0(fragment_color_q0),
    .pixels_color_address0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_address0),
    .pixels_color_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_ce0),
    .pixels_color_we0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_we0),
    .pixels_color_d0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_d0),
    .pixel_cntr_out(grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out),
    .pixel_cntr_out_ap_vld(grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out_ap_vld),
    .z_buffer_address0(grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_address0),
    .z_buffer_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_ce0),
    .z_buffer_we0(grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_we0),
    .z_buffer_d0(grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_d0),
    .z_buffer_q0(z_buffer_q0)
);

rendering_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start),
    .ap_done(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_done),
    .ap_idle(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_idle),
    .ap_ready(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_ready),
    .output_r_address0(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_address0),
    .output_r_ce0(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_ce0),
    .output_r_we0(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_we0),
    .output_r_d0(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_d0)
);

rendering_rendering_Pipeline_COLORING_FB grp_rendering_Pipeline_COLORING_FB_fu_232(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start),
    .ap_done(grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done),
    .ap_idle(grp_rendering_Pipeline_COLORING_FB_fu_232_ap_idle),
    .ap_ready(grp_rendering_Pipeline_COLORING_FB_fu_232_ap_ready),
    .pixel_cntr_reload(grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out),
    .pixels_color_address0(grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_address0),
    .pixels_color_ce0(grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_ce0),
    .pixels_color_q0(pixels_color_q0),
    .pixels_x_address0(grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_address0),
    .pixels_x_ce0(grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_ce0),
    .pixels_x_q0(pixels_x_q0),
    .pixels_y_address0(grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_address0),
    .pixels_y_ce0(grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_ce0),
    .pixels_y_q0(pixels_y_q0),
    .output_r_address0(grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_address0),
    .output_r_ce0(grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_ce0),
    .output_r_we0(grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_we0),
    .output_r_d0(grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_d0)
);

rendering_mul_8ns_10ns_17_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_3_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_330_p0),
    .din1(grp_fu_330_p1),
    .ce(1'b1),
    .dout(grp_fu_330_p2)
);

rendering_mul_8ns_10ns_17_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_3_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_340_p0),
    .din1(grp_fu_340_p1),
    .ce(1'b1),
    .dout(grp_fu_340_p2)
);

rendering_mul_8ns_10ns_17_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_3_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_350_p0),
    .din1(grp_fu_350_p1),
    .ce(1'b1),
    .dout(grp_fu_350_p2)
);

rendering_mul_9s_9s_18_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_3_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln22_1_reg_939),
    .din1(sub_ln22_reg_934),
    .ce(1'b1),
    .dout(grp_fu_439_p2)
);

rendering_mul_9s_9s_18_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_3_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln23_1_reg_950),
    .din1(sub_ln23_reg_945),
    .ce(1'b1),
    .dout(grp_fu_451_p2)
);

rendering_mul_9s_9s_18_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_3_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln154_reg_1150),
    .din1(sub_ln157_reg_1160),
    .ce(1'b1),
    .dout(grp_fu_707_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln197_reg_1238 == 1'd1) & (1'b1 == ap_NS_fsm_state19) & (1'b1 == ap_CS_fsm_state18))) begin
            grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg <= 1'b1;
        end else if ((grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_ready == 1'b1)) begin
            grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg <= 1'b1;
        end else if ((grp_rendering_Pipeline_COLORING_FB_fu_232_ap_ready == 1'b1)) begin
            grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg <= 1'b1;
        end else if ((grp_rendering_Pipeline_RAST2_fu_178_ap_ready == 1'b1)) begin
            grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln197_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
            grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_ready == 1'b1)) begin
            grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg <= 1'b1;
        end else if ((grp_rendering_Pipeline_ZCULLING_fu_210_ap_ready == 1'b1)) begin
            grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        counter_fu_98 <= 31'd0;
    end else if (((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20))) begin
        counter_fu_98 <= add_ln264_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln174_fu_786_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        size_fragment_reg_166 <= 32'd0;
    end else if (((1'd1 == and_ln174_reg_1234) & (1'b1 == ap_CS_fsm_state15))) begin
        size_fragment_reg_166 <= grp_rendering_Pipeline_RAST2_fu_178_i_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln114_reg_1011 <= add_ln114_fu_493_p2;
        mul_ln22_reg_1016 <= grp_fu_439_p2;
        mul_ln23_reg_1022 <= grp_fu_451_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln264_reg_1196 <= add_ln264_fu_734_p2;
        icmp_ln174_reg_1229 <= icmp_ln174_fu_780_p2;
        max_index_0_reg_1213 <= max_index_0_fu_764_p3;
        max_min_0_reg_1223 <= max_min_0_fu_774_p3;
        max_min_2_reg_1201 <= max_min_2_fu_752_p3;
        max_min_4_reg_1207 <= max_min_4_fu_758_p3;
        trunc_ln144_reg_1218 <= trunc_ln144_fu_770_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        and_ln174_reg_1234 <= and_ln174_fu_786_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        icmp_ln144_reg_1033 <= icmp_ln144_fu_511_p2;
        select_ln146_2_reg_1058 <= select_ln146_2_fu_529_p3;
        select_ln146_reg_1048 <= select_ln146_fu_523_p3;
        tmp_3_reg_1042 <= cw_fu_507_p2[32'd17];
        triangle_2ds_z_reg_1028 <= triangle_2ds_z_fu_502_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        icmp_ln197_reg_1238 <= icmp_ln197_fu_794_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln62_1_reg_1110 <= icmp_ln62_1_fu_585_p2;
        icmp_ln62_reg_1080 <= icmp_ln62_fu_545_p2;
        icmp_ln64_1_reg_1120 <= icmp_ln64_1_fu_600_p2;
        icmp_ln64_reg_1090 <= icmp_ln64_fu_560_p2;
        icmp_ln81_1_reg_1125 <= icmp_ln81_1_fu_605_p2;
        icmp_ln81_reg_1095 <= icmp_ln81_fu_565_p2;
        icmp_ln83_1_reg_1135 <= icmp_ln83_1_fu_620_p2;
        icmp_ln83_reg_1105 <= icmp_ln83_fu_580_p2;
        select_ln146_1_reg_1068 <= select_ln146_1_fu_535_p3;
        select_ln146_3_reg_1074 <= select_ln146_3_fu_540_p3;
        select_ln71_1_reg_1115 <= select_ln71_1_fu_594_p3;
        select_ln71_reg_1085 <= select_ln71_fu_554_p3;
        select_ln90_1_reg_1130 <= select_ln90_1_fu_614_p3;
        select_ln90_reg_1100 <= select_ln90_fu_574_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20))) begin
        max_index_0_021_fu_114 <= max_index_0_reg_1213;
        max_min_0_016_fu_102 <= max_min_0_reg_1223;
        max_min_2_018_fu_106 <= max_min_2_reg_1201;
        max_min_4_020_fu_110 <= max_min_4_reg_1207;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        select_ln62_1_reg_1145 <= select_ln62_1_fu_652_p3;
        select_ln62_reg_1140 <= select_ln62_fu_630_p3;
        sub_ln154_reg_1150 <= sub_ln154_fu_677_p2;
        sub_ln157_reg_1160 <= sub_ln157_fu_695_p2;
        trunc_ln154_reg_1155 <= trunc_ln154_fu_683_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sext_ln264_reg_1180 <= sext_ln264_fu_713_p1;
        xor_ln144_reg_1185 <= xor_ln144_fu_717_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub22_i_i_reg_956 <= sub22_i_i_fu_404_p2;
        sub31_i_i_reg_961 <= sub31_i_i_fu_410_p2;
        sub42_i_i_reg_966 <= sub42_i_i_fu_416_p2;
        sub52_i_i_reg_971 <= sub52_i_i_fu_422_p2;
        sub_ln22_1_reg_939 <= sub_ln22_1_fu_378_p2;
        sub_ln22_reg_934 <= sub_ln22_fu_364_p2;
        sub_ln23_1_reg_950 <= sub_ln23_1_fu_398_p2;
        sub_ln23_reg_945 <= sub_ln23_fu_388_p2;
        triangle_2d_x0_reg_865 <= triangle_2d_x0_fu_242_p1;
        triangle_2d_x1_reg_879 <= {{triangle_3ds[31:24]}};
        triangle_2d_x2_reg_893 <= {{triangle_3ds[55:48]}};
        triangle_2d_y0_reg_872 <= {{triangle_3ds[15:8]}};
        triangle_2d_y1_reg_886 <= {{triangle_3ds[39:32]}};
        triangle_2d_y2_reg_906 <= {{triangle_3ds[63:56]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_1_reg_1001 <= {{grp_fu_340_p2[16:10]}};
        tmp_2_reg_1006 <= {{grp_fu_350_p2[16:10]}};
        tmp_reg_996 <= {{grp_fu_330_p2[16:10]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_rendering_Pipeline_RAST2_fu_178_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state16_on_subcall_done)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_rendering_Pipeline_ZCULLING_fu_210_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state20_on_subcall_done)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln264_fu_729_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln264_fu_729_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        fragment_color_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fragment_color_address0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_color_address0;
    end else begin
        fragment_color_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        fragment_color_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fragment_color_ce0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_color_ce0;
    end else begin
        fragment_color_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        fragment_color_we0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_color_we0;
    end else begin
        fragment_color_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        fragment_x_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fragment_x_address0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_x_address0;
    end else begin
        fragment_x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        fragment_x_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fragment_x_ce0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_x_ce0;
    end else begin
        fragment_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        fragment_x_we0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_x_we0;
    end else begin
        fragment_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        fragment_y_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fragment_y_address0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_y_address0;
    end else begin
        fragment_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        fragment_y_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fragment_y_ce0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_y_ce0;
    end else begin
        fragment_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        fragment_y_we0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_y_we0;
    end else begin
        fragment_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        fragment_z_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fragment_z_address0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_z_address0;
    end else begin
        fragment_z_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        fragment_z_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fragment_z_ce0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_z_ce0;
    end else begin
        fragment_z_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        fragment_z_we0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_z_we0;
    end else begin
        fragment_z_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        output_r_address0 = grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_address0;
    end else if (((icmp_ln197_reg_1238 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        output_r_address0 = grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_address0;
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        output_r_ce0 = grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_ce0;
    end else if (((icmp_ln197_reg_1238 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        output_r_ce0 = grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_ce0;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        output_r_d0 = grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_d0;
    end else if (((icmp_ln197_reg_1238 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        output_r_d0 = grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_d0;
    end else begin
        output_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        output_r_we0 = grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_we0;
    end else if (((icmp_ln197_reg_1238 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        output_r_we0 = grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_we0;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        pixels_color_address0 = grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pixels_color_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_address0;
    end else begin
        pixels_color_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        pixels_color_ce0 = grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pixels_color_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_ce0;
    end else begin
        pixels_color_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        pixels_color_we0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_we0;
    end else begin
        pixels_color_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        pixels_x_address0 = grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pixels_x_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_address0;
    end else begin
        pixels_x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        pixels_x_ce0 = grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pixels_x_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_ce0;
    end else begin
        pixels_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        pixels_x_we0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_we0;
    end else begin
        pixels_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        pixels_y_address0 = grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pixels_y_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_address0;
    end else begin
        pixels_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        pixels_y_ce0 = grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pixels_y_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_ce0;
    end else begin
        pixels_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        pixels_y_we0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_we0;
    end else begin
        pixels_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        z_buffer_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_address0;
    end else if (((icmp_ln197_reg_1238 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        z_buffer_address0 = grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_address0;
    end else begin
        z_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        z_buffer_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_ce0;
    end else if (((icmp_ln197_reg_1238 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        z_buffer_ce0 = grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_ce0;
    end else begin
        z_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        z_buffer_d0 = grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_d0;
    end else if (((icmp_ln197_reg_1238 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        z_buffer_d0 = grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_d0;
    end else begin
        z_buffer_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        z_buffer_we0 = grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_we0;
    end else if (((icmp_ln197_reg_1238 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        z_buffer_we0 = grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_we0;
    end else begin
        z_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln264_fu_729_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'd0 == and_ln174_fu_786_p2) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_rendering_Pipeline_RAST2_fu_178_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_rendering_Pipeline_ZCULLING_fu_210_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_fu_493_p2 = (zext_ln114_1_fu_487_p1 + zext_ln114_5_fu_490_p1);

assign add_ln264_fu_734_p2 = (counter_fu_98 + 31'd1);

assign and_ln174_fu_786_p2 = (xor_ln144_reg_1185 & icmp_ln174_reg_1229);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_NS_fsm_state19 = ap_NS_fsm[32'd18];

always @ (*) begin
    ap_block_state16_on_subcall_done = ((grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_done == 1'b0) & (icmp_ln197_reg_1238 == 1'd1));
end

always @ (*) begin
    ap_block_state20_on_subcall_done = ((grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_done == 1'b0) & (icmp_ln197_reg_1238 == 1'd1));
end

assign cw_fu_507_p2 = (mul_ln22_reg_1016 - mul_ln23_reg_1022);

assign grp_fu_330_p0 = grp_fu_330_p00;

assign grp_fu_330_p00 = triangle_3d_z0_fu_256_p4;

assign grp_fu_330_p1 = 17'd342;

assign grp_fu_340_p0 = grp_fu_340_p00;

assign grp_fu_340_p00 = triangle_3d_z1_fu_286_p4;

assign grp_fu_340_p1 = 17'd342;

assign grp_fu_350_p0 = grp_fu_350_p00;

assign grp_fu_350_p00 = triangle_3d_z2_fu_316_p4;

assign grp_fu_350_p1 = 17'd342;

assign grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start = grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg;

assign grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start = grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg;

assign grp_rendering_Pipeline_RAST2_fu_178_ap_start = grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg;

assign grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start = grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg;

assign grp_rendering_Pipeline_ZCULLING_fu_210_ap_start = grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg;

assign icmp_ln144_fu_511_p2 = ((mul_ln22_reg_1016 == mul_ln23_reg_1022) ? 1'b1 : 1'b0);

assign icmp_ln174_fu_780_p2 = (($signed(max_index_0_fu_764_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_794_p2 = ((counter_fu_98 == 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln264_fu_729_p2 = (($signed(zext_ln264_fu_725_p1) < $signed(num_3d_tri)) ? 1'b1 : 1'b0);

assign icmp_ln62_1_fu_585_p2 = ((select_ln146_1_fu_535_p3 < select_ln146_reg_1048) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_545_p2 = ((select_ln146_3_fu_540_p3 < select_ln146_2_reg_1058) ? 1'b1 : 1'b0);

assign icmp_ln64_1_fu_600_p2 = ((select_ln146_1_fu_535_p3 < triangle_2d_y2_reg_906) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_560_p2 = ((select_ln146_3_fu_540_p3 < triangle_2d_x2_reg_893) ? 1'b1 : 1'b0);

assign icmp_ln71_1_fu_590_p2 = ((select_ln146_reg_1048 < triangle_2d_y2_reg_906) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_550_p2 = ((select_ln146_2_reg_1058 < triangle_2d_x2_reg_893) ? 1'b1 : 1'b0);

assign icmp_ln81_1_fu_605_p2 = ((select_ln146_1_fu_535_p3 > select_ln146_reg_1048) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_565_p2 = ((select_ln146_3_fu_540_p3 > select_ln146_2_reg_1058) ? 1'b1 : 1'b0);

assign icmp_ln83_1_fu_620_p2 = ((select_ln146_1_fu_535_p3 > triangle_2d_y2_reg_906) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_580_p2 = ((select_ln146_3_fu_540_p3 > triangle_2d_x2_reg_893) ? 1'b1 : 1'b0);

assign icmp_ln90_1_fu_610_p2 = ((select_ln146_reg_1048 > triangle_2d_y2_reg_906) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_570_p2 = ((select_ln146_2_reg_1058 > triangle_2d_x2_reg_893) ? 1'b1 : 1'b0);

assign max_index_0_fu_764_p3 = ((icmp_ln144_reg_1033[0:0] == 1'b1) ? max_index_0_021_fu_114 : sext_ln264_reg_1180);

assign max_min_0_fu_774_p3 = ((icmp_ln144_reg_1033[0:0] == 1'b1) ? max_min_0_016_fu_102 : select_ln62_reg_1140);

assign max_min_2_fu_752_p3 = ((icmp_ln144_reg_1033[0:0] == 1'b1) ? max_min_2_018_fu_106 : select_ln62_1_reg_1145);

assign max_min_4_fu_758_p3 = ((icmp_ln144_reg_1033[0:0] == 1'b1) ? max_min_4_020_fu_110 : trunc_ln154_reg_1155);

assign select_ln146_1_fu_535_p3 = ((tmp_3_reg_1042[0:0] == 1'b1) ? triangle_2d_y1_reg_886 : triangle_2d_y0_reg_872);

assign select_ln146_2_fu_529_p3 = ((tmp_3_fu_515_p3[0:0] == 1'b1) ? triangle_2d_x0_reg_865 : triangle_2d_x1_reg_879);

assign select_ln146_3_fu_540_p3 = ((tmp_3_reg_1042[0:0] == 1'b1) ? triangle_2d_x1_reg_879 : triangle_2d_x0_reg_865);

assign select_ln146_fu_523_p3 = ((tmp_3_fu_515_p3[0:0] == 1'b1) ? triangle_2d_y0_reg_872 : triangle_2d_y1_reg_886);

assign select_ln62_1_fu_652_p3 = ((icmp_ln62_1_reg_1110[0:0] == 1'b1) ? select_ln64_1_fu_647_p3 : select_ln71_1_reg_1115);

assign select_ln62_fu_630_p3 = ((icmp_ln62_reg_1080[0:0] == 1'b1) ? select_ln64_fu_625_p3 : select_ln71_reg_1085);

assign select_ln64_1_fu_647_p3 = ((icmp_ln64_1_reg_1120[0:0] == 1'b1) ? select_ln146_1_reg_1068 : triangle_2d_y2_reg_906);

assign select_ln64_fu_625_p3 = ((icmp_ln64_reg_1090[0:0] == 1'b1) ? select_ln146_3_reg_1074 : triangle_2d_x2_reg_893);

assign select_ln71_1_fu_594_p3 = ((icmp_ln71_1_fu_590_p2[0:0] == 1'b1) ? select_ln146_reg_1048 : triangle_2d_y2_reg_906);

assign select_ln71_fu_554_p3 = ((icmp_ln71_fu_550_p2[0:0] == 1'b1) ? select_ln146_2_reg_1058 : triangle_2d_x2_reg_893);

assign select_ln81_1_fu_663_p3 = ((icmp_ln81_1_reg_1125[0:0] == 1'b1) ? select_ln83_1_fu_658_p3 : select_ln90_1_reg_1130);

assign select_ln81_fu_641_p3 = ((icmp_ln81_reg_1095[0:0] == 1'b1) ? select_ln83_fu_636_p3 : select_ln90_reg_1100);

assign select_ln83_1_fu_658_p3 = ((icmp_ln83_1_reg_1135[0:0] == 1'b1) ? select_ln146_1_reg_1068 : triangle_2d_y2_reg_906);

assign select_ln83_fu_636_p3 = ((icmp_ln83_reg_1105[0:0] == 1'b1) ? select_ln146_3_reg_1074 : triangle_2d_x2_reg_893);

assign select_ln90_1_fu_614_p3 = ((icmp_ln90_1_fu_610_p2[0:0] == 1'b1) ? select_ln146_reg_1048 : triangle_2d_y2_reg_906);

assign select_ln90_fu_574_p3 = ((icmp_ln90_fu_570_p2[0:0] == 1'b1) ? select_ln146_2_reg_1058 : triangle_2d_x2_reg_893);

assign sext_ln264_fu_713_p1 = $signed(grp_fu_707_p2);

assign sub22_i_i_fu_404_p2 = (zext_ln23_fu_384_p1 - zext_ln22_2_fu_370_p1);

assign sub31_i_i_fu_410_p2 = (zext_ln22_fu_356_p1 - zext_ln23_1_fu_394_p1);

assign sub42_i_i_fu_416_p2 = (zext_ln22_3_fu_374_p1 - zext_ln23_fu_384_p1);

assign sub52_i_i_fu_422_p2 = (zext_ln22_1_fu_360_p1 - zext_ln22_fu_356_p1);

assign sub_ln154_fu_677_p2 = (zext_ln154_fu_669_p1 - zext_ln154_1_fu_673_p1);

assign sub_ln157_fu_695_p2 = (zext_ln157_fu_687_p1 - zext_ln157_1_fu_691_p1);

assign sub_ln22_1_fu_378_p2 = (zext_ln22_2_fu_370_p1 - zext_ln22_3_fu_374_p1);

assign sub_ln22_fu_364_p2 = (zext_ln22_fu_356_p1 - zext_ln22_1_fu_360_p1);

assign sub_ln23_1_fu_398_p2 = (zext_ln23_1_fu_394_p1 - zext_ln22_1_fu_360_p1);

assign sub_ln23_fu_388_p2 = (zext_ln23_fu_384_p1 - zext_ln22_3_fu_374_p1);

assign tmp_3_fu_515_p3 = cw_fu_507_p2[32'd17];

assign triangle_2d_x0_fu_242_p1 = triangle_3ds[7:0];

assign triangle_2d_x1_fu_266_p4 = {{triangle_3ds[31:24]}};

assign triangle_2d_x2_fu_296_p4 = {{triangle_3ds[55:48]}};

assign triangle_2d_y0_fu_246_p4 = {{triangle_3ds[15:8]}};

assign triangle_2d_y1_fu_276_p4 = {{triangle_3ds[39:32]}};

assign triangle_2d_y2_fu_306_p4 = {{triangle_3ds[63:56]}};

assign triangle_2ds_z_fu_502_p2 = (add_ln114_reg_1011 + zext_ln114_3_fu_499_p1);

assign triangle_3d_z0_fu_256_p4 = {{triangle_3ds[23:16]}};

assign triangle_3d_z1_fu_286_p4 = {{triangle_3ds[47:40]}};

assign triangle_3d_z2_fu_316_p4 = {{triangle_3ds[71:64]}};

assign trunc_ln144_fu_770_p1 = max_index_0_fu_764_p3[30:0];

assign trunc_ln154_fu_683_p1 = sub_ln154_fu_677_p2[7:0];

assign xor_ln144_fu_717_p2 = (icmp_ln144_reg_1033 ^ 1'd1);

assign zext_ln114_1_fu_487_p1 = tmp_reg_996;

assign zext_ln114_3_fu_499_p1 = tmp_1_reg_1001;

assign zext_ln114_5_fu_490_p1 = tmp_2_reg_1006;

assign zext_ln154_1_fu_673_p1 = select_ln62_fu_630_p3;

assign zext_ln154_fu_669_p1 = select_ln81_fu_641_p3;

assign zext_ln157_1_fu_691_p1 = select_ln62_1_fu_652_p3;

assign zext_ln157_fu_687_p1 = select_ln81_1_fu_663_p3;

assign zext_ln22_1_fu_360_p1 = triangle_2d_x0_fu_242_p1;

assign zext_ln22_2_fu_370_p1 = triangle_2d_y1_fu_276_p4;

assign zext_ln22_3_fu_374_p1 = triangle_2d_y0_fu_246_p4;

assign zext_ln22_fu_356_p1 = triangle_2d_x2_fu_296_p4;

assign zext_ln23_1_fu_394_p1 = triangle_2d_x1_fu_266_p4;

assign zext_ln23_fu_384_p1 = triangle_2d_y2_fu_306_p4;

assign zext_ln264_fu_725_p1 = counter_fu_98;

endmodule //rendering
