{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559692288437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559692288438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  4 16:51:28 2019 " "Processing started: Tue Jun  4 16:51:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559692288438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1559692288438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1559692288438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1559692288836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1559692288837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692309860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559692309860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692309862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559692309862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NES_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file NES_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NES_driver " "Found entity 1: NES_driver" {  } { { "NES_driver.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/NES_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692309863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559692309863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Final_Project.sv 1 1 " "Found 1 design units, including 1 entities, in source file Final_Project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692309864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559692309864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/shift_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692309865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559692309865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file Synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692309866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559692309866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_Controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file PS2_Controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/PS2_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692309867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559692309867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NES_Controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file NES_Controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NES_Controller " "Found entity 1: NES_Controller" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/NES_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692309868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559692309868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file PS2_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_test " "Found entity 1: PS2_test" {  } { { "PS2_test.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/PS2_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692309869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559692309869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Count_Block.sv 1 1 " "Found 1 design units, including 1 entities, in source file Count_Block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Count_Block " "Found entity 1: Count_Block" {  } { { "Count_Block.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Count_Block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692309870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559692309870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_test " "Found entity 1: counter_test" {  } { { "counter_test.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/counter_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692309870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559692309870 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "in Final_Project.sv(11) " "Verilog HDL error at Final_Project.sv(11): value cannot be assigned to input \"in\"" {  } { { "Final_Project.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 11 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692309875 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "in Final_Project.sv(12) " "Verilog HDL error at Final_Project.sv(12): value cannot be assigned to input \"in\"" {  } { { "Final_Project.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 12 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692309875 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "in Final_Project.sv(13) " "Verilog HDL error at Final_Project.sv(13): value cannot be assigned to input \"in\"" {  } { { "Final_Project.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 13 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692309876 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "in Final_Project.sv(14) " "Verilog HDL error at Final_Project.sv(14): value cannot be assigned to input \"in\"" {  } { { "Final_Project.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 14 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692309876 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "in Final_Project.sv(15) " "Verilog HDL error at Final_Project.sv(15): value cannot be assigned to input \"in\"" {  } { { "Final_Project.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 15 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692309876 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "in Final_Project.sv(16) " "Verilog HDL error at Final_Project.sv(16): value cannot be assigned to input \"in\"" {  } { { "Final_Project.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 16 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692309876 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "in Final_Project.sv(17) " "Verilog HDL error at Final_Project.sv(17): value cannot be assigned to input \"in\"" {  } { { "Final_Project.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 17 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692309876 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "in Final_Project.sv(18) " "Verilog HDL error at Final_Project.sv(18): value cannot be assigned to input \"in\"" {  } { { "Final_Project.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 18 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692309876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1559692309960 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1559692309963 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 9 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1170 " "Peak virtual memory: 1170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559692309987 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun  4 16:51:49 2019 " "Processing ended: Tue Jun  4 16:51:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559692309987 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559692309987 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559692309987 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1559692309987 ""}
