Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/x_01_reg[12]/TChk153_493 at time 112594 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/x_01_reg[8]/TChk153_493 at time 112594 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/x_01_reg[4]/TChk153_493 at time 112594 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/x_01_reg[10]/TChk150_490 at time 132520 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[10]/TChk153_493 at time 132523 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/x_01_reg[5]/TChk150_490 at time 132532 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[9]/TChk153_493 at time 132535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[11]/TChk153_493 at time 132611 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[3]/TChk150_490 at time 132611 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/x_01_reg[6]/TChk150_490 at time 132634 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/x_01_reg[12]/TChk150_490 at time 152594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/x_01_reg[8]/TChk153_493 at time 152594 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/x_01_reg[4]/TChk150_490 at time 152594 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[1]/TChk153_493 at time 172575 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[12]/TChk153_493 at time 172663 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[8]/TChk150_490 at time 172663 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[11]/TChk150_490 at time 172668 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[7]/TChk150_490 at time 172668 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[8]/TChk150_490 at time 192590 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[0]/TChk153_493 at time 192590 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[7]/TChk150_490 at time 192595 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/x_01_reg[13]/TChk153_493 at time 192609 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[6]/TChk153_493 at time 192632 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[2]/TChk153_493 at time 192632 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[9]/TChk150_490 at time 192635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[5]/TChk150_490 at time 212635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[8]/TChk153_493 at time 212663 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[7]/TChk153_493 at time 212668 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[8]/TChk150_490 at time 232663 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[7]/TChk153_493 at time 232668 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[13]/TChk150_490 at time 252635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/x_01_reg[10]/TChk150_490 at time 272520 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[10]/TChk153_493 at time 272523 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/x_01_reg[13]/TChk150_490 at time 272532 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[9]/TChk153_493 at time 272535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[11]/TChk153_493 at time 272551 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[6]/TChk150_490 at time 272637 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/x_01_reg[8]/TChk150_490 at time 272667 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/x_01_reg[4]/TChk150_490 at time 272667 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/x_01_reg[12]/TChk150_490 at time 272667 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[0]/TChk150_490 at time 292588 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[3]/TChk150_490 at time 292611 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/x_01_reg[7]/TChk153_493 at time 292617 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/x_01_reg[3]/TChk153_493 at time 292617 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/x_01_reg[10]/TChk153_493 at time 312520 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/x_01_reg[6]/TChk153_493 at time 312520 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[10]/TChk150_490 at time 312523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/x_01_reg[9]/TChk153_493 at time 312532 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/x_01_reg[5]/TChk153_493 at time 312532 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[9]/TChk150_490 at time 312535 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/y_01_reg[11]/TChk150_490 at time 312611 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/top/y_01_reg[6]/TChk153_493 at time 312637 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/x_01_reg[12]/TChk150_490 at time 312667 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /top_tb/top/x_01_reg[4]/TChk150_490 at time 312667 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
