	component processador is
		port (
			clk_clk             : in  std_logic                    := 'X'; -- clk
			reset_reset_n       : in  std_logic                    := 'X'; -- reset_n
			ledout_export       : out std_logic_vector(3 downto 0);        -- export
			botaoout_export     : in  std_logic                    := 'X'; -- export
			modooperacao_export : out std_logic_vector(7 downto 0)         -- export
		);
	end component processador;

