

================================================================
== Vitis HLS Report for 'compress'
================================================================
* Date:           Sun Mar 17 18:43:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        compress
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.192 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      261|      261|  0.784 us|  0.784 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 46 [2/2] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [C:/hls_projects/compress/compress.cpp:56]   --->   Operation 46 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [2/2] (1.00ns)   --->   "%flags_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %flags" [C:/hls_projects/compress/compress.cpp:56]   --->   Operation 47 'read' 'flags_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [2/2] (1.00ns)   --->   "%block_len_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %block_len" [C:/hls_projects/compress/compress.cpp:56]   --->   Operation 48 'read' 'block_len_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [2/2] (1.00ns)   --->   "%counter_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %counter" [C:/hls_projects/compress/compress.cpp:56]   --->   Operation 49 'read' 'counter_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [2/2] (1.00ns)   --->   "%block_words_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %block_words" [C:/hls_projects/compress/compress.cpp:56]   --->   Operation 50 'read' 'block_words_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [2/2] (1.00ns)   --->   "%chaining_value_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %chaining_value" [C:/hls_projects/compress/compress.cpp:56]   --->   Operation 51 'read' 'chaining_value_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 52 [1/2] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [C:/hls_projects/compress/compress.cpp:56]   --->   Operation 52 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 53 [1/2] (1.00ns)   --->   "%flags_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %flags" [C:/hls_projects/compress/compress.cpp:56]   --->   Operation 53 'read' 'flags_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 54 [1/2] (1.00ns)   --->   "%block_len_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %block_len" [C:/hls_projects/compress/compress.cpp:56]   --->   Operation 54 'read' 'block_len_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 55 [1/2] (1.00ns)   --->   "%counter_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %counter" [C:/hls_projects/compress/compress.cpp:56]   --->   Operation 55 'read' 'counter_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 56 [1/2] (1.00ns)   --->   "%block_words_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %block_words" [C:/hls_projects/compress/compress.cpp:56]   --->   Operation 56 'read' 'block_words_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 57 [1/2] (1.00ns)   --->   "%chaining_value_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %chaining_value" [C:/hls_projects/compress/compress.cpp:56]   --->   Operation 57 'read' 'chaining_value_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %chaining_value_read, i32 3, i32 63" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 58 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%state_8 = trunc i64 %counter_read" [C:/hls_projects/compress/compress.cpp:89]   --->   Operation 59 'trunc' 'state_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%state_9 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %counter_read, i32 32, i32 63" [C:/hls_projects/compress/compress.cpp:90]   --->   Operation 60 'partselect' 'state_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %block_words_read, i32 3, i32 63" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 61 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %out_r_read, i32 3, i32 63" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 62 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i61 %trunc_ln" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 63 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%data0_addr = getelementptr i64 %data0, i64 %sext_ln77" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 64 'getelementptr' 'data0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [8/8] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data0_addr, i32 4" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i61 %trunc_ln1" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 66 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr i64 %data1, i64 %sext_ln98" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 67 'getelementptr' 'data1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [8/8] (2.19ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data1_addr, i32 8" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 68 'readreq' 'empty_21' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 69 [7/8] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data0_addr, i32 4" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 70 [7/8] (2.19ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data1_addr, i32 8" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 70 'readreq' 'empty_21' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 71 [6/8] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data0_addr, i32 4" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 72 [6/8] (2.19ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data1_addr, i32 8" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 72 'readreq' 'empty_21' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 73 [5/8] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data0_addr, i32 4" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 74 [5/8] (2.19ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data1_addr, i32 8" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 74 'readreq' 'empty_21' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 75 [4/8] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data0_addr, i32 4" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 76 [4/8] (2.19ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data1_addr, i32 8" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 76 'readreq' 'empty_21' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 77 [3/8] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data0_addr, i32 4" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 78 [3/8] (2.19ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data1_addr, i32 8" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 78 'readreq' 'empty_21' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.19>
ST_9 : Operation 79 [2/8] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data0_addr, i32 4" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 80 [2/8] (2.19ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data1_addr, i32 8" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 80 'readreq' 'empty_21' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.19>
ST_10 : Operation 81 [1/8] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data0_addr, i32 4" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 82 [1/8] (2.19ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data1_addr, i32 8" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 82 'readreq' 'empty_21' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.19>
ST_11 : Operation 83 [1/1] (2.19ns)   --->   "%data0_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data0_addr" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 83 'read' 'data0_addr_read' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%state = trunc i64 %data0_addr_read" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 84 'trunc' 'state' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%state_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %data0_addr_read, i32 32, i32 63" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 85 'partselect' 'state_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (2.19ns)   --->   "%data1_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data1_addr" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 86 'read' 'data1_addr_read' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%block = trunc i64 %data1_addr_read" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 87 'trunc' 'block' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%block_16 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %data1_addr_read, i32 32, i32 63" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 88 'partselect' 'block_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i61 %trunc_ln2" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 89 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr i64 %data2, i64 %sext_ln126" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 90 'getelementptr' 'data2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (2.19ns)   --->   "%empty_22 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %data2_addr, i32 8" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 91 'writereq' 'empty_22' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.19>
ST_12 : Operation 92 [1/1] (2.19ns)   --->   "%data0_addr_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data0_addr" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 92 'read' 'data0_addr_read_1' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%state_2 = trunc i64 %data0_addr_read_1" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 93 'trunc' 'state_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%state_3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %data0_addr_read_1, i32 32, i32 63" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 94 'partselect' 'state_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (2.19ns)   --->   "%data1_addr_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data1_addr" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 95 'read' 'data1_addr_read_1' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%block_17 = trunc i64 %data1_addr_read_1" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 96 'trunc' 'block_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%block_18 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %data1_addr_read_1, i32 32, i32 63" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 97 'partselect' 'block_18' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.19>
ST_13 : Operation 98 [1/1] (2.19ns)   --->   "%data0_addr_read_2 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data0_addr" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 98 'read' 'data0_addr_read_2' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%state_4 = trunc i64 %data0_addr_read_2" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 99 'trunc' 'state_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%state_5 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %data0_addr_read_2, i32 32, i32 63" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 100 'partselect' 'state_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (2.19ns)   --->   "%data1_addr_read_2 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data1_addr" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 101 'read' 'data1_addr_read_2' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%block_19 = trunc i64 %data1_addr_read_2" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 102 'trunc' 'block_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%block_20 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %data1_addr_read_2, i32 32, i32 63" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 103 'partselect' 'block_20' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.19>
ST_14 : Operation 104 [1/1] (2.19ns)   --->   "%data0_addr_read_3 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data0_addr" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 104 'read' 'data0_addr_read_3' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%state_6 = trunc i64 %data0_addr_read_3" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 105 'trunc' 'state_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%state_7 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %data0_addr_read_3, i32 32, i32 63" [C:/hls_projects/compress/compress.cpp:77]   --->   Operation 106 'partselect' 'state_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (2.19ns)   --->   "%data1_addr_read_3 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data1_addr" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 107 'read' 'data1_addr_read_3' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%block_21 = trunc i64 %data1_addr_read_3" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 108 'trunc' 'block_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%block_22 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %data1_addr_read_3, i32 32, i32 63" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 109 'partselect' 'block_22' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.19>
ST_15 : Operation 110 [1/1] (2.19ns)   --->   "%data1_addr_read_4 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data1_addr" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 110 'read' 'data1_addr_read_4' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%block_23 = trunc i64 %data1_addr_read_4" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 111 'trunc' 'block_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%block_24 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %data1_addr_read_4, i32 32, i32 63" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 112 'partselect' 'block_24' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.19>
ST_16 : Operation 113 [1/1] (2.19ns)   --->   "%data1_addr_read_5 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data1_addr" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 113 'read' 'data1_addr_read_5' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%block_25 = trunc i64 %data1_addr_read_5" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 114 'trunc' 'block_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%block_26 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %data1_addr_read_5, i32 32, i32 63" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 115 'partselect' 'block_26' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.19>
ST_17 : Operation 116 [1/1] (2.19ns)   --->   "%data1_addr_read_6 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data1_addr" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 116 'read' 'data1_addr_read_6' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%block_27 = trunc i64 %data1_addr_read_6" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 117 'trunc' 'block_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%block_28 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %data1_addr_read_6, i32 32, i32 63" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 118 'partselect' 'block_28' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.19>
ST_18 : Operation 119 [1/1] (2.19ns)   --->   "%data1_addr_read_7 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data1_addr" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 119 'read' 'data1_addr_read_7' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%block_29 = trunc i64 %data1_addr_read_7" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 120 'trunc' 'block_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%block_30 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %data1_addr_read_7, i32 32, i32 63" [C:/hls_projects/compress/compress.cpp:98]   --->   Operation 121 'partselect' 'block_30' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.08>
ST_19 : Operation 122 [2/2] (2.08ns)   --->   "%call_ret = call i512 @round_function, i32 %state, i32 %state_1, i32 %state_2, i32 %state_3, i32 %state_4, i32 %state_5, i32 %state_6, i32 %state_7, i32 1779033703, i32 3144134277, i32 1013904242, i32 2773480762, i32 %state_8, i32 %state_9, i32 %block_len_read, i32 %flags_read, i32 %block, i32 %block_16, i32 %block_17, i32 %block_18, i32 %block_19, i32 %block_20, i32 %block_21, i32 %block_22, i32 %block_23, i32 %block_24, i32 %block_25, i32 %block_26, i32 %block_27, i32 %block_28, i32 %block_29, i32 %block_30" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 122 'call' 'call_ret' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.73>
ST_20 : Operation 123 [1/2] (1.73ns)   --->   "%call_ret = call i512 @round_function, i32 %state, i32 %state_1, i32 %state_2, i32 %state_3, i32 %state_4, i32 %state_5, i32 %state_6, i32 %state_7, i32 1779033703, i32 3144134277, i32 1013904242, i32 2773480762, i32 %state_8, i32 %state_9, i32 %block_len_read, i32 %flags_read, i32 %block, i32 %block_16, i32 %block_17, i32 %block_18, i32 %block_19, i32 %block_20, i32 %block_21, i32 %block_22, i32 %block_23, i32 %block_24, i32 %block_25, i32 %block_26, i32 %block_27, i32 %block_28, i32 %block_29, i32 %block_30" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 123 'call' 'call_ret' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%state_10 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 124 'extractvalue' 'state_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%state_11 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 125 'extractvalue' 'state_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%state_12 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 126 'extractvalue' 'state_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%state_13 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 127 'extractvalue' 'state_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%state_14 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 128 'extractvalue' 'state_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%state_15 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 129 'extractvalue' 'state_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%state_16 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 130 'extractvalue' 'state_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%state_17 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 131 'extractvalue' 'state_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%state_18 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 132 'extractvalue' 'state_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%state_19 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 133 'extractvalue' 'state_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%state_20 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 134 'extractvalue' 'state_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%state_21 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 135 'extractvalue' 'state_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%state_22 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 136 'extractvalue' 'state_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%state_23 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 137 'extractvalue' 'state_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%state_24 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 138 'extractvalue' 'state_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%state_25 = extractvalue i512 %call_ret" [C:/hls_projects/compress/compress.cpp:101]   --->   Operation 139 'extractvalue' 'state_25' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.08>
ST_21 : Operation 140 [2/2] (2.08ns)   --->   "%call_ret2 = call i512 @round_function, i32 %state_10, i32 %state_11, i32 %state_12, i32 %state_13, i32 %state_14, i32 %state_15, i32 %state_16, i32 %state_17, i32 %state_18, i32 %state_19, i32 %state_20, i32 %state_21, i32 %state_22, i32 %state_23, i32 %state_24, i32 %state_25, i32 %block_17, i32 %block_21, i32 %block_18, i32 %block_25, i32 %block_22, i32 %block, i32 %block_19, i32 %block_28, i32 %block_16, i32 %block_26, i32 %block_27, i32 %block_20, i32 %block_24, i32 %block_29, i32 %block_30, i32 %block_23" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 140 'call' 'call_ret2' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.73>
ST_22 : Operation 141 [1/2] (1.73ns)   --->   "%call_ret2 = call i512 @round_function, i32 %state_10, i32 %state_11, i32 %state_12, i32 %state_13, i32 %state_14, i32 %state_15, i32 %state_16, i32 %state_17, i32 %state_18, i32 %state_19, i32 %state_20, i32 %state_21, i32 %state_22, i32 %state_23, i32 %state_24, i32 %state_25, i32 %block_17, i32 %block_21, i32 %block_18, i32 %block_25, i32 %block_22, i32 %block, i32 %block_19, i32 %block_28, i32 %block_16, i32 %block_26, i32 %block_27, i32 %block_20, i32 %block_24, i32 %block_29, i32 %block_30, i32 %block_23" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 141 'call' 'call_ret2' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%state_26 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 142 'extractvalue' 'state_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%state_27 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 143 'extractvalue' 'state_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%state_28 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 144 'extractvalue' 'state_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%state_29 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 145 'extractvalue' 'state_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%state_30 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 146 'extractvalue' 'state_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%state_31 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 147 'extractvalue' 'state_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%state_32 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 148 'extractvalue' 'state_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%state_33 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 149 'extractvalue' 'state_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%state_34 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 150 'extractvalue' 'state_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%state_35 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 151 'extractvalue' 'state_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%state_36 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 152 'extractvalue' 'state_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%state_37 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 153 'extractvalue' 'state_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%state_38 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 154 'extractvalue' 'state_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%state_39 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 155 'extractvalue' 'state_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%state_40 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 156 'extractvalue' 'state_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%state_41 = extractvalue i512 %call_ret2" [C:/hls_projects/compress/compress.cpp:103]   --->   Operation 157 'extractvalue' 'state_41' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 2.08>
ST_23 : Operation 158 [2/2] (2.08ns)   --->   "%call_ret4 = call i512 @round_function, i32 %state_26, i32 %state_27, i32 %state_28, i32 %state_29, i32 %state_30, i32 %state_31, i32 %state_32, i32 %state_33, i32 %state_34, i32 %state_35, i32 %state_36, i32 %state_37, i32 %state_38, i32 %state_39, i32 %state_40, i32 %state_41, i32 %block_18, i32 %block_19, i32 %block_25, i32 %block_27, i32 %block_28, i32 %block_17, i32 %block_22, i32 %block_29, i32 %block_21, i32 %block_20, i32 %block_24, i32 %block, i32 %block_26, i32 %block_30, i32 %block_23, i32 %block_16" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 158 'call' 'call_ret4' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.73>
ST_24 : Operation 159 [1/2] (1.73ns)   --->   "%call_ret4 = call i512 @round_function, i32 %state_26, i32 %state_27, i32 %state_28, i32 %state_29, i32 %state_30, i32 %state_31, i32 %state_32, i32 %state_33, i32 %state_34, i32 %state_35, i32 %state_36, i32 %state_37, i32 %state_38, i32 %state_39, i32 %state_40, i32 %state_41, i32 %block_18, i32 %block_19, i32 %block_25, i32 %block_27, i32 %block_28, i32 %block_17, i32 %block_22, i32 %block_29, i32 %block_21, i32 %block_20, i32 %block_24, i32 %block, i32 %block_26, i32 %block_30, i32 %block_23, i32 %block_16" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 159 'call' 'call_ret4' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%state_42 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 160 'extractvalue' 'state_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%state_43 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 161 'extractvalue' 'state_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%state_44 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 162 'extractvalue' 'state_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%state_45 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 163 'extractvalue' 'state_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%state_46 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 164 'extractvalue' 'state_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%state_47 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 165 'extractvalue' 'state_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%state_48 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 166 'extractvalue' 'state_48' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%state_49 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 167 'extractvalue' 'state_49' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%state_50 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 168 'extractvalue' 'state_50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%state_51 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 169 'extractvalue' 'state_51' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%state_52 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 170 'extractvalue' 'state_52' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%state_53 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 171 'extractvalue' 'state_53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%state_54 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 172 'extractvalue' 'state_54' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%state_55 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 173 'extractvalue' 'state_55' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%state_56 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 174 'extractvalue' 'state_56' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%state_57 = extractvalue i512 %call_ret4" [C:/hls_projects/compress/compress.cpp:105]   --->   Operation 175 'extractvalue' 'state_57' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.08>
ST_25 : Operation 176 [2/2] (2.08ns)   --->   "%call_ret6 = call i512 @round_function, i32 %state_42, i32 %state_43, i32 %state_44, i32 %state_45, i32 %state_46, i32 %state_47, i32 %state_48, i32 %state_49, i32 %state_50, i32 %state_51, i32 %state_52, i32 %state_53, i32 %state_54, i32 %state_55, i32 %state_56, i32 %state_57, i32 %block_25, i32 %block_22, i32 %block_27, i32 %block_24, i32 %block_29, i32 %block_18, i32 %block_28, i32 %block_30, i32 %block_19, i32 %block, i32 %block_26, i32 %block_17, i32 %block_20, i32 %block_23, i32 %block_16, i32 %block_21" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 176 'call' 'call_ret6' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 1.73>
ST_26 : Operation 177 [1/2] (1.73ns)   --->   "%call_ret6 = call i512 @round_function, i32 %state_42, i32 %state_43, i32 %state_44, i32 %state_45, i32 %state_46, i32 %state_47, i32 %state_48, i32 %state_49, i32 %state_50, i32 %state_51, i32 %state_52, i32 %state_53, i32 %state_54, i32 %state_55, i32 %state_56, i32 %state_57, i32 %block_25, i32 %block_22, i32 %block_27, i32 %block_24, i32 %block_29, i32 %block_18, i32 %block_28, i32 %block_30, i32 %block_19, i32 %block, i32 %block_26, i32 %block_17, i32 %block_20, i32 %block_23, i32 %block_16, i32 %block_21" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 177 'call' 'call_ret6' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "%state_58 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 178 'extractvalue' 'state_58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%state_59 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 179 'extractvalue' 'state_59' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%state_60 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 180 'extractvalue' 'state_60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (0.00ns)   --->   "%state_61 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 181 'extractvalue' 'state_61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%state_62 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 182 'extractvalue' 'state_62' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 183 [1/1] (0.00ns)   --->   "%state_63 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 183 'extractvalue' 'state_63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%state_64 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 184 'extractvalue' 'state_64' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%state_65 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 185 'extractvalue' 'state_65' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%state_66 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 186 'extractvalue' 'state_66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%state_67 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 187 'extractvalue' 'state_67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%state_68 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 188 'extractvalue' 'state_68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%state_69 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 189 'extractvalue' 'state_69' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%state_70 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 190 'extractvalue' 'state_70' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%state_71 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 191 'extractvalue' 'state_71' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%state_72 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 192 'extractvalue' 'state_72' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 193 [1/1] (0.00ns)   --->   "%state_73 = extractvalue i512 %call_ret6" [C:/hls_projects/compress/compress.cpp:107]   --->   Operation 193 'extractvalue' 'state_73' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 2.08>
ST_27 : Operation 194 [2/2] (2.08ns)   --->   "%call_ret8 = call i512 @round_function, i32 %state_58, i32 %state_59, i32 %state_60, i32 %state_61, i32 %state_62, i32 %state_63, i32 %state_64, i32 %state_65, i32 %state_66, i32 %state_67, i32 %state_68, i32 %state_69, i32 %state_70, i32 %state_71, i32 %state_72, i32 %state_73, i32 %block_27, i32 %block_28, i32 %block_24, i32 %block_26, i32 %block_30, i32 %block_25, i32 %block_29, i32 %block_23, i32 %block_22, i32 %block_17, i32 %block_20, i32 %block_18, i32 %block, i32 %block_16, i32 %block_21, i32 %block_19" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 194 'call' 'call_ret8' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.73>
ST_28 : Operation 195 [1/2] (1.73ns)   --->   "%call_ret8 = call i512 @round_function, i32 %state_58, i32 %state_59, i32 %state_60, i32 %state_61, i32 %state_62, i32 %state_63, i32 %state_64, i32 %state_65, i32 %state_66, i32 %state_67, i32 %state_68, i32 %state_69, i32 %state_70, i32 %state_71, i32 %state_72, i32 %state_73, i32 %block_27, i32 %block_28, i32 %block_24, i32 %block_26, i32 %block_30, i32 %block_25, i32 %block_29, i32 %block_23, i32 %block_22, i32 %block_17, i32 %block_20, i32 %block_18, i32 %block, i32 %block_16, i32 %block_21, i32 %block_19" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 195 'call' 'call_ret8' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 196 [1/1] (0.00ns)   --->   "%state_74 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 196 'extractvalue' 'state_74' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "%state_75 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 197 'extractvalue' 'state_75' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%state_76 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 198 'extractvalue' 'state_76' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 199 [1/1] (0.00ns)   --->   "%state_77 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 199 'extractvalue' 'state_77' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 200 [1/1] (0.00ns)   --->   "%state_78 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 200 'extractvalue' 'state_78' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 201 [1/1] (0.00ns)   --->   "%state_79 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 201 'extractvalue' 'state_79' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%state_80 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 202 'extractvalue' 'state_80' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "%state_81 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 203 'extractvalue' 'state_81' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 204 [1/1] (0.00ns)   --->   "%state_82 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 204 'extractvalue' 'state_82' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%state_83 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 205 'extractvalue' 'state_83' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "%state_84 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 206 'extractvalue' 'state_84' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%state_85 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 207 'extractvalue' 'state_85' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%state_86 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 208 'extractvalue' 'state_86' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%state_87 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 209 'extractvalue' 'state_87' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%state_88 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 210 'extractvalue' 'state_88' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%state_89 = extractvalue i512 %call_ret8" [C:/hls_projects/compress/compress.cpp:109]   --->   Operation 211 'extractvalue' 'state_89' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 2.08>
ST_29 : Operation 212 [2/2] (2.08ns)   --->   "%call_ret1 = call i512 @round_function, i32 %state_74, i32 %state_75, i32 %state_76, i32 %state_77, i32 %state_78, i32 %state_79, i32 %state_80, i32 %state_81, i32 %state_82, i32 %state_83, i32 %state_84, i32 %state_85, i32 %state_86, i32 %state_87, i32 %state_88, i32 %state_89, i32 %block_24, i32 %block_29, i32 %block_26, i32 %block_20, i32 %block_23, i32 %block_27, i32 %block_30, i32 %block_16, i32 %block_28, i32 %block_18, i32 %block, i32 %block_25, i32 %block_17, i32 %block_21, i32 %block_19, i32 %block_22" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 212 'call' 'call_ret1' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.73>
ST_30 : Operation 213 [1/2] (1.73ns)   --->   "%call_ret1 = call i512 @round_function, i32 %state_74, i32 %state_75, i32 %state_76, i32 %state_77, i32 %state_78, i32 %state_79, i32 %state_80, i32 %state_81, i32 %state_82, i32 %state_83, i32 %state_84, i32 %state_85, i32 %state_86, i32 %state_87, i32 %state_88, i32 %state_89, i32 %block_24, i32 %block_29, i32 %block_26, i32 %block_20, i32 %block_23, i32 %block_27, i32 %block_30, i32 %block_16, i32 %block_28, i32 %block_18, i32 %block, i32 %block_25, i32 %block_17, i32 %block_21, i32 %block_19, i32 %block_22" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 213 'call' 'call_ret1' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 214 [1/1] (0.00ns)   --->   "%state_90 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 214 'extractvalue' 'state_90' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 215 [1/1] (0.00ns)   --->   "%state_91 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 215 'extractvalue' 'state_91' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 216 [1/1] (0.00ns)   --->   "%state_92 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 216 'extractvalue' 'state_92' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 217 [1/1] (0.00ns)   --->   "%state_93 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 217 'extractvalue' 'state_93' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 218 [1/1] (0.00ns)   --->   "%state_94 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 218 'extractvalue' 'state_94' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 219 [1/1] (0.00ns)   --->   "%state_95 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 219 'extractvalue' 'state_95' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 220 [1/1] (0.00ns)   --->   "%state_96 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 220 'extractvalue' 'state_96' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 221 [1/1] (0.00ns)   --->   "%state_97 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 221 'extractvalue' 'state_97' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 222 [1/1] (0.00ns)   --->   "%state_98 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 222 'extractvalue' 'state_98' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 223 [1/1] (0.00ns)   --->   "%state_99 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 223 'extractvalue' 'state_99' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 224 [1/1] (0.00ns)   --->   "%state_100 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 224 'extractvalue' 'state_100' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 225 [1/1] (0.00ns)   --->   "%state_101 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 225 'extractvalue' 'state_101' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 226 [1/1] (0.00ns)   --->   "%state_102 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 226 'extractvalue' 'state_102' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 227 [1/1] (0.00ns)   --->   "%state_103 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 227 'extractvalue' 'state_103' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 228 [1/1] (0.00ns)   --->   "%state_104 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 228 'extractvalue' 'state_104' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 229 [1/1] (0.00ns)   --->   "%state_105 = extractvalue i512 %call_ret1" [C:/hls_projects/compress/compress.cpp:111]   --->   Operation 229 'extractvalue' 'state_105' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 2.08>
ST_31 : Operation 230 [2/2] (2.08ns)   --->   "%call_ret3 = call i512 @round_function, i32 %state_90, i32 %state_91, i32 %state_92, i32 %state_93, i32 %state_94, i32 %state_95, i32 %state_96, i32 %state_97, i32 %state_98, i32 %state_99, i32 %state_100, i32 %state_101, i32 %state_102, i32 %state_103, i32 %state_104, i32 %state_105, i32 %block_26, i32 %block_30, i32 %block_20, i32 %block, i32 %block_16, i32 %block_24, i32 %block_23, i32 %block_21, i32 %block_29, i32 %block_25, i32 %block_17, i32 %block_27, i32 %block_18, i32 %block_19, i32 %block_22, i32 %block_28" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 230 'call' 'call_ret3' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 2.08>
ST_32 : Operation 231 [1/2] (1.73ns)   --->   "%call_ret3 = call i512 @round_function, i32 %state_90, i32 %state_91, i32 %state_92, i32 %state_93, i32 %state_94, i32 %state_95, i32 %state_96, i32 %state_97, i32 %state_98, i32 %state_99, i32 %state_100, i32 %state_101, i32 %state_102, i32 %state_103, i32 %state_104, i32 %state_105, i32 %block_26, i32 %block_30, i32 %block_20, i32 %block, i32 %block_16, i32 %block_24, i32 %block_23, i32 %block_21, i32 %block_29, i32 %block_25, i32 %block_17, i32 %block_27, i32 %block_18, i32 %block_19, i32 %block_22, i32 %block_28" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 231 'call' 'call_ret3' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117)   --->   "%state_106 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 232 'extractvalue' 'state_106' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_1)   --->   "%state_107 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 233 'extractvalue' 'state_107' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_2)   --->   "%state_108 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 234 'extractvalue' 'state_108' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_3)   --->   "%state_109 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 235 'extractvalue' 'state_109' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_4)   --->   "%state_110 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 236 'extractvalue' 'state_110' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_5)   --->   "%state_111 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 237 'extractvalue' 'state_111' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_6)   --->   "%state_112 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 238 'extractvalue' 'state_112' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117_7)   --->   "%state_113 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 239 'extractvalue' 'state_113' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 240 [1/1] (0.00ns)   --->   "%state_114 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 240 'extractvalue' 'state_114' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 241 [1/1] (0.00ns)   --->   "%state_115 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 241 'extractvalue' 'state_115' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 242 [1/1] (0.00ns)   --->   "%state_116 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 242 'extractvalue' 'state_116' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 243 [1/1] (0.00ns)   --->   "%state_117 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 243 'extractvalue' 'state_117' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 244 [1/1] (0.00ns)   --->   "%state_118 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 244 'extractvalue' 'state_118' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 245 [1/1] (0.00ns)   --->   "%state_119 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 245 'extractvalue' 'state_119' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 246 [1/1] (0.00ns)   --->   "%state_120 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 246 'extractvalue' 'state_120' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 247 [1/1] (0.00ns)   --->   "%state_121 = extractvalue i512 %call_ret3" [C:/hls_projects/compress/compress.cpp:113]   --->   Operation 247 'extractvalue' 'state_121' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 248 [1/1] (0.35ns)   --->   "%xor_ln118 = xor i32 %state_114, i32 %state" [C:/hls_projects/compress/compress.cpp:118]   --->   Operation 248 'xor' 'xor_ln118' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 249 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln117 = xor i32 %state_106, i32 %state_114" [C:/hls_projects/compress/compress.cpp:117]   --->   Operation 249 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 250 [1/1] (0.35ns)   --->   "%xor_ln118_1 = xor i32 %state_115, i32 %state_1" [C:/hls_projects/compress/compress.cpp:118]   --->   Operation 250 'xor' 'xor_ln118_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 251 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln117_1 = xor i32 %state_107, i32 %state_115" [C:/hls_projects/compress/compress.cpp:117]   --->   Operation 251 'xor' 'xor_ln117_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 252 [1/1] (0.35ns)   --->   "%xor_ln118_2 = xor i32 %state_116, i32 %state_2" [C:/hls_projects/compress/compress.cpp:118]   --->   Operation 252 'xor' 'xor_ln118_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 253 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln117_2 = xor i32 %state_108, i32 %state_116" [C:/hls_projects/compress/compress.cpp:117]   --->   Operation 253 'xor' 'xor_ln117_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 254 [1/1] (0.35ns)   --->   "%xor_ln118_3 = xor i32 %state_117, i32 %state_3" [C:/hls_projects/compress/compress.cpp:118]   --->   Operation 254 'xor' 'xor_ln118_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 255 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln117_3 = xor i32 %state_109, i32 %state_117" [C:/hls_projects/compress/compress.cpp:117]   --->   Operation 255 'xor' 'xor_ln117_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 256 [1/1] (0.35ns)   --->   "%xor_ln118_4 = xor i32 %state_118, i32 %state_4" [C:/hls_projects/compress/compress.cpp:118]   --->   Operation 256 'xor' 'xor_ln118_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 257 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln117_4 = xor i32 %state_110, i32 %state_118" [C:/hls_projects/compress/compress.cpp:117]   --->   Operation 257 'xor' 'xor_ln117_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 258 [1/1] (0.35ns)   --->   "%xor_ln118_5 = xor i32 %state_119, i32 %state_5" [C:/hls_projects/compress/compress.cpp:118]   --->   Operation 258 'xor' 'xor_ln118_5' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 259 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln117_5 = xor i32 %state_111, i32 %state_119" [C:/hls_projects/compress/compress.cpp:117]   --->   Operation 259 'xor' 'xor_ln117_5' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 260 [1/1] (0.35ns)   --->   "%xor_ln118_6 = xor i32 %state_120, i32 %state_6" [C:/hls_projects/compress/compress.cpp:118]   --->   Operation 260 'xor' 'xor_ln118_6' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 261 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln117_6 = xor i32 %state_112, i32 %state_120" [C:/hls_projects/compress/compress.cpp:117]   --->   Operation 261 'xor' 'xor_ln117_6' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 262 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln117_7 = xor i32 %state_113, i32 %state_121" [C:/hls_projects/compress/compress.cpp:117]   --->   Operation 262 'xor' 'xor_ln117_7' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 263 [1/1] (0.35ns)   --->   "%xor_ln118_7 = xor i32 %state_121, i32 %state_7" [C:/hls_projects/compress/compress.cpp:118]   --->   Operation 263 'xor' 'xor_ln118_7' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.19>
ST_33 : Operation 264 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %xor_ln117_1, i32 %xor_ln117" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 264 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 265 [1/1] (2.19ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %data2_addr, i64 %tmp, i8 255" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 265 'write' 'write_ln126' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.19>
ST_34 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %xor_ln117_3, i32 %xor_ln117_2" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 266 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 267 [1/1] (2.19ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %data2_addr, i64 %tmp_s, i8 255" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 267 'write' 'write_ln126' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.19>
ST_35 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %xor_ln117_5, i32 %xor_ln117_4" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 268 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 269 [1/1] (2.19ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %data2_addr, i64 %tmp_23, i8 255" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 269 'write' 'write_ln126' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.19>
ST_36 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %xor_ln117_7, i32 %xor_ln117_6" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 270 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 271 [1/1] (2.19ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %data2_addr, i64 %tmp_24, i8 255" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 271 'write' 'write_ln126' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.19>
ST_37 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %xor_ln118_1, i32 %xor_ln118" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 272 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 273 [1/1] (2.19ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %data2_addr, i64 %tmp_25, i8 255" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 273 'write' 'write_ln126' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.19>
ST_38 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %xor_ln118_3, i32 %xor_ln118_2" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 274 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 275 [1/1] (2.19ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %data2_addr, i64 %tmp_26, i8 255" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 275 'write' 'write_ln126' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.19>
ST_39 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %xor_ln118_5, i32 %xor_ln118_4" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 276 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 277 [1/1] (2.19ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %data2_addr, i64 %tmp_27, i8 255" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 277 'write' 'write_ln126' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.19>
ST_40 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %xor_ln118_7, i32 %xor_ln118_6" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 278 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 279 [1/1] (2.19ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %data2_addr, i64 %tmp_28, i8 255" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 279 'write' 'write_ln126' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.19>
ST_41 : Operation 280 [5/5] (2.19ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %data2_addr" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 280 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.19>
ST_42 : Operation 281 [4/5] (2.19ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %data2_addr" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 281 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.19>
ST_43 : Operation 282 [3/5] (2.19ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %data2_addr" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 282 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.19>
ST_44 : Operation 283 [2/5] (2.19ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %data2_addr" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 283 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.19>
ST_45 : Operation 284 [1/1] (0.00ns)   --->   "%spectopmodule_ln56 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [C:/hls_projects/compress/compress.cpp:56]   --->   Operation 284 'spectopmodule' 'spectopmodule_ln56' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 286 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data0"   --->   Operation 286 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 288 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data1"   --->   Operation 288 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 290 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data2"   --->   Operation 290 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %chaining_value, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 292 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %chaining_value, void @empty_10, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 292 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %block_words, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 294 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %block_words, void @empty_10, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 294 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 295 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %counter"   --->   Operation 295 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 296 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %counter, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 296 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %counter, void @empty_10, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 298 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %block_len"   --->   Operation 298 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_len, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 300 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_len, void @empty_10, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 300 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 301 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %flags"   --->   Operation 301 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 302 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flags, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 302 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flags, void @empty_10, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_10, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 306 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 306 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 307 [1/5] (2.19ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %data2_addr" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 307 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 308 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [C:/hls_projects/compress/compress.cpp:126]   --->   Operation 308 'ret' 'ret_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.003ns, clock uncertainty: 0.811ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('out_r_read', C:/hls_projects/compress/compress.cpp:56) on port 'out_r' (C:/hls_projects/compress/compress.cpp:56) [33]  (1.000 ns)

 <State 2>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('out_r_read', C:/hls_projects/compress/compress.cpp:56) on port 'out_r' (C:/hls_projects/compress/compress.cpp:56) [33]  (1.000 ns)

 <State 3>: 2.192ns
The critical path consists of the following:
	'getelementptr' operation 64 bit ('data0_addr', C:/hls_projects/compress/compress.cpp:77) [41]  (0.000 ns)
	bus request operation ('empty', C:/hls_projects/compress/compress.cpp:77) on port 'data0' (C:/hls_projects/compress/compress.cpp:77) [42]  (2.192 ns)

 <State 4>: 2.192ns
The critical path consists of the following:
	bus request operation ('empty', C:/hls_projects/compress/compress.cpp:77) on port 'data0' (C:/hls_projects/compress/compress.cpp:77) [42]  (2.192 ns)

 <State 5>: 2.192ns
The critical path consists of the following:
	bus request operation ('empty', C:/hls_projects/compress/compress.cpp:77) on port 'data0' (C:/hls_projects/compress/compress.cpp:77) [42]  (2.192 ns)

 <State 6>: 2.192ns
The critical path consists of the following:
	bus request operation ('empty', C:/hls_projects/compress/compress.cpp:77) on port 'data0' (C:/hls_projects/compress/compress.cpp:77) [42]  (2.192 ns)

 <State 7>: 2.192ns
The critical path consists of the following:
	bus request operation ('empty', C:/hls_projects/compress/compress.cpp:77) on port 'data0' (C:/hls_projects/compress/compress.cpp:77) [42]  (2.192 ns)

 <State 8>: 2.192ns
The critical path consists of the following:
	bus request operation ('empty', C:/hls_projects/compress/compress.cpp:77) on port 'data0' (C:/hls_projects/compress/compress.cpp:77) [42]  (2.192 ns)

 <State 9>: 2.192ns
The critical path consists of the following:
	bus request operation ('empty', C:/hls_projects/compress/compress.cpp:77) on port 'data0' (C:/hls_projects/compress/compress.cpp:77) [42]  (2.192 ns)

 <State 10>: 2.192ns
The critical path consists of the following:
	bus request operation ('empty', C:/hls_projects/compress/compress.cpp:77) on port 'data0' (C:/hls_projects/compress/compress.cpp:77) [42]  (2.192 ns)

 <State 11>: 2.192ns
The critical path consists of the following:
	bus read operation ('data0_addr_read', C:/hls_projects/compress/compress.cpp:77) on port 'data0' (C:/hls_projects/compress/compress.cpp:77) [43]  (2.192 ns)

 <State 12>: 2.192ns
The critical path consists of the following:
	bus read operation ('data0_addr_read_1', C:/hls_projects/compress/compress.cpp:77) on port 'data0' (C:/hls_projects/compress/compress.cpp:77) [44]  (2.192 ns)

 <State 13>: 2.192ns
The critical path consists of the following:
	bus read operation ('data0_addr_read_2', C:/hls_projects/compress/compress.cpp:77) on port 'data0' (C:/hls_projects/compress/compress.cpp:77) [45]  (2.192 ns)

 <State 14>: 2.192ns
The critical path consists of the following:
	bus read operation ('data0_addr_read_3', C:/hls_projects/compress/compress.cpp:77) on port 'data0' (C:/hls_projects/compress/compress.cpp:77) [46]  (2.192 ns)

 <State 15>: 2.192ns
The critical path consists of the following:
	bus read operation ('data1_addr_read_4', C:/hls_projects/compress/compress.cpp:98) on port 'data1' (C:/hls_projects/compress/compress.cpp:98) [65]  (2.192 ns)

 <State 16>: 2.192ns
The critical path consists of the following:
	bus read operation ('data1_addr_read_5', C:/hls_projects/compress/compress.cpp:98) on port 'data1' (C:/hls_projects/compress/compress.cpp:98) [66]  (2.192 ns)

 <State 17>: 2.192ns
The critical path consists of the following:
	bus read operation ('data1_addr_read_6', C:/hls_projects/compress/compress.cpp:98) on port 'data1' (C:/hls_projects/compress/compress.cpp:98) [67]  (2.192 ns)

 <State 18>: 2.192ns
The critical path consists of the following:
	bus read operation ('data1_addr_read_7', C:/hls_projects/compress/compress.cpp:98) on port 'data1' (C:/hls_projects/compress/compress.cpp:98) [68]  (2.192 ns)

 <State 19>: 2.090ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret', C:/hls_projects/compress/compress.cpp:101) to 'round_function' [85]  (2.090 ns)

 <State 20>: 1.739ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret', C:/hls_projects/compress/compress.cpp:101) to 'round_function' [85]  (1.739 ns)

 <State 21>: 2.090ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret2', C:/hls_projects/compress/compress.cpp:103) to 'round_function' [102]  (2.090 ns)

 <State 22>: 1.739ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret2', C:/hls_projects/compress/compress.cpp:103) to 'round_function' [102]  (1.739 ns)

 <State 23>: 2.090ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret4', C:/hls_projects/compress/compress.cpp:105) to 'round_function' [119]  (2.090 ns)

 <State 24>: 1.739ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret4', C:/hls_projects/compress/compress.cpp:105) to 'round_function' [119]  (1.739 ns)

 <State 25>: 2.090ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret6', C:/hls_projects/compress/compress.cpp:107) to 'round_function' [136]  (2.090 ns)

 <State 26>: 1.739ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret6', C:/hls_projects/compress/compress.cpp:107) to 'round_function' [136]  (1.739 ns)

 <State 27>: 2.090ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret8', C:/hls_projects/compress/compress.cpp:109) to 'round_function' [153]  (2.090 ns)

 <State 28>: 1.739ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret8', C:/hls_projects/compress/compress.cpp:109) to 'round_function' [153]  (1.739 ns)

 <State 29>: 2.090ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret1', C:/hls_projects/compress/compress.cpp:111) to 'round_function' [170]  (2.090 ns)

 <State 30>: 1.739ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret1', C:/hls_projects/compress/compress.cpp:111) to 'round_function' [170]  (1.739 ns)

 <State 31>: 2.090ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret3', C:/hls_projects/compress/compress.cpp:113) to 'round_function' [187]  (2.090 ns)

 <State 32>: 2.090ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret3', C:/hls_projects/compress/compress.cpp:113) to 'round_function' [187]  (1.739 ns)
	'xor' operation 32 bit ('xor_ln118', C:/hls_projects/compress/compress.cpp:118) [204]  (0.351 ns)

 <State 33>: 2.192ns
The critical path consists of the following:
	bus write operation ('write_ln126', C:/hls_projects/compress/compress.cpp:126) on port 'data2' (C:/hls_projects/compress/compress.cpp:126) [232]  (2.192 ns)

 <State 34>: 2.192ns
The critical path consists of the following:
	bus write operation ('write_ln126', C:/hls_projects/compress/compress.cpp:126) on port 'data2' (C:/hls_projects/compress/compress.cpp:126) [233]  (2.192 ns)

 <State 35>: 2.192ns
The critical path consists of the following:
	bus write operation ('write_ln126', C:/hls_projects/compress/compress.cpp:126) on port 'data2' (C:/hls_projects/compress/compress.cpp:126) [234]  (2.192 ns)

 <State 36>: 2.192ns
The critical path consists of the following:
	bus write operation ('write_ln126', C:/hls_projects/compress/compress.cpp:126) on port 'data2' (C:/hls_projects/compress/compress.cpp:126) [235]  (2.192 ns)

 <State 37>: 2.192ns
The critical path consists of the following:
	bus write operation ('write_ln126', C:/hls_projects/compress/compress.cpp:126) on port 'data2' (C:/hls_projects/compress/compress.cpp:126) [236]  (2.192 ns)

 <State 38>: 2.192ns
The critical path consists of the following:
	bus write operation ('write_ln126', C:/hls_projects/compress/compress.cpp:126) on port 'data2' (C:/hls_projects/compress/compress.cpp:126) [237]  (2.192 ns)

 <State 39>: 2.192ns
The critical path consists of the following:
	bus write operation ('write_ln126', C:/hls_projects/compress/compress.cpp:126) on port 'data2' (C:/hls_projects/compress/compress.cpp:126) [238]  (2.192 ns)

 <State 40>: 2.192ns
The critical path consists of the following:
	bus write operation ('write_ln126', C:/hls_projects/compress/compress.cpp:126) on port 'data2' (C:/hls_projects/compress/compress.cpp:126) [239]  (2.192 ns)

 <State 41>: 2.192ns
The critical path consists of the following:
	bus response operation ('empty_23', C:/hls_projects/compress/compress.cpp:126) on port 'data2' (C:/hls_projects/compress/compress.cpp:126) [240]  (2.192 ns)

 <State 42>: 2.192ns
The critical path consists of the following:
	bus response operation ('empty_23', C:/hls_projects/compress/compress.cpp:126) on port 'data2' (C:/hls_projects/compress/compress.cpp:126) [240]  (2.192 ns)

 <State 43>: 2.192ns
The critical path consists of the following:
	bus response operation ('empty_23', C:/hls_projects/compress/compress.cpp:126) on port 'data2' (C:/hls_projects/compress/compress.cpp:126) [240]  (2.192 ns)

 <State 44>: 2.192ns
The critical path consists of the following:
	bus response operation ('empty_23', C:/hls_projects/compress/compress.cpp:126) on port 'data2' (C:/hls_projects/compress/compress.cpp:126) [240]  (2.192 ns)

 <State 45>: 2.192ns
The critical path consists of the following:
	bus response operation ('empty_23', C:/hls_projects/compress/compress.cpp:126) on port 'data2' (C:/hls_projects/compress/compress.cpp:126) [240]  (2.192 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
