- name: CSR_MAP
  description: Control/Status Registers for Ethernet MAC
  addressBlocks:
  - name: MAC_CONFIG_REGS
    offset: 0
    usage: register
    defaultRegWidth: 32
    registers:
    - name: MAC_CONFIG
      description: MAC configuration register
      fields:
      - name: ENABLE_TX
        bits: '[0:0]'
        access: read-write
        description: Enable transmission
      - name: ENABLE_RX
        bits: '[1:1]'
        access: read-write
        description: Enable reception
      - name: DUPLEX_MODE
        bits: '[2:2]'
        access: read-write
        description: Full duplex mode
      - name: SPEED
        bits: '[4:3]'
        access: read-write
        description: Link speed (00=10M, 01=100M, 10=1G)
      - name: LOOPBACK
        bits: '[5:5]'
        access: read-write
        description: Loopback mode
      - name: AUTO_PAD
        bits: '[6:6]'
        access: read-write
        description: Automatic padding
      - name: CRC_ENABLE
        bits: '[7:7]'
        access: read-write
        description: CRC generation/checking
      - name: RESERVED
        bits: '[31:8]'
        access: read-only
    - name: MAC_STATUS
      description: MAC status register
      access: read-only
      fields:
      - name: LINK_UP
        bits: '[0:0]'
        access: read-only
        description: Link status
      - name: TX_ACTIVE
        bits: '[1:1]'
        access: read-only
        description: Transmission active
      - name: RX_ACTIVE
        bits: '[2:2]'
        access: read-only
        description: Reception active
      - name: SPEED_DETECTED
        bits: '[4:3]'
        access: read-only
        description: Detected link speed
      - name: DUPLEX_DETECTED
        bits: '[5:5]'
        access: read-only
        description: Detected duplex mode
      - name: RESERVED
        bits: '[31:6]'
        access: read-only
    - name: MAC_ADDRESS_LOW
      description: MAC address lower 32 bits [31:0]
      fields:
      - name: ADDRESS
        bits: '[31:0]'
        access: read-write
    - name: MAC_ADDRESS_HIGH
      description: MAC address upper 16 bits [47:32]
      fields:
      - name: ADDRESS
        bits: '[15:0]'
        access: read-write
        description: MAC address bits [47:32]
      - name: RESERVED
        bits: '[30:16]'
        access: read-only
      - name: VALID
        bits: '[31:31]'
        access: read-write
        description: MAC address valid
    - name: INTERRUPT_STATUS
      description: Interrupt status register (Write 1 to clear)
      access: write-1-to-clear
      fields:
      - name: TX_COMPLETE
        bits: '[0:0]'
        access: write-1-to-clear
        description: Transmission complete
      - name: RX_COMPLETE
        bits: '[1:1]'
        access: write-1-to-clear
        description: Reception complete
      - name: TX_ERROR
        bits: '[2:2]'
        access: write-1-to-clear
        description: Transmission error
      - name: RX_ERROR
        bits: '[3:3]'
        access: write-1-to-clear
        description: Reception error
      - name: LINK_CHANGE
        bits: '[4:4]'
        access: write-1-to-clear
        description: Link status change
      - name: RESERVED
        bits: '[31:5]'
        access: read-only
    - name: INTERRUPT_ENABLE
      description: Interrupt enable register
      fields:
      - name: TX_COMPLETE_EN
        bits: '[0:0]'
        access: read-write
        description: Enable TX complete interrupt
      - name: RX_COMPLETE_EN
        bits: '[1:1]'
        access: read-write
        description: Enable RX complete interrupt
      - name: TX_ERROR_EN
        bits: '[2:2]'
        access: read-write
        description: Enable TX error interrupt
      - name: RX_ERROR_EN
        bits: '[3:3]'
        access: read-write
        description: Enable RX error interrupt
      - name: LINK_CHANGE_EN
        bits: '[4:4]'
        access: read-write
        description: Enable link change interrupt
      - name: RESERVED
        bits: '[31:5]'
        access: read-only
  - name: RX_BUFFERS
    offset: 4096
    usage: register
    defaultRegWidth: 32
    registers:
    - name: RX_BUFFER
      count: 16
      stride: 8
      description: RX buffer descriptor (address, size, status)
      registers:
      - name: ADDR
        offset: 0
        description: RX buffer address
        fields:
        - name: ADDRESS
          bits: '[31:0]'
          access: read-write
      - name: SIZE_STATUS
        offset: 4
        description: RX buffer size and status
        fields:
        - name: BUFFER_SIZE
          bits: '[15:0]'
          access: read-write
          description: Buffer size in bytes
        - name: STATUS
          bits: '[31:16]'
          access: read-only
          description: Buffer status flags
  - name: TX_BUFFERS
    offset: 8192
    usage: register
    defaultRegWidth: 32
    registers:
    - name: TX_BUFFER
      count: 16
      stride: 8
      description: TX buffer descriptor (address, size, control)
      registers:
      - name: ADDR
        offset: 0
        description: TX buffer address
        fields:
        - name: ADDRESS
          bits: '[31:0]'
          access: read-write
      - name: SIZE_CONTROL
        offset: 4
        description: TX buffer size and control
        fields:
        - name: BUFFER_SIZE
          bits: '[15:0]'
          access: read-write
          description: Buffer size in bytes
        - name: CONTROL
          bits: '[31:16]'
          access: read-write
          description: Buffer control flags
