
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.855160                       # Number of seconds simulated
sim_ticks                                1855160385000                       # Number of ticks simulated
final_tick                               1855160385000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1682557                       # Simulator instruction rate (inst/s)
host_op_rate                                  2695841                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3350027133                       # Simulator tick rate (ticks/s)
host_mem_usage                                 674768                       # Number of bytes of host memory used
host_seconds                                   553.77                       # Real time elapsed on the host
sim_insts                                   931757736                       # Number of instructions simulated
sim_ops                                    1492888712                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1186432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1233664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        78144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           78144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            18538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1221                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1221                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             639531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                664990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           42123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                42123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           42123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            639531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               707113                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884765                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350725                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936673                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1341200084                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1855160385000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3710320770                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931757736                       # Number of instructions committed
system.cpu.committedOps                    1492888712                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1492379939                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4324                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081152                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585103                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1492379939                       # number of integer instructions
system.cpu.num_fp_insts                          4324                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2936287498                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545990584                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3209                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159291953                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523370974                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235483                       # number of memory refs
system.cpu.num_load_insts                   382884758                       # Number of load instructions
system.cpu.num_store_insts                   56350725                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3710320770                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30937626                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506519      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915312111     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      776      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     530      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382883780     25.65%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                56350035      3.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 978      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492888712                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.972101                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235490                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3129631                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.347373                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.972101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          443                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881600611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881600611                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379775896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379775896                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56329954                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56329954                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     436105850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        436105850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    436105850                       # number of overall hits
system.cpu.dcache.overall_hits::total       436105850                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3108869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3108869                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20771                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3129640                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3129640                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3129640                       # number of overall misses
system.cpu.dcache.overall_misses::total       3129640                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  76125669000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76125669000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1602395000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1602395000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  77728064000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77728064000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  77728064000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77728064000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235490                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235490                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235490                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235490                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008120                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007125                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007125                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007125                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007125                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24486.612012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24486.612012                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77145.780174                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77145.780174                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24836.103833                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24836.103833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24836.103833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24836.103833                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1429340                       # number of writebacks
system.cpu.dcache.writebacks::total           1429340                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3108869                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3108869                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20771                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20771                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3129640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3129640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3129640                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3129640                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  73016800000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  73016800000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1581624000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1581624000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  74598424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  74598424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  74598424000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  74598424000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007125                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007125                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007125                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007125                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23486.612012                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23486.612012                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76145.780174                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76145.780174                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23836.103833                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23836.103833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23836.103833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23836.103833                       # average overall mshr miss latency
system.cpu.dcache.replacements                3129119                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           439.975019                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341200084                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1771730.626156                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   439.975019                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.859326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.859326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2682400925                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2682400925                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1341199327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1341199327                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1341199327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1341199327                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1341199327                       # number of overall hits
system.cpu.icache.overall_hits::total      1341199327                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           757                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          757                       # number of overall misses
system.cpu.icache.overall_misses::total           757                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    127462500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    127462500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    127462500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    127462500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    127462500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    127462500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1341200084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1341200084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1341200084                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1341200084                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1341200084                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1341200084                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 168378.467635                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 168378.467635                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 168378.467635                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 168378.467635                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 168378.467635                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 168378.467635                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          306                       # number of writebacks
system.cpu.icache.writebacks::total               306                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    126705500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    126705500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    126705500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    126705500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    126705500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    126705500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 167378.467635                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 167378.467635                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 167378.467635                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 167378.467635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 167378.467635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 167378.467635                       # average overall mshr miss latency
system.cpu.icache.replacements                    306                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.770331                       # Cycle average of tags in use
system.l2.tags.total_refs                     6259793                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712505                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.655343                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.174611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.439024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2047.156695                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999888                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          827                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51791073                       # Number of tag accesses
system.l2.tags.data_accesses                 51791073                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1429340                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1429340                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          306                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              306                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3402                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3402                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1414643                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1414643                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1418045                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1418061                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data              1418045                       # number of overall hits
system.l2.overall_hits::total                 1418061                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            17360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17360                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           741                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              741                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694226                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 741                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711586                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712327                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                741                       # number of overall misses
system.l2.overall_misses::cpu.data            1711586                       # number of overall misses
system.l2.overall_misses::total               1712327                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1514649500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1514649500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    125398000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    125398000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53499736500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53499736500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     125398000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   55014386000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      55139784000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    125398000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  55014386000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     55139784000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1429340                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1429340                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          306                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          306                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3108869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3108869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               757                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3129631                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3130388                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              757                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3129631                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3130388                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.836143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.836143                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.978864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978864                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.544965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.544965                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.978864                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.546897                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547002                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.978864                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.546897                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547002                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 87249.395161                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87249.395161                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 169228.070175                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 169228.070175                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31577.685917                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31577.685917                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 169228.070175                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 32142.344001                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 32201.667088                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 169228.070175                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 32142.344001                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 32201.667088                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1707645                       # number of writebacks
system.l2.writebacks::total                   1707645                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        17360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17360                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          741                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          741                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694226                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712327                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712327                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1341049500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1341049500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    117988000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    117988000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36557476500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36557476500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    117988000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  37898526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  38016514000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    117988000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  37898526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  38016514000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.836143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.836143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.978864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.544965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.544965                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.978864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.546897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547002                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.978864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.546897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547002                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77249.395161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77249.395161                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 159228.070175                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 159228.070175                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21577.685917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21577.685917                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 159228.070175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 22142.344001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22201.667088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 159228.070175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 22142.344001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22201.667088                       # average overall mshr miss latency
system.l2.replacements                        1710457                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 15030.682914                       # Cycle average of tags in use
system.l3.tags.total_refs                     3422211                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     19281                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    177.491365                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        1.585147                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        310.029449                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14719.068318                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000097                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.018923                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.898381                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.917400                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16244                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13708141                       # Number of tag accesses
system.l3.tags.data_accesses                 13708141                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1707645                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1707645                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  4                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693044                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693047                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data               1693048                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693051                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    3                       # number of overall hits
system.l3.overall_hits::cpu.data              1693048                       # number of overall hits
system.l3.overall_hits::total                 1693051                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            17356                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17356                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          738                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         1182                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1920                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 738                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               18538                       # number of demand (read+write) misses
system.l3.demand_misses::total                  19276                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                738                       # number of overall misses
system.l3.overall_misses::cpu.data              18538                       # number of overall misses
system.l3.overall_misses::total                 19276                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1150047500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1150047500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    109805500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    144028500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    253834000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     109805500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    1294076000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1403881500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    109805500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   1294076000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1403881500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1707645                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1707645                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17360                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17360                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          741                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694226                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694967                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               741                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711586                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1712327                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              741                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711586                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1712327                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999770                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999770                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.995951                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000698                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.001133                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.995951                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010831                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.011257                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.995951                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010831                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.011257                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 66262.243605                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 66262.243605                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 148787.940379                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 121851.522843                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 132205.208333                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 148787.940379                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 69806.667386                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 72830.540569                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 148787.940379                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 69806.667386                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 72830.540569                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 1221                       # number of writebacks
system.l3.writebacks::total                      1221                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17356                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17356                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          738                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         1182                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1920                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            738                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          18538                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             19276                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           738                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         18538                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            19276                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    976487500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    976487500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    102425500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    132208500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    234634000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    102425500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   1108696000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   1211121500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    102425500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   1108696000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   1211121500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999770                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999770                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995951                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000698                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.001133                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.995951                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010831                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.011257                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.995951                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010831                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.011257                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 56262.243605                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 56262.243605                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 138787.940379                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 111851.522843                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 122205.208333                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 138787.940379                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 59806.667386                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 62830.540569                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 138787.940379                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 59806.667386                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 62830.540569                       # average overall mshr miss latency
system.l3.replacements                           2897                       # number of replacements
system.membus.snoop_filter.tot_requests         21729                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1920                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1221                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1232                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17356                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1920                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        41005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        41005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  41005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1311808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1311808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1311808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19276                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19276    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19276                       # Request fanout histogram
system.membus.reqLayer2.occupancy            26627000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           96394000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6259822                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3129434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1044                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1044                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3109626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3136985                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1703039                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20762                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20762                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3108869                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9388399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9390219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291774144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291842176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1710905                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109289280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4841302                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000216                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014690                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4840257     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1045      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4841302                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4559557000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1135500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4694451000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3422215                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1709888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            448                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          448                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1855160385000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694967                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1708866                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            3919                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17360                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17360                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694967                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5134542                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218878208                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            2897                       # Total snoops (count)
system.tol3bus.snoopTraffic                     78144                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1715224                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000261                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.016159                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1714776     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    448      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1715224                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3418752500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2568490500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
