Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Aug 19 19:47:38 2024
| Host         : fiak-dell running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    8           
TIMING-18  Warning   Missing input or output delay   19          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnD (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnL (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnR (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnU (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.792        0.000                      0                  368        0.152        0.000                      0                  368        4.500        0.000                       0                   201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.792        0.000                      0                  368        0.152        0.000                      0                  368        4.500        0.000                       0                   201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 pg/ip/p1d/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.622ns (34.982%)  route 3.015ns (65.018%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.638     5.159    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  pg/ip/p1d/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pg/ip/p1d/cnt_reg[2]/Q
                         net (fo=3, routed)           0.942     6.557    pg/ip/p1d/cnt_reg[2]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  pg/ip/p1d/cnt0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.681    pg/ip/p1d/cnt0_carry_i_5__0_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  pg/ip/p1d/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    pg/ip/p1d/cnt0_carry_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pg/ip/p1d/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    pg/ip/p1d/cnt0_carry__0_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  pg/ip/p1d/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    pg/ip/p1d/cnt0_carry__1_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  pg/ip/p1d/cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.251     8.824    pg/ip/p1d/cnt0_carry__2_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.150     8.974 r  pg/ip/p1d/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.822     9.796    pg/ip/p1d/cnt[0]_i_1__0_n_0
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510    14.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[28]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X1Y51          FDCE (Setup_fdce_C_CE)      -0.407    14.588    pg/ip/p1d/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 pg/ip/p1d/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.622ns (34.982%)  route 3.015ns (65.018%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.638     5.159    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  pg/ip/p1d/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pg/ip/p1d/cnt_reg[2]/Q
                         net (fo=3, routed)           0.942     6.557    pg/ip/p1d/cnt_reg[2]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  pg/ip/p1d/cnt0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.681    pg/ip/p1d/cnt0_carry_i_5__0_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  pg/ip/p1d/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    pg/ip/p1d/cnt0_carry_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pg/ip/p1d/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    pg/ip/p1d/cnt0_carry__0_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  pg/ip/p1d/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    pg/ip/p1d/cnt0_carry__1_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  pg/ip/p1d/cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.251     8.824    pg/ip/p1d/cnt0_carry__2_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.150     8.974 r  pg/ip/p1d/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.822     9.796    pg/ip/p1d/cnt[0]_i_1__0_n_0
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510    14.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[29]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X1Y51          FDCE (Setup_fdce_C_CE)      -0.407    14.588    pg/ip/p1d/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 pg/ip/p1d/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.622ns (34.982%)  route 3.015ns (65.018%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.638     5.159    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  pg/ip/p1d/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pg/ip/p1d/cnt_reg[2]/Q
                         net (fo=3, routed)           0.942     6.557    pg/ip/p1d/cnt_reg[2]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  pg/ip/p1d/cnt0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.681    pg/ip/p1d/cnt0_carry_i_5__0_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  pg/ip/p1d/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    pg/ip/p1d/cnt0_carry_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pg/ip/p1d/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    pg/ip/p1d/cnt0_carry__0_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  pg/ip/p1d/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    pg/ip/p1d/cnt0_carry__1_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  pg/ip/p1d/cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.251     8.824    pg/ip/p1d/cnt0_carry__2_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.150     8.974 r  pg/ip/p1d/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.822     9.796    pg/ip/p1d/cnt[0]_i_1__0_n_0
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510    14.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[30]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X1Y51          FDCE (Setup_fdce_C_CE)      -0.407    14.588    pg/ip/p1d/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 pg/ip/p1d/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.622ns (34.982%)  route 3.015ns (65.018%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.638     5.159    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  pg/ip/p1d/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pg/ip/p1d/cnt_reg[2]/Q
                         net (fo=3, routed)           0.942     6.557    pg/ip/p1d/cnt_reg[2]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  pg/ip/p1d/cnt0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.681    pg/ip/p1d/cnt0_carry_i_5__0_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  pg/ip/p1d/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    pg/ip/p1d/cnt0_carry_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pg/ip/p1d/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    pg/ip/p1d/cnt0_carry__0_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  pg/ip/p1d/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    pg/ip/p1d/cnt0_carry__1_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  pg/ip/p1d/cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.251     8.824    pg/ip/p1d/cnt0_carry__2_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.150     8.974 r  pg/ip/p1d/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.822     9.796    pg/ip/p1d/cnt[0]_i_1__0_n_0
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510    14.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[31]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X1Y51          FDCE (Setup_fdce_C_CE)      -0.407    14.588    pg/ip/p1d/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 pg/ip/p1d/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.622ns (35.067%)  route 3.003ns (64.933%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.638     5.159    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  pg/ip/p1d/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pg/ip/p1d/cnt_reg[2]/Q
                         net (fo=3, routed)           0.942     6.557    pg/ip/p1d/cnt_reg[2]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  pg/ip/p1d/cnt0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.681    pg/ip/p1d/cnt0_carry_i_5__0_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  pg/ip/p1d/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    pg/ip/p1d/cnt0_carry_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pg/ip/p1d/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    pg/ip/p1d/cnt0_carry__0_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  pg/ip/p1d/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    pg/ip/p1d/cnt0_carry__1_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  pg/ip/p1d/cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.251     8.824    pg/ip/p1d/cnt0_carry__2_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.150     8.974 r  pg/ip/p1d/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.811     9.785    pg/ip/p1d/cnt[0]_i_1__0_n_0
    SLICE_X1Y47          FDCE                                         r  pg/ip/p1d/cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.520    14.861    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  pg/ip/p1d/cnt_reg[12]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_CE)      -0.407    14.693    pg/ip/p1d/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 pg/ip/p1d/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.622ns (35.067%)  route 3.003ns (64.933%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.638     5.159    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  pg/ip/p1d/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pg/ip/p1d/cnt_reg[2]/Q
                         net (fo=3, routed)           0.942     6.557    pg/ip/p1d/cnt_reg[2]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  pg/ip/p1d/cnt0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.681    pg/ip/p1d/cnt0_carry_i_5__0_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  pg/ip/p1d/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    pg/ip/p1d/cnt0_carry_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pg/ip/p1d/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    pg/ip/p1d/cnt0_carry__0_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  pg/ip/p1d/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    pg/ip/p1d/cnt0_carry__1_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  pg/ip/p1d/cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.251     8.824    pg/ip/p1d/cnt0_carry__2_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.150     8.974 r  pg/ip/p1d/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.811     9.785    pg/ip/p1d/cnt[0]_i_1__0_n_0
    SLICE_X1Y47          FDCE                                         r  pg/ip/p1d/cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.520    14.861    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  pg/ip/p1d/cnt_reg[13]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_CE)      -0.407    14.693    pg/ip/p1d/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 pg/ip/p1d/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.622ns (35.067%)  route 3.003ns (64.933%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.638     5.159    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  pg/ip/p1d/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pg/ip/p1d/cnt_reg[2]/Q
                         net (fo=3, routed)           0.942     6.557    pg/ip/p1d/cnt_reg[2]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  pg/ip/p1d/cnt0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.681    pg/ip/p1d/cnt0_carry_i_5__0_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  pg/ip/p1d/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    pg/ip/p1d/cnt0_carry_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pg/ip/p1d/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    pg/ip/p1d/cnt0_carry__0_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  pg/ip/p1d/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    pg/ip/p1d/cnt0_carry__1_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  pg/ip/p1d/cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.251     8.824    pg/ip/p1d/cnt0_carry__2_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.150     8.974 r  pg/ip/p1d/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.811     9.785    pg/ip/p1d/cnt[0]_i_1__0_n_0
    SLICE_X1Y47          FDCE                                         r  pg/ip/p1d/cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.520    14.861    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  pg/ip/p1d/cnt_reg[14]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_CE)      -0.407    14.693    pg/ip/p1d/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 pg/ip/p1d/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.622ns (35.067%)  route 3.003ns (64.933%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.638     5.159    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  pg/ip/p1d/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pg/ip/p1d/cnt_reg[2]/Q
                         net (fo=3, routed)           0.942     6.557    pg/ip/p1d/cnt_reg[2]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  pg/ip/p1d/cnt0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.681    pg/ip/p1d/cnt0_carry_i_5__0_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  pg/ip/p1d/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    pg/ip/p1d/cnt0_carry_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pg/ip/p1d/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    pg/ip/p1d/cnt0_carry__0_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  pg/ip/p1d/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    pg/ip/p1d/cnt0_carry__1_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  pg/ip/p1d/cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.251     8.824    pg/ip/p1d/cnt0_carry__2_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.150     8.974 r  pg/ip/p1d/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.811     9.785    pg/ip/p1d/cnt[0]_i_1__0_n_0
    SLICE_X1Y47          FDCE                                         r  pg/ip/p1d/cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.520    14.861    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  pg/ip/p1d/cnt_reg[15]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_CE)      -0.407    14.693    pg/ip/p1d/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 pg/ip/p1d/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.622ns (36.078%)  route 2.874ns (63.922%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.638     5.159    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  pg/ip/p1d/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pg/ip/p1d/cnt_reg[2]/Q
                         net (fo=3, routed)           0.942     6.557    pg/ip/p1d/cnt_reg[2]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  pg/ip/p1d/cnt0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.681    pg/ip/p1d/cnt0_carry_i_5__0_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  pg/ip/p1d/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    pg/ip/p1d/cnt0_carry_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pg/ip/p1d/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    pg/ip/p1d/cnt0_carry__0_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  pg/ip/p1d/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    pg/ip/p1d/cnt0_carry__1_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  pg/ip/p1d/cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.251     8.824    pg/ip/p1d/cnt0_carry__2_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.150     8.974 r  pg/ip/p1d/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.681     9.655    pg/ip/p1d/cnt[0]_i_1__0_n_0
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510    14.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[24]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X1Y50          FDCE (Setup_fdce_C_CE)      -0.407    14.588    pg/ip/p1d/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 pg/ip/p1d/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.622ns (36.078%)  route 2.874ns (63.922%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.638     5.159    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  pg/ip/p1d/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pg/ip/p1d/cnt_reg[2]/Q
                         net (fo=3, routed)           0.942     6.557    pg/ip/p1d/cnt_reg[2]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  pg/ip/p1d/cnt0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.681    pg/ip/p1d/cnt0_carry_i_5__0_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  pg/ip/p1d/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    pg/ip/p1d/cnt0_carry_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pg/ip/p1d/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    pg/ip/p1d/cnt0_carry__0_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  pg/ip/p1d/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    pg/ip/p1d/cnt0_carry__1_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  pg/ip/p1d/cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.251     8.824    pg/ip/p1d/cnt0_carry__2_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.150     8.974 r  pg/ip/p1d/cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.681     9.655    pg/ip/p1d/cnt[0]_i_1__0_n_0
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510    14.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[25]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X1Y50          FDCE (Setup_fdce_C_CE)      -0.407    14.588    pg/ip/p1d/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  4.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pg/ip/p1d/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.499%)  route 0.171ns (32.501%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.596     1.479    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  pg/ip/p1d/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  pg/ip/p1d/cnt_reg[23]/Q
                         net (fo=2, routed)           0.170     1.790    pg/ip/p1d/cnt_reg[23]
    SLICE_X1Y49          LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  pg/ip/p1d/cnt[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.835    pg/ip/p1d/cnt[20]_i_2__0_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.950 r  pg/ip/p1d/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    pg/ip/p1d/cnt_reg[20]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.005 r  pg/ip/p1d/cnt_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.005    pg/ip/p1d/cnt_reg[24]_i_1__0_n_7
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.864     1.992    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[24]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.105     1.853    pg/ip/p1d/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pg/ip/p1d/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.165%)  route 0.171ns (31.835%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.596     1.479    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  pg/ip/p1d/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  pg/ip/p1d/cnt_reg[23]/Q
                         net (fo=2, routed)           0.170     1.790    pg/ip/p1d/cnt_reg[23]
    SLICE_X1Y49          LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  pg/ip/p1d/cnt[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.835    pg/ip/p1d/cnt[20]_i_2__0_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.950 r  pg/ip/p1d/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    pg/ip/p1d/cnt_reg[20]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.016 r  pg/ip/p1d/cnt_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.016    pg/ip/p1d/cnt_reg[24]_i_1__0_n_5
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.864     1.992    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[26]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.105     1.853    pg/ip/p1d/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pg/ip/p1d/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.581%)  route 0.171ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.596     1.479    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  pg/ip/p1d/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  pg/ip/p1d/cnt_reg[23]/Q
                         net (fo=2, routed)           0.170     1.790    pg/ip/p1d/cnt_reg[23]
    SLICE_X1Y49          LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  pg/ip/p1d/cnt[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.835    pg/ip/p1d/cnt[20]_i_2__0_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.950 r  pg/ip/p1d/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    pg/ip/p1d/cnt_reg[20]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.041 r  pg/ip/p1d/cnt_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.041    pg/ip/p1d/cnt_reg[24]_i_1__0_n_6
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.864     1.992    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[25]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.105     1.853    pg/ip/p1d/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pg/ip/p1d/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.581%)  route 0.171ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.596     1.479    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  pg/ip/p1d/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  pg/ip/p1d/cnt_reg[23]/Q
                         net (fo=2, routed)           0.170     1.790    pg/ip/p1d/cnt_reg[23]
    SLICE_X1Y49          LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  pg/ip/p1d/cnt[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.835    pg/ip/p1d/cnt[20]_i_2__0_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.950 r  pg/ip/p1d/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    pg/ip/p1d/cnt_reg[20]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.041 r  pg/ip/p1d/cnt_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.041    pg/ip/p1d/cnt_reg[24]_i_1__0_n_4
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.864     1.992    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[27]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.105     1.853    pg/ip/p1d/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pg/ip/p1d/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.394ns (69.743%)  route 0.171ns (30.257%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.596     1.479    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  pg/ip/p1d/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  pg/ip/p1d/cnt_reg[23]/Q
                         net (fo=2, routed)           0.170     1.790    pg/ip/p1d/cnt_reg[23]
    SLICE_X1Y49          LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  pg/ip/p1d/cnt[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.835    pg/ip/p1d/cnt[20]_i_2__0_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.950 r  pg/ip/p1d/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    pg/ip/p1d/cnt_reg[20]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.990 r  pg/ip/p1d/cnt_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.990    pg/ip/p1d/cnt_reg[24]_i_1__0_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.044 r  pg/ip/p1d/cnt_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.044    pg/ip/p1d/cnt_reg[28]_i_1__0_n_7
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.864     1.992    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[28]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.105     1.853    pg/ip/p1d/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pg/ip/p1d/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1d/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.405ns (70.321%)  route 0.171ns (29.679%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.596     1.479    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  pg/ip/p1d/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  pg/ip/p1d/cnt_reg[23]/Q
                         net (fo=2, routed)           0.170     1.790    pg/ip/p1d/cnt_reg[23]
    SLICE_X1Y49          LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  pg/ip/p1d/cnt[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.835    pg/ip/p1d/cnt[20]_i_2__0_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.950 r  pg/ip/p1d/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.951    pg/ip/p1d/cnt_reg[20]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.990 r  pg/ip/p1d/cnt_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.990    pg/ip/p1d/cnt_reg[24]_i_1__0_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.055 r  pg/ip/p1d/cnt_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.055    pg/ip/p1d/cnt_reg[28]_i_1__0_n_5
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.864     1.992    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[30]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.105     1.853    pg/ip/p1d/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vgac/Ypos/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgac/Ypos/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.460%)  route 0.158ns (45.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X7Y28          FDCE                                         r  vgac/Ypos/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  vgac/Ypos/cnt_reg[1]/Q
                         net (fo=18, routed)          0.158     1.765    vgac/Ypos/cnt_reg[1]
    SLICE_X6Y28          LUT5 (Prop_lut5_I2_O)        0.048     1.813 r  vgac/Ypos/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    vgac/Ypos/p_0_in__2[3]
    SLICE_X6Y28          FDCE                                         r  vgac/Ypos/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.852     1.979    vgac/Ypos/CLK
    SLICE_X6Y28          FDCE                                         r  vgac/Ypos/cnt_reg[3]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y28          FDCE (Hold_fdce_C_D)         0.131     1.610    vgac/Ypos/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 pg/pc/p2YPos_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/p2YPos_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.780%)  route 0.125ns (40.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.586     1.469    pg/pc/clk_IBUF_BUFG
    SLICE_X1Y29          FDPE                                         r  pg/pc/p2YPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  pg/pc/p2YPos_reg[4]/Q
                         net (fo=14, routed)          0.125     1.735    pg/pc/p2YPos_reg[7]_0[4]
    SLICE_X0Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.780 r  pg/pc/p2YPos[6]_i_1/O
                         net (fo=1, routed)           0.000     1.780    pg/pc/p2YPos[6]_i_1_n_0
    SLICE_X0Y29          FDPE                                         r  pg/pc/p2YPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.855     1.982    pg/pc/clk_IBUF_BUFG
    SLICE_X0Y29          FDPE                                         r  pg/pc/p2YPos_reg[6]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X0Y29          FDPE (Hold_fdpe_C_D)         0.092     1.574    pg/pc/p2YPos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pg/pc/p2YPos_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/p2YPos_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.589%)  route 0.126ns (40.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.586     1.469    pg/pc/clk_IBUF_BUFG
    SLICE_X1Y29          FDPE                                         r  pg/pc/p2YPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  pg/pc/p2YPos_reg[4]/Q
                         net (fo=14, routed)          0.126     1.736    pg/pc/p2YPos_reg[7]_0[4]
    SLICE_X0Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.781 r  pg/pc/p2YPos[5]_i_1/O
                         net (fo=1, routed)           0.000     1.781    pg/pc/p_0_in__4[5]
    SLICE_X0Y29          FDPE                                         r  pg/pc/p2YPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.855     1.982    pg/pc/clk_IBUF_BUFG
    SLICE_X0Y29          FDPE                                         r  pg/pc/p2YPos_reg[5]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X0Y29          FDPE (Hold_fdpe_C_D)         0.091     1.573    pg/pc/p2YPos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vgac/Ypos/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgac/Ypos/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.063%)  route 0.158ns (45.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X7Y28          FDCE                                         r  vgac/Ypos/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  vgac/Ypos/cnt_reg[1]/Q
                         net (fo=18, routed)          0.158     1.765    vgac/Ypos/cnt_reg[1]
    SLICE_X6Y28          LUT4 (Prop_lut4_I1_O)        0.045     1.810 r  vgac/Ypos/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    vgac/Ypos/p_0_in__2[2]
    SLICE_X6Y28          FDCE                                         r  vgac/Ypos/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.852     1.979    vgac/Ypos/CLK
    SLICE_X6Y28          FDCE                                         r  vgac/Ypos/cnt_reg[2]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y28          FDCE (Hold_fdce_C_D)         0.120     1.599    vgac/Ypos/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    pg/ip/p1d/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y46    pg/ip/p1d/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y46    pg/ip/p1d/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y47    pg/ip/p1d/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y47    pg/ip/p1d/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y47    pg/ip/p1d/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y47    pg/ip/p1d/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y48    pg/ip/p1d/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y48    pg/ip/p1d/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    pg/ip/p1d/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    pg/ip/p1d/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    pg/ip/p1d/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    pg/ip/p1d/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    pg/ip/p1d/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    pg/ip/p1d/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    pg/ip/p1d/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    pg/ip/p1d/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    pg/ip/p1d/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    pg/ip/p1d/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    pg/ip/p1d/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    pg/ip/p1d/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    pg/ip/p1d/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    pg/ip/p1d/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    pg/ip/p1d/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    pg/ip/p1d/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    pg/ip/p1d/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    pg/ip/p1d/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    pg/ip/p1d/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    pg/ip/p1d/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1d/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.066ns  (logic 1.565ns (22.153%)  route 5.501ns (77.847%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         5.158     6.600    pg/ip/p1d/btnC_IBUF
    SLICE_X0Y46          LUT2 (Prop_lut2_I0_O)        0.124     6.724 f  pg/ip/p1d/outState_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.342     7.066    pg/ip/p1d/outState_reg_LDC_i_2__0_n_0
    SLICE_X3Y46          LDCE                                         f  pg/ip/p1d/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p2d/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.605ns  (logic 1.565ns (23.698%)  route 5.040ns (76.302%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         4.500     5.941    pg/ip/p2d/btnC_IBUF
    SLICE_X3Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.065 f  pg/ip/p2d/outState_reg_LDC_i_2__2/O
                         net (fo=2, routed)           0.540     6.605    pg/ip/p2d/outState_reg_LDC_i_2__2_n_0
    SLICE_X3Y43          LDCE                                         f  pg/ip/p2d/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p2u/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.061ns  (logic 1.565ns (25.827%)  route 4.495ns (74.173%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         3.706     5.148    pg/ip/p2u/btnC_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.272 f  pg/ip/p2u/outState_reg_LDC_i_2__1/O
                         net (fo=2, routed)           0.789     6.061    pg/ip/p2u/outState_reg_LDC_i_2__1_n_0
    SLICE_X2Y39          LDCE                                         f  pg/ip/p2u/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1u/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 1.565ns (27.525%)  route 4.122ns (72.475%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         3.442     4.883    pg/ip/p1u/btnC_IBUF
    SLICE_X5Y38          LUT2 (Prop_lut2_I0_O)        0.124     5.007 f  pg/ip/p1u/outState_reg_LDC_i_2/O
                         net (fo=2, routed)           0.680     5.687    pg/ip/p1u/outState_reg_LDC_i_2_n_0
    SLICE_X5Y39          LDCE                                         f  pg/ip/p1u/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            pg/ip/p2d/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 0.264ns (18.678%)  route 1.151ns (81.322%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=39, routed)          0.965     1.185    pg/ip/p2d/btnR_IBUF
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.230 f  pg/ip/p2d/outState_reg_LDC_i_2__2/O
                         net (fo=2, routed)           0.185     1.415    pg/ip/p2d/outState_reg_LDC_i_2__2_n_0
    SLICE_X3Y43          LDCE                                         f  pg/ip/p2d/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            pg/ip/p1d/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.416ns  (logic 0.266ns (18.753%)  route 1.151ns (81.247%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=39, routed)          1.033     1.254    pg/ip/p1d/btnD_IBUF
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.045     1.299 f  pg/ip/p1d/outState_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.117     1.416    pg/ip/p1d/outState_reg_LDC_i_2__0_n_0
    SLICE_X3Y46          LDCE                                         f  pg/ip/p1d/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            pg/ip/p1u/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.575ns  (logic 0.264ns (16.785%)  route 1.311ns (83.215%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=39, routed)          1.071     1.290    pg/ip/p1u/btnL_IBUF
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.335 f  pg/ip/p1u/outState_reg_LDC_i_2/O
                         net (fo=2, routed)           0.240     1.575    pg/ip/p1u/outState_reg_LDC_i_2_n_0
    SLICE_X5Y39          LDCE                                         f  pg/ip/p1u/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            pg/ip/p2u/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 0.267ns (12.469%)  route 1.873ns (87.531%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=39, routed)          1.488     1.710    pg/ip/p2u/btnU_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.755 f  pg/ip/p2u/outState_reg_LDC_i_2__1/O
                         net (fo=2, routed)           0.385     2.140    pg/ip/p2u/outState_reg_LDC_i_2__1_n_0
    SLICE_X2Y39          LDCE                                         f  pg/ip/p2u/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.068ns  (logic 5.741ns (38.103%)  route 9.327ns (61.897%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.621     5.142    vgac/Ypos/CLK
    SLICE_X7Y28          FDCE                                         r  vgac/Ypos/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  vgac/Ypos/cnt_reg[7]/Q
                         net (fo=22, routed)          1.389     6.987    vgac/Ypos/Q[5]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.139 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=32, routed)          1.385     8.525    vgac/Ypos/cnt_reg[9]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.851 r  vgac/Ypos/i__carry_i_1/O
                         net (fo=1, routed)           0.529     9.380    pg/pr/pr/r2_inferred__0/i__carry__0_0[3]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.765 r  pg/pr/pr/r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.765    pg/pr/pr/r2_inferred__0/i__carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.036 r  pg/pr/pr/r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.645    10.681    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.373    11.054 f  vgac/Xpos/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.797    11.851    vgac/Xpos/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    11.975 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.869    12.844    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.968 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.712    16.680    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    20.210 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.210    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.709ns  (logic 5.730ns (38.958%)  route 8.979ns (61.042%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.621     5.142    vgac/Ypos/CLK
    SLICE_X7Y28          FDCE                                         r  vgac/Ypos/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  vgac/Ypos/cnt_reg[7]/Q
                         net (fo=22, routed)          1.389     6.987    vgac/Ypos/Q[5]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.139 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=32, routed)          1.385     8.525    vgac/Ypos/cnt_reg[9]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.851 r  vgac/Ypos/i__carry_i_1/O
                         net (fo=1, routed)           0.529     9.380    pg/pr/pr/r2_inferred__0/i__carry__0_0[3]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.765 r  pg/pr/pr/r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.765    pg/pr/pr/r2_inferred__0/i__carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.036 r  pg/pr/pr/r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.645    10.681    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.373    11.054 f  vgac/Xpos/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.797    11.851    vgac/Xpos/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    11.975 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.869    12.844    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.968 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.364    16.332    vgaGreen_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    19.851 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.851    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.572ns  (logic 5.735ns (39.354%)  route 8.838ns (60.646%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.621     5.142    vgac/Ypos/CLK
    SLICE_X7Y28          FDCE                                         r  vgac/Ypos/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  vgac/Ypos/cnt_reg[7]/Q
                         net (fo=22, routed)          1.389     6.987    vgac/Ypos/Q[5]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.139 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=32, routed)          1.385     8.525    vgac/Ypos/cnt_reg[9]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.851 r  vgac/Ypos/i__carry_i_1/O
                         net (fo=1, routed)           0.529     9.380    pg/pr/pr/r2_inferred__0/i__carry__0_0[3]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.765 r  pg/pr/pr/r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.765    pg/pr/pr/r2_inferred__0/i__carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.036 r  pg/pr/pr/r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.645    10.681    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.373    11.054 f  vgac/Xpos/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.797    11.851    vgac/Xpos/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    11.975 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.869    12.844    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.968 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.223    16.191    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    19.715 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.715    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.393ns  (logic 5.716ns (39.716%)  route 8.677ns (60.284%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.621     5.142    vgac/Ypos/CLK
    SLICE_X7Y28          FDCE                                         r  vgac/Ypos/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  vgac/Ypos/cnt_reg[7]/Q
                         net (fo=22, routed)          1.389     6.987    vgac/Ypos/Q[5]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.139 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=32, routed)          1.385     8.525    vgac/Ypos/cnt_reg[9]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.851 r  vgac/Ypos/i__carry_i_1/O
                         net (fo=1, routed)           0.529     9.380    pg/pr/pr/r2_inferred__0/i__carry__0_0[3]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.765 r  pg/pr/pr/r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.765    pg/pr/pr/r2_inferred__0/i__carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.036 r  pg/pr/pr/r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.645    10.681    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.373    11.054 f  vgac/Xpos/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.797    11.851    vgac/Xpos/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    11.975 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.869    12.844    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.968 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.062    16.030    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    19.535 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.535    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.266ns  (logic 5.740ns (40.237%)  route 8.526ns (59.763%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.621     5.142    vgac/Ypos/CLK
    SLICE_X7Y28          FDCE                                         r  vgac/Ypos/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  vgac/Ypos/cnt_reg[7]/Q
                         net (fo=22, routed)          1.389     6.987    vgac/Ypos/Q[5]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.139 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=32, routed)          1.385     8.525    vgac/Ypos/cnt_reg[9]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.851 r  vgac/Ypos/i__carry_i_1/O
                         net (fo=1, routed)           0.529     9.380    pg/pr/pr/r2_inferred__0/i__carry__0_0[3]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.765 r  pg/pr/pr/r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.765    pg/pr/pr/r2_inferred__0/i__carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.036 r  pg/pr/pr/r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.645    10.681    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.373    11.054 f  vgac/Xpos/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.797    11.851    vgac/Xpos/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    11.975 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.869    12.844    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.968 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.911    15.879    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    19.408 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.408    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.109ns  (logic 5.735ns (40.646%)  route 8.375ns (59.354%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.621     5.142    vgac/Ypos/CLK
    SLICE_X7Y28          FDCE                                         r  vgac/Ypos/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  vgac/Ypos/cnt_reg[7]/Q
                         net (fo=22, routed)          1.389     6.987    vgac/Ypos/Q[5]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.139 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=32, routed)          1.385     8.525    vgac/Ypos/cnt_reg[9]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.851 r  vgac/Ypos/i__carry_i_1/O
                         net (fo=1, routed)           0.529     9.380    pg/pr/pr/r2_inferred__0/i__carry__0_0[3]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.765 r  pg/pr/pr/r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.765    pg/pr/pr/r2_inferred__0/i__carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.036 r  pg/pr/pr/r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.645    10.681    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.373    11.054 f  vgac/Xpos/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.797    11.851    vgac/Xpos/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    11.975 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.869    12.844    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.968 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.760    15.728    vgaGreen_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    19.252 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.252    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.955ns  (logic 5.732ns (41.073%)  route 8.224ns (58.927%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.621     5.142    vgac/Ypos/CLK
    SLICE_X7Y28          FDCE                                         r  vgac/Ypos/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  vgac/Ypos/cnt_reg[7]/Q
                         net (fo=22, routed)          1.389     6.987    vgac/Ypos/Q[5]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.139 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=32, routed)          1.385     8.525    vgac/Ypos/cnt_reg[9]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.851 r  vgac/Ypos/i__carry_i_1/O
                         net (fo=1, routed)           0.529     9.380    pg/pr/pr/r2_inferred__0/i__carry__0_0[3]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.765 r  pg/pr/pr/r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.765    pg/pr/pr/r2_inferred__0/i__carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.036 r  pg/pr/pr/r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.645    10.681    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.373    11.054 f  vgac/Xpos/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.797    11.851    vgac/Xpos/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    11.975 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.869    12.844    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.968 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.609    15.577    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    19.098 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.098    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.808ns  (logic 5.736ns (41.538%)  route 8.073ns (58.462%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.621     5.142    vgac/Ypos/CLK
    SLICE_X7Y28          FDCE                                         r  vgac/Ypos/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  vgac/Ypos/cnt_reg[7]/Q
                         net (fo=22, routed)          1.389     6.987    vgac/Ypos/Q[5]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.139 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=32, routed)          1.385     8.525    vgac/Ypos/cnt_reg[9]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.851 r  vgac/Ypos/i__carry_i_1/O
                         net (fo=1, routed)           0.529     9.380    pg/pr/pr/r2_inferred__0/i__carry__0_0[3]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.765 r  pg/pr/pr/r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.765    pg/pr/pr/r2_inferred__0/i__carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.036 r  pg/pr/pr/r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.645    10.681    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.373    11.054 f  vgac/Xpos/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.797    11.851    vgac/Xpos/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    11.975 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.869    12.844    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.968 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.458    15.426    vgaGreen_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.951 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.951    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.774ns  (logic 5.713ns (41.480%)  route 8.061ns (58.520%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.621     5.142    vgac/Ypos/CLK
    SLICE_X7Y28          FDCE                                         r  vgac/Ypos/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  vgac/Ypos/cnt_reg[7]/Q
                         net (fo=22, routed)          1.389     6.987    vgac/Ypos/Q[5]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.139 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=32, routed)          1.385     8.525    vgac/Ypos/cnt_reg[9]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.851 r  vgac/Ypos/i__carry_i_1/O
                         net (fo=1, routed)           0.529     9.380    pg/pr/pr/r2_inferred__0/i__carry__0_0[3]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.765 r  pg/pr/pr/r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.765    pg/pr/pr/r2_inferred__0/i__carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.036 r  pg/pr/pr/r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.645    10.681    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.373    11.054 f  vgac/Xpos/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.797    11.851    vgac/Xpos/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    11.975 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.869    12.844    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.968 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.446    15.414    vgaGreen_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    18.917 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.917    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.636ns  (logic 5.714ns (41.906%)  route 7.922ns (58.094%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.621     5.142    vgac/Ypos/CLK
    SLICE_X7Y28          FDCE                                         r  vgac/Ypos/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  vgac/Ypos/cnt_reg[7]/Q
                         net (fo=22, routed)          1.389     6.987    vgac/Ypos/Q[5]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.139 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=32, routed)          1.385     8.525    vgac/Ypos/cnt_reg[9]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.851 r  vgac/Ypos/i__carry_i_1/O
                         net (fo=1, routed)           0.529     9.380    pg/pr/pr/r2_inferred__0/i__carry__0_0[3]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.765 r  pg/pr/pr/r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.765    pg/pr/pr/r2_inferred__0/i__carry_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.036 r  pg/pr/pr/r2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.645    10.681    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.373    11.054 f  vgac/Xpos/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.797    11.851    vgac/Xpos/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    11.975 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.869    12.844    vgac/Xpos/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.968 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.307    15.275    vgaGreen_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    18.778 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.778    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgac/Xpos/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.384ns (72.079%)  route 0.536ns (27.921%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.559     1.442    vgac/Xpos/CLK
    SLICE_X9Y31          FDCE                                         r  vgac/Xpos/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vgac/Xpos/cnt_reg[4]/Q
                         net (fo=10, routed)          0.066     1.649    vgac/Xpos/cnt_reg[4]
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.045     1.694 r  vgac/Xpos/Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.470     2.164    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.362 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.362    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.390ns (68.091%)  route 0.652ns (31.909%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X7Y28          FDCE                                         r  vgac/Ypos/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  vgac/Ypos/cnt_reg[4]/Q
                         net (fo=14, routed)          0.252     1.859    vgac/Ypos/Q[2]
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.904 r  vgac/Ypos/Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.400     2.304    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.508 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.508    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.474ns (58.526%)  route 1.044ns (41.474%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X6Y28          FDCE                                         r  vgac/Ypos/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.630 f  vgac/Ypos/cnt_reg[2]/Q
                         net (fo=19, routed)          0.248     1.878    vgac/Ypos/Q[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.923 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.198     2.121    vgac/Xpos/vgaGreen[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     2.166 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.598     2.764    vgaGreen_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.984 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.984    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.451ns (56.709%)  route 1.107ns (43.291%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X6Y28          FDCE                                         r  vgac/Ypos/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.630 f  vgac/Ypos/cnt_reg[2]/Q
                         net (fo=19, routed)          0.248     1.878    vgac/Ypos/Q[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.923 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.198     2.121    vgac/Xpos/vgaGreen[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     2.166 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.661     2.827    vgaGreen_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.024 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.024    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.459ns (56.800%)  route 1.109ns (43.200%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X6Y28          FDCE                                         r  vgac/Ypos/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.630 f  vgac/Ypos/cnt_reg[2]/Q
                         net (fo=19, routed)          0.248     1.878    vgac/Ypos/Q[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.923 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.198     2.121    vgac/Xpos/vgaGreen[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     2.166 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.663     2.829    vgaGreen_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.034 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.034    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.618ns  (logic 1.458ns (55.679%)  route 1.160ns (44.321%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X6Y28          FDCE                                         r  vgac/Ypos/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.630 f  vgac/Ypos/cnt_reg[2]/Q
                         net (fo=19, routed)          0.248     1.878    vgac/Ypos/Q[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.923 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.198     2.121    vgac/Xpos/vgaGreen[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     2.166 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.714     2.880    vgaGreen_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     4.084 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.084    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.480ns (55.755%)  route 1.174ns (44.245%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X6Y28          FDCE                                         r  vgac/Ypos/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.630 f  vgac/Ypos/cnt_reg[2]/Q
                         net (fo=19, routed)          0.248     1.878    vgac/Ypos/Q[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.923 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.198     2.121    vgac/Xpos/vgaGreen[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     2.166 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.728     2.894    vgaGreen_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.120 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.120    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.476ns (54.360%)  route 1.239ns (45.640%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X6Y28          FDCE                                         r  vgac/Ypos/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.630 f  vgac/Ypos/cnt_reg[2]/Q
                         net (fo=19, routed)          0.248     1.878    vgac/Ypos/Q[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.923 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.198     2.121    vgac/Xpos/vgaGreen[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     2.166 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.793     2.959    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.181 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.181    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.479ns (53.140%)  route 1.304ns (46.860%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X6Y28          FDCE                                         r  vgac/Ypos/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.630 f  vgac/Ypos/cnt_reg[2]/Q
                         net (fo=19, routed)          0.248     1.878    vgac/Ypos/Q[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.923 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.198     2.121    vgac/Xpos/vgaGreen[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     2.166 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.858     3.024    vgaGreen_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.249 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.249    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.857ns  (logic 1.484ns (51.936%)  route 1.373ns (48.064%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X6Y28          FDCE                                         r  vgac/Ypos/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.630 f  vgac/Ypos/cnt_reg[2]/Q
                         net (fo=19, routed)          0.248     1.878    vgac/Ypos/Q[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.923 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.198     2.121    vgac/Xpos/vgaGreen[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     2.166 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.927     3.093    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.324 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.324    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           510 Endpoints
Min Delay           510 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1d/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.380ns  (logic 1.441ns (19.529%)  route 5.939ns (80.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         5.939     7.380    pg/ip/p1d/btnC_IBUF
    SLICE_X1Y50          FDCE                                         f  pg/ip/p1d/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510     4.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1d/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.380ns  (logic 1.441ns (19.529%)  route 5.939ns (80.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         5.939     7.380    pg/ip/p1d/btnC_IBUF
    SLICE_X1Y50          FDCE                                         f  pg/ip/p1d/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510     4.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1d/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.380ns  (logic 1.441ns (19.529%)  route 5.939ns (80.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         5.939     7.380    pg/ip/p1d/btnC_IBUF
    SLICE_X1Y50          FDCE                                         f  pg/ip/p1d/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510     4.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1d/cnt_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.380ns  (logic 1.441ns (19.529%)  route 5.939ns (80.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         5.939     7.380    pg/ip/p1d/btnC_IBUF
    SLICE_X1Y50          FDCE                                         f  pg/ip/p1d/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510     4.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  pg/ip/p1d/cnt_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1d/outState_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.304ns  (logic 1.593ns (21.815%)  route 5.710ns (78.185%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         5.158     6.600    pg/ip/p1d/btnC_IBUF
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.152     6.752 f  pg/ip/p1d/outState_reg_LDC_i_1__0/O
                         net (fo=2, routed)           0.552     7.304    pg/ip/p1d/outState_reg_LDC_i_1__0_n_0
    SLICE_X0Y46          FDPE                                         f  pg/ip/p1d/outState_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.519     4.860    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X0Y46          FDPE                                         r  pg/ip/p1d/outState_reg_P/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1d/outState_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.269ns  (logic 1.565ns (21.534%)  route 5.704ns (78.466%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         5.158     6.600    pg/ip/p1d/btnC_IBUF
    SLICE_X0Y46          LUT2 (Prop_lut2_I0_O)        0.124     6.724 f  pg/ip/p1d/outState_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.546     7.269    pg/ip/p1d/outState_reg_LDC_i_2__0_n_0
    SLICE_X0Y47          FDCE                                         f  pg/ip/p1d/outState_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.520     4.861    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X0Y47          FDCE                                         r  pg/ip/p1d/outState_reg_C/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1d/cnt_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.223ns  (logic 1.441ns (19.954%)  route 5.782ns (80.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         5.782     7.223    pg/ip/p1d/btnC_IBUF
    SLICE_X1Y51          FDCE                                         f  pg/ip/p1d/cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510     4.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1d/cnt_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.223ns  (logic 1.441ns (19.954%)  route 5.782ns (80.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         5.782     7.223    pg/ip/p1d/btnC_IBUF
    SLICE_X1Y51          FDCE                                         f  pg/ip/p1d/cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510     4.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1d/cnt_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.223ns  (logic 1.441ns (19.954%)  route 5.782ns (80.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         5.782     7.223    pg/ip/p1d/btnC_IBUF
    SLICE_X1Y51          FDCE                                         f  pg/ip/p1d/cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510     4.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1d/cnt_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.223ns  (logic 1.441ns (19.954%)  route 5.782ns (80.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=200, routed)         5.782     7.223    pg/ip/p1d/btnC_IBUF
    SLICE_X1Y51          FDCE                                         f  pg/ip/p1d/cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.510     4.851    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  pg/ip/p1d/cnt_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pg/ip/p1d/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p1d/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.336ns (67.886%)  route 0.159ns (32.114%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          LDCE                         0.000     0.000 r  pg/ip/p1d/outState_reg_LDC/G
    SLICE_X3Y46          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  pg/ip/p1d/outState_reg_LDC/Q
                         net (fo=36, routed)          0.159     0.384    pg/ip/p1d/outState_reg_LDC_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I2_O)        0.045     0.429 r  pg/ip/p1d/cnt[8]_i_3__0/O
                         net (fo=1, routed)           0.000     0.429    pg/ip/p1d/cnt[8]_i_3__0_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.495 r  pg/ip/p1d/cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.495    pg/ip/p1d/cnt_reg[8]_i_1__0_n_5
    SLICE_X1Y46          FDCE                                         r  pg/ip/p1d/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.866     1.993    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  pg/ip/p1d/cnt_reg[10]/C

Slack:                    inf
  Source:                 pg/ip/p1d/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p1d/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.333ns (67.280%)  route 0.162ns (32.720%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          LDCE                         0.000     0.000 r  pg/ip/p1d/outState_reg_LDC/G
    SLICE_X3Y46          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  pg/ip/p1d/outState_reg_LDC/Q
                         net (fo=36, routed)          0.162     0.387    pg/ip/p1d/outState_reg_LDC_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I2_O)        0.045     0.432 r  pg/ip/p1d/cnt[8]_i_2__0/O
                         net (fo=1, routed)           0.000     0.432    pg/ip/p1d/cnt[8]_i_2__0_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.495 r  pg/ip/p1d/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.495    pg/ip/p1d/cnt_reg[8]_i_1__0_n_4
    SLICE_X1Y46          FDCE                                         r  pg/ip/p1d/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.866     1.993    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  pg/ip/p1d/cnt_reg[11]/C

Slack:                    inf
  Source:                 pg/ip/p1u/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p1u/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.329ns (66.317%)  route 0.167ns (33.683%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          LDCE                         0.000     0.000 r  pg/ip/p1u/outState_reg_LDC/G
    SLICE_X5Y39          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pg/ip/p1u/outState_reg_LDC/Q
                         net (fo=39, routed)          0.167     0.387    pg/ip/p1u/outState_reg_LDC_i_2_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I2_O)        0.045     0.432 r  pg/ip/p1u/cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     0.432    pg/ip/p1u/cnt[24]_i_2_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.496 r  pg/ip/p1u/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.496    pg/ip/p1u/cnt_reg[24]_i_1_n_4
    SLICE_X6Y39          FDCE                                         r  pg/ip/p1u/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.862     1.989    pg/ip/p1u/clk_IBUF_BUFG
    SLICE_X6Y39          FDCE                                         r  pg/ip/p1u/cnt_reg[27]/C

Slack:                    inf
  Source:                 pg/ip/p1u/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p1u/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.330ns (66.119%)  route 0.169ns (33.881%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          LDCE                         0.000     0.000 r  pg/ip/p1u/outState_reg_LDC/G
    SLICE_X5Y39          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pg/ip/p1u/outState_reg_LDC/Q
                         net (fo=39, routed)          0.169     0.389    pg/ip/p1u/outState_reg_LDC_i_2_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I2_O)        0.045     0.434 r  pg/ip/p1u/cnt[24]_i_3/O
                         net (fo=1, routed)           0.000     0.434    pg/ip/p1u/cnt[24]_i_3_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.499 r  pg/ip/p1u/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.499    pg/ip/p1u/cnt_reg[24]_i_1_n_5
    SLICE_X6Y39          FDCE                                         r  pg/ip/p1u/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.862     1.989    pg/ip/p1u/clk_IBUF_BUFG
    SLICE_X6Y39          FDCE                                         r  pg/ip/p1u/cnt_reg[26]/C

Slack:                    inf
  Source:                 pg/ip/p2d/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p2d/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.335ns (66.466%)  route 0.169ns (33.534%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE                         0.000     0.000 r  pg/ip/p2d/outState_reg_LDC/G
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pg/ip/p2d/outState_reg_LDC/Q
                         net (fo=36, routed)          0.169     0.389    pg/ip/p2d/outState_reg_LDC_n_0
    SLICE_X2Y43          LUT5 (Prop_lut5_I2_O)        0.045     0.434 r  pg/ip/p2d/cnt[8]_i_5__2/O
                         net (fo=1, routed)           0.000     0.434    pg/ip/p2d/cnt[8]_i_5__2_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.504 r  pg/ip/p2d/cnt_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     0.504    pg/ip/p2d/cnt_reg[8]_i_1__2_n_7
    SLICE_X2Y43          FDCE                                         r  pg/ip/p2d/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.866     1.993    pg/ip/p2d/clk_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  pg/ip/p2d/cnt_reg[8]/C

Slack:                    inf
  Source:                 pg/ip/p2d/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p2d/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.331ns (65.672%)  route 0.173ns (34.328%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE                         0.000     0.000 r  pg/ip/p2d/outState_reg_LDC/G
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pg/ip/p2d/outState_reg_LDC/Q
                         net (fo=36, routed)          0.173     0.393    pg/ip/p2d/outState_reg_LDC_n_0
    SLICE_X2Y43          LUT5 (Prop_lut5_I2_O)        0.045     0.438 r  pg/ip/p2d/cnt[8]_i_4__2/O
                         net (fo=1, routed)           0.000     0.438    pg/ip/p2d/cnt[8]_i_4__2_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.504 r  pg/ip/p2d/cnt_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.504    pg/ip/p2d/cnt_reg[8]_i_1__2_n_6
    SLICE_X2Y43          FDCE                                         r  pg/ip/p2d/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.866     1.993    pg/ip/p2d/clk_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  pg/ip/p2d/cnt_reg[9]/C

Slack:                    inf
  Source:                 pg/ip/p1u/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p1u/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.335ns (66.192%)  route 0.171ns (33.808%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          LDCE                         0.000     0.000 r  pg/ip/p1u/outState_reg_LDC/G
    SLICE_X5Y39          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pg/ip/p1u/outState_reg_LDC/Q
                         net (fo=39, routed)          0.171     0.391    pg/ip/p1u/outState_reg_LDC_i_2_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I2_O)        0.045     0.436 r  pg/ip/p1u/cnt[24]_i_5/O
                         net (fo=1, routed)           0.000     0.436    pg/ip/p1u/cnt[24]_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.506 r  pg/ip/p1u/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.506    pg/ip/p1u/cnt_reg[24]_i_1_n_7
    SLICE_X6Y39          FDCE                                         r  pg/ip/p1u/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.862     1.989    pg/ip/p1u/clk_IBUF_BUFG
    SLICE_X6Y39          FDCE                                         r  pg/ip/p1u/cnt_reg[24]/C

Slack:                    inf
  Source:                 pg/ip/p1u/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p1u/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.370ns (68.379%)  route 0.171ns (31.621%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          LDCE                         0.000     0.000 r  pg/ip/p1u/outState_reg_LDC/G
    SLICE_X5Y39          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pg/ip/p1u/outState_reg_LDC/Q
                         net (fo=39, routed)          0.171     0.391    pg/ip/p1u/outState_reg_LDC_i_2_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I2_O)        0.045     0.436 r  pg/ip/p1u/cnt[24]_i_5/O
                         net (fo=1, routed)           0.000     0.436    pg/ip/p1u/cnt[24]_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.541 r  pg/ip/p1u/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.541    pg/ip/p1u/cnt_reg[24]_i_1_n_6
    SLICE_X6Y39          FDCE                                         r  pg/ip/p1u/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.862     1.989    pg/ip/p1u/clk_IBUF_BUFG
    SLICE_X6Y39          FDCE                                         r  pg/ip/p1u/cnt_reg[25]/C

Slack:                    inf
  Source:                 pg/ip/p1u/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p1u/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.329ns (56.896%)  route 0.249ns (43.104%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          LDCE                         0.000     0.000 r  pg/ip/p1u/outState_reg_LDC/G
    SLICE_X5Y39          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pg/ip/p1u/outState_reg_LDC/Q
                         net (fo=39, routed)          0.249     0.469    pg/ip/p1u/outState_reg_LDC_i_2_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.045     0.514 r  pg/ip/p1u/cnt[28]_i_2/O
                         net (fo=1, routed)           0.000     0.514    pg/ip/p1u/cnt[28]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.578 r  pg/ip/p1u/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.578    pg/ip/p1u/cnt_reg[28]_i_1_n_4
    SLICE_X6Y40          FDCE                                         r  pg/ip/p1u/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.863     1.990    pg/ip/p1u/clk_IBUF_BUFG
    SLICE_X6Y40          FDCE                                         r  pg/ip/p1u/cnt_reg[31]/C

Slack:                    inf
  Source:                 pg/ip/p2d/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p2d/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.410ns (70.810%)  route 0.169ns (29.190%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE                         0.000     0.000 r  pg/ip/p2d/outState_reg_LDC/G
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pg/ip/p2d/outState_reg_LDC/Q
                         net (fo=36, routed)          0.169     0.389    pg/ip/p2d/outState_reg_LDC_n_0
    SLICE_X2Y43          LUT5 (Prop_lut5_I2_O)        0.045     0.434 r  pg/ip/p2d/cnt[8]_i_5__2/O
                         net (fo=1, routed)           0.000     0.434    pg/ip/p2d/cnt[8]_i_5__2_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.579 r  pg/ip/p2d/cnt_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.579    pg/ip/p2d/cnt_reg[8]_i_1__2_n_5
    SLICE_X2Y43          FDCE                                         r  pg/ip/p2d/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.866     1.993    pg/ip/p2d/clk_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  pg/ip/p2d/cnt_reg[10]/C





