Analysis & Synthesis report for g07_lab5
Wed Nov 19 15:48:12 2014
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|LPM_COUNTER:counter
 13. Source assignments for g07_speed_calories:power_stats|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated
 14. Parameter Settings for User Entity Instance: G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|LPM_COUNTER:counter
 15. Parameter Settings for User Entity Instance: g07_speed_calories:power_stats|LPM_ROM:crc_table
 16. Port Connectivity Checks: "g07_controller:controller|g07_BCD_testbed:decoder|g07_7_segment_decoder_full:decoder|g07_7_segment_decoder:i1"
 17. Port Connectivity Checks: "g07_controller:controller|g07_BCD_testbed:decoder|g07_7_segment_decoder_full:decoder|g07_7_segment_decoder:i4"
 18. Port Connectivity Checks: "g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|g07_ADD3:add3_3"
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 19 15:48:11 2014         ;
; Quartus II 64-Bit Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; g07_lab5                                      ;
; Top-level Entity Name              ; g07_lab5                                      ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 0                                             ;
;     Total combinational functions  ; 0                                             ;
;     Dedicated logic registers      ; 0                                             ;
; Total registers                    ; 0                                             ;
; Total pins                         ; 40                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; g07_lab5           ; g07_lab5           ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                    ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------+
; G07_Lab3.vhd                     ; yes             ; User VHDL File                         ; H:/workspace/DSD-lab5/G07_Lab3.vhd                              ;
; g07_SECONDS_TIMER.vhd            ; yes             ; User VHDL File                         ; H:/workspace/DSD-lab5/g07_SECONDS_TIMER.vhd                     ;
; G07_Stroke_Counter.vhd           ; yes             ; User VHDL File                         ; H:/workspace/DSD-lab5/G07_Stroke_Counter.vhd                    ;
; g07_7_segment_decoder.vhd        ; yes             ; User VHDL File                         ; H:/workspace/DSD-lab5/g07_7_segment_decoder.vhd                 ;
; g07_7_segment_decoder_full.vhd   ; yes             ; User VHDL File                         ; H:/workspace/DSD-lab5/g07_7_segment_decoder_full.vhd            ;
; g07_ADD3.vhd                     ; yes             ; User VHDL File                         ; H:/workspace/DSD-lab5/g07_ADD3.vhd                              ;
; g07_BCD_testbed.vhd              ; yes             ; User VHDL File                         ; H:/workspace/DSD-lab5/g07_BCD_testbed.vhd                       ;
; g07_controller.vhd               ; yes             ; User VHDL File                         ; H:/workspace/DSD-lab5/g07_controller.vhd                        ;
; g07_lab5.vhd                     ; yes             ; User VHDL File                         ; H:/workspace/DSD-lab5/g07_lab5.vhd                              ;
; g07_serial_binary_to_bcd.vhd     ; yes             ; User VHDL File                         ; H:/workspace/DSD-lab5/g07_serial_binary_to_bcd.vhd              ;
; g07_speed_calories.vhd           ; yes             ; User VHDL File                         ; H:/workspace/DSD-lab5/g07_speed_calories.vhd                    ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf ;
; db/cntr_8fl.tdf                  ; yes             ; Auto-Generated Megafunction            ; H:/workspace/DSD-lab5/db/cntr_8fl.tdf                           ;
; lpm_rom.tdf                      ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf     ;
; altrom.tdf                       ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf      ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf  ;
; db/altsyncram_k601.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/workspace/DSD-lab5/db/altsyncram_k601.tdf                    ;
; crc_rom.mif                      ; yes             ; Auto-Found Memory Initialization File  ; H:/workspace/DSD-lab5/crc_rom.mif                               ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 40    ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |g07_lab5                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 40   ; 0            ; |g07_lab5           ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                 ; Reason for Removal                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[0..39]      ; Lost fanout                                                                                                ;
; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[0..13] ; Stuck at GND due to stuck port data_in                                                                     ;
; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|shiftin                  ; Stuck at GND due to stuck port data_in                                                                     ;
; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|regout[0]                ; Stuck at GND due to stuck port data_in                                                                     ;
; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|regout[1]                ; Merged with g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|regout[4] ;
; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|regout[2..15]            ; Stuck at GND due to stuck port data_in                                                                     ;
; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bcd16_reg:count[1..30]  ; Stuck at GND due to stuck port data_in                                                                     ;
; g07_controller:controller|seg1[6]                                                                             ; Stuck at VCC due to stuck port data_in                                                                     ;
; g07_controller:controller|seg2[6]                                                                             ; Stuck at VCC due to stuck port data_in                                                                     ;
; g07_controller:controller|seg3[6]                                                                             ; Stuck at VCC due to stuck port data_in                                                                     ;
; g07_controller:controller|seg4[0..6]                                                                          ; Stuck at VCC due to stuck port data_in                                                                     ;
; g07_controller:controller|seg1[0..5]                                                                          ; Stuck at VCC due to stuck port data_in                                                                     ;
; g07_controller:controller|seg2[0..5]                                                                          ; Stuck at VCC due to stuck port data_in                                                                     ;
; g07_controller:controller|seg3[0..5]                                                                          ; Stuck at VCC due to stuck port data_in                                                                     ;
; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|ready                    ; Lost fanout                                                                                                ;
; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bcd16_reg:count[0,31]   ; Lost fanout                                                                                                ;
; Total Number of Removed Registers = 132                                                                       ;                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                      ;
+-----------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+
; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[0] ; Stuck at GND              ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[1],  ;
;                                                                                                           ; due to stuck port data_in ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[2],  ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[3],  ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[4],  ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[5],  ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[6],  ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[7],  ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[8],  ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[9],  ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[10], ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[11], ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[12], ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bin14_reg:binreg[13], ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|shiftin,               ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|regout[0],             ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bcd16_reg:count[31]   ;
; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|regout[4]            ; Stuck at GND              ; g07_controller:controller|seg1[6], g07_controller:controller|seg2[6],                                       ;
;                                                                                                           ; due to stuck port data_in ; g07_controller:controller|seg1[0], g07_controller:controller|seg1[1],                                       ;
;                                                                                                           ;                           ; g07_controller:controller|seg1[2], g07_controller:controller|seg1[3],                                       ;
;                                                                                                           ;                           ; g07_controller:controller|seg1[4], g07_controller:controller|seg1[5],                                       ;
;                                                                                                           ;                           ; g07_controller:controller|seg2[0], g07_controller:controller|seg2[1],                                       ;
;                                                                                                           ;                           ; g07_controller:controller|seg2[2], g07_controller:controller|seg2[3],                                       ;
;                                                                                                           ;                           ; g07_controller:controller|seg2[4], g07_controller:controller|seg2[5],                                       ;
;                                                                                                           ;                           ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|ready                  ;
; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|regout[11]           ; Stuck at GND              ; g07_controller:controller|seg3[6], g07_controller:controller|seg3[0],                                       ;
;                                                                                                           ; due to stuck port data_in ; g07_controller:controller|seg3[1], g07_controller:controller|seg3[2],                                       ;
;                                                                                                           ;                           ; g07_controller:controller|seg3[3], g07_controller:controller|seg3[4],                                       ;
;                                                                                                           ;                           ; g07_controller:controller|seg3[5]                                                                           ;
; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|regout[15]           ; Stuck at GND              ; g07_controller:controller|seg4[0], g07_controller:controller|seg4[1],                                       ;
;                                                                                                           ; due to stuck port data_in ; g07_controller:controller|seg4[2], g07_controller:controller|seg4[3],                                       ;
;                                                                                                           ;                           ; g07_controller:controller|seg4[4], g07_controller:controller|seg4[5],                                       ;
;                                                                                                           ;                           ; g07_controller:controller|seg4[6]                                                                           ;
; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bcd16_reg:count[1]  ; Stuck at GND              ; g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bcd16_reg:count[0]    ;
;                                                                                                           ; due to stuck port data_in ;                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 42 bits   ; 84 LEs        ; 0 LEs                ; 84 LEs                 ; Yes        ; |g07_lab5|g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|regout[11]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |g07_lab5|g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|regout[2]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |g07_lab5|g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bcd16_reg:count[31] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|LPM_COUNTER:counter ;
+---------------------------+-------+------+------------------------------------------------+
; Assignment                ; Value ; From ; To                                             ;
+---------------------------+-------+------+------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                              ;
+---------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for g07_speed_calories:power_stats|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|LPM_COUNTER:counter ;
+------------------------+-------------------+--------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                               ;
+------------------------+-------------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH              ; 40                ; Signed Integer                                                     ;
; LPM_DIRECTION          ; DOWN              ; Untyped                                                            ;
; LPM_MODULUS            ; 0                 ; Signed Integer                                                     ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                            ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone II        ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                 ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                 ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                            ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                            ;
; CBXI_PARAMETER         ; cntr_8fl          ; Untyped                                                            ;
+------------------------+-------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g07_speed_calories:power_stats|LPM_ROM:crc_table ;
+------------------------+--------------+-------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                  ;
+------------------------+--------------+-------------------------------------------------------+
; LPM_WIDTH              ; 12           ; Signed Integer                                        ;
; LPM_WIDTHAD            ; 4            ; Signed Integer                                        ;
; LPM_NUMWORDS           ; 16           ; Signed Integer                                        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                               ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                               ;
; LPM_FILE               ; crc_rom.mif  ; Untyped                                               ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                        ;
+------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g07_controller:controller|g07_BCD_testbed:decoder|g07_7_segment_decoder_full:decoder|g07_7_segment_decoder:i1" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; rippleblank_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g07_controller:controller|g07_BCD_testbed:decoder|g07_7_segment_decoder_full:decoder|g07_7_segment_decoder:i4" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                               ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; rippleblank_in ; Input ; Info     ; Stuck at VCC                                                                                          ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|g07_ADD3:add3_3" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------+
; y4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Nov 19 15:47:52 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file g07_lab3.vhd
    Info: Found design unit 1: G07_Lab3-behv
    Info: Found entity 1: G07_Lab3
Info: Found 2 design units, including 1 entities, in source file g07_seconds_timer.vhd
    Info: Found design unit 1: g07_SECONDS_TIMER-behv
    Info: Found entity 1: g07_SECONDS_TIMER
Info: Found 2 design units, including 1 entities, in source file g07_stroke_counter.vhd
    Info: Found design unit 1: G07_Stroke_Counter-behv
    Info: Found entity 1: G07_Stroke_Counter
Info: Found 2 design units, including 1 entities, in source file g07_16shift_test.vhd
    Info: Found design unit 1: g07_16shift_test-behv
    Info: Found entity 1: g07_16shift_test
Info: Found 2 design units, including 1 entities, in source file g07_7_segment_decoder.vhd
    Info: Found design unit 1: g07_7_segment_decoder-behv
    Info: Found entity 1: g07_7_segment_decoder
Info: Found 2 design units, including 1 entities, in source file g07_7_segment_decoder_full.vhd
    Info: Found design unit 1: g07_7_segment_decoder_full-behv
    Info: Found entity 1: g07_7_segment_decoder_full
Info: Found 2 design units, including 1 entities, in source file g07_add3.vhd
    Info: Found design unit 1: g07_ADD3-behv
    Info: Found entity 1: g07_ADD3
Info: Found 2 design units, including 1 entities, in source file g07_bcd_testbed.vhd
    Info: Found design unit 1: g07_BCD_testbed-behv
    Info: Found entity 1: g07_BCD_testbed
Info: Found 2 design units, including 1 entities, in source file g07_controller.vhd
    Info: Found design unit 1: g07_controller-behv
    Info: Found entity 1: g07_controller
Info: Found 2 design units, including 1 entities, in source file g07_lab5.vhd
    Info: Found design unit 1: g07_lab5-behv
    Info: Found entity 1: g07_lab5
Info: Found 2 design units, including 1 entities, in source file g07_serial_binary_to_bcd.vhd
    Info: Found design unit 1: g07_serial_binary_to_bcd-behv
    Info: Found entity 1: g07_serial_binary_to_bcd
Info: Found 2 design units, including 1 entities, in source file g07_speed_calories.vhd
    Info: Found design unit 1: g07_speed_calories-behv
    Info: Found entity 1: g07_speed_calories
Info: Elaborating entity "g07_lab5" for the top level hierarchy
Info: Elaborating entity "G07_Lab3" for hierarchy "G07_Lab3:stroke_stats"
Warning (10541): VHDL Signal Declaration warning at G07_Lab3.vhd(21): used implicit default value for signal "count_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at G07_Lab3.vhd(21): object "load" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at G07_Lab3.vhd(22): object "BCD_in" assigned a value but never read
Info: Elaborating entity "g07_SECONDS_TIMER" for hierarchy "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser"
Info: Elaborating entity "LPM_COUNTER" for hierarchy "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|LPM_COUNTER:counter"
Info: Elaborated megafunction instantiation "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|LPM_COUNTER:counter"
Info: Instantiated megafunction "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|LPM_COUNTER:counter" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "40"
    Info: Parameter "LPM_MODULUS" = "0"
    Info: Parameter "LPM_DIRECTION" = "DOWN"
    Info: Parameter "LPM_AVALUE" = "UNUSED"
    Info: Parameter "LPM_SVALUE" = "UNUSED"
    Info: Parameter "LPM_PORT_UPDOWN" = "PORT_CONNECTIVITY"
    Info: Parameter "LPM_PVALUE" = "UNUSED"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/cntr_8fl.tdf
    Info: Found entity 1: cntr_8fl
Info: Elaborating entity "cntr_8fl" for hierarchy "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|LPM_COUNTER:counter|cntr_8fl:auto_generated"
Info: Elaborating entity "G07_Stroke_Counter" for hierarchy "G07_Lab3:stroke_stats|G07_Stroke_Counter:stroke_counter"
Info: Elaborating entity "g07_speed_calories" for hierarchy "g07_speed_calories:power_stats"
Info: Elaborating entity "LPM_ROM" for hierarchy "g07_speed_calories:power_stats|LPM_ROM:crc_table"
Info: Elaborated megafunction instantiation "g07_speed_calories:power_stats|LPM_ROM:crc_table"
Info: Instantiated megafunction "g07_speed_calories:power_stats|LPM_ROM:crc_table" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "12"
    Info: Parameter "LPM_WIDTHAD" = "4"
    Info: Parameter "LPM_NUMWORDS" = "16"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_FILE" = "crc_rom.mif"
    Info: Parameter "LPM_TYPE" = "LPM_ROM"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altrom" for hierarchy "g07_speed_calories:power_stats|LPM_ROM:crc_table|altrom:srom"
Info: Elaborated megafunction instantiation "g07_speed_calories:power_stats|LPM_ROM:crc_table|altrom:srom", which is child of megafunction instantiation "g07_speed_calories:power_stats|LPM_ROM:crc_table"
Info: Elaborating entity "altsyncram" for hierarchy "g07_speed_calories:power_stats|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block"
Info: Elaborated megafunction instantiation "g07_speed_calories:power_stats|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "g07_speed_calories:power_stats|LPM_ROM:crc_table"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k601.tdf
    Info: Found entity 1: altsyncram_k601
Info: Elaborating entity "altsyncram_k601" for hierarchy "g07_speed_calories:power_stats|LPM_ROM:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated"
Info: Elaborating entity "g07_controller" for hierarchy "g07_controller:controller"
Warning (10541): VHDL Signal Declaration warning at g07_controller.vhd(31): used implicit default value for signal "start" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at g07_controller.vhd(51): signal "load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "g07_BCD_testbed" for hierarchy "g07_controller:controller|g07_BCD_testbed:decoder"
Warning (10541): VHDL Signal Declaration warning at g07_BCD_testbed.vhd(15): used implicit default value for signal "binfull" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "g07_serial_binary_to_bcd" for hierarchy "g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter"
Info: Elaborating entity "g07_ADD3" for hierarchy "g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|g07_ADD3:add3_3"
Info: Elaborating entity "g07_7_segment_decoder_full" for hierarchy "g07_controller:controller|g07_BCD_testbed:decoder|g07_7_segment_decoder_full:decoder"
Warning (10036): Verilog HDL or VHDL warning at g07_7_segment_decoder_full.vhd(26): object "NOTHING" assigned a value but never read
Info: Elaborating entity "g07_7_segment_decoder" for hierarchy "g07_controller:controller|g07_BCD_testbed:decoder|g07_7_segment_decoder_full:decoder|g07_7_segment_decoder:i4"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "g07_speed_calories:power_stats|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "g07_speed_calories:power_stats|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "g07_speed_calories:power_stats|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "g07_speed_calories:power_stats|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "g07_speed_calories:power_stats|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "g07_speed_calories:power_stats|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "g07_speed_calories:power_stats|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "g07_speed_calories:power_stats|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "g07_speed_calories:power_stats|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "g07_speed_calories:power_stats|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "g07_speed_calories:power_stats|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "g07_speed_calories:power_stats|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k601:auto_generated|q_a[11]"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg1[0]" is stuck at VCC
    Warning (13410): Pin "seg1[1]" is stuck at VCC
    Warning (13410): Pin "seg1[2]" is stuck at VCC
    Warning (13410): Pin "seg1[3]" is stuck at VCC
    Warning (13410): Pin "seg1[4]" is stuck at VCC
    Warning (13410): Pin "seg1[5]" is stuck at VCC
    Warning (13410): Pin "seg1[6]" is stuck at VCC
    Warning (13410): Pin "seg2[0]" is stuck at VCC
    Warning (13410): Pin "seg2[1]" is stuck at VCC
    Warning (13410): Pin "seg2[2]" is stuck at VCC
    Warning (13410): Pin "seg2[3]" is stuck at VCC
    Warning (13410): Pin "seg2[4]" is stuck at VCC
    Warning (13410): Pin "seg2[5]" is stuck at VCC
    Warning (13410): Pin "seg2[6]" is stuck at VCC
    Warning (13410): Pin "seg3[0]" is stuck at VCC
    Warning (13410): Pin "seg3[1]" is stuck at VCC
    Warning (13410): Pin "seg3[2]" is stuck at VCC
    Warning (13410): Pin "seg3[3]" is stuck at VCC
    Warning (13410): Pin "seg3[4]" is stuck at VCC
    Warning (13410): Pin "seg3[5]" is stuck at VCC
    Warning (13410): Pin "seg3[6]" is stuck at VCC
    Warning (13410): Pin "seg4[0]" is stuck at VCC
    Warning (13410): Pin "seg4[1]" is stuck at VCC
    Warning (13410): Pin "seg4[2]" is stuck at VCC
    Warning (13410): Pin "seg4[3]" is stuck at VCC
    Warning (13410): Pin "seg4[4]" is stuck at VCC
    Warning (13410): Pin "seg4[5]" is stuck at VCC
    Warning (13410): Pin "seg4[6]" is stuck at VCC
Info: 43 registers lost all their fanouts during netlist optimizations. The first 43 are displayed below.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[39]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[38]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[36]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[35]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[33]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[32]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[31]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[30]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[29]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[28]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[27]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[26]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[25]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[24]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[23]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[22]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[21]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[20]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[18]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[17]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[16]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[15]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[14]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[13]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[12]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[10]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[9]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[8]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[7]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "G07_Lab3:stroke_stats|g07_SECONDS_TIMER:pulser|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|ready" lost all its fanouts during netlist optimizations.
    Info: Register "g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bcd16_reg:count[31]" lost all its fanouts during netlist optimizations.
    Info: Register "g07_controller:controller|g07_BCD_testbed:decoder|g07_serial_binary_to_bcd:converter|\bcd16_reg:count[0]" lost all its fanouts during netlist optimizations.
Warning: Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "en"
    Warning (15610): No output dependent on input pin "stroke_button"
    Warning (15610): No output dependent on input pin "start_stop_button"
    Warning (15610): No output dependent on input pin "rowing_power_switch[0]"
    Warning (15610): No output dependent on input pin "rowing_power_switch[1]"
    Warning (15610): No output dependent on input pin "rowing_power_switch[2]"
    Warning (15610): No output dependent on input pin "rowing_power_switch[3]"
    Warning (15610): No output dependent on input pin "value_switch[0]"
    Warning (15610): No output dependent on input pin "value_switch[1]"
    Warning (15610): No output dependent on input pin "value_switch[2]"
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "reset_button"
Info: Implemented 40 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 28 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 324 megabytes
    Info: Processing ended: Wed Nov 19 15:48:12 2014
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:11


