//Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
//Date        : Tue Oct 25 17:30:00 2016
//Host        : PC-20140711VUBL running 64-bit Service Pack 1  (build 7601)
//Command     : generate_target design_1_wrapper.bd
//Design      : design_1_wrapper
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_1_wrapper
   (AluTrigger,
    DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    EF1,
    EF2,
    ErrFlag,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    IrFlag,
    StartDis,
    StartTrigger,
    StopDis1,
    StopDis2,
    StopDis3,
    StopDis4,
    StopTrigger1,
    StopTrigger2,
    StopTrigger3,
    StopTrigger4,
    StopTrigger5,
    StopTrigger6,
    StopTrigger7,
    StopTrigger8,
    Tstart,
    Tstop1,
    Tstop2,
    Tstop3,
    Tstop4,
    Tstop5,
    Tstop6,
    Tstop7,
    Tstop8,
    addr,
    csn,
    data,
    oen,
    rdn,
    wrn);
  output AluTrigger;
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  input EF1;
  input EF2;
  input ErrFlag;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;
  input IrFlag;
  output StartDis;
  input StartTrigger;
  output StopDis1;
  output StopDis2;
  output StopDis3;
  output StopDis4;
  input StopTrigger1;
  input StopTrigger2;
  input StopTrigger3;
  input StopTrigger4;
  input StopTrigger5;
  input StopTrigger6;
  input StopTrigger7;
  input StopTrigger8;
  output Tstart;
  output Tstop1;
  output Tstop2;
  output Tstop3;
  output Tstop4;
  output Tstop5;
  output Tstop6;
  output Tstop7;
  output Tstop8;
  output [3:0]addr;
  output csn;
  inout [27:0]data;
  output oen;
  output rdn;
  output wrn;

  wire AluTrigger;
  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire EF1;
  wire EF2;
  wire ErrFlag;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;
  wire IrFlag;
  wire StartDis;
  wire StartTrigger;
  wire StopDis1;
  wire StopDis2;
  wire StopDis3;
  wire StopDis4;
  wire StopTrigger1;
  wire StopTrigger2;
  wire StopTrigger3;
  wire StopTrigger4;
  wire StopTrigger5;
  wire StopTrigger6;
  wire StopTrigger7;
  wire StopTrigger8;
  wire Tstart;
  wire Tstop1;
  wire Tstop2;
  wire Tstop3;
  wire Tstop4;
  wire Tstop5;
  wire Tstop6;
  wire Tstop7;
  wire Tstop8;
  wire [3:0]addr;
  wire csn;
  wire [27:0]data;
  wire oen;
  wire rdn;
  wire wrn;

  design_1 design_1_i
       (.AluTrigger(AluTrigger),
        .DDR_addr(DDR_addr),
        .DDR_ba(DDR_ba),
        .DDR_cas_n(DDR_cas_n),
        .DDR_ck_n(DDR_ck_n),
        .DDR_ck_p(DDR_ck_p),
        .DDR_cke(DDR_cke),
        .DDR_cs_n(DDR_cs_n),
        .DDR_dm(DDR_dm),
        .DDR_dq(DDR_dq),
        .DDR_dqs_n(DDR_dqs_n),
        .DDR_dqs_p(DDR_dqs_p),
        .DDR_odt(DDR_odt),
        .DDR_ras_n(DDR_ras_n),
        .DDR_reset_n(DDR_reset_n),
        .DDR_we_n(DDR_we_n),
        .EF1(EF1),
        .EF2(EF2),
        .ErrFlag(ErrFlag),
        .FIXED_IO_ddr_vrn(FIXED_IO_ddr_vrn),
        .FIXED_IO_ddr_vrp(FIXED_IO_ddr_vrp),
        .FIXED_IO_mio(FIXED_IO_mio),
        .FIXED_IO_ps_clk(FIXED_IO_ps_clk),
        .FIXED_IO_ps_porb(FIXED_IO_ps_porb),
        .FIXED_IO_ps_srstb(FIXED_IO_ps_srstb),
        .IrFlag(IrFlag),
        .StartDis(StartDis),
        .StartTrigger(StartTrigger),
        .StopDis1(StopDis1),
        .StopDis2(StopDis2),
        .StopDis3(StopDis3),
        .StopDis4(StopDis4),
        .StopTrigger1(StopTrigger1),
        .StopTrigger2(StopTrigger2),
        .StopTrigger3(StopTrigger3),
        .StopTrigger4(StopTrigger4),
        .StopTrigger5(StopTrigger5),
        .StopTrigger6(StopTrigger6),
        .StopTrigger7(StopTrigger7),
        .StopTrigger8(StopTrigger8),
        .Tstart(Tstart),
        .Tstop1(Tstop1),
        .Tstop2(Tstop2),
        .Tstop3(Tstop3),
        .Tstop4(Tstop4),
        .Tstop5(Tstop5),
        .Tstop6(Tstop6),
        .Tstop7(Tstop7),
        .Tstop8(Tstop8),
        .addr(addr),
        .csn(csn),
        .data(data),
        .oen(oen),
        .rdn(rdn),
        .wrn(wrn));
endmodule
