--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Greedy_snake.twx Greedy_snake.ncd -o Greedy_snake.twr
Greedy_snake.pcf -ucf Greedy_snake.ucf

Design file:              Greedy_snake.ncd
Physical constraint file: Greedy_snake.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: U1/dcm_sp_inst/CLKIN
  Logical resource: U1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: U1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: U1/dcm_sp_inst/CLKIN
  Logical resource: U1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: U1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: U1/dcm_sp_inst/CLKIN
  Logical resource: U1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: U1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_clk0 = PERIOD TIMEGRP "U1_clk0" TS_sys_clk_pin HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 326592 paths analyzed, 2107 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.584ns.
--------------------------------------------------------------------------------

Paths for end point U4/Body_y_0_3 (SLICE_X27Y21.D3), 1670 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_3 (FF)
  Destination:          U4/Body_y_0_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.430ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.312 - 0.331)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_3 to U4/Body_y_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y16.DQ      Tcko                  0.476   U4/Body_x_0<3>
                                                       U4/Body_x_0_3
    SLICE_X35Y20.B3      net (fanout=24)       1.557   U4/Body_x_0<3>
    SLICE_X35Y20.B       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155
    SLICE_X36Y20.A2      net (fanout=1)        0.905   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155
    SLICE_X36Y20.A       Tilo                  0.235   U4/SF163
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191157
    SLICE_X32Y13.D3      net (fanout=4)        1.424   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19115
    SLICE_X32Y13.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
    SLICE_X30Y19.A1      net (fanout=1)        1.252   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
    SLICE_X30Y19.A       Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X31Y12.A5      net (fanout=17)       1.491   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X31Y12.A       Tilo                  0.259   U4/Body_y_0<86>
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8
    SLICE_X27Y21.D3      net (fanout=18)       1.710   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377
    SLICE_X27Y21.CLK     Tas                   0.373   U4/Body_y_0<3>
                                                       U4/Body_y_0_3_dpot
                                                       U4/Body_y_0_3
    -------------------------------------------------  ---------------------------
    Total                                     10.430ns (2.091ns logic, 8.339ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_2 (FF)
  Destination:          U4/Body_y_0_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.333ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.312 - 0.331)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_2 to U4/Body_y_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y16.CQ      Tcko                  0.476   U4/Body_x_0<3>
                                                       U4/Body_x_0_2
    SLICE_X35Y20.A3      net (fanout=20)       1.629   U4/Body_x_0<2>
    SLICE_X35Y20.A       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191154
    SLICE_X36Y20.A1      net (fanout=1)        0.736   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191154
    SLICE_X36Y20.A       Tilo                  0.235   U4/SF163
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191157
    SLICE_X32Y13.D3      net (fanout=4)        1.424   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19115
    SLICE_X32Y13.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
    SLICE_X30Y19.A1      net (fanout=1)        1.252   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
    SLICE_X30Y19.A       Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X31Y12.A5      net (fanout=17)       1.491   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X31Y12.A       Tilo                  0.259   U4/Body_y_0<86>
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8
    SLICE_X27Y21.D3      net (fanout=18)       1.710   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377
    SLICE_X27Y21.CLK     Tas                   0.373   U4/Body_y_0<3>
                                                       U4/Body_y_0_3_dpot
                                                       U4/Body_y_0_3
    -------------------------------------------------  ---------------------------
    Total                                     10.333ns (2.091ns logic, 8.242ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_3 (FF)
  Destination:          U4/Body_y_0_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.258ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_3 to U4/Body_y_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.DQ      Tcko                  0.430   U4/Body_y_0<3>
                                                       U4/Body_y_0_3
    SLICE_X33Y17.A1      net (fanout=35)       1.608   U4/Body_y_0<3>
    SLICE_X33Y17.A       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19143
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19122
    SLICE_X32Y19.B2      net (fanout=1)        0.758   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19122
    SLICE_X32Y19.B       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19125
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19127
    SLICE_X28Y24.C5      net (fanout=4)        1.242   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1912
    SLICE_X28Y24.C       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19114
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1
    SLICE_X30Y17.D2      net (fanout=1)        1.304   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1
    SLICE_X30Y17.D       Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4
    SLICE_X30Y17.C6      net (fanout=1)        0.143   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4
    SLICE_X30Y17.C       Tilo                  0.255   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9
    SLICE_X31Y12.A2      net (fanout=17)       1.193   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9
    SLICE_X31Y12.A       Tilo                  0.259   U4/Body_y_0<86>
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8
    SLICE_X27Y21.D3      net (fanout=18)       1.710   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377
    SLICE_X27Y21.CLK     Tas                   0.373   U4/Body_y_0<3>
                                                       U4/Body_y_0_3_dpot
                                                       U4/Body_y_0_3
    -------------------------------------------------  ---------------------------
    Total                                     10.258ns (2.300ns logic, 7.958ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point U4/Body_y_0_2 (SLICE_X27Y21.CX), 1732 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_5 (FF)
  Destination:          U4/Body_y_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.336ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.432 - 0.455)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_5 to U4/Body_y_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y13.BQ      Tcko                  0.430   U4/Body_x_0<7>
                                                       U4/Body_x_0_5
    SLICE_X29Y27.A5      net (fanout=23)       1.532   U4/Body_x_0<5>
    SLICE_X29Y27.A       Tilo                  0.259   U4/Snake_light_sig_7
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191146
    SLICE_X28Y24.D1      net (fanout=1)        1.202   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191146
    SLICE_X28Y24.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19114
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191147
    SLICE_X31Y18.C1      net (fanout=4)        1.406   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19114
    SLICE_X31Y18.C       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o11
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o10
    SLICE_X31Y18.B4      net (fanout=1)        0.352   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o10
    SLICE_X31Y18.B       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o11
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o13
    SLICE_X31Y18.A5      net (fanout=1)        0.230   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o13
    SLICE_X31Y18.A       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o11
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o18
    SLICE_X25Y16.B2      net (fanout=17)       1.529   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o18
    SLICE_X25Y16.B       Tilo                  0.259   U4/Body_x_0_2_1
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37
    SLICE_X29Y21.C3      net (fanout=11)       1.071   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o
    SLICE_X29Y21.C       Tilo                  0.259   U4/Body_y_0_2_2
                                                       U4/Body_y_0_2_dpot
    SLICE_X27Y21.CX      net (fanout=2)        0.681   U4/Body_y_0_2_dpot
    SLICE_X27Y21.CLK     Tdick                 0.114   U4/Body_y_0<3>
                                                       U4/Body_y_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.336ns (2.333ns logic, 8.003ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_3 (FF)
  Destination:          U4/Body_y_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.066ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.312 - 0.331)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_3 to U4/Body_y_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y16.DQ      Tcko                  0.476   U4/Body_x_0<3>
                                                       U4/Body_x_0_3
    SLICE_X30Y27.A5      net (fanout=24)       1.590   U4/Body_x_0<3>
    SLICE_X30Y27.A       Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191145
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191145
    SLICE_X28Y24.D3      net (fanout=1)        0.833   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191145
    SLICE_X28Y24.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19114
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191147
    SLICE_X31Y18.C1      net (fanout=4)        1.406   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19114
    SLICE_X31Y18.C       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o11
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o10
    SLICE_X31Y18.B4      net (fanout=1)        0.352   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o10
    SLICE_X31Y18.B       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o11
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o13
    SLICE_X31Y18.A5      net (fanout=1)        0.230   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o13
    SLICE_X31Y18.A       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o11
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o18
    SLICE_X25Y16.B2      net (fanout=17)       1.529   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o18
    SLICE_X25Y16.B       Tilo                  0.259   U4/Body_x_0_2_1
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37
    SLICE_X29Y21.C3      net (fanout=11)       1.071   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o
    SLICE_X29Y21.C       Tilo                  0.259   U4/Body_y_0_2_2
                                                       U4/Body_y_0_2_dpot
    SLICE_X27Y21.CX      net (fanout=2)        0.681   U4/Body_y_0_2_dpot
    SLICE_X27Y21.CLK     Tdick                 0.114   U4/Body_y_0<3>
                                                       U4/Body_y_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.066ns (2.374ns logic, 7.692ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_3 (FF)
  Destination:          U4/Body_y_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.035ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.312 - 0.331)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_3 to U4/Body_y_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y16.DQ      Tcko                  0.476   U4/Body_x_0<3>
                                                       U4/Body_x_0_3
    SLICE_X35Y20.B3      net (fanout=24)       1.557   U4/Body_x_0<3>
    SLICE_X35Y20.B       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155
    SLICE_X36Y20.A2      net (fanout=1)        0.905   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155
    SLICE_X36Y20.A       Tilo                  0.235   U4/SF163
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191157
    SLICE_X32Y13.D3      net (fanout=4)        1.424   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19115
    SLICE_X32Y13.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
    SLICE_X30Y19.A1      net (fanout=1)        1.252   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
    SLICE_X30Y19.A       Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X25Y16.B5      net (fanout=17)       1.054   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X25Y16.B       Tilo                  0.259   U4/Body_x_0_2_1
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37
    SLICE_X29Y21.C3      net (fanout=11)       1.071   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o
    SLICE_X29Y21.C       Tilo                  0.259   U4/Body_y_0_2_2
                                                       U4/Body_y_0_2_dpot
    SLICE_X27Y21.CX      net (fanout=2)        0.681   U4/Body_y_0_2_dpot
    SLICE_X27Y21.CLK     Tdick                 0.114   U4/Body_y_0<3>
                                                       U4/Body_y_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.035ns (2.091ns logic, 7.944ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point U4/Body_y_0_1 (SLICE_X27Y21.B1), 1670 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_3 (FF)
  Destination:          U4/Body_y_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.272ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.312 - 0.331)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_3 to U4/Body_y_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y16.DQ      Tcko                  0.476   U4/Body_x_0<3>
                                                       U4/Body_x_0_3
    SLICE_X35Y20.B3      net (fanout=24)       1.557   U4/Body_x_0<3>
    SLICE_X35Y20.B       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155
    SLICE_X36Y20.A2      net (fanout=1)        0.905   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155
    SLICE_X36Y20.A       Tilo                  0.235   U4/SF163
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191157
    SLICE_X32Y13.D3      net (fanout=4)        1.424   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19115
    SLICE_X32Y13.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
    SLICE_X30Y19.A1      net (fanout=1)        1.252   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
    SLICE_X30Y19.A       Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X31Y12.A5      net (fanout=17)       1.491   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X31Y12.A       Tilo                  0.259   U4/Body_y_0<86>
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8
    SLICE_X27Y21.B1      net (fanout=18)       1.552   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377
    SLICE_X27Y21.CLK     Tas                   0.373   U4/Body_y_0<3>
                                                       U4/Body_y_0_1_dpot
                                                       U4/Body_y_0_1
    -------------------------------------------------  ---------------------------
    Total                                     10.272ns (2.091ns logic, 8.181ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_2 (FF)
  Destination:          U4/Body_y_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.175ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.312 - 0.331)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_2 to U4/Body_y_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y16.CQ      Tcko                  0.476   U4/Body_x_0<3>
                                                       U4/Body_x_0_2
    SLICE_X35Y20.A3      net (fanout=20)       1.629   U4/Body_x_0<2>
    SLICE_X35Y20.A       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191154
    SLICE_X36Y20.A1      net (fanout=1)        0.736   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191154
    SLICE_X36Y20.A       Tilo                  0.235   U4/SF163
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191157
    SLICE_X32Y13.D3      net (fanout=4)        1.424   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19115
    SLICE_X32Y13.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
    SLICE_X30Y19.A1      net (fanout=1)        1.252   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25
    SLICE_X30Y19.A       Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X31Y12.A5      net (fanout=17)       1.491   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X31Y12.A       Tilo                  0.259   U4/Body_y_0<86>
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8
    SLICE_X27Y21.B1      net (fanout=18)       1.552   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377
    SLICE_X27Y21.CLK     Tas                   0.373   U4/Body_y_0<3>
                                                       U4/Body_y_0_1_dpot
                                                       U4/Body_y_0_1
    -------------------------------------------------  ---------------------------
    Total                                     10.175ns (2.091ns logic, 8.084ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_3 (FF)
  Destination:          U4/Body_y_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.100ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_3 to U4/Body_y_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.DQ      Tcko                  0.430   U4/Body_y_0<3>
                                                       U4/Body_y_0_3
    SLICE_X33Y17.A1      net (fanout=35)       1.608   U4/Body_y_0<3>
    SLICE_X33Y17.A       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19143
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19122
    SLICE_X32Y19.B2      net (fanout=1)        0.758   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19122
    SLICE_X32Y19.B       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19125
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19127
    SLICE_X28Y24.C5      net (fanout=4)        1.242   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1912
    SLICE_X28Y24.C       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19114
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1
    SLICE_X30Y17.D2      net (fanout=1)        1.304   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1
    SLICE_X30Y17.D       Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4
    SLICE_X30Y17.C6      net (fanout=1)        0.143   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4
    SLICE_X30Y17.C       Tilo                  0.255   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9
    SLICE_X31Y12.A2      net (fanout=17)       1.193   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9
    SLICE_X31Y12.A       Tilo                  0.259   U4/Body_y_0<86>
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8
    SLICE_X27Y21.B1      net (fanout=18)       1.552   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377
    SLICE_X27Y21.CLK     Tas                   0.373   U4/Body_y_0<3>
                                                       U4/Body_y_0_1_dpot
                                                       U4/Body_y_0_1
    -------------------------------------------------  ---------------------------
    Total                                     10.100ns (2.300ns logic, 7.800ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U1_clk0 = PERIOD TIMEGRP "U1_clk0" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U4/Body_y_0_79 (SLICE_X28Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/Body_y_0_79 (FF)
  Destination:          U4/Body_y_0_79 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/Body_y_0_79 to U4/Body_y_0_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.AQ      Tcko                  0.200   U4/Body_y_0<82>
                                                       U4/Body_y_0_79
    SLICE_X28Y15.A6      net (fanout=4)        0.026   U4/Body_y_0<79>
    SLICE_X28Y15.CLK     Tah         (-Th)    -0.190   U4/Body_y_0<82>
                                                       U4/Body_y_0_79_dpot
                                                       U4/Body_y_0_79
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point U4/Body_y_0_70 (SLICE_X24Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/Body_y_0_70 (FF)
  Destination:          U4/Body_y_0_70 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/Body_y_0_70 to U4/Body_y_0_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y19.AQ      Tcko                  0.200   U4/Body_y_0<73>
                                                       U4/Body_y_0_70
    SLICE_X24Y19.A6      net (fanout=7)        0.028   U4/Body_y_0<70>
    SLICE_X24Y19.CLK     Tah         (-Th)    -0.190   U4/Body_y_0<73>
                                                       U4/Body_y_0_70_dpot
                                                       U4/Body_y_0_70
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point U7/Points_11 (SLICE_X8Y11.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/Points_11 (FF)
  Destination:          U7/Points_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/Points_11 to U7/Points_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y11.CQ       Tcko                  0.200   U7/Points<11>
                                                       U7/Points_11
    SLICE_X8Y11.CX       net (fanout=10)       0.114   U7/Points<11>
    SLICE_X8Y11.CLK      Tckdi       (-Th)    -0.106   U7/Points<11>
                                                       U7/Mmux_Eaten_sig_GND_15_o_mux_40_OUT33
                                                       U7/Points_11
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.306ns logic, 0.114ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_clk0 = PERIOD TIMEGRP "U1_clk0" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: U1/clkout1_buf/I0
  Logical resource: U1/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: U1/clk0
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: U6/Key_up2/CLK
  Logical resource: U6/Key_right2/CK
  Location pin: SLICE_X6Y4.CLK
  Clock network: Clk_50mhz
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: U6/Key_up2/SR
  Logical resource: U6/Key_right2/SR
  Location pin: SLICE_X6Y4.SR
  Clock network: Rst_n_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_clkdv = PERIOD TIMEGRP "U1_clkdv" TS_sys_clk_pin / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7539 paths analyzed, 604 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.990ns.
--------------------------------------------------------------------------------

Paths for end point U5/Vga_rgb_1 (SLICE_X22Y25.C5), 1103 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_86 (FF)
  Destination:          U5/Vga_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.742ns (Levels of Logic = 6)
  Clock Path Skew:      -0.408ns (1.823 - 2.231)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_86 to U5/Vga_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y12.DQ      Tcko                  0.430   U4/Body_y_0<86>
                                                       U4/Body_y_0_86
    SLICE_X29Y9.B1       net (fanout=7)        1.435   U4/Body_y_0<86>
    SLICE_X29Y9.B        Tilo                  0.259   U4/Mmux_Object21197
                                                       U4/Mmux_Object21197
    SLICE_X28Y11.D4      net (fanout=1)        0.753   U4/Mmux_Object21197
    SLICE_X28Y11.D       Tilo                  0.235   U4/Mmux_Object2119
                                                       U4/Mmux_Object21198
    SLICE_X23Y19.C3      net (fanout=4)        1.369   U4/Mmux_Object2119
    SLICE_X23Y19.C       Tilo                  0.259   U4/Mmux_Object237
                                                       U4/Mmux_Object239
    SLICE_X23Y19.A2      net (fanout=1)        0.542   U4/Mmux_Object238
    SLICE_X23Y19.A       Tilo                  0.259   U4/Mmux_Object237
                                                       U4/Mmux_Object241
    SLICE_X23Y26.B2      net (fanout=1)        1.200   U4/Mmux_Object240
    SLICE_X23Y26.B       Tilo                  0.259   U5/Vga_rgb<0>
                                                       U4/Mmux_Object242
    SLICE_X22Y25.C5      net (fanout=2)        0.403   U4/Mmux_Object241
    SLICE_X22Y25.CLK     Tas                   0.339   U5/Vga_rgb<1>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<2>1
                                                       U5/Vga_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      7.742ns (2.040ns logic, 5.702ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_88 (FF)
  Destination:          U5/Vga_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.747ns (Levels of Logic = 7)
  Clock Path Skew:      -0.385ns (1.823 - 2.208)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_88 to U5/Vga_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y10.AQ      Tcko                  0.525   U4/Body_x_0<91>
                                                       U4/Body_x_0_88
    SLICE_X27Y12.B1      net (fanout=4)        0.759   U4/Body_x_0<88>
    SLICE_X27Y12.B       Tilo                  0.259   U4/Snake_light_sig_14
                                                       U4/Mmux_Object21193_SW0
    SLICE_X27Y12.A4      net (fanout=1)        0.503   N125
    SLICE_X27Y12.A       Tilo                  0.259   U4/Snake_light_sig_14
                                                       U4/Mmux_Object21193
    SLICE_X28Y11.D3      net (fanout=1)        0.577   U4/Mmux_Object21193
    SLICE_X28Y11.D       Tilo                  0.235   U4/Mmux_Object2119
                                                       U4/Mmux_Object21198
    SLICE_X23Y19.C3      net (fanout=4)        1.369   U4/Mmux_Object2119
    SLICE_X23Y19.C       Tilo                  0.259   U4/Mmux_Object237
                                                       U4/Mmux_Object239
    SLICE_X23Y19.A2      net (fanout=1)        0.542   U4/Mmux_Object238
    SLICE_X23Y19.A       Tilo                  0.259   U4/Mmux_Object237
                                                       U4/Mmux_Object241
    SLICE_X23Y26.B2      net (fanout=1)        1.200   U4/Mmux_Object240
    SLICE_X23Y26.B       Tilo                  0.259   U5/Vga_rgb<0>
                                                       U4/Mmux_Object242
    SLICE_X22Y25.C5      net (fanout=2)        0.403   U4/Mmux_Object241
    SLICE_X22Y25.CLK     Tas                   0.339   U5/Vga_rgb<1>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<2>1
                                                       U5/Vga_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      7.747ns (2.394ns logic, 5.353ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_87 (FF)
  Destination:          U5/Vga_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 7)
  Clock Path Skew:      -0.396ns (1.823 - 2.219)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_87 to U5/Vga_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y12.DQ      Tcko                  0.430   U4/Body_x_0<87>
                                                       U4/Body_x_0_87
    SLICE_X27Y12.B2      net (fanout=4)        0.771   U4/Body_x_0<87>
    SLICE_X27Y12.B       Tilo                  0.259   U4/Snake_light_sig_14
                                                       U4/Mmux_Object21193_SW0
    SLICE_X27Y12.A4      net (fanout=1)        0.503   N125
    SLICE_X27Y12.A       Tilo                  0.259   U4/Snake_light_sig_14
                                                       U4/Mmux_Object21193
    SLICE_X28Y11.D3      net (fanout=1)        0.577   U4/Mmux_Object21193
    SLICE_X28Y11.D       Tilo                  0.235   U4/Mmux_Object2119
                                                       U4/Mmux_Object21198
    SLICE_X23Y19.C3      net (fanout=4)        1.369   U4/Mmux_Object2119
    SLICE_X23Y19.C       Tilo                  0.259   U4/Mmux_Object237
                                                       U4/Mmux_Object239
    SLICE_X23Y19.A2      net (fanout=1)        0.542   U4/Mmux_Object238
    SLICE_X23Y19.A       Tilo                  0.259   U4/Mmux_Object237
                                                       U4/Mmux_Object241
    SLICE_X23Y26.B2      net (fanout=1)        1.200   U4/Mmux_Object240
    SLICE_X23Y26.B       Tilo                  0.259   U5/Vga_rgb<0>
                                                       U4/Mmux_Object242
    SLICE_X22Y25.C5      net (fanout=2)        0.403   U4/Mmux_Object241
    SLICE_X22Y25.CLK     Tas                   0.339   U5/Vga_rgb<1>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<2>1
                                                       U5/Vga_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (2.299ns logic, 5.365ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point U5/Vga_rgb_1 (SLICE_X22Y25.C1), 1103 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_94 (FF)
  Destination:          U5/Vga_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.650ns (Levels of Logic = 7)
  Clock Path Skew:      -0.387ns (1.823 - 2.210)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_94 to U5/Vga_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y11.DQ      Tcko                  0.430   U4/Body_x_0<94>
                                                       U4/Body_x_0_94
    SLICE_X27Y13.B4      net (fanout=3)        0.582   U4/Body_x_0<94>
    SLICE_X27Y13.B       Tilo                  0.259   U4/Snake_light_sig_15
                                                       U4/Mmux_Object21183_SW0
    SLICE_X27Y13.A5      net (fanout=1)        0.230   N127
    SLICE_X27Y13.A       Tilo                  0.259   U4/Snake_light_sig_15
                                                       U4/Mmux_Object21183
    SLICE_X24Y11.B4      net (fanout=1)        0.722   U4/Mmux_Object21183
    SLICE_X24Y11.B       Tilo                  0.235   N222
                                                       U4/Mmux_Object21188
    SLICE_X28Y11.C4      net (fanout=4)        0.653   U4/Mmux_Object2118
    SLICE_X28Y11.C       Tilo                  0.235   U4/Mmux_Object2119
                                                       U4/Mmux_Object28
    SLICE_X25Y19.C3      net (fanout=1)        1.407   U4/Mmux_Object27
    SLICE_X25Y19.C       Tilo                  0.259   U4/Mmux_Object28
                                                       U4/Mmux_Object210
    SLICE_X22Y25.A1      net (fanout=1)        1.240   U4/Mmux_Object29
    SLICE_X22Y25.A       Tilo                  0.254   U5/Vga_rgb<1>
                                                       U4/Mmux_Object221
    SLICE_X22Y25.C1      net (fanout=2)        0.546   U4/Mmux_Object220
    SLICE_X22Y25.CLK     Tas                   0.339   U5/Vga_rgb<1>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<2>1
                                                       U5/Vga_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      7.650ns (2.270ns logic, 5.380ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_92 (FF)
  Destination:          U5/Vga_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.647ns (Levels of Logic = 6)
  Clock Path Skew:      -0.389ns (1.823 - 2.212)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_92 to U5/Vga_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y9.AQ       Tcko                  0.476   U4/Body_y_0<94>
                                                       U4/Body_y_0_92
    SLICE_X25Y11.A2      net (fanout=6)        1.201   U4/Body_y_0<92>
    SLICE_X25Y11.A       Tilo                  0.259   U4/Mmux_Object21186
                                                       U4/Mmux_Object21187
    SLICE_X24Y11.B2      net (fanout=1)        0.543   U4/Mmux_Object21187
    SLICE_X24Y11.B       Tilo                  0.235   N222
                                                       U4/Mmux_Object21188
    SLICE_X28Y11.C4      net (fanout=4)        0.653   U4/Mmux_Object2118
    SLICE_X28Y11.C       Tilo                  0.235   U4/Mmux_Object2119
                                                       U4/Mmux_Object28
    SLICE_X25Y19.C3      net (fanout=1)        1.407   U4/Mmux_Object27
    SLICE_X25Y19.C       Tilo                  0.259   U4/Mmux_Object28
                                                       U4/Mmux_Object210
    SLICE_X22Y25.A1      net (fanout=1)        1.240   U4/Mmux_Object29
    SLICE_X22Y25.A       Tilo                  0.254   U5/Vga_rgb<1>
                                                       U4/Mmux_Object221
    SLICE_X22Y25.C1      net (fanout=2)        0.546   U4/Mmux_Object220
    SLICE_X22Y25.CLK     Tas                   0.339   U5/Vga_rgb<1>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<2>1
                                                       U5/Vga_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      7.647ns (2.057ns logic, 5.590ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_69 (FF)
  Destination:          U5/Vga_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 7)
  Clock Path Skew:      -0.410ns (1.823 - 2.233)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_69 to U5/Vga_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.DQ      Tcko                  0.430   U4/Body_y_0<69>
                                                       U4/Body_y_0_69
    SLICE_X33Y19.A5      net (fanout=7)        0.446   U4/Body_y_0<69>
    SLICE_X33Y19.A       Tilo                  0.259   N228
                                                       U4/Mmux_Object21154_SW0
    SLICE_X33Y21.C1      net (fanout=1)        0.918   N228
    SLICE_X33Y21.C       Tilo                  0.259   U4/Mmux_Object2115
                                                       U4/Mmux_Object21154
    SLICE_X33Y21.D4      net (fanout=1)        0.495   U4/Mmux_Object21154
    SLICE_X33Y21.D       Tilo                  0.259   U4/Mmux_Object2115
                                                       U4/Mmux_Object21158
    SLICE_X30Y23.A2      net (fanout=4)        1.169   U4/Mmux_Object2115
    SLICE_X30Y23.A       Tilo                  0.254   U4/Mmux_Object231
                                                       U4/Mmux_Object21
    SLICE_X22Y25.B3      net (fanout=1)        1.232   U4/Mmux_Object2
    SLICE_X22Y25.B       Tilo                  0.254   U5/Vga_rgb<1>
                                                       U4/Mmux_Object26
    SLICE_X22Y25.A3      net (fanout=1)        0.484   U4/Mmux_Object25
    SLICE_X22Y25.A       Tilo                  0.254   U5/Vga_rgb<1>
                                                       U4/Mmux_Object221
    SLICE_X22Y25.C1      net (fanout=2)        0.546   U4/Mmux_Object220
    SLICE_X22Y25.CLK     Tas                   0.339   U5/Vga_rgb<1>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<2>1
                                                       U5/Vga_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      7.598ns (2.308ns logic, 5.290ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point U5/Vga_rgb_0 (SLICE_X23Y26.A5), 1103 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_86 (FF)
  Destination:          U5/Vga_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.609ns (Levels of Logic = 6)
  Clock Path Skew:      -0.405ns (1.826 - 2.231)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_86 to U5/Vga_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y12.DQ      Tcko                  0.430   U4/Body_y_0<86>
                                                       U4/Body_y_0_86
    SLICE_X29Y9.B1       net (fanout=7)        1.435   U4/Body_y_0<86>
    SLICE_X29Y9.B        Tilo                  0.259   U4/Mmux_Object21197
                                                       U4/Mmux_Object21197
    SLICE_X28Y11.D4      net (fanout=1)        0.753   U4/Mmux_Object21197
    SLICE_X28Y11.D       Tilo                  0.235   U4/Mmux_Object2119
                                                       U4/Mmux_Object21198
    SLICE_X23Y19.C3      net (fanout=4)        1.369   U4/Mmux_Object2119
    SLICE_X23Y19.C       Tilo                  0.259   U4/Mmux_Object237
                                                       U4/Mmux_Object239
    SLICE_X23Y19.A2      net (fanout=1)        0.542   U4/Mmux_Object238
    SLICE_X23Y19.A       Tilo                  0.259   U4/Mmux_Object237
                                                       U4/Mmux_Object241
    SLICE_X23Y26.B2      net (fanout=1)        1.200   U4/Mmux_Object240
    SLICE_X23Y26.B       Tilo                  0.259   U5/Vga_rgb<0>
                                                       U4/Mmux_Object242
    SLICE_X23Y26.A5      net (fanout=2)        0.236   U4/Mmux_Object241
    SLICE_X23Y26.CLK     Tas                   0.373   U5/Vga_rgb<0>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<0>1
                                                       U5/Vga_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (2.074ns logic, 5.535ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_88 (FF)
  Destination:          U5/Vga_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.614ns (Levels of Logic = 7)
  Clock Path Skew:      -0.382ns (1.826 - 2.208)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_88 to U5/Vga_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y10.AQ      Tcko                  0.525   U4/Body_x_0<91>
                                                       U4/Body_x_0_88
    SLICE_X27Y12.B1      net (fanout=4)        0.759   U4/Body_x_0<88>
    SLICE_X27Y12.B       Tilo                  0.259   U4/Snake_light_sig_14
                                                       U4/Mmux_Object21193_SW0
    SLICE_X27Y12.A4      net (fanout=1)        0.503   N125
    SLICE_X27Y12.A       Tilo                  0.259   U4/Snake_light_sig_14
                                                       U4/Mmux_Object21193
    SLICE_X28Y11.D3      net (fanout=1)        0.577   U4/Mmux_Object21193
    SLICE_X28Y11.D       Tilo                  0.235   U4/Mmux_Object2119
                                                       U4/Mmux_Object21198
    SLICE_X23Y19.C3      net (fanout=4)        1.369   U4/Mmux_Object2119
    SLICE_X23Y19.C       Tilo                  0.259   U4/Mmux_Object237
                                                       U4/Mmux_Object239
    SLICE_X23Y19.A2      net (fanout=1)        0.542   U4/Mmux_Object238
    SLICE_X23Y19.A       Tilo                  0.259   U4/Mmux_Object237
                                                       U4/Mmux_Object241
    SLICE_X23Y26.B2      net (fanout=1)        1.200   U4/Mmux_Object240
    SLICE_X23Y26.B       Tilo                  0.259   U5/Vga_rgb<0>
                                                       U4/Mmux_Object242
    SLICE_X23Y26.A5      net (fanout=2)        0.236   U4/Mmux_Object241
    SLICE_X23Y26.CLK     Tas                   0.373   U5/Vga_rgb<0>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<0>1
                                                       U5/Vga_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      7.614ns (2.428ns logic, 5.186ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_87 (FF)
  Destination:          U5/Vga_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.531ns (Levels of Logic = 7)
  Clock Path Skew:      -0.393ns (1.826 - 2.219)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_87 to U5/Vga_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y12.DQ      Tcko                  0.430   U4/Body_x_0<87>
                                                       U4/Body_x_0_87
    SLICE_X27Y12.B2      net (fanout=4)        0.771   U4/Body_x_0<87>
    SLICE_X27Y12.B       Tilo                  0.259   U4/Snake_light_sig_14
                                                       U4/Mmux_Object21193_SW0
    SLICE_X27Y12.A4      net (fanout=1)        0.503   N125
    SLICE_X27Y12.A       Tilo                  0.259   U4/Snake_light_sig_14
                                                       U4/Mmux_Object21193
    SLICE_X28Y11.D3      net (fanout=1)        0.577   U4/Mmux_Object21193
    SLICE_X28Y11.D       Tilo                  0.235   U4/Mmux_Object2119
                                                       U4/Mmux_Object21198
    SLICE_X23Y19.C3      net (fanout=4)        1.369   U4/Mmux_Object2119
    SLICE_X23Y19.C       Tilo                  0.259   U4/Mmux_Object237
                                                       U4/Mmux_Object239
    SLICE_X23Y19.A2      net (fanout=1)        0.542   U4/Mmux_Object238
    SLICE_X23Y19.A       Tilo                  0.259   U4/Mmux_Object237
                                                       U4/Mmux_Object241
    SLICE_X23Y26.B2      net (fanout=1)        1.200   U4/Mmux_Object240
    SLICE_X23Y26.B       Tilo                  0.259   U5/Vga_rgb<0>
                                                       U4/Mmux_Object242
    SLICE_X23Y26.A5      net (fanout=2)        0.236   U4/Mmux_Object241
    SLICE_X23Y26.CLK     Tas                   0.373   U5/Vga_rgb<0>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<0>1
                                                       U5/Vga_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      7.531ns (2.333ns logic, 5.198ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U1_clkdv = PERIOD TIMEGRP "U1_clkdv" TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U5/Row_count_8 (SLICE_X12Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/Row_count_8 (FF)
  Destination:          U5/Row_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_25mhz rising at 40.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/Row_count_8 to U5/Row_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.200   U5/Row_count<4>
                                                       U5/Row_count_8
    SLICE_X12Y32.A6      net (fanout=6)        0.040   U5/Row_count<8>
    SLICE_X12Y32.CLK     Tah         (-Th)    -0.190   U5/Row_count<4>
                                                       U5/Mmux_Row_count[9]_Row_count[9]_mux_13_OUT91
                                                       U5/Row_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Paths for end point U5/Row_count_0 (SLICE_X15Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/Row_count_0 (FF)
  Destination:          U5/Row_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_25mhz rising at 40.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/Row_count_0 to U5/Row_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.AQ      Tcko                  0.198   U5/Row_count<3>
                                                       U5/Row_count_0
    SLICE_X15Y32.A6      net (fanout=5)        0.047   U5/Row_count<0>
    SLICE_X15Y32.CLK     Tah         (-Th)    -0.215   U5/Row_count<3>
                                                       U5/Mmux_Row_count[9]_Row_count[9]_mux_13_OUT11_INV_0
                                                       U5/Row_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.413ns logic, 0.047ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Paths for end point U5/Column_count_7 (SLICE_X16Y27.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/Column_count_7 (FF)
  Destination:          U5/Column_count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_25mhz rising at 40.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/Column_count_7 to U5/Column_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.CQ      Tcko                  0.200   U5/Column_count<7>
                                                       U5/Column_count_7
    SLICE_X16Y27.C5      net (fanout=5)        0.075   U5/Column_count<7>
    SLICE_X16Y27.CLK     Tah         (-Th)    -0.190   U5/Column_count<7>
                                                       U5/Mmux_Column_count[9]_Column_count[9]_mux_20_OUT81
                                                       U5/Column_count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.390ns logic, 0.075ns route)
                                                       (83.9% logic, 16.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_clkdv = PERIOD TIMEGRP "U1_clkdv" TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA
  Logical resource: U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: Clk_25mhz
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKB
  Logical resource: U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: Clk_25mhz
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA
  Logical resource: U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_25mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|     10.584ns|            0|            0|            0|       334131|
| TS_U1_clk0                    |     20.000ns|     10.584ns|          N/A|            0|            0|       326592|            0|
| TS_U1_clkdv                   |     40.000ns|     16.990ns|          N/A|            0|            0|         7539|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   10.586|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 334131 paths, 0 nets, and 5151 connections

Design statistics:
   Minimum period:  16.990ns{1}   (Maximum frequency:  58.858MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 22 18:43:10 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 238 MB



