
---------- Begin Simulation Statistics ----------
final_tick                               164249471000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 341861                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691640                       # Number of bytes of host memory used
host_op_rate                                   342532                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   292.52                       # Real time elapsed on the host
host_tick_rate                              561503941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164249                       # Number of seconds simulated
sim_ticks                                164249471000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694363                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095414                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101838                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727739                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477824                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65337                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.642495                       # CPI: cycles per instruction
system.cpu.discardedOps                        190720                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610109                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402383                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001433                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        31461448                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.608830                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164249471                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132788023                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       175498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        384092                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          239                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          555                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750752                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            555                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164249471000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              70424                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       114724                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60765                       # Transaction distribution
system.membus.trans_dist::ReadExReq            138179                       # Transaction distribution
system.membus.trans_dist::ReadExResp           138179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70424                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       592695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 592695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20692928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20692928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            208603                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  208603    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              208603                       # Request fanout histogram
system.membus.respLayer1.occupancy         1127768750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           842988000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164249471000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            534521                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       910923                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          139709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341334                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533774                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2624810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2626606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    106963584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              107030720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          176037                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7342336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1051892                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000756                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1051097     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    795      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1051892                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3343754000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2625324996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2241000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164249471000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               667169                       # number of demand (read+write) hits
system.l2.demand_hits::total                   667247                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  78                       # number of overall hits
system.l2.overall_hits::.cpu.data              667169                       # number of overall hits
system.l2.overall_hits::total                  667247                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             207939                       # number of demand (read+write) misses
system.l2.demand_misses::total                 208608                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            207939                       # number of overall misses
system.l2.overall_misses::total                208608                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65761000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21687772000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21753533000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65761000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21687772000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21753533000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875108                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875855                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875108                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875855                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.895582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.237615                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.238176                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.895582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.237615                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.238176                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98297.458894                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104298.722221                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104279.476338                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98297.458894                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104298.722221                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104279.476338                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              114724                       # number of writebacks
system.l2.writebacks::total                    114724                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        207935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            208604                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       207935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           208604                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52381000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17528802000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17581183000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52381000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17528802000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17581183000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.237611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.238172                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.237611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.238172                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78297.458894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84299.430110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84280.181588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78297.458894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84299.430110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84280.181588                       # average overall mshr miss latency
system.l2.replacements                         176037                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       796199                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           796199                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       796199                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       796199                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            203154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                203154                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          138180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              138180                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14696936000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14696936000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.404823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.404823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106360.804747                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106360.804747                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       138180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         138180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11933356000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11933356000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.404823                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.404823                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86360.949486                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86360.949486                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65761000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65761000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98297.458894                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98297.458894                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52381000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52381000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78297.458894                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78297.458894                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        464015                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            464015                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69759                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69759                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6990836000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6990836000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533774                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533774                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.130690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100214.108574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100214.108574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69755                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69755                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5595446000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5595446000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.130683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80215.697799                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80215.697799                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164249471000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32169.960975                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750501                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    208805                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.383425                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      56.792413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        91.571647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32021.596914                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981749                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          914                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23092                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3709831                       # Number of tag accesses
system.l2.tags.data_accesses                  3709831                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164249471000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13307776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13350592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7342336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7342336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          207934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              208603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       114724                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             114724                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            260677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          81021728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              81282405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       260677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           260677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44702342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44702342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44702342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           260677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         81021728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125984747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    207851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.026704319750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6807                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6807                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              564467                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108096                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      208603                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     114724                       # Number of write requests accepted
system.mem_ctrls.readBursts                    208603                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   114724                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     83                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7045                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2944324000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1042600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6854074000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14120.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32870.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   133764                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71453                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                208603                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               114724                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       117979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    175.323405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.108666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.743094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        83570     70.83%     70.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12111     10.27%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5145      4.36%     85.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          998      0.85%     86.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8699      7.37%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          690      0.58%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          486      0.41%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          436      0.37%     95.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5844      4.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       117979                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.630087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.230825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.449439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6676     98.08%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          122      1.79%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6807                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.849126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.818452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.026253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3963     58.22%     58.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.40%     59.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2584     37.96%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              146      2.14%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.24%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6807                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13345280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7340288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13350592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7342336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        81.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     81.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  164249285000                       # Total gap between requests
system.mem_ctrls.avgGap                     507997.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13302464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7340288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 260676.638648047752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 80989387.174342855811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 44689873.004218071699                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       207934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       114724                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18039750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6836034250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3891243228250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26965.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32875.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33918301.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            418603920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            222462900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           744766260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          295504200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12965216160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34490582010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34027096320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        83164231770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.328765                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  88095394000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5484440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70669637000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            423880380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            225267405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           744066540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          303188040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12965216160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34897534080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33684399840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        83243552445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.811693                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  87202593750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5484440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  71562437250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    164249471000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164249471000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662871                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662871                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662871                       # number of overall hits
system.cpu.icache.overall_hits::total         9662871                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71173000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71173000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71173000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71173000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663618                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663618                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663618                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663618                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95278.447122                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95278.447122                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95278.447122                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95278.447122                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69679000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69679000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69679000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69679000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93278.447122                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93278.447122                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93278.447122                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93278.447122                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662871                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662871                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71173000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71173000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95278.447122                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95278.447122                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69679000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69679000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93278.447122                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93278.447122                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164249471000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.554142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663618                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.570281                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.554142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.708114                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.708114                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327983                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327983                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164249471000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164249471000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164249471000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51145829                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51145829                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51146299                       # number of overall hits
system.cpu.dcache.overall_hits::total        51146299                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       920092                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         920092                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       928034                       # number of overall misses
system.cpu.dcache.overall_misses::total        928034                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  40787843000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40787843000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  40787843000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40787843000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52065921                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52065921                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52074333                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52074333                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017672                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017672                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017821                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017821                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44330.178939                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44330.178939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43950.806759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43950.806759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       111553                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3167                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.223555                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       796199                       # number of writebacks
system.cpu.dcache.writebacks::total            796199                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52921                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52921                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875108                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875108                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37482041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37482041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38350627999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38350627999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016655                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016655                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016805                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016805                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43223.356178                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43223.356178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43823.880023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43823.880023                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874595                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40589844                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40589844                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       525976                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        525976                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18538473000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18538473000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012793                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012793                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35245.853423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35245.853423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       525837                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       525837                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17480363000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17480363000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33242.930794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33242.930794                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10555985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10555985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       394116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       394116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22249370000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22249370000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035992                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035992                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56453.861300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56453.861300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20001678000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20001678000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58598.551565                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58598.551565                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          470                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           470                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    868586999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    868586999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943533                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943533                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 109435.176893                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 109435.176893                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164249471000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.526013                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021482                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875107                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.445853                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.526013                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991262                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991262                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105023925                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105023925                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164249471000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164249471000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
