/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* WS_1 */
#define WS_1__0__INTTYPE CYREG_PICU3_INTTYPE2
#define WS_1__0__MASK 0x04u
#define WS_1__0__PC CYREG_PRT3_PC2
#define WS_1__0__PORT 3u
#define WS_1__0__SHIFT 2u
#define WS_1__AG CYREG_PRT3_AG
#define WS_1__AMUX CYREG_PRT3_AMUX
#define WS_1__BIE CYREG_PRT3_BIE
#define WS_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define WS_1__BYP CYREG_PRT3_BYP
#define WS_1__CTL CYREG_PRT3_CTL
#define WS_1__DM0 CYREG_PRT3_DM0
#define WS_1__DM1 CYREG_PRT3_DM1
#define WS_1__DM2 CYREG_PRT3_DM2
#define WS_1__DR CYREG_PRT3_DR
#define WS_1__INP_DIS CYREG_PRT3_INP_DIS
#define WS_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define WS_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define WS_1__LCD_EN CYREG_PRT3_LCD_EN
#define WS_1__MASK 0x04u
#define WS_1__PORT 3u
#define WS_1__PRT CYREG_PRT3_PRT
#define WS_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define WS_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define WS_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define WS_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define WS_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define WS_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define WS_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define WS_1__PS CYREG_PRT3_PS
#define WS_1__SHIFT 2u
#define WS_1__SLW CYREG_PRT3_SLW

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x00u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x01u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x01u

/* I2C_1 */
#define I2C_1_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_1_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_1_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_1_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_1_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_1_I2C_FF__D CYREG_I2C_D
#define I2C_1_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_1_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_1_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_1_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_1_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_1_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_1_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_1_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_1_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_1_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_1_I2C_IRQ__INTC_NUMBER 15u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2S_1 */
#define I2S_1_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define I2S_1_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define I2S_1_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define I2S_1_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define I2S_1_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define I2S_1_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define I2S_1_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define I2S_1_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define I2S_1_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define I2S_1_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define I2S_1_bI2S_BitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define I2S_1_bI2S_BitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define I2S_1_bI2S_BitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define I2S_1_bI2S_BitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define I2S_1_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define I2S_1_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define I2S_1_bI2S_BitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define I2S_1_bI2S_BitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define I2S_1_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define I2S_1_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define I2S_1_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define I2S_1_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define I2S_1_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define I2S_1_bI2S_BitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define I2S_1_bI2S_CtlReg__0__MASK 0x01u
#define I2S_1_bI2S_CtlReg__0__POS 0
#define I2S_1_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define I2S_1_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define I2S_1_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define I2S_1_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define I2S_1_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define I2S_1_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define I2S_1_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define I2S_1_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define I2S_1_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define I2S_1_bI2S_CtlReg__2__MASK 0x04u
#define I2S_1_bI2S_CtlReg__2__POS 2
#define I2S_1_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define I2S_1_bI2S_CtlReg__CONTROL_REG CYREG_B1_UDB04_CTL
#define I2S_1_bI2S_CtlReg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define I2S_1_bI2S_CtlReg__COUNT_REG CYREG_B1_UDB04_CTL
#define I2S_1_bI2S_CtlReg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define I2S_1_bI2S_CtlReg__MASK 0x05u
#define I2S_1_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define I2S_1_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define I2S_1_bI2S_CtlReg__PERIOD_REG CYREG_B1_UDB04_MSK
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__A0_REG CYREG_B1_UDB07_A0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__A1_REG CYREG_B1_UDB07_A1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__D0_REG CYREG_B1_UDB07_D0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__D1_REG CYREG_B1_UDB07_D1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__F0_REG CYREG_B1_UDB07_F0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__F1_REG CYREG_B1_UDB07_F1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define I2S_1_bI2S_Tx_STS_0__Sts__0__MASK 0x01u
#define I2S_1_bI2S_Tx_STS_0__Sts__0__POS 0
#define I2S_1_bI2S_Tx_STS_0__Sts__1__MASK 0x02u
#define I2S_1_bI2S_Tx_STS_0__Sts__1__POS 1
#define I2S_1_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define I2S_1_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define I2S_1_bI2S_Tx_STS_0__Sts__MASK 0x03u
#define I2S_1_bI2S_Tx_STS_0__Sts__MASK_REG CYREG_B1_UDB06_MSK
#define I2S_1_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define I2S_1_bI2S_Tx_STS_0__Sts__STATUS_REG CYREG_B1_UDB06_ST

/* SCK_1 */
#define SCK_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define SCK_1__0__MASK 0x02u
#define SCK_1__0__PC CYREG_PRT3_PC1
#define SCK_1__0__PORT 3u
#define SCK_1__0__SHIFT 1u
#define SCK_1__AG CYREG_PRT3_AG
#define SCK_1__AMUX CYREG_PRT3_AMUX
#define SCK_1__BIE CYREG_PRT3_BIE
#define SCK_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define SCK_1__BYP CYREG_PRT3_BYP
#define SCK_1__CTL CYREG_PRT3_CTL
#define SCK_1__DM0 CYREG_PRT3_DM0
#define SCK_1__DM1 CYREG_PRT3_DM1
#define SCK_1__DM2 CYREG_PRT3_DM2
#define SCK_1__DR CYREG_PRT3_DR
#define SCK_1__INP_DIS CYREG_PRT3_INP_DIS
#define SCK_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SCK_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SCK_1__LCD_EN CYREG_PRT3_LCD_EN
#define SCK_1__MASK 0x02u
#define SCK_1__PORT 3u
#define SCK_1__PRT CYREG_PRT3_PRT
#define SCK_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SCK_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SCK_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SCK_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SCK_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SCK_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SCK_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SCK_1__PS CYREG_PRT3_PS
#define SCK_1__SHIFT 1u
#define SCK_1__SLW CYREG_PRT3_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* SDO_1 */
#define SDO_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define SDO_1__0__MASK 0x01u
#define SDO_1__0__PC CYREG_PRT3_PC0
#define SDO_1__0__PORT 3u
#define SDO_1__0__SHIFT 0u
#define SDO_1__AG CYREG_PRT3_AG
#define SDO_1__AMUX CYREG_PRT3_AMUX
#define SDO_1__BIE CYREG_PRT3_BIE
#define SDO_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define SDO_1__BYP CYREG_PRT3_BYP
#define SDO_1__CTL CYREG_PRT3_CTL
#define SDO_1__DM0 CYREG_PRT3_DM0
#define SDO_1__DM1 CYREG_PRT3_DM1
#define SDO_1__DM2 CYREG_PRT3_DM2
#define SDO_1__DR CYREG_PRT3_DR
#define SDO_1__INP_DIS CYREG_PRT3_INP_DIS
#define SDO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SDO_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SDO_1__LCD_EN CYREG_PRT3_LCD_EN
#define SDO_1__MASK 0x01u
#define SDO_1__PORT 3u
#define SDO_1__PRT CYREG_PRT3_PRT
#define SDO_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SDO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SDO_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SDO_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SDO_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SDO_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SDO_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SDO_1__PS CYREG_PRT3_PS
#define SDO_1__SHIFT 0u
#define SDO_1__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "I2S"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
