`include "calc_test.sv"
`include "calc_if.sv"
module top;
  
  bit clk;
  
  initial
    begin
    clk = 1'b0;
    forever
    #10 clk = ~clk;
    end
  
  initial
    begin
      #10;
      calc_if.rst = 1;
      #20
      calc_if.rst = 0;
    end
      
      
  
  calc_if calc_if(clk);
  
 cal DUT(.out_data1(calc_if.out_data1),
          .out_data2(calc_if.out_data2),
          .out_data3(calc_if.out_data3),
          .out_data4(calc_if.out_data4),
          .out_resp1(calc_if.out_resp1),
          .out_resp2(calc_if.out_resp2),
          .out_resp3(calc_if.out_resp3),
          .out_resp4(calc_if.out_resp4),
          .out_tag1(calc_if.out_tag1),
          .out_tag2(calc_if.out_tag2),
          .out_tag3(calc_if.out_tag3),
          .out_tag4(calc_if.out_tag4),
          .c_clk(clk), 
          .req1_cmd_in(calc_if.req1_cmd), 
          .req1_data_in(calc_if.req1_data), 
          .req1_tag_in(calc_if.req1_tag), 
          .req2_cmd_in(calc_if.req2_cmd),
          .req2_data_in(calc_if.req2_data), 
          .req2_tag_in(calc_if.req2_tag), 
          .req3_cmd_in(calc_if.req3_cmd), 
          .req3_data_in(calc_if.req3_data), 
          .req3_tag_in(calc_if.req3_tag), 
          .req4_cmd_in(calc_if.req4_cmd), 
          .req4_data_in(calc_if.req4_data), 
          .req4_tag_in(calc_if.req4_tag),
          .rst(calc_if.rst));
 
   calc_test test; 
  initial
    begin
      test = new(calc_if,calc_if);
      test.start();
    end
  
  initial begin 
    $dumpfile("dump.vcd"); 
    $dumpvars;
   #1000 $finish;
  end
  
endmodule
