#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 17:41:26 2025
# Process ID: 3550706
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3550767
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.137 ; gain = 241.801 ; free physical = 91767 ; free virtual = 202158
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.583; parent = 2372.413; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.219; parent = 3039.141; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3115.105 ; gain = 317.770 ; free physical = 91702 ; free virtual = 202094
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.583; parent = 2372.413; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.188; parent = 3115.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3132.918 ; gain = 335.582 ; free physical = 91704 ; free virtual = 202096
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.583; parent = 2372.413; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4106.000; parent = 3132.922; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3132.918 ; gain = 335.582 ; free physical = 91704 ; free virtual = 202096
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.583; parent = 2372.413; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4106.000; parent = 3132.922; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.918 ; gain = 0.000 ; free physical = 91704 ; free virtual = 202096
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3300.637 ; gain = 0.000 ; free physical = 91762 ; free virtual = 202154
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3300.637 ; gain = 0.000 ; free physical = 91764 ; free virtual = 202156
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.637 ; gain = 503.301 ; free physical = 91808 ; free virtual = 202200
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.583; parent = 2372.413; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.703; parent = 3268.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.637 ; gain = 503.301 ; free physical = 91808 ; free virtual = 202200
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.583; parent = 2372.413; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.703; parent = 3268.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.637 ; gain = 503.301 ; free physical = 91808 ; free virtual = 202200
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.583; parent = 2372.413; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.703; parent = 3268.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.637 ; gain = 503.301 ; free physical = 91827 ; free virtual = 202220
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.583; parent = 2372.413; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.703; parent = 3268.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 49    
+---Registers : 
	               17 Bit    Registers := 52    
	               11 Bit    Registers := 50    
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3300.637 ; gain = 503.301 ; free physical = 91849 ; free virtual = 202248
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.583; parent = 2372.413; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.703; parent = 3268.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3684.949 ; gain = 887.613 ; free physical = 91407 ; free virtual = 201807
Synthesis current peak Physical Memory [PSS] (MB): peak = 3222.685; parent = 2968.546; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4658.031; parent = 3684.953; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3691.949 ; gain = 894.613 ; free physical = 91397 ; free virtual = 201796
Synthesis current peak Physical Memory [PSS] (MB): peak = 3229.493; parent = 2975.354; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4665.031; parent = 3691.953; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3768.988 ; gain = 971.652 ; free physical = 91326 ; free virtual = 201726
Synthesis current peak Physical Memory [PSS] (MB): peak = 3239.091; parent = 2984.952; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4742.070; parent = 3768.992; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3783.863 ; gain = 986.527 ; free physical = 91335 ; free virtual = 201735
Synthesis current peak Physical Memory [PSS] (MB): peak = 3239.634; parent = 2985.495; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4756.945; parent = 3783.867; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3783.863 ; gain = 986.527 ; free physical = 91336 ; free virtual = 201735
Synthesis current peak Physical Memory [PSS] (MB): peak = 3239.634; parent = 2985.495; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4756.945; parent = 3783.867; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3783.863 ; gain = 986.527 ; free physical = 91336 ; free virtual = 201735
Synthesis current peak Physical Memory [PSS] (MB): peak = 3239.735; parent = 2985.597; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4756.945; parent = 3783.867; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3783.863 ; gain = 986.527 ; free physical = 91336 ; free virtual = 201736
Synthesis current peak Physical Memory [PSS] (MB): peak = 3239.813; parent = 2985.675; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4756.945; parent = 3783.867; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3783.863 ; gain = 986.527 ; free physical = 91336 ; free virtual = 201736
Synthesis current peak Physical Memory [PSS] (MB): peak = 3239.890; parent = 2985.753; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4756.945; parent = 3783.867; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3783.863 ; gain = 986.527 ; free physical = 91326 ; free virtual = 201725
Synthesis current peak Physical Memory [PSS] (MB): peak = 3239.907; parent = 2985.769; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4756.945; parent = 3783.867; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage5_reg[3][11] | 4      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|dotprod     | vld_layer7_reg    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   399|
|3     |LUT2   |  1695|
|4     |LUT4   |   500|
|5     |LUT5   |   100|
|6     |LUT6   |  1600|
|7     |SRL16E |    13|
|8     |FDRE   |  1204|
|9     |IBUF   |  1003|
|10    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3783.863 ; gain = 986.527 ; free physical = 91338 ; free virtual = 201737
Synthesis current peak Physical Memory [PSS] (MB): peak = 3239.938; parent = 2985.800; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4756.945; parent = 3783.867; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3783.863 ; gain = 818.809 ; free physical = 91346 ; free virtual = 201745
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3783.871 ; gain = 986.527 ; free physical = 91346 ; free virtual = 201745
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3794.832 ; gain = 0.000 ; free physical = 91417 ; free virtual = 201816
INFO: [Netlist 29-17] Analyzing 1403 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3828.750 ; gain = 0.000 ; free physical = 91442 ; free virtual = 201842
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1004 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1003 instances

Synth Design complete, checksum: cbe1e9c7
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3828.750 ; gain = 2124.234 ; free physical = 91512 ; free virtual = 201911
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4580.754 ; gain = 752.004 ; free physical = 90773 ; free virtual = 201172
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 17:42:30 2025...
