// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module TOP_TOP_Pipeline_VITIS_LOOP_177_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        IN_r_TVALID,
        OUT_r_TREADY,
        IN_r_TDATA,
        IN_r_TREADY,
        OUT_r_TDATA,
        OUT_r_TVALID,
        inreg_0_1_i,
        inreg_0_1_o,
        inreg_0_1_o_ap_vld,
        inreg_0_i,
        inreg_0_o,
        inreg_0_o_ap_vld,
        inreg_1_i,
        inreg_1_o,
        inreg_1_o_ap_vld,
        inreg_1_1_i,
        inreg_1_1_o,
        inreg_1_1_o_ap_vld,
        outreg_0_i,
        outreg_0_o,
        outreg_0_o_ap_vld,
        outreg_1_i,
        outreg_1_o,
        outreg_1_o_ap_vld,
        outreg_0_1,
        outreg_1_1,
        outreg_0_2,
        outreg_1_2,
        outreg_0_3,
        outreg_1_3,
        outreg_0_4,
        outreg_1_4,
        outreg_0_5,
        outreg_1_5,
        outreg_0_6,
        outreg_1_6,
        outreg_0_7,
        outreg_1_7
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   IN_r_TVALID;
input   OUT_r_TREADY;
input  [191:0] IN_r_TDATA;
output   IN_r_TREADY;
output  [127:0] OUT_r_TDATA;
output   OUT_r_TVALID;
input  [63:0] inreg_0_1_i;
output  [63:0] inreg_0_1_o;
output   inreg_0_1_o_ap_vld;
input  [63:0] inreg_0_i;
output  [63:0] inreg_0_o;
output   inreg_0_o_ap_vld;
input  [63:0] inreg_1_i;
output  [63:0] inreg_1_o;
output   inreg_1_o_ap_vld;
input  [63:0] inreg_1_1_i;
output  [63:0] inreg_1_1_o;
output   inreg_1_1_o_ap_vld;
input  [57:0] outreg_0_i;
output  [57:0] outreg_0_o;
output   outreg_0_o_ap_vld;
input  [57:0] outreg_1_i;
output  [57:0] outreg_1_o;
output   outreg_1_o_ap_vld;
input  [0:0] outreg_0_1;
input  [0:0] outreg_1_1;
input  [0:0] outreg_0_2;
input  [0:0] outreg_1_2;
input  [0:0] outreg_0_3;
input  [0:0] outreg_1_3;
input  [0:0] outreg_0_4;
input  [0:0] outreg_1_4;
input  [0:0] outreg_0_5;
input  [0:0] outreg_1_5;
input  [0:0] outreg_0_6;
input  [0:0] outreg_1_6;
input  [0:0] outreg_0_7;
input  [0:0] outreg_1_7;

reg ap_idle;
reg IN_r_TREADY;
reg OUT_r_TVALID;
reg[63:0] inreg_0_1_o;
reg inreg_0_1_o_ap_vld;
reg[63:0] inreg_0_o;
reg inreg_0_o_ap_vld;
reg[63:0] inreg_1_o;
reg inreg_1_o_ap_vld;
reg[63:0] inreg_1_1_o;
reg inreg_1_1_o_ap_vld;
reg[57:0] outreg_0_o;
reg outreg_0_o_ap_vld;
reg[57:0] outreg_1_o;
reg outreg_1_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_214_p3;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_reg_1125;
reg   [0:0] tmp_reg_1125_pp0_iter1_reg;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln253_fu_559_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    IN_r_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    OUT_r_TDATA_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [4:0] tmp_3_reg_1129;
reg   [4:0] tmp_3_reg_1129_pp0_iter1_reg;
reg   [2:0] tmp_5_reg_1134;
reg   [2:0] tmp_5_reg_1134_pp0_iter1_reg;
reg   [0:0] operation_reg_1141;
wire   [0:0] tmp_2_fu_529_p3;
reg   [0:0] tmp_2_reg_1145;
reg   [0:0] tmp_2_reg_1145_pp0_iter1_reg;
wire   [6:0] opcode_fu_555_p1;
reg   [6:0] opcode_reg_1153;
reg   [6:0] opcode_reg_1153_pp0_iter1_reg;
wire   [0:0] grp_fu_412_p3;
reg   [0:0] select_ln210_1_reg_1157;
wire   [0:0] grp_fu_419_p3;
reg   [0:0] select_ln210_2_reg_1162;
wire   [0:0] grp_fu_426_p3;
reg   [0:0] select_ln210_3_reg_1167;
wire   [0:0] grp_fu_433_p3;
reg   [0:0] select_ln210_4_reg_1172;
wire   [0:0] grp_fu_440_p3;
reg   [0:0] select_ln210_5_reg_1177;
wire   [0:0] grp_fu_447_p3;
reg   [0:0] select_ln210_6_reg_1182;
wire   [0:0] grp_fu_454_p3;
reg   [0:0] select_ln210_7_reg_1187;
reg   [0:0] select_ln206_1_reg_1195;
reg   [0:0] select_ln206_2_reg_1200;
reg   [0:0] select_ln206_3_reg_1205;
reg   [0:0] select_ln206_4_reg_1210;
reg   [0:0] select_ln206_5_reg_1215;
reg   [0:0] select_ln206_6_reg_1220;
reg   [0:0] select_ln206_7_reg_1225;
reg   [0:0] select_ln223_1_reg_1236;
reg   [0:0] select_ln223_1_reg_1236_pp0_iter1_reg;
reg   [0:0] select_ln223_2_reg_1241;
reg   [0:0] select_ln223_2_reg_1241_pp0_iter1_reg;
reg   [0:0] select_ln223_3_reg_1246;
reg   [0:0] select_ln223_3_reg_1246_pp0_iter1_reg;
reg   [0:0] select_ln223_4_reg_1251;
reg   [0:0] select_ln223_4_reg_1251_pp0_iter1_reg;
reg   [0:0] select_ln223_5_reg_1256;
reg   [0:0] select_ln223_5_reg_1256_pp0_iter1_reg;
reg   [0:0] select_ln223_6_reg_1261;
reg   [0:0] select_ln223_6_reg_1261_pp0_iter1_reg;
reg   [0:0] select_ln223_7_reg_1266;
reg   [0:0] select_ln223_7_reg_1266_pp0_iter1_reg;
wire   [57:0] out_data_1_fu_586_p19;
wire   [57:0] out_data_fu_646_p19;
reg   [57:0] ap_phi_mux_out_data_4_phi_fu_401_p8;
wire   [57:0] ap_phi_reg_pp0_iter0_out_data_4_reg_397;
reg   [57:0] ap_phi_reg_pp0_iter1_out_data_4_reg_397;
reg   [57:0] ap_phi_reg_pp0_iter2_out_data_4_reg_397;
wire   [57:0] out_data_2_fu_1071_p19;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] grp_fu_461_p2;
wire   [57:0] outreg_0_8_fu_1011_p14;
wire   [3:0] tmp_8_fu_544_p4;
wire   [63:0] in_hls_data_fu_473_p1;
wire   [57:0] grp_fu_466_p3;
wire   [57:0] out_data_1_fu_586_p4;
wire   [57:0] out_data_1_fu_586_p6;
wire   [57:0] out_data_1_fu_586_p8;
wire   [57:0] out_data_1_fu_586_p10;
wire   [57:0] out_data_1_fu_586_p12;
wire   [57:0] out_data_1_fu_586_p14;
wire   [57:0] out_data_1_fu_586_p16;
wire   [57:0] out_data_1_fu_586_p17;
wire   [57:0] out_data_fu_646_p4;
wire   [57:0] out_data_fu_646_p6;
wire   [57:0] out_data_fu_646_p8;
wire   [57:0] out_data_fu_646_p10;
wire   [57:0] out_data_fu_646_p12;
wire   [57:0] out_data_fu_646_p14;
wire   [57:0] out_data_fu_646_p16;
wire   [57:0] out_data_fu_646_p17;
wire   [63:0] s1_fu_685_p3;
wire   [63:0] s2_fu_692_p3;
wire   [7:0] c1_fu_699_p1;
wire   [7:0] c2_fu_703_p1;
wire   [7:0] c1_1_fu_713_p4;
wire   [7:0] c2_1_fu_723_p4;
wire   [0:0] icmp_ln22_fu_733_p2;
wire   [1:0] shl_ln_fu_739_p3;
wire   [7:0] c1_2_fu_753_p4;
wire   [7:0] c2_2_fu_763_p4;
wire   [0:0] icmp_ln27_fu_773_p2;
wire   [1:0] shl_ln1_fu_779_p3;
wire   [7:0] c1_3_fu_793_p4;
wire   [7:0] c2_3_fu_803_p4;
wire   [0:0] icmp_ln32_fu_813_p2;
wire   [1:0] shl_ln2_fu_819_p3;
wire   [7:0] c1_4_fu_833_p4;
wire   [7:0] c2_4_fu_843_p4;
wire   [0:0] icmp_ln37_fu_853_p2;
wire   [1:0] shl_ln3_fu_859_p3;
wire   [7:0] c1_5_fu_873_p4;
wire   [7:0] c2_5_fu_883_p4;
wire   [0:0] icmp_ln42_fu_893_p2;
wire   [7:0] c1_6_fu_907_p4;
wire   [7:0] c2_6_fu_917_p4;
wire   [0:0] icmp_ln47_fu_927_p2;
wire   [7:0] c1_7_fu_941_p4;
wire   [7:0] c2_7_fu_951_p4;
wire   [0:0] icmp_ln52_fu_961_p2;
wire   [1:0] shl_ln4_fu_899_p3;
wire   [1:0] shl_ln5_fu_933_p3;
wire   [1:0] shl_ln6_fu_967_p3;
wire   [1:0] score2_fu_747_p2;
wire   [0:0] icmp_ln17_fu_707_p2;
wire   [9:0] tmp1_fu_993_p5;
wire   [1:0] or_ln58_1_fu_987_p2;
wire   [1:0] or_ln58_fu_981_p2;
wire   [1:0] or_ln57_fu_975_p2;
wire   [1:0] score5_fu_867_p2;
wire   [1:0] score4_fu_827_p2;
wire   [1:0] score3_fu_787_p2;
wire   [9:0] or_ln58_2_fu_1005_p2;
wire   [57:0] out_data_2_fu_1071_p2;
wire   [57:0] out_data_2_fu_1071_p4;
wire   [57:0] out_data_2_fu_1071_p6;
wire   [57:0] out_data_2_fu_1071_p8;
wire   [57:0] out_data_2_fu_1071_p10;
wire   [57:0] out_data_2_fu_1071_p12;
wire   [57:0] out_data_2_fu_1071_p14;
wire   [57:0] out_data_2_fu_1071_p16;
wire   [57:0] out_data_2_fu_1071_p17;
wire   [121:0] or_ln251_1_fu_1111_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_loop_init;
reg    ap_condition_147;
reg    ap_condition_201;
wire   [2:0] out_data_1_fu_586_p1;
wire   [2:0] out_data_1_fu_586_p3;
wire   [2:0] out_data_1_fu_586_p5;
wire   [2:0] out_data_1_fu_586_p7;
wire  signed [2:0] out_data_1_fu_586_p9;
wire  signed [2:0] out_data_1_fu_586_p11;
wire  signed [2:0] out_data_1_fu_586_p13;
wire  signed [2:0] out_data_1_fu_586_p15;
wire   [2:0] out_data_fu_646_p1;
wire   [2:0] out_data_fu_646_p3;
wire   [2:0] out_data_fu_646_p5;
wire   [2:0] out_data_fu_646_p7;
wire  signed [2:0] out_data_fu_646_p9;
wire  signed [2:0] out_data_fu_646_p11;
wire  signed [2:0] out_data_fu_646_p13;
wire  signed [2:0] out_data_fu_646_p15;
wire   [2:0] out_data_2_fu_1071_p1;
wire   [2:0] out_data_2_fu_1071_p3;
wire   [2:0] out_data_2_fu_1071_p5;
wire   [2:0] out_data_2_fu_1071_p7;
wire  signed [2:0] out_data_2_fu_1071_p9;
wire  signed [2:0] out_data_2_fu_1071_p11;
wire  signed [2:0] out_data_2_fu_1071_p13;
wire  signed [2:0] out_data_2_fu_1071_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
   ap_CS_fsm = 1'd1;
   ap_enable_reg_pp0_iter1 = 1'b0;
   ap_enable_reg_pp0_iter2 = 1'b0;
   ap_done_reg = 1'b0;
end

TOP_sparsemux_17_3_58_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 58 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 58 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 58 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 58 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 58 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 58 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 58 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 58 ),
    .def_WIDTH( 58 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 58 ))
sparsemux_17_3_58_1_1_U21(
    .din0(grp_fu_466_p3),
    .din1(out_data_1_fu_586_p4),
    .din2(out_data_1_fu_586_p6),
    .din3(out_data_1_fu_586_p8),
    .din4(out_data_1_fu_586_p10),
    .din5(out_data_1_fu_586_p12),
    .din6(out_data_1_fu_586_p14),
    .din7(out_data_1_fu_586_p16),
    .def(out_data_1_fu_586_p17),
    .sel(tmp_5_reg_1134),
    .dout(out_data_1_fu_586_p19)
);

TOP_sparsemux_17_3_58_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 58 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 58 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 58 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 58 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 58 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 58 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 58 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 58 ),
    .def_WIDTH( 58 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 58 ))
sparsemux_17_3_58_1_1_U22(
    .din0(grp_fu_466_p3),
    .din1(out_data_fu_646_p4),
    .din2(out_data_fu_646_p6),
    .din3(out_data_fu_646_p8),
    .din4(out_data_fu_646_p10),
    .din5(out_data_fu_646_p12),
    .din6(out_data_fu_646_p14),
    .din7(out_data_fu_646_p16),
    .def(out_data_fu_646_p17),
    .sel(tmp_5_reg_1134),
    .dout(out_data_fu_646_p19)
);

TOP_sparsemux_17_3_58_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 58 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 58 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 58 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 58 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 58 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 58 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 58 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 58 ),
    .def_WIDTH( 58 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 58 ))
sparsemux_17_3_58_1_1_U23(
    .din0(out_data_2_fu_1071_p2),
    .din1(out_data_2_fu_1071_p4),
    .din2(out_data_2_fu_1071_p6),
    .din3(out_data_2_fu_1071_p8),
    .din4(out_data_2_fu_1071_p10),
    .din5(out_data_2_fu_1071_p12),
    .din6(out_data_2_fu_1071_p14),
    .din7(out_data_2_fu_1071_p16),
    .def(out_data_2_fu_1071_p17),
    .sel(tmp_5_reg_1134_pp0_iter1_reg),
    .dout(out_data_2_fu_1071_p19)
);

TOP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_147)) begin
        if (((tmp_nbreadreq_fu_214_p3 == 1'd1) & (opcode_fu_555_p1 == 7'd11))) begin
            ap_phi_reg_pp0_iter1_out_data_4_reg_397 <= 58'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_out_data_4_reg_397 <= ap_phi_reg_pp0_iter0_out_data_4_reg_397;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if (((tmp_reg_1125 == 1'd1) & (opcode_reg_1153 == 7'd91))) begin
            ap_phi_reg_pp0_iter2_out_data_4_reg_397 <= out_data_1_fu_586_p19;
        end else if (((tmp_reg_1125 == 1'd1) & (opcode_reg_1153 == 7'd43))) begin
            ap_phi_reg_pp0_iter2_out_data_4_reg_397 <= out_data_fu_646_p19;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_out_data_4_reg_397 <= ap_phi_reg_pp0_iter1_out_data_4_reg_397;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        opcode_reg_1153 <= opcode_fu_555_p1;
        opcode_reg_1153_pp0_iter1_reg <= opcode_reg_1153;
        operation_reg_1141 <= IN_r_TDATA[32'd30];
        select_ln223_1_reg_1236_pp0_iter1_reg <= select_ln223_1_reg_1236;
        select_ln223_2_reg_1241_pp0_iter1_reg <= select_ln223_2_reg_1241;
        select_ln223_3_reg_1246_pp0_iter1_reg <= select_ln223_3_reg_1246;
        select_ln223_4_reg_1251_pp0_iter1_reg <= select_ln223_4_reg_1251;
        select_ln223_5_reg_1256_pp0_iter1_reg <= select_ln223_5_reg_1256;
        select_ln223_6_reg_1261_pp0_iter1_reg <= select_ln223_6_reg_1261;
        select_ln223_7_reg_1266_pp0_iter1_reg <= select_ln223_7_reg_1266;
        tmp_2_reg_1145 <= IN_r_TDATA[32'd31];
        tmp_2_reg_1145_pp0_iter1_reg <= tmp_2_reg_1145;
        tmp_3_reg_1129 <= {{IN_r_TDATA[11:7]}};
        tmp_3_reg_1129_pp0_iter1_reg <= tmp_3_reg_1129;
        tmp_5_reg_1134 <= {{IN_r_TDATA[14:12]}};
        tmp_5_reg_1134_pp0_iter1_reg <= tmp_5_reg_1134;
        tmp_reg_1125 <= tmp_nbreadreq_fu_214_p3;
        tmp_reg_1125_pp0_iter1_reg <= tmp_reg_1125;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln206_1_reg_1195 <= grp_fu_412_p3;
        select_ln206_2_reg_1200 <= grp_fu_419_p3;
        select_ln206_3_reg_1205 <= grp_fu_426_p3;
        select_ln206_4_reg_1210 <= grp_fu_433_p3;
        select_ln206_5_reg_1215 <= grp_fu_440_p3;
        select_ln206_6_reg_1220 <= grp_fu_447_p3;
        select_ln206_7_reg_1225 <= grp_fu_454_p3;
        select_ln210_1_reg_1157 <= grp_fu_412_p3;
        select_ln210_2_reg_1162 <= grp_fu_419_p3;
        select_ln210_3_reg_1167 <= grp_fu_426_p3;
        select_ln210_4_reg_1172 <= grp_fu_433_p3;
        select_ln210_5_reg_1177 <= grp_fu_440_p3;
        select_ln210_6_reg_1182 <= grp_fu_447_p3;
        select_ln210_7_reg_1187 <= grp_fu_454_p3;
        select_ln223_1_reg_1236 <= grp_fu_412_p3;
        select_ln223_2_reg_1241 <= grp_fu_419_p3;
        select_ln223_3_reg_1246 <= grp_fu_426_p3;
        select_ln223_4_reg_1251 <= grp_fu_433_p3;
        select_ln223_5_reg_1256 <= grp_fu_440_p3;
        select_ln223_6_reg_1261 <= grp_fu_447_p3;
        select_ln223_7_reg_1266 <= grp_fu_454_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        IN_r_TDATA_blk_n = IN_r_TVALID;
    end else begin
        IN_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        IN_r_TREADY = 1'b1;
    end else begin
        IN_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_reg_1125_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        OUT_r_TDATA_blk_n = OUT_r_TREADY;
    end else begin
        OUT_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1125_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        OUT_r_TVALID = 1'b1;
    end else begin
        OUT_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln253_fu_559_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(opcode_reg_1153_pp0_iter1_reg == 7'd91) & ~(opcode_reg_1153_pp0_iter1_reg == 7'd43) & ~(opcode_reg_1153_pp0_iter1_reg == 7'd11) & (tmp_reg_1125_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_out_data_4_phi_fu_401_p8 = out_data_2_fu_1071_p19;
    end else begin
        ap_phi_mux_out_data_4_phi_fu_401_p8 = ap_phi_reg_pp0_iter2_out_data_4_reg_397;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd91) & (tmp_2_fu_529_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_01001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd11) & (tmp_2_fu_529_p3 == 1'd0)) | (~(opcode_fu_555_p1 == 7'd43) & ~(opcode_fu_555_p1 == 7'd91) & ~(opcode_fu_555_p1 == 7'd11) & (1'b0 == ap_block_pp0_stage0_01001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_529_p3 == 1'd0)))) begin
        inreg_0_1_o = {{IN_r_TDATA[191:128]}};
    end else begin
        inreg_0_1_o = inreg_0_1_i;
    end
end

always @ (*) begin
    if (((~(opcode_fu_555_p1 == 7'd43) & ~(opcode_fu_555_p1 == 7'd91) & ~(opcode_fu_555_p1 == 7'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_529_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd91) & (tmp_2_fu_529_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd11) & (tmp_2_fu_529_p3 == 1'd0)))) begin
        inreg_0_1_o_ap_vld = 1'b1;
    end else begin
        inreg_0_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd91) & (tmp_2_fu_529_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_01001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd11) & (tmp_2_fu_529_p3 == 1'd0)) | (~(opcode_fu_555_p1 == 7'd43) & ~(opcode_fu_555_p1 == 7'd91) & ~(opcode_fu_555_p1 == 7'd11) & (1'b0 == ap_block_pp0_stage0_01001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_529_p3 == 1'd0)))) begin
        inreg_0_o = {{IN_r_TDATA[127:64]}};
    end else begin
        inreg_0_o = inreg_0_i;
    end
end

always @ (*) begin
    if (((~(opcode_fu_555_p1 == 7'd43) & ~(opcode_fu_555_p1 == 7'd91) & ~(opcode_fu_555_p1 == 7'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_529_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd91) & (tmp_2_fu_529_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd11) & (tmp_2_fu_529_p3 == 1'd0)))) begin
        inreg_0_o_ap_vld = 1'b1;
    end else begin
        inreg_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd91) & (tmp_2_fu_529_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd11) & (tmp_2_fu_529_p3 == 1'd1)) | (~(opcode_fu_555_p1 == 7'd43) & ~(opcode_fu_555_p1 == 7'd91) & ~(opcode_fu_555_p1 == 7'd11) & (1'b0 == ap_block_pp0_stage0_01001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_529_p3 == 1'd1)))) begin
        inreg_1_1_o = {{IN_r_TDATA[191:128]}};
    end else begin
        inreg_1_1_o = inreg_1_1_i;
    end
end

always @ (*) begin
    if (((~(opcode_fu_555_p1 == 7'd43) & ~(opcode_fu_555_p1 == 7'd91) & ~(opcode_fu_555_p1 == 7'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_529_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd91) & (tmp_2_fu_529_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd11) & (tmp_2_fu_529_p3 == 1'd1)))) begin
        inreg_1_1_o_ap_vld = 1'b1;
    end else begin
        inreg_1_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd91) & (tmp_2_fu_529_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd11) & (tmp_2_fu_529_p3 == 1'd1)) | (~(opcode_fu_555_p1 == 7'd43) & ~(opcode_fu_555_p1 == 7'd91) & ~(opcode_fu_555_p1 == 7'd11) & (1'b0 == ap_block_pp0_stage0_01001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_529_p3 == 1'd1)))) begin
        inreg_1_o = {{IN_r_TDATA[127:64]}};
    end else begin
        inreg_1_o = inreg_1_i;
    end
end

always @ (*) begin
    if (((~(opcode_fu_555_p1 == 7'd43) & ~(opcode_fu_555_p1 == 7'd91) & ~(opcode_fu_555_p1 == 7'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_529_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd91) & (tmp_2_fu_529_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_214_p3 == 1'd1) & (grp_fu_461_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (opcode_fu_555_p1 == 7'd11) & (tmp_2_fu_529_p3 == 1'd1)))) begin
        inreg_1_o_ap_vld = 1'b1;
    end else begin
        inreg_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~(opcode_reg_1153 == 7'd11) & ~(opcode_reg_1153 == 7'd91) & ~(opcode_reg_1153 == 7'd43) & (1'b0 == ap_block_pp0_stage0_01001) & (tmp_reg_1125 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_reg_1145 == 1'd0) & (operation_reg_1141 == 1'd0))) begin
        outreg_0_o = outreg_0_8_fu_1011_p14;
    end else begin
        outreg_0_o = outreg_0_i;
    end
end

always @ (*) begin
    if ((~(opcode_reg_1153 == 7'd11) & ~(opcode_reg_1153 == 7'd91) & ~(opcode_reg_1153 == 7'd43) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1125 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_reg_1145 == 1'd0) & (operation_reg_1141 == 1'd0))) begin
        outreg_0_o_ap_vld = 1'b1;
    end else begin
        outreg_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~(opcode_reg_1153 == 7'd11) & ~(opcode_reg_1153 == 7'd91) & ~(opcode_reg_1153 == 7'd43) & (1'b0 == ap_block_pp0_stage0_01001) & (tmp_reg_1125 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_reg_1145 == 1'd1) & (operation_reg_1141 == 1'd0))) begin
        outreg_1_o = outreg_0_8_fu_1011_p14;
    end else begin
        outreg_1_o = outreg_1_i;
    end
end

always @ (*) begin
    if ((~(opcode_reg_1153 == 7'd11) & ~(opcode_reg_1153 == 7'd91) & ~(opcode_reg_1153 == 7'd43) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1125 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_reg_1145 == 1'd1) & (operation_reg_1141 == 1'd0))) begin
        outreg_1_o_ap_vld = 1'b1;
    end else begin
        outreg_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OUT_r_TDATA = or_ln251_1_fu_1111_p4;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | (1'b1 == ap_block_state3_pp0_stage0_iter2))) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | (1'b1 == ap_block_state3_pp0_stage0_iter2))) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((tmp_nbreadreq_fu_214_p3 == 1'd1) & (1'b0 == IN_r_TVALID));
end

always @ (*) begin
    ap_block_state3_io = ((tmp_reg_1125_pp0_iter1_reg == 1'd1) & (1'b0 == OUT_r_TREADY));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((tmp_reg_1125_pp0_iter1_reg == 1'd1) & (1'b0 == OUT_r_TREADY));
end

always @ (*) begin
    ap_condition_147 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_201 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_out_data_4_reg_397 = 'bx;

assign c1_1_fu_713_p4 = {{s1_fu_685_p3[15:8]}};

assign c1_2_fu_753_p4 = {{s1_fu_685_p3[23:16]}};

assign c1_3_fu_793_p4 = {{s1_fu_685_p3[31:24]}};

assign c1_4_fu_833_p4 = {{s1_fu_685_p3[39:32]}};

assign c1_5_fu_873_p4 = {{s1_fu_685_p3[47:40]}};

assign c1_6_fu_907_p4 = {{s1_fu_685_p3[55:48]}};

assign c1_7_fu_941_p4 = {{s1_fu_685_p3[63:56]}};

assign c1_fu_699_p1 = s1_fu_685_p3[7:0];

assign c2_1_fu_723_p4 = {{s2_fu_692_p3[15:8]}};

assign c2_2_fu_763_p4 = {{s2_fu_692_p3[23:16]}};

assign c2_3_fu_803_p4 = {{s2_fu_692_p3[31:24]}};

assign c2_4_fu_843_p4 = {{s2_fu_692_p3[39:32]}};

assign c2_5_fu_883_p4 = {{s2_fu_692_p3[47:40]}};

assign c2_6_fu_917_p4 = {{s2_fu_692_p3[55:48]}};

assign c2_7_fu_951_p4 = {{s2_fu_692_p3[63:56]}};

assign c2_fu_703_p1 = s2_fu_692_p3[7:0];

assign grp_fu_412_p3 = ((tmp_2_fu_529_p3[0:0] == 1'b1) ? outreg_1_1 : outreg_0_1);

assign grp_fu_419_p3 = ((tmp_2_fu_529_p3[0:0] == 1'b1) ? outreg_1_2 : outreg_0_2);

assign grp_fu_426_p3 = ((tmp_2_fu_529_p3[0:0] == 1'b1) ? outreg_1_3 : outreg_0_3);

assign grp_fu_433_p3 = ((tmp_2_fu_529_p3[0:0] == 1'b1) ? outreg_1_4 : outreg_0_4);

assign grp_fu_440_p3 = ((tmp_2_fu_529_p3[0:0] == 1'b1) ? outreg_1_5 : outreg_0_5);

assign grp_fu_447_p3 = ((tmp_2_fu_529_p3[0:0] == 1'b1) ? outreg_1_6 : outreg_0_6);

assign grp_fu_454_p3 = ((tmp_2_fu_529_p3[0:0] == 1'b1) ? outreg_1_7 : outreg_0_7);

assign grp_fu_461_p2 = ((tmp_8_fu_544_p4 == 4'd0) ? 1'b1 : 1'b0);

assign grp_fu_466_p3 = ((tmp_2_reg_1145[0:0] == 1'b1) ? outreg_1_i : outreg_0_i);

assign icmp_ln17_fu_707_p2 = ((c1_fu_699_p1 == c2_fu_703_p1) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_733_p2 = ((c1_1_fu_713_p4 == c2_1_fu_723_p4) ? 1'b1 : 1'b0);

assign icmp_ln253_fu_559_p2 = ((in_hls_data_fu_473_p1 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_773_p2 = ((c1_2_fu_753_p4 == c2_2_fu_763_p4) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_813_p2 = ((c1_3_fu_793_p4 == c2_3_fu_803_p4) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_853_p2 = ((c1_4_fu_833_p4 == c2_4_fu_843_p4) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_893_p2 = ((c1_5_fu_873_p4 == c2_5_fu_883_p4) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_927_p2 = ((c1_6_fu_907_p4 == c2_6_fu_917_p4) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_961_p2 = ((c1_7_fu_941_p4 == c2_7_fu_951_p4) ? 1'b1 : 1'b0);

assign in_hls_data_fu_473_p1 = IN_r_TDATA[63:0];

assign opcode_fu_555_p1 = IN_r_TDATA[6:0];

assign or_ln251_1_fu_1111_p4 = {{{ap_phi_mux_out_data_4_phi_fu_401_p8}, {59'd0}}, {tmp_3_reg_1129_pp0_iter1_reg}};

assign or_ln57_fu_975_p2 = (shl_ln4_fu_899_p3 | 2'd1);

assign or_ln58_1_fu_987_p2 = (shl_ln6_fu_967_p3 | 2'd1);

assign or_ln58_2_fu_1005_p2 = (tmp1_fu_993_p5 | 10'd1);

assign or_ln58_fu_981_p2 = (shl_ln5_fu_933_p3 | 2'd1);

assign out_data_1_fu_586_p10 = select_ln210_4_reg_1172;

assign out_data_1_fu_586_p12 = select_ln210_5_reg_1177;

assign out_data_1_fu_586_p14 = select_ln210_6_reg_1182;

assign out_data_1_fu_586_p16 = select_ln210_7_reg_1187;

assign out_data_1_fu_586_p17 = 'bx;

assign out_data_1_fu_586_p4 = select_ln210_1_reg_1157;

assign out_data_1_fu_586_p6 = select_ln210_2_reg_1162;

assign out_data_1_fu_586_p8 = select_ln210_3_reg_1167;

assign out_data_2_fu_1071_p10 = select_ln223_4_reg_1251_pp0_iter1_reg;

assign out_data_2_fu_1071_p12 = select_ln223_5_reg_1256_pp0_iter1_reg;

assign out_data_2_fu_1071_p14 = select_ln223_6_reg_1261_pp0_iter1_reg;

assign out_data_2_fu_1071_p16 = select_ln223_7_reg_1266_pp0_iter1_reg;

assign out_data_2_fu_1071_p17 = 'bx;

assign out_data_2_fu_1071_p2 = ((tmp_2_reg_1145_pp0_iter1_reg[0:0] == 1'b1) ? outreg_1_i : outreg_0_i);

assign out_data_2_fu_1071_p4 = select_ln223_1_reg_1236_pp0_iter1_reg;

assign out_data_2_fu_1071_p6 = select_ln223_2_reg_1241_pp0_iter1_reg;

assign out_data_2_fu_1071_p8 = select_ln223_3_reg_1246_pp0_iter1_reg;

assign out_data_fu_646_p10 = select_ln206_4_reg_1210;

assign out_data_fu_646_p12 = select_ln206_5_reg_1215;

assign out_data_fu_646_p14 = select_ln206_6_reg_1220;

assign out_data_fu_646_p16 = select_ln206_7_reg_1225;

assign out_data_fu_646_p17 = 'bx;

assign out_data_fu_646_p4 = select_ln206_1_reg_1195;

assign out_data_fu_646_p6 = select_ln206_2_reg_1200;

assign out_data_fu_646_p8 = select_ln206_3_reg_1205;

assign outreg_0_8_fu_1011_p14 = {{{{{{{{{{{{{or_ln58_1_fu_987_p2}, {6'd0}}, {or_ln58_fu_981_p2}}, {6'd0}}, {or_ln57_fu_975_p2}}, {6'd0}}, {score5_fu_867_p2}}, {6'd0}}, {score4_fu_827_p2}}, {6'd0}}, {score3_fu_787_p2}}, {6'd0}}, {or_ln58_2_fu_1005_p2}};

assign s1_fu_685_p3 = ((tmp_2_reg_1145[0:0] == 1'b1) ? inreg_1_i : inreg_0_i);

assign s2_fu_692_p3 = ((tmp_2_reg_1145[0:0] == 1'b1) ? inreg_1_1_i : inreg_0_1_i);

assign score2_fu_747_p2 = (shl_ln_fu_739_p3 | 2'd1);

assign score3_fu_787_p2 = (shl_ln1_fu_779_p3 | 2'd1);

assign score4_fu_827_p2 = (shl_ln2_fu_819_p3 | 2'd1);

assign score5_fu_867_p2 = (shl_ln3_fu_859_p3 | 2'd1);

assign shl_ln1_fu_779_p3 = {{icmp_ln27_fu_773_p2}, {1'd0}};

assign shl_ln2_fu_819_p3 = {{icmp_ln32_fu_813_p2}, {1'd0}};

assign shl_ln3_fu_859_p3 = {{icmp_ln37_fu_853_p2}, {1'd0}};

assign shl_ln4_fu_899_p3 = {{icmp_ln42_fu_893_p2}, {1'd0}};

assign shl_ln5_fu_933_p3 = {{icmp_ln47_fu_927_p2}, {1'd0}};

assign shl_ln6_fu_967_p3 = {{icmp_ln52_fu_961_p2}, {1'd0}};

assign shl_ln_fu_739_p3 = {{icmp_ln22_fu_733_p2}, {1'd0}};

assign tmp1_fu_993_p5 = {{{{score2_fu_747_p2}, {6'd0}}, {icmp_ln17_fu_707_p2}}, {1'd0}};

assign tmp_2_fu_529_p3 = IN_r_TDATA[32'd31];

assign tmp_8_fu_544_p4 = {{IN_r_TDATA[29:26]}};

assign tmp_nbreadreq_fu_214_p3 = IN_r_TVALID;

endmodule //TOP_TOP_Pipeline_VITIS_LOOP_177_1
