
---------- Begin Simulation Statistics ----------
final_tick                                 1460995500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115515                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869440                       # Number of bytes of host memory used
host_op_rate                                   133342                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    24.53                       # Real time elapsed on the host
host_tick_rate                               59569257                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2833100                       # Number of instructions simulated
sim_ops                                       3270344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001461                       # Number of seconds simulated
sim_ticks                                  1460995500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.505133                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  301670                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               306248                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7316                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            535156                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1223                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1667                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              444                       # Number of indirect misses.
system.cpu.branchPred.lookups                  661478                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   37505                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    989754                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   983580                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5903                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     559313                       # Number of branches committed
system.cpu.commit.bw_lim_events                187727                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          278663                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2845009                       # Number of instructions committed
system.cpu.commit.committedOps                3282253                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2747779                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.194511                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.337379                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1874649     68.22%     68.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       277848     10.11%     78.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       129275      4.70%     83.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       104310      3.80%     86.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        56548      2.06%     88.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        23755      0.86%     89.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        69527      2.53%     92.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        24140      0.88%     93.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       187727      6.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2747779                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                29833                       # Number of function calls committed.
system.cpu.commit.int_insts                   2980509                       # Number of committed integer instructions.
system.cpu.commit.loads                        448105                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2375636     72.38%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           17827      0.54%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              512      0.02%     72.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            625      0.02%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp            137      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1604      0.05%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           946      0.03%     73.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         1506      0.05%     73.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            628      0.02%     73.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1211      0.04%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              98      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             162      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             152      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            754      0.02%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          448105     13.65%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         432312     13.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3282253                       # Class of committed instruction
system.cpu.commit.refs                         880417                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     29063                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2833100                       # Number of Instructions Simulated
system.cpu.committedOps                       3270344                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.031376                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.031376                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1675175                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1452                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               292280                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3639785                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   497291                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    554127                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8869                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4574                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 52185                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      661478                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    446066                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2134381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4831                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          550                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3288789                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           120                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   20604                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.226379                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             642177                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             340398                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.125530                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2787647                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.368976                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.648498                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2072731     74.35%     74.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    64047      2.30%     76.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    75762      2.72%     79.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    45206      1.62%     80.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    93066      3.34%     84.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    82240      2.95%     87.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    46584      1.67%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    62024      2.22%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   245987      8.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2787647                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        58382                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       102531                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       183290                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        18927                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       2197492                       # number of prefetches that crossed the page
system.cpu.idleCycles                          134345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6359                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   608319                       # Number of branches executed
system.cpu.iew.exec_nop                         12200                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.204942                       # Inst execution rate
system.cpu.iew.exec_refs                       969055                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     466318                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   42472                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                506241                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                537                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6337                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               472636                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3572428                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                502737                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12763                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3520830                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    151                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 29236                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8869                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 29546                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         13810                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            14908                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          644                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        58136                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        40324                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             35                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3584                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2775                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3282012                       # num instructions consuming a value
system.cpu.iew.wb_count                       3500209                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.610894                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2004960                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.197885                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3512174                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3989058                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2555392                       # number of integer regfile writes
system.cpu.ipc                               0.969578                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.969578                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                62      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2529912     71.60%     71.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18997      0.54%     72.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   608      0.02%     72.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 639      0.02%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 138      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1997      0.06%     72.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               1044      0.03%     72.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            1523      0.04%     72.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 810      0.02%     72.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               1613      0.05%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  114      0.00%     72.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  186      0.01%     72.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  168      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 847      0.02%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               506368     14.33%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              468567     13.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3533593                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       54017                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015287                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   26619     49.28%     49.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    681      1.26%     50.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      39      0.07%     50.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  113      0.21%     50.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               160      0.30%     51.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   64      0.12%     51.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     51.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     51.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     11      0.02%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     51.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4825      8.93%     60.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21503     39.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3552492                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9842377                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3469063                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3811161                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3559691                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3533593                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 537                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          289883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1382                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            149                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       126255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2787647                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.267590                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.045311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1748418     62.72%     62.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              209509      7.52%     70.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              199800      7.17%     77.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              193742      6.95%     84.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              166157      5.96%     90.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               80587      2.89%     93.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               93999      3.37%     96.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               51779      1.86%     98.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               43656      1.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2787647                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.209310                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  35056                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              67855                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        31146                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             38983                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              5111                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4810                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               506241                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              472636                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2444336                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6559                       # number of misc regfile writes
system.cpu.numCycles                          2921992                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   76751                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3318812                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8592                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   514555                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3197                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   587                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5384614                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3598030                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3635960                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    588176                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 274827                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8869                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                310284                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   317148                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          4067769                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1289012                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              24457                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    225374                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            537                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            35656                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6082787                       # The number of ROB reads
system.cpu.rob.rob_writes                     7161741                       # The number of ROB writes
system.cpu.timesIdled                            6244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    31929                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   10175                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   109                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          457                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27856                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           96                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        95603                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          309                       # Transaction distribution
system.membus.trans_dist::CleanEvict              148                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8392                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8392                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1885                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17122                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       677504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  677504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27399                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27399    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27399                       # Request fanout histogram
system.membus.reqLayer0.occupancy            32596012                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           54594252                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22675                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        21494                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8549                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8549                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21623                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1053                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        17153                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        17153                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        64739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        79241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                143980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2759424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2233664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4993088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             458                       # Total snoops (count)
system.tol2bus.snoopTraffic                     19776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            48836                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001986                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044523                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  48739     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     97      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              48836                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           98176578                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22987983                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32434497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 8032                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  593                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        12322                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20947                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                8032                       # number of overall hits
system.l2.overall_hits::.cpu.data                 593                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        12322                       # number of overall hits
system.l2.overall_hits::total                   20947                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1253                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9009                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher           16                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10278                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1253                       # number of overall misses
system.l2.overall_misses::.cpu.data              9009                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher           16                       # number of overall misses
system.l2.overall_misses::total                 10278                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     99092500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    703740000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher      1877488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        804709988                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     99092500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    703740000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher      1877488                       # number of overall miss cycles
system.l2.overall_miss_latency::total       804709988                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             9285                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9602                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        12338                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31225                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            9285                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9602                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        12338                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31225                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.134949                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.938242                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.001297                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.329159                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.134949                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.938242                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.001297                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.329159                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79084.197925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78115.218115                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher       117343                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78294.414088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79084.197925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78115.218115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher       117343                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78294.414088                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 309                       # number of writebacks
system.l2.writebacks::total                       309                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10278                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10278                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     86570005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    613649002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher      1717488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    701936495                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     86570005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    613649002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher      1717488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    701936495                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.134949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.938242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.001297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.329159                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.134949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.938242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.001297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.329159                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69090.187550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68115.107337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher       107343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68295.047188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69090.187550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68115.107337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher       107343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68295.047188                       # average overall mshr miss latency
system.l2.replacements                            458                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25299                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25299                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        21399                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            21399                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        21399                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        21399                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   157                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            8392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8392                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    654705000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     654705000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8549                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8549                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.981635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78015.371783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78015.371783                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         8392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    570784002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    570784002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.981635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68015.252860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68015.252860                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8032                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        12322                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1253                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.icache.prefetcher           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1269                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     99092500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.icache.prefetcher      1877488                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100969988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         9285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        12338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21623                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.134949                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.icache.prefetcher     0.001297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.058688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79084.197925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.icache.prefetcher       117343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79566.578408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1253                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.icache.prefetcher           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     86570005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.icache.prefetcher      1717488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     88287493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.134949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.icache.prefetcher     0.001297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.058688                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69090.187550                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.icache.prefetcher       107343                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69572.492514                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           436                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               436                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     49035000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     49035000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.585945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.585945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79473.257699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79473.257699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     42865000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42865000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.585945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.585945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69473.257699                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69473.257699                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                31                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        17122                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           17122                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        17153                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         17153                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.998193                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998193                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        17122                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        17122                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    330668000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    330668000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.998193                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998193                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19312.463497                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19312.463497                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11952.803343                       # Cycle average of tags in use
system.l2.tags.total_refs                       78384                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27420                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.858643                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6841.699557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       934.140790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4176.878395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher     0.084602                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.208792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.028508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.127468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.364771                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         26915                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          786                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5642                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000488                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.821381                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    791476                       # Number of tag accesses
system.l2.tags.data_accesses                   791476                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          80128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         576576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             657728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        80128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        19776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           19776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          309                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                309                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          54844796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         394645979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher       700892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             450191667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     54844796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         54844796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       13535976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13535976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       13535976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         54844796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        394645979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher       700892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            463727643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000239948250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           18                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           18                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21118                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                274                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        309                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      309                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               35                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     87031498                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   51385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               279725248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8468.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27218.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8054                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     107                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  309                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.066667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.367242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.188707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          419     17.46%     17.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1285     53.54%     71.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          216      9.00%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           63      2.62%     82.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           41      1.71%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      1.08%     85.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      0.79%     86.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      0.79%     87.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          312     13.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2400                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           18                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     570.111111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    109.412250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1886.844795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            16     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      5.56%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      5.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            18                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.222222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.210768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.646762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               16     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     11.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            18                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 657728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   18688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  657728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                19776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       450.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    450.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1460913500                       # Total gap between requests
system.mem_ctrls.avgGap                     138004.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        80128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       576576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher         1024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 54844795.894306309521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 394645979.402400612831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 700891.960310623748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 12791278.275668883696                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         9009                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          309                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35041247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    243636249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher      1047752                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7336002000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27988.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27043.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     65484.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23741106.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8103900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4288350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            34129200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             610740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     114937680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        416221980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        210519840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          788811690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.913840                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    542485500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     48620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    869890000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9089220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4819650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            39248580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             913500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     114937680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        405862230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        219243840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          794114700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        543.543563                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    565133000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     48620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    847242500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       435374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           435374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       435374                       # number of overall hits
system.cpu.icache.overall_hits::total          435374                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10691                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10691                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10691                       # number of overall misses
system.cpu.icache.overall_misses::total         10691                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    247165496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    247165496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    247165496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    247165496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       446065                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       446065                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       446065                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       446065                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023967                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023967                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023967                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023967                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 23119.024974                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23119.024974                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 23119.024974                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23119.024974                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2676                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               207                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.927536                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              8601                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        21494                       # number of writebacks
system.cpu.icache.writebacks::total             21494                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1406                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1406                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1406                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1406                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         9285                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9285                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9285                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        12338                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21623                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    210351497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    210351497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    210351497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    150998499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    361349996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020815                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020815                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020815                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048475                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 22654.980829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22654.980829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 22654.980829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12238.490760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16711.371965                       # average overall mshr miss latency
system.cpu.icache.replacements                  21494                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       435374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          435374                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10691                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10691                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    247165496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    247165496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       446065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       446065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023967                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023967                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 23119.024974                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23119.024974                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1406                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1406                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    210351497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    210351497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020815                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020815                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 22654.980829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22654.980829                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        12338                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        12338                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    150998499                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    150998499                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12238.490760                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12238.490760                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.335965                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              456996                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21622                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.135695                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    67.427326                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    59.908638                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.526776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.468036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            913752                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           913752                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       864362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           864362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       864414                       # number of overall hits
system.cpu.dcache.overall_hits::total          864414                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        52651                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52651                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        52656                       # number of overall misses
system.cpu.dcache.overall_misses::total         52656                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2811110360                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2811110360                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2811110360                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2811110360                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       917013                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       917013                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       917070                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       917070                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057416                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057416                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057418                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057418                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53391.395415                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53391.395415                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53386.325585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53386.325585                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       264907                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16105                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.448743                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25299                       # number of writebacks
system.cpu.dcache.writebacks::total             25299                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25901                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25901                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26750                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26750                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26752                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26752                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1269187749                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1269187749                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1269372249                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1269372249                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029171                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029171                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029171                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029171                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47446.270991                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47446.270991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47449.620552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47449.620552                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25731                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       479728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          479728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    141739500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    141739500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       482488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       482488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005720                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005720                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51354.891304                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51354.891304                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1711                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1711                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54885000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54885000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52321.258341                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52321.258341                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       384345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         384345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        33262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2123591048                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2123591048                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.079649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.079649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63844.358367                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63844.358367                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    685151937                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    685151937                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75523.802579                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75523.802579                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          289                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          289                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        16629                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        16629                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    545779812                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    545779812                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.982918                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.982918                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32820.964099                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32820.964099                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        16629                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        16629                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    529150812                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    529150812                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.982918                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.982918                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31820.964099                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31820.964099                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       552000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       552000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       110400                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       110400                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       335500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       335500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 111833.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 111833.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           968.068486                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              891744                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26755                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.329994                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   968.068486                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.945379                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.945379                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          614                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1862055                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1862055                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1460995500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1460995500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
