#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec 28 17:14:55 2017
# Process ID: 2976
# Current directory: E:/VIVAPRJ/EDAProject2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3500 E:\VIVAPRJ\EDAProject2\EDAProject2.xpr
# Log file: E:/VIVAPRJ/EDAProject2/vivado.log
# Journal file: E:/VIVAPRJ/EDAProject2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VIVAPRJ/EDAProject2/EDAProject2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
set_property top InputProc [current_fileset]
update_compile_order -fileset sources_1
set_property top InputProcTestBench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Dec 28 17:17:53 2017] Launched synth_1...
Run output will be captured here: E:/VIVAPRJ/EDAProject2/EDAProject2.runs/synth_1/runme.log
[Thu Dec 28 17:17:53 2017] Launched impl_1...
Run output will be captured here: E:/VIVAPRJ/EDAProject2/EDAProject2.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VIVAPRJ/EDAProject2/.Xil/Vivado-2976-Vladimir2506/dcp1/InputProc.xdc]
Finished Parsing XDC File [E:/VIVAPRJ/EDAProject2/.Xil/Vivado-2976-Vladimir2506/dcp1/InputProc.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1095.020 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1095.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1182.840 ; gain = 369.684
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/VIVAPRJ/EDAProject2/EDAProject2.sim/sim_1/impl/timing/InputProcTestBench_time_impl.v"
write_verilog: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1319.332 ; gain = 136.492
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "E:/VIVAPRJ/EDAProject2/EDAProject2.sim/sim_1/impl/timing/InputProcTestBench_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/VIVAPRJ/EDAProject2/EDAProject2.sim/sim_1/impl/timing/InputProcTestBench_time_impl.v
INFO: [SIM-utils-37] SDF generated:E:/VIVAPRJ/EDAProject2/EDAProject2.sim/sim_1/impl/timing/InputProcTestBench_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'InputProcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVAPRJ/EDAProject2/EDAProject2.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj InputProcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVAPRJ/EDAProject2/EDAProject2.sim/sim_1/impl/timing/InputProcTestBench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVAPRJ/EDAProject2/EDAProject2.srcs/sources_1/new/InputProcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVAPRJ/EDAProject2/EDAProject2.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 428284dbe79849de9d51d2f6b00789b1 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot InputProcTestBench_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.InputProcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "InputProcTestBench_time_impl.sdf", for root module "InputProcTestBench/TestInput".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "InputProcTestBench_time_impl.sdf", for root module "InputProcTestBench/TestInput".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.InputProc
Compiling module xil_defaultlib.InputProcTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot InputProcTestBench_time_impl

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/VIVAPRJ/EDAProject2/EDAProject2.sim/sim_1/impl/timing/xsim.dir/InputProcTestBench_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/VIVAPRJ/EDAProject2/EDAProject2.sim/sim_1/impl/timing/xsim.dir/InputProcTestBench_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 28 17:21:11 2017. For additional details about this file, please refer to the WebTalk help file at F:/vivado/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 28 17:21:11 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1723.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVAPRJ/EDAProject2/EDAProject2.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "InputProcTestBench_time_impl -key {Post-Implementation:sim_1:Timing:InputProcTestBench} -tclbatch {InputProcTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source InputProcTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'InputProcTestBench_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 1727.508 ; gain = 914.352
run 1 s
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/FDPE.v" Line 161: Timing violation in scope /InputProcTestBench/TestInput/rCol_reg[3]_lopt_replica/TChk161_384 at time 207000004759 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 211000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 211000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 211000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 221000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 221000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 221000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 231000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 231000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 231000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 241000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 241000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 241000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 251000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 251000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 251000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 261000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 261000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 261000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 271000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 271000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 271000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 281000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 281000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 281000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 291000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 291000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 291000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 301000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 301000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 301000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 311000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 311000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 311000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 321000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 321000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 321000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 429000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 429000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 429000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 439000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 439000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 439000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 449000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 449000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 449000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 459000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 459000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 459000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 469000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 469000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 469000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 479000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 479000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 479000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 489000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 489000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 489000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 499000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 499000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 499000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 509000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 509000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 509000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 519000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 519000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 519000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 529000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 529000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 529000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 539000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 539000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 539000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 549000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 549000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 549000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 559000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 559000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 559000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 569000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 569000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 569000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 579000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 579000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 579000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 589000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 589000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 589000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 599000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 599000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 599000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 609000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 609000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 609000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 619000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 619000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 619000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 629000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 629000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 629000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 639000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 639000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 639000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 649000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 649000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 649000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 659000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 659000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 659000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 669000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 669000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 669000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 679000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 679000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 679000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 689000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 689000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 689000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 699000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 699000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 699000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 709000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 709000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 709000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 719000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 719000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 719000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 729000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 729000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 729000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 739000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 739000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 739000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 749000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 749000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 749000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 759000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 759000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 759000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 769000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 769000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 769000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 779000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 779000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 779000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 789000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 789000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 789000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 799000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 799000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 799000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 809000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 809000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 809000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 819000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 819000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 819000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 829000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 829000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 829000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 839000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 839000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 839000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 849000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 849000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 849000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 859000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 859000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 859000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 869000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 869000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 869000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 879000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 879000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 879000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 889000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 889000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 889000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 899000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 899000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 899000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 909000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 909000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 909000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 919000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 919000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 919000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 929000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 929000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 929000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 939000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 939000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 939000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 949000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 949000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 949000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 959000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 959000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 959000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 969000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 969000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 969000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 979000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 979000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 979000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 989000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 989000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 989000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[0]/TChk169_739 at time 999000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[1]/TChk169_739 at time 999000006787 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "F:\vivado\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /InputProcTestBench/TestInput/rNext_reg[2]/TChk169_739 at time 999000006787 ps $width (negedge G,(0:0:0),0,notifier) 
save_wave_config {E:/VIVAPRJ/EDAProject2/InputProcTestBench_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1766.566 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 28 17:25:28 2017...
