
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.65

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.34 source latency main_reg[6]$_DFFE_PN0P_/CLK ^
  -0.34 target latency shadow_reg[6]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shadow_reg[25]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net130 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    64    0.31    0.33    0.33    1.14 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.33    0.00    1.14 ^ shadow_reg[25]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.07    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.06    0.17    0.34 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2__leaf_clk (net)
                  0.06    0.00    0.34 ^ shadow_reg[25]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.34   clock reconvergence pessimism
                          0.40    0.74   library removal time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: main_data_in[19] (input port clocked by core_clock)
Endpoint: main_reg[19]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ main_data_in[19] (in)
                                         main_data_in[19] (net)
                  0.00    0.00    0.20 ^ input11/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input11/X (sky130_fd_sc_hd__clkbuf_1)
                                         net12 (net)
                  0.04    0.00    0.26 ^ _160_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.38 ^ _160_/X (sky130_fd_sc_hd__mux2_1)
                                         _010_ (net)
                  0.04    0.00    0.38 ^ main_reg[19]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.07    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.06    0.17    0.34 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6__leaf_clk (net)
                  0.06    0.00    0.34 ^ main_reg[19]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shadow_reg[6]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net130 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    64    0.31    0.33    0.33    1.14 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.33    0.01    1.15 ^ shadow_reg[6]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.15   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.07    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.02    0.06    0.17    5.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    5.34 ^ shadow_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.34   clock reconvergence pessimism
                          0.16    5.50   library recovery time
                                  5.50   data required time
-----------------------------------------------------------------------------
                                  5.50   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: shadow_reg[8]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: main_data_out[8] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.07    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.02    0.06    0.17    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    0.34 ^ shadow_reg[8]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.08    0.40    0.74 v shadow_reg[8]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net128 (net)
                  0.08    0.00    0.74 v _324_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.32    1.06 v _324_/X (sky130_fd_sc_hd__mux2_1)
                                         net96 (net)
                  0.07    0.00    1.06 v output95/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.15 v output95/X (sky130_fd_sc_hd__clkbuf_1)
                                         main_data_out[8] (net)
                  0.02    0.00    1.15 v main_data_out[8] (out)
                                  1.15   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  3.65   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shadow_reg[6]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net130 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    64    0.31    0.33    0.33    1.14 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.33    0.01    1.15 ^ shadow_reg[6]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.15   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.07    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.02    0.06    0.17    5.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    5.34 ^ shadow_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.34   clock reconvergence pessimism
                          0.16    5.50   library recovery time
                                  5.50   data required time
-----------------------------------------------------------------------------
                                  5.50   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: shadow_reg[8]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: main_data_out[8] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.07    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.02    0.06    0.17    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    0.34 ^ shadow_reg[8]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.08    0.40    0.74 v shadow_reg[8]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net128 (net)
                  0.08    0.00    0.74 v _324_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.32    1.06 v _324_/X (sky130_fd_sc_hd__mux2_1)
                                         net96 (net)
                  0.07    0.00    1.06 v output95/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.15 v output95/X (sky130_fd_sc_hd__clkbuf_1)
                                         main_data_out[8] (net)
                  0.02    0.00    1.15 v main_data_out[8] (out)
                                  1.15   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  3.65   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.1733152866363525

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7822

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.04466710612177849

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.05036399886012077

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8869

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: main_reg[28]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: main_reg[28]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.34 ^ main_reg[28]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.41    0.75 v main_reg[28]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.30    1.05 v _171_/X (sky130_fd_sc_hd__mux2_1)
   0.00    1.05 v main_reg[28]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.05   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    5.34 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.34 ^ main_reg[28]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.34   clock reconvergence pessimism
  -0.12    5.22   library setup time
           5.22   data required time
---------------------------------------------------------
           5.22   data required time
          -1.05   data arrival time
---------------------------------------------------------
           4.17   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: main_reg[9]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.34 ^ main_reg[9]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.36    0.70 ^ main_reg[9]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.05    0.75 v _288_/Y (sky130_fd_sc_hd__nand2_1)
   0.06    0.81 ^ _289_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.81 ^ shadow_reg[9]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.81   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.34 ^ shadow_reg[9]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.34   clock reconvergence pessimism
  -0.04    0.30   library hold time
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.81   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3394

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3417

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.1491

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.6509

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
317.718214

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.76e-04   4.24e-05   7.59e-10   6.19e-04  51.1%
Combinational          1.14e-04   8.72e-05   8.44e-10   2.01e-04  16.6%
Clock                  2.15e-04   1.76e-04   8.86e-11   3.92e-04  32.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.05e-04   3.06e-04   1.69e-09   1.21e-03 100.0%
                          74.7%      25.3%       0.0%
