Yang Cai , D. F. Wong, A channel/switchbox definition algorithm for building-block layout, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.638-641, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123425]
Conti, F., Malucelli, F., Nicoloso, S., and Simeone, B. 1999. On a 2-dimensional equipartition problem. European J. Operat. Res. 113, 215--231.
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Sandip Das , Susmita Sur-Kolay , Bhargab B. Bhattacharya, Routing of L-Shaped Channels, Switchboxes and Staircases in Manhattan-Diagonal Model, Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing, p.65, January 04-07, 1998
P. Dasgupta , A. K. Sen , S. C. Nandy , B. B. Bhattacharya, Searching networks with unrestricted edge costs, IEEE Transactions on Systems, Man, and Cybernetics, Part A: Systems and Humans, v.31 n.6, p.497-507, November 2001[doi>10.1109/3468.983405]
Martin Charles Golumbic, Algorithmic Graph Theory and Perfect Graphs (Annals of Discrete Mathematics, Vol 57), North-Holland Publishing Co., Amsterdam, The Netherlands, 2004
Guruswamy, M. and Wong, D. F. 1988. Channel routing order for building block layout with rectilinear modules. In Proceedings of the IEEE/ACM International Conference on CAD (ICCAD). 184--187.
Kernighan, B. W. and Lin, S. 1970. An efficient heuristic procedure for partitioning graphs. Bell Sys. Tech. J. 49, 2, 291--307.
Luk, W. K., Sipala, P., Tamminen, M., Tang, D., Woo, L. S., and Wong, C. K. 1987a. A hierarchical global wiring algorithm for custom chip design. IEEE Trans. CAD 6, 4, 518--532.
W. K. Luk , P. Sipala , C. K. Wong, Minimum-Area Wiring for Slicing Structures, IEEE Transactions on Computers, v.36 n.6, p.745-760, June 1987[doi>10.1109/TC.1987.1676967]
Subhashis Majumder , Subhas C. Nandy , Bhargab B. Bhattacharya, Partitioning VLSI Floorplans by Staircase Channels for Global Routing, Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing, p.59, January 04-07, 1998
Majumder, S., Sur-Kolay, S., Bhattacharya, B. B., and Nandy, S. C. 2001. Area (number)-balanced hierarchy of staircase channels with minimum crossing nets. In Proceedings of the International Symposium on Circuits and Systems (ISCAS), vol. 5, 395--398.
Rawlins, G. J. E. and Wood, D. 1988. Orthoconvexity and its generalizations. In Computational Morphology, Toussaint, G. (Ed.), Elsevier Science Publishers B.V., Amsterdam, The Netherlands, 137--152.
Schobel, A. 1998. Locating least-distant lines in the plane. European J. Operat. Res. 106, 152--159.
Naveed A. Sherwani, Algorithms for VLSI Physcial Design Automation, Kluwer Academic Publishers, Norwell, MA, 1998
Susmita Sur-Kolay , Bhargab B. Bhattacharya, The Cycle Structure of Channel Graphs in Nonslicible Floorplans and A Unified Algorithm for Feasible Routing Order, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.524-527, October 14-16, 1991
Wimer, S., Koren, I., and Cederbaum, I. 1989. Optimal aspect ratios of building blocks in VLSI. IEEE Trans. CAD 8, 2, 139--145.
Jin-Tai Yan , Pei-Yung Hsiao, Minimizing the number of switchboxes for region definition and ordering assignment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.3, p.336-347, November 2006[doi>10.1109/43.489104]
