timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use INV_97647246_0_0_1677844198 INV_97647246_0_0_1677844198_0 1 0 516 0 -1 6048
use STAGE2_INV_3267744_0_0_1677844199 STAGE2_INV_3267744_0_0_1677844199_0 1 0 0 0 1 0
node "OUT" 0 0 516 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 602 756 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "GND" 0 0 602 2268 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_914_2912#" 7 718.786 914 2912 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36064 1512 110656 4288 0 0 0 0 0 0 0 0
node "m1_1258_1568#" 5 61.9715 1258 1568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 116480 4272 0 0 0 0 0 0 0 0
node "m1_742_2408#" 5 425.099 742 2408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 116480 4272 0 0 0 0 0 0 0 0
node "m1_570_4508#" 5 60.9983 570 4508 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22848 928 107072 4048 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_914_2912#" "m1_570_4508#" 4.23532
cap "m1_1258_1568#" "m1_742_2408#" 68.5581
cap "m1_1258_1568#" "m1_570_4508#" 0.0825817
cap "m1_570_4508#" "m1_742_2408#" 525.398
cap "m1_1258_1568#" "m1_914_2912#" 552.241
cap "m1_914_2912#" "m1_742_2408#" 82.8052
cap "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_1/a_230_462#" "STAGE2_INV_3267744_0_0_1677844199_0/NMOS_S_73579002_X4_Y1_1677844196_1677844199_0/a_230_462#" -0.114965
cap "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_1/a_230_462#" "VDD" 0.164656
cap "OUT" "STAGE2_INV_3267744_0_0_1677844199_0/NMOS_S_73579002_X4_Y1_1677844196_1677844199_0/a_230_462#" -0.0977055
cap "OUT" "VDD" 0.194983
cap "VDD" "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_1/a_230_462#" 0.797869
cap "STAGE2_INV_3267744_0_0_1677844199_0/NMOS_S_73579002_X4_Y1_1677844196_1677844199_0/a_230_462#" "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_1/a_230_462#" -0.153953
cap "STAGE2_INV_3267744_0_0_1677844199_0/NMOS_S_73579002_X4_Y1_1677844196_1677844199_0/a_230_462#" "VDD" -3.41103
cap "VDD" "OUT" 0.526316
cap "GND" "VDD" -4.21687
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "VDD" 107.839
cap "GND" "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_1/a_230_462#" -8.44556
cap "GND" "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" 218.812
cap "OUT" "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_1/a_230_462#" 10.8826
cap "GND" "VDD" 183.917
cap "OUT" "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" 24.1046
cap "OUT" "VDD" 18.977
cap "GND" "OUT" 132.27
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_1/a_230_462#" 130.822
cap "VDD" "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_1/a_230_462#" 121.617
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "VDD" 307.449
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_1/a_230_462#" -8.47352
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "GND" -13.3867
cap "VDD" "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_1/a_230_462#" 32.3032
cap "VDD" "GND" 688.109
cap "GND" "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_1/a_230_462#" -33.4725
cap "OUT" "GND" -5.35591
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" 531.53
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_0/w_0_0#" 0.25048
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" 47.4342
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" 174.069
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" "STAGE2_INV_3267744_0_0_1677844199_0/NMOS_S_73579002_X4_Y1_1677844196_1677844199_1/a_230_462#" 11.9986
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "STAGE2_INV_3267744_0_0_1677844199_0/NMOS_S_73579002_X4_Y1_1677844196_1677844199_1/a_230_462#" 0.951398
cap "GND" "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" -106.157
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" "GND" 341.918
cap "GND" "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" 57.9526
cap "STAGE2_INV_3267744_0_0_1677844199_0/NMOS_S_73579002_X4_Y1_1677844196_1677844199_1/a_230_462#" "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" 0.000306373
cap "GND" "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" 0.0362409
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" "GND" 128.139
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" 14.6733
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" "INV_97647246_0_0_1677844198_0/NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_147_462#" 177.389
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "INV_97647246_0_0_1677844198_0/NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_147_462#" 15.998
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" -3.34585
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" "INV_97647246_0_0_1677844198_0/NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_147_462#" 341.546
cap "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" 155.397
cap "INV_97647246_0_0_1677844198_0/NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_147_462#" "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" 0.0292165
merge "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" "STAGE2_INV_3267744_0_0_1677844199_0/NMOS_S_73579002_X4_Y1_1677844196_1677844199_1/a_200_252#" -843.384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "STAGE2_INV_3267744_0_0_1677844199_0/NMOS_S_73579002_X4_Y1_1677844196_1677844199_1/a_200_252#" "OUT"
merge "OUT" "m1_742_2408#"
merge "INV_97647246_0_0_1677844198_0/VSUBS" "STAGE2_INV_3267744_0_0_1677844199_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "STAGE2_INV_3267744_0_0_1677844199_0/VSUBS" "VSUBS"
merge "INV_97647246_0_0_1677844198_0/NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_147_462#" "STAGE2_INV_3267744_0_0_1677844199_0/NMOS_S_73579002_X4_Y1_1677844196_1677844199_1/a_147_462#" -942.763 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -352 0 0 0 0 0 0 0 0
merge "STAGE2_INV_3267744_0_0_1677844199_0/NMOS_S_73579002_X4_Y1_1677844196_1677844199_1/a_147_462#" "GND"
merge "GND" "m1_570_4508#"
merge "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "STAGE2_INV_3267744_0_0_1677844199_0/NMOS_S_73579002_X4_Y1_1677844196_1677844199_0/a_230_462#" -699.057 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "STAGE2_INV_3267744_0_0_1677844199_0/NMOS_S_73579002_X4_Y1_1677844196_1677844199_0/a_230_462#" "m1_1258_1568#"
merge "INV_97647246_0_0_1677844198_0/PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_0/w_0_0#" -1450.87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -352 0 0 0 0 0 0 0 0
merge "STAGE2_INV_3267744_0_0_1677844199_0/PMOS_S_34365194_X4_Y1_1677844197_1677844199_0/w_0_0#" "VDD"
merge "VDD" "m1_914_2912#"
