#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000091d080 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_000000000099dce0 .param/l "w" 0 2 3, +C4<00000000000000000000000000010000>;
v0000000000a03690_0 .var "a", 15 0;
v0000000000a04a90_0 .var "b", 15 0;
v0000000000a04090_0 .var "c_in", 0 0;
v0000000000a03ff0_0 .net "c_out", 0 0, L_0000000000a0d2e0;  1 drivers
v0000000000a04590_0 .net "sum", 15 0, L_0000000000a0de20;  1 drivers
S_0000000000965410 .scope module, "i0" "rca" 2 10, 3 1 0, S_000000000091d080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 1 "c_in";
P_000000000099df20 .param/l "w" 0 3 2, +C4<00000000000000000000000000010000>;
v0000000000a04450_0 .net "a", 15 0, v0000000000a03690_0;  1 drivers
v0000000000a03a50_0 .net "b", 15 0, v0000000000a04a90_0;  1 drivers
L_0000000001120088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_00000000009a3078 .resolv tri, L_0000000001120088, v0000000000a04090_0;
v0000000000a03b90_0 .net8 "c_in", 0 0, RS_00000000009a3078;  2 drivers
v0000000000a04b30_0 .net "c_mid_connect_wire", 15 0, L_0000000000a0d6a0;  1 drivers
v0000000000a05030_0 .net "c_out", 0 0, L_0000000000a0d2e0;  alias, 1 drivers
v0000000000a052b0_0 .net "sum", 15 0, L_0000000000a0de20;  alias, 1 drivers
L_0000000000a05490 .part v0000000000a03690_0, 1, 1;
L_0000000000a03af0 .part v0000000000a04a90_0, 1, 1;
L_0000000000a035f0 .part L_0000000000a0d6a0, 0, 1;
L_0000000000a04130 .part v0000000000a03690_0, 2, 1;
L_0000000000a04db0 .part v0000000000a04a90_0, 2, 1;
L_0000000000a037d0 .part L_0000000000a0d6a0, 1, 1;
L_0000000000a04bd0 .part v0000000000a03690_0, 3, 1;
L_0000000000a03730 .part v0000000000a04a90_0, 3, 1;
L_0000000000a049f0 .part L_0000000000a0d6a0, 2, 1;
L_0000000000a04e50 .part v0000000000a03690_0, 4, 1;
L_0000000000a05350 .part v0000000000a04a90_0, 4, 1;
L_0000000000a03870 .part L_0000000000a0d6a0, 3, 1;
L_0000000000a04c70 .part v0000000000a03690_0, 5, 1;
L_0000000000a053f0 .part v0000000000a04a90_0, 5, 1;
L_0000000000a04ef0 .part L_0000000000a0d6a0, 4, 1;
L_0000000000a046d0 .part v0000000000a03690_0, 6, 1;
L_0000000000a04d10 .part v0000000000a04a90_0, 6, 1;
L_0000000000a04770 .part L_0000000000a0d6a0, 5, 1;
L_0000000000a044f0 .part v0000000000a03690_0, 7, 1;
L_0000000000a03910 .part v0000000000a04a90_0, 7, 1;
L_0000000000a04310 .part L_0000000000a0d6a0, 6, 1;
L_0000000000a039b0 .part v0000000000a03690_0, 8, 1;
L_0000000000a04f90 .part v0000000000a04a90_0, 8, 1;
L_0000000000a03e10 .part L_0000000000a0d6a0, 7, 1;
L_0000000000a050d0 .part v0000000000a03690_0, 9, 1;
L_0000000000a05170 .part v0000000000a04a90_0, 9, 1;
L_0000000000a03c30 .part L_0000000000a0d6a0, 8, 1;
L_0000000000a04810 .part v0000000000a03690_0, 10, 1;
L_0000000000a05210 .part v0000000000a04a90_0, 10, 1;
L_0000000000a03d70 .part L_0000000000a0d6a0, 9, 1;
L_0000000000a03cd0 .part v0000000000a03690_0, 11, 1;
L_0000000000a03eb0 .part v0000000000a04a90_0, 11, 1;
L_0000000000a03f50 .part L_0000000000a0d6a0, 10, 1;
L_0000000000a041d0 .part v0000000000a03690_0, 12, 1;
L_0000000000a04270 .part v0000000000a04a90_0, 12, 1;
L_0000000000a04950 .part L_0000000000a0d6a0, 11, 1;
L_0000000000a043b0 .part v0000000000a03690_0, 13, 1;
L_0000000000a04630 .part v0000000000a04a90_0, 13, 1;
L_0000000000a048b0 .part L_0000000000a0d6a0, 12, 1;
L_0000000000a0e780 .part v0000000000a03690_0, 14, 1;
L_0000000000a0d920 .part v0000000000a04a90_0, 14, 1;
L_0000000000a0db00 .part L_0000000000a0d6a0, 13, 1;
L_0000000000a0e320 .part v0000000000a03690_0, 15, 1;
L_0000000000a0e6e0 .part v0000000000a04a90_0, 15, 1;
L_0000000000a0e500 .part L_0000000000a0d6a0, 14, 1;
L_0000000000a0d2e0 .part L_0000000000a0d6a0, 15, 1;
LS_0000000000a0de20_0_0 .concat8 [ 1 1 1 1], L_0000000000a0c230, L_000000000099c880, L_000000000099c9d0, L_000000000099cff0;
LS_0000000000a0de20_0_4 .concat8 [ 1 1 1 1], L_000000000099c6c0, L_0000000000a08250, L_0000000000a08170, L_0000000000a07610;
LS_0000000000a0de20_0_8 .concat8 [ 1 1 1 1], L_0000000000a07680, L_0000000000a07c30, L_0000000000a0b220, L_0000000000a0af80;
LS_0000000000a0de20_0_12 .concat8 [ 1 1 1 1], L_0000000000a0a960, L_0000000000a0b5a0, L_0000000000a0adc0, L_0000000000a0be40;
L_0000000000a0de20 .concat8 [ 4 4 4 4], LS_0000000000a0de20_0_0, LS_0000000000a0de20_0_4, LS_0000000000a0de20_0_8, LS_0000000000a0de20_0_12;
LS_0000000000a0d6a0_0_0 .concat8 [ 1 1 1 1], L_0000000000a0c540, L_000000000099c8f0, L_000000000099d140, L_000000000099c5e0;
LS_0000000000a0d6a0_0_4 .concat8 [ 1 1 1 1], L_0000000000a07d80, L_0000000000a07ed0, L_0000000000a07ae0, L_0000000000a07a70;
LS_0000000000a0d6a0_0_8 .concat8 [ 1 1 1 1], L_0000000000a07a00, L_0000000000a0b530, L_0000000000a0aff0, L_0000000000a0af10;
LS_0000000000a0d6a0_0_12 .concat8 [ 1 1 1 1], L_0000000000a0aab0, L_0000000000a0ace0, L_0000000000a0c460, L_0000000000a0bba0;
L_0000000000a0d6a0 .concat8 [ 4 4 4 4], LS_0000000000a0d6a0_0_0, LS_0000000000a0d6a0_0_4, LS_0000000000a0d6a0_0_8, LS_0000000000a0d6a0_0_12;
L_0000000000a0d380 .part v0000000000a03690_0, 0, 1;
L_0000000000a0d9c0 .part v0000000000a04a90_0, 0, 1;
S_00000000009655a0 .scope module, "fa0" "FA" 3 12, 3 23 0, S_0000000000965410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000000000a0beb0 .functor XOR 1, L_0000000000a0d380, L_0000000000a0d9c0, C4<0>, C4<0>;
L_0000000000a0c230 .functor XOR 1, L_0000000000a0beb0, RS_00000000009a3078, C4<0>, C4<0>;
L_0000000000a0c380 .functor AND 1, L_0000000000a0d380, L_0000000000a0d9c0, C4<1>, C4<1>;
L_0000000000a0c150 .functor AND 1, L_0000000000a0d9c0, RS_00000000009a3078, C4<1>, C4<1>;
L_0000000000a0bdd0 .functor OR 1, L_0000000000a0c380, L_0000000000a0c150, C4<0>, C4<0>;
L_0000000000a0bf20 .functor AND 1, RS_00000000009a3078, L_0000000000a0d380, C4<1>, C4<1>;
L_0000000000a0c540 .functor OR 1, L_0000000000a0bdd0, L_0000000000a0bf20, C4<0>, C4<0>;
v000000000099a790_0 .net *"_s0", 0 0, L_0000000000a0beb0;  1 drivers
v000000000099b230_0 .net *"_s10", 0 0, L_0000000000a0bf20;  1 drivers
v000000000099a650_0 .net *"_s4", 0 0, L_0000000000a0c380;  1 drivers
v000000000099b5f0_0 .net *"_s6", 0 0, L_0000000000a0c150;  1 drivers
v000000000099a5b0_0 .net *"_s8", 0 0, L_0000000000a0bdd0;  1 drivers
v000000000099b910_0 .net "a", 0 0, L_0000000000a0d380;  1 drivers
v000000000099a6f0_0 .net "b", 0 0, L_0000000000a0d9c0;  1 drivers
v000000000099b0f0_0 .net8 "cin", 0 0, RS_00000000009a3078;  alias, 2 drivers
v000000000099b730_0 .net "cout", 0 0, L_0000000000a0c540;  1 drivers
v000000000099a830_0 .net "s", 0 0, L_0000000000a0c230;  1 drivers
S_00000000009a12f0 .scope generate, "ripple[1]" "ripple[1]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099da60 .param/l "i" 0 3 16, +C4<01>;
S_00000000009a1480 .scope module, "fa" "FA" 3 18, 3 23 0, S_00000000009a12f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_000000000099cab0 .functor XOR 1, L_0000000000a05490, L_0000000000a03af0, C4<0>, C4<0>;
L_000000000099c880 .functor XOR 1, L_000000000099cab0, L_0000000000a035f0, C4<0>, C4<0>;
L_000000000099cb90 .functor AND 1, L_0000000000a05490, L_0000000000a03af0, C4<1>, C4<1>;
L_000000000099c420 .functor AND 1, L_0000000000a03af0, L_0000000000a035f0, C4<1>, C4<1>;
L_000000000099cdc0 .functor OR 1, L_000000000099cb90, L_000000000099c420, C4<0>, C4<0>;
L_000000000099cce0 .functor AND 1, L_0000000000a035f0, L_0000000000a05490, C4<1>, C4<1>;
L_000000000099c8f0 .functor OR 1, L_000000000099cdc0, L_000000000099cce0, C4<0>, C4<0>;
v000000000099a8d0_0 .net *"_s0", 0 0, L_000000000099cab0;  1 drivers
v000000000099b190_0 .net *"_s10", 0 0, L_000000000099cce0;  1 drivers
v000000000099aa10_0 .net *"_s4", 0 0, L_000000000099cb90;  1 drivers
v000000000099aab0_0 .net *"_s6", 0 0, L_000000000099c420;  1 drivers
v000000000099b4b0_0 .net *"_s8", 0 0, L_000000000099cdc0;  1 drivers
v000000000099b2d0_0 .net "a", 0 0, L_0000000000a05490;  1 drivers
v000000000099ab50_0 .net "b", 0 0, L_0000000000a03af0;  1 drivers
v000000000099bcd0_0 .net "cin", 0 0, L_0000000000a035f0;  1 drivers
v000000000099beb0_0 .net "cout", 0 0, L_000000000099c8f0;  1 drivers
v000000000099abf0_0 .net "s", 0 0, L_000000000099c880;  1 drivers
S_00000000009a1610 .scope generate, "ripple[2]" "ripple[2]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099d9e0 .param/l "i" 0 3 16, +C4<010>;
S_00000000009fa020 .scope module, "fa" "FA" 3 18, 3 23 0, S_00000000009a1610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_000000000099c960 .functor XOR 1, L_0000000000a04130, L_0000000000a04db0, C4<0>, C4<0>;
L_000000000099c9d0 .functor XOR 1, L_000000000099c960, L_0000000000a037d0, C4<0>, C4<0>;
L_000000000099cc70 .functor AND 1, L_0000000000a04130, L_0000000000a04db0, C4<1>, C4<1>;
L_000000000099cd50 .functor AND 1, L_0000000000a04db0, L_0000000000a037d0, C4<1>, C4<1>;
L_000000000099ce30 .functor OR 1, L_000000000099cc70, L_000000000099cd50, C4<0>, C4<0>;
L_000000000099cea0 .functor AND 1, L_0000000000a037d0, L_0000000000a04130, C4<1>, C4<1>;
L_000000000099d140 .functor OR 1, L_000000000099ce30, L_000000000099cea0, C4<0>, C4<0>;
v000000000099afb0_0 .net *"_s0", 0 0, L_000000000099c960;  1 drivers
v000000000099bc30_0 .net *"_s10", 0 0, L_000000000099cea0;  1 drivers
v000000000099ae70_0 .net *"_s4", 0 0, L_000000000099cc70;  1 drivers
v000000000099bf50_0 .net *"_s6", 0 0, L_000000000099cd50;  1 drivers
v000000000099b410_0 .net *"_s8", 0 0, L_000000000099ce30;  1 drivers
v000000000099af10_0 .net "a", 0 0, L_0000000000a04130;  1 drivers
v000000000099b7d0_0 .net "b", 0 0, L_0000000000a04db0;  1 drivers
v000000000099b370_0 .net "cin", 0 0, L_0000000000a037d0;  1 drivers
v000000000099baf0_0 .net "cout", 0 0, L_000000000099d140;  1 drivers
v000000000099bd70_0 .net "s", 0 0, L_000000000099c9d0;  1 drivers
S_00000000009fa1b0 .scope generate, "ripple[3]" "ripple[3]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099dde0 .param/l "i" 0 3 16, +C4<011>;
S_00000000009fa340 .scope module, "fa" "FA" 3 18, 3 23 0, S_00000000009fa1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_000000000099cf10 .functor XOR 1, L_0000000000a04bd0, L_0000000000a03730, C4<0>, C4<0>;
L_000000000099cff0 .functor XOR 1, L_000000000099cf10, L_0000000000a049f0, C4<0>, C4<0>;
L_000000000099d060 .functor AND 1, L_0000000000a04bd0, L_0000000000a03730, C4<1>, C4<1>;
L_000000000099d0d0 .functor AND 1, L_0000000000a03730, L_0000000000a049f0, C4<1>, C4<1>;
L_000000000099c490 .functor OR 1, L_000000000099d060, L_000000000099d0d0, C4<0>, C4<0>;
L_000000000099c500 .functor AND 1, L_0000000000a049f0, L_0000000000a04bd0, C4<1>, C4<1>;
L_000000000099c5e0 .functor OR 1, L_000000000099c490, L_000000000099c500, C4<0>, C4<0>;
v000000000099be10_0 .net *"_s0", 0 0, L_000000000099cf10;  1 drivers
v000000000099bff0_0 .net *"_s10", 0 0, L_000000000099c500;  1 drivers
v0000000000973280_0 .net *"_s4", 0 0, L_000000000099d060;  1 drivers
v0000000000974e00_0 .net *"_s6", 0 0, L_000000000099d0d0;  1 drivers
v0000000000973640_0 .net *"_s8", 0 0, L_000000000099c490;  1 drivers
v0000000000973960_0 .net "a", 0 0, L_0000000000a04bd0;  1 drivers
v0000000000973a00_0 .net "b", 0 0, L_0000000000a03730;  1 drivers
v0000000000973aa0_0 .net "cin", 0 0, L_0000000000a049f0;  1 drivers
v0000000000973fa0_0 .net "cout", 0 0, L_000000000099c5e0;  1 drivers
v0000000000974040_0 .net "s", 0 0, L_000000000099cff0;  1 drivers
S_00000000009fa4d0 .scope generate, "ripple[4]" "ripple[4]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099dba0 .param/l "i" 0 3 16, +C4<0100>;
S_00000000009fa660 .scope module, "fa" "FA" 3 18, 3 23 0, S_00000000009fa4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_000000000099c650 .functor XOR 1, L_0000000000a04e50, L_0000000000a05350, C4<0>, C4<0>;
L_000000000099c6c0 .functor XOR 1, L_000000000099c650, L_0000000000a03870, C4<0>, C4<0>;
L_000000000099c730 .functor AND 1, L_0000000000a04e50, L_0000000000a05350, C4<1>, C4<1>;
L_0000000000a08480 .functor AND 1, L_0000000000a05350, L_0000000000a03870, C4<1>, C4<1>;
L_0000000000a083a0 .functor OR 1, L_000000000099c730, L_0000000000a08480, C4<0>, C4<0>;
L_0000000000a07840 .functor AND 1, L_0000000000a03870, L_0000000000a04e50, C4<1>, C4<1>;
L_0000000000a07d80 .functor OR 1, L_0000000000a083a0, L_0000000000a07840, C4<0>, C4<0>;
v0000000000980bf0_0 .net *"_s0", 0 0, L_000000000099c650;  1 drivers
v0000000000981af0_0 .net *"_s10", 0 0, L_0000000000a07840;  1 drivers
v0000000000980d30_0 .net *"_s4", 0 0, L_000000000099c730;  1 drivers
v0000000000981b90_0 .net *"_s6", 0 0, L_0000000000a08480;  1 drivers
v0000000000982090_0 .net *"_s8", 0 0, L_0000000000a083a0;  1 drivers
v0000000000981c30_0 .net "a", 0 0, L_0000000000a04e50;  1 drivers
v0000000000982270_0 .net "b", 0 0, L_0000000000a05350;  1 drivers
v0000000000981cd0_0 .net "cin", 0 0, L_0000000000a03870;  1 drivers
v000000000098f2e0_0 .net "cout", 0 0, L_0000000000a07d80;  1 drivers
v000000000098de40_0 .net "s", 0 0, L_000000000099c6c0;  1 drivers
S_00000000009fa7f0 .scope generate, "ripple[5]" "ripple[5]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099d820 .param/l "i" 0 3 16, +C4<0101>;
S_00000000009fa980 .scope module, "fa" "FA" 3 18, 3 23 0, S_00000000009fa7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000000000a08100 .functor XOR 1, L_0000000000a04c70, L_0000000000a053f0, C4<0>, C4<0>;
L_0000000000a08250 .functor XOR 1, L_0000000000a08100, L_0000000000a04ef0, C4<0>, C4<0>;
L_0000000000a07df0 .functor AND 1, L_0000000000a04c70, L_0000000000a053f0, C4<1>, C4<1>;
L_0000000000a07e60 .functor AND 1, L_0000000000a053f0, L_0000000000a04ef0, C4<1>, C4<1>;
L_0000000000a07760 .functor OR 1, L_0000000000a07df0, L_0000000000a07e60, C4<0>, C4<0>;
L_0000000000a081e0 .functor AND 1, L_0000000000a04ef0, L_0000000000a04c70, C4<1>, C4<1>;
L_0000000000a07ed0 .functor OR 1, L_0000000000a07760, L_0000000000a081e0, C4<0>, C4<0>;
v000000000098d800_0 .net *"_s0", 0 0, L_0000000000a08100;  1 drivers
v000000000098e200_0 .net *"_s10", 0 0, L_0000000000a081e0;  1 drivers
v000000000098e700_0 .net *"_s4", 0 0, L_0000000000a07df0;  1 drivers
v000000000098e8e0_0 .net *"_s6", 0 0, L_0000000000a07e60;  1 drivers
v000000000098e980_0 .net *"_s8", 0 0, L_0000000000a07760;  1 drivers
v000000000098eac0_0 .net "a", 0 0, L_0000000000a04c70;  1 drivers
v0000000000959a40_0 .net "b", 0 0, L_0000000000a053f0;  1 drivers
v0000000000958e60_0 .net "cin", 0 0, L_0000000000a04ef0;  1 drivers
v0000000000959180_0 .net "cout", 0 0, L_0000000000a07ed0;  1 drivers
v00000000009595e0_0 .net "s", 0 0, L_0000000000a08250;  1 drivers
S_00000000009fab10 .scope generate, "ripple[6]" "ripple[6]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099de20 .param/l "i" 0 3 16, +C4<0110>;
S_00000000009faca0 .scope module, "fa" "FA" 3 18, 3 23 0, S_00000000009fab10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000000000a07f40 .functor XOR 1, L_0000000000a046d0, L_0000000000a04d10, C4<0>, C4<0>;
L_0000000000a08170 .functor XOR 1, L_0000000000a07f40, L_0000000000a04770, C4<0>, C4<0>;
L_0000000000a07fb0 .functor AND 1, L_0000000000a046d0, L_0000000000a04d10, C4<1>, C4<1>;
L_0000000000a08020 .functor AND 1, L_0000000000a04d10, L_0000000000a04770, C4<1>, C4<1>;
L_0000000000a084f0 .functor OR 1, L_0000000000a07fb0, L_0000000000a08020, C4<0>, C4<0>;
L_0000000000a07920 .functor AND 1, L_0000000000a04770, L_0000000000a046d0, C4<1>, C4<1>;
L_0000000000a07ae0 .functor OR 1, L_0000000000a084f0, L_0000000000a07920, C4<0>, C4<0>;
v00000000009fb240_0 .net *"_s0", 0 0, L_0000000000a07f40;  1 drivers
v00000000009fb4c0_0 .net *"_s10", 0 0, L_0000000000a07920;  1 drivers
v00000000009fb060_0 .net *"_s4", 0 0, L_0000000000a07fb0;  1 drivers
v00000000009fc820_0 .net *"_s6", 0 0, L_0000000000a08020;  1 drivers
v00000000009fc320_0 .net *"_s8", 0 0, L_0000000000a084f0;  1 drivers
v00000000009fb920_0 .net "a", 0 0, L_0000000000a046d0;  1 drivers
v00000000009fc500_0 .net "b", 0 0, L_0000000000a04d10;  1 drivers
v00000000009fb2e0_0 .net "cin", 0 0, L_0000000000a04770;  1 drivers
v00000000009faf20_0 .net "cout", 0 0, L_0000000000a07ae0;  1 drivers
v00000000009fb100_0 .net "s", 0 0, L_0000000000a08170;  1 drivers
S_00000000009fde50 .scope generate, "ripple[7]" "ripple[7]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099dea0 .param/l "i" 0 3 16, +C4<0111>;
S_00000000009fdfe0 .scope module, "fa" "FA" 3 18, 3 23 0, S_00000000009fde50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000000000a07b50 .functor XOR 1, L_0000000000a044f0, L_0000000000a03910, C4<0>, C4<0>;
L_0000000000a07610 .functor XOR 1, L_0000000000a07b50, L_0000000000a04310, C4<0>, C4<0>;
L_0000000000a07ca0 .functor AND 1, L_0000000000a044f0, L_0000000000a03910, C4<1>, C4<1>;
L_0000000000a08410 .functor AND 1, L_0000000000a03910, L_0000000000a04310, C4<1>, C4<1>;
L_0000000000a08090 .functor OR 1, L_0000000000a07ca0, L_0000000000a08410, C4<0>, C4<0>;
L_0000000000a082c0 .functor AND 1, L_0000000000a04310, L_0000000000a044f0, C4<1>, C4<1>;
L_0000000000a07a70 .functor OR 1, L_0000000000a08090, L_0000000000a082c0, C4<0>, C4<0>;
v00000000009fb1a0_0 .net *"_s0", 0 0, L_0000000000a07b50;  1 drivers
v00000000009fafc0_0 .net *"_s10", 0 0, L_0000000000a082c0;  1 drivers
v00000000009fbba0_0 .net *"_s4", 0 0, L_0000000000a07ca0;  1 drivers
v00000000009fc640_0 .net *"_s6", 0 0, L_0000000000a08410;  1 drivers
v00000000009fb560_0 .net *"_s8", 0 0, L_0000000000a08090;  1 drivers
v00000000009fb380_0 .net "a", 0 0, L_0000000000a044f0;  1 drivers
v00000000009fcd20_0 .net "b", 0 0, L_0000000000a03910;  1 drivers
v00000000009fc780_0 .net "cin", 0 0, L_0000000000a04310;  1 drivers
v00000000009fb420_0 .net "cout", 0 0, L_0000000000a07a70;  1 drivers
v00000000009fb7e0_0 .net "s", 0 0, L_0000000000a07610;  1 drivers
S_00000000009fefd0 .scope generate, "ripple[8]" "ripple[8]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099dee0 .param/l "i" 0 3 16, +C4<01000>;
S_00000000009fe800 .scope module, "fa" "FA" 3 18, 3 23 0, S_00000000009fefd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000000000a08330 .functor XOR 1, L_0000000000a039b0, L_0000000000a04f90, C4<0>, C4<0>;
L_0000000000a07680 .functor XOR 1, L_0000000000a08330, L_0000000000a03e10, C4<0>, C4<0>;
L_0000000000a076f0 .functor AND 1, L_0000000000a039b0, L_0000000000a04f90, C4<1>, C4<1>;
L_0000000000a078b0 .functor AND 1, L_0000000000a04f90, L_0000000000a03e10, C4<1>, C4<1>;
L_0000000000a077d0 .functor OR 1, L_0000000000a076f0, L_0000000000a078b0, C4<0>, C4<0>;
L_0000000000a07990 .functor AND 1, L_0000000000a03e10, L_0000000000a039b0, C4<1>, C4<1>;
L_0000000000a07a00 .functor OR 1, L_0000000000a077d0, L_0000000000a07990, C4<0>, C4<0>;
v00000000009fbe20_0 .net *"_s0", 0 0, L_0000000000a08330;  1 drivers
v00000000009fc280_0 .net *"_s10", 0 0, L_0000000000a07990;  1 drivers
v00000000009fbd80_0 .net *"_s4", 0 0, L_0000000000a076f0;  1 drivers
v00000000009fb880_0 .net *"_s6", 0 0, L_0000000000a078b0;  1 drivers
v00000000009fc6e0_0 .net *"_s8", 0 0, L_0000000000a077d0;  1 drivers
v00000000009fca00_0 .net "a", 0 0, L_0000000000a039b0;  1 drivers
v00000000009fc8c0_0 .net "b", 0 0, L_0000000000a04f90;  1 drivers
v00000000009fbc40_0 .net "cin", 0 0, L_0000000000a03e10;  1 drivers
v00000000009fc5a0_0 .net "cout", 0 0, L_0000000000a07a00;  1 drivers
v00000000009fb600_0 .net "s", 0 0, L_0000000000a07680;  1 drivers
S_00000000009fe350 .scope generate, "ripple[9]" "ripple[9]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099d720 .param/l "i" 0 3 16, +C4<01001>;
S_00000000009fe990 .scope module, "fa" "FA" 3 18, 3 23 0, S_00000000009fe350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000000000a07bc0 .functor XOR 1, L_0000000000a050d0, L_0000000000a05170, C4<0>, C4<0>;
L_0000000000a07c30 .functor XOR 1, L_0000000000a07bc0, L_0000000000a03c30, C4<0>, C4<0>;
L_0000000000a07d10 .functor AND 1, L_0000000000a050d0, L_0000000000a05170, C4<1>, C4<1>;
L_0000000000a0ab20 .functor AND 1, L_0000000000a05170, L_0000000000a03c30, C4<1>, C4<1>;
L_0000000000a0b290 .functor OR 1, L_0000000000a07d10, L_0000000000a0ab20, C4<0>, C4<0>;
L_0000000000a0b1b0 .functor AND 1, L_0000000000a03c30, L_0000000000a050d0, C4<1>, C4<1>;
L_0000000000a0b530 .functor OR 1, L_0000000000a0b290, L_0000000000a0b1b0, C4<0>, C4<0>;
v00000000009fbce0_0 .net *"_s0", 0 0, L_0000000000a07bc0;  1 drivers
v00000000009fcaa0_0 .net *"_s10", 0 0, L_0000000000a0b1b0;  1 drivers
v00000000009fc960_0 .net *"_s4", 0 0, L_0000000000a07d10;  1 drivers
v00000000009fc1e0_0 .net *"_s6", 0 0, L_0000000000a0ab20;  1 drivers
v00000000009fbf60_0 .net *"_s8", 0 0, L_0000000000a0b290;  1 drivers
v00000000009fc000_0 .net "a", 0 0, L_0000000000a050d0;  1 drivers
v00000000009fcb40_0 .net "b", 0 0, L_0000000000a05170;  1 drivers
v00000000009fbec0_0 .net "cin", 0 0, L_0000000000a03c30;  1 drivers
v00000000009fb6a0_0 .net "cout", 0 0, L_0000000000a0b530;  1 drivers
v00000000009fae80_0 .net "s", 0 0, L_0000000000a07c30;  1 drivers
S_00000000009feb20 .scope generate, "ripple[10]" "ripple[10]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099d560 .param/l "i" 0 3 16, +C4<01010>;
S_00000000009fe1c0 .scope module, "fa" "FA" 3 18, 3 23 0, S_00000000009feb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000000000a0b4c0 .functor XOR 1, L_0000000000a04810, L_0000000000a05210, C4<0>, C4<0>;
L_0000000000a0b220 .functor XOR 1, L_0000000000a0b4c0, L_0000000000a03d70, C4<0>, C4<0>;
L_0000000000a0b300 .functor AND 1, L_0000000000a04810, L_0000000000a05210, C4<1>, C4<1>;
L_0000000000a0b060 .functor AND 1, L_0000000000a05210, L_0000000000a03d70, C4<1>, C4<1>;
L_0000000000a0ac70 .functor OR 1, L_0000000000a0b300, L_0000000000a0b060, C4<0>, C4<0>;
L_0000000000a0b370 .functor AND 1, L_0000000000a03d70, L_0000000000a04810, C4<1>, C4<1>;
L_0000000000a0aff0 .functor OR 1, L_0000000000a0ac70, L_0000000000a0b370, C4<0>, C4<0>;
v00000000009fc460_0 .net *"_s0", 0 0, L_0000000000a0b4c0;  1 drivers
v00000000009fb740_0 .net *"_s10", 0 0, L_0000000000a0b370;  1 drivers
v00000000009fc3c0_0 .net *"_s4", 0 0, L_0000000000a0b300;  1 drivers
v00000000009fb9c0_0 .net *"_s6", 0 0, L_0000000000a0b060;  1 drivers
v00000000009fba60_0 .net *"_s8", 0 0, L_0000000000a0ac70;  1 drivers
v00000000009fcbe0_0 .net "a", 0 0, L_0000000000a04810;  1 drivers
v00000000009fc0a0_0 .net "b", 0 0, L_0000000000a05210;  1 drivers
v00000000009fbb00_0 .net "cin", 0 0, L_0000000000a03d70;  1 drivers
v00000000009fc140_0 .net "cout", 0 0, L_0000000000a0aff0;  1 drivers
v00000000009fcc80_0 .net "s", 0 0, L_0000000000a0b220;  1 drivers
S_00000000009fecb0 .scope generate, "ripple[11]" "ripple[11]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099d4a0 .param/l "i" 0 3 16, +C4<01011>;
S_00000000009fee40 .scope module, "fa" "FA" 3 18, 3 23 0, S_00000000009fecb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000000000a0b840 .functor XOR 1, L_0000000000a03cd0, L_0000000000a03eb0, C4<0>, C4<0>;
L_0000000000a0af80 .functor XOR 1, L_0000000000a0b840, L_0000000000a03f50, C4<0>, C4<0>;
L_0000000000a0b680 .functor AND 1, L_0000000000a03cd0, L_0000000000a03eb0, C4<1>, C4<1>;
L_0000000000a0b450 .functor AND 1, L_0000000000a03eb0, L_0000000000a03f50, C4<1>, C4<1>;
L_0000000000a0b0d0 .functor OR 1, L_0000000000a0b680, L_0000000000a0b450, C4<0>, C4<0>;
L_0000000000a0ab90 .functor AND 1, L_0000000000a03f50, L_0000000000a03cd0, C4<1>, C4<1>;
L_0000000000a0af10 .functor OR 1, L_0000000000a0b0d0, L_0000000000a0ab90, C4<0>, C4<0>;
v0000000000a00df0_0 .net *"_s0", 0 0, L_0000000000a0b840;  1 drivers
v0000000000a00490_0 .net *"_s10", 0 0, L_0000000000a0ab90;  1 drivers
v00000000009ff4f0_0 .net *"_s4", 0 0, L_0000000000a0b680;  1 drivers
v00000000009ff450_0 .net *"_s6", 0 0, L_0000000000a0b450;  1 drivers
v00000000009ff270_0 .net *"_s8", 0 0, L_0000000000a0b0d0;  1 drivers
v0000000000a00210_0 .net "a", 0 0, L_0000000000a03cd0;  1 drivers
v00000000009ff770_0 .net "b", 0 0, L_0000000000a03eb0;  1 drivers
v0000000000a00350_0 .net "cin", 0 0, L_0000000000a03f50;  1 drivers
v0000000000a003f0_0 .net "cout", 0 0, L_0000000000a0af10;  1 drivers
v0000000000a00e90_0 .net "s", 0 0, L_0000000000a0af80;  1 drivers
S_00000000009fe670 .scope generate, "ripple[12]" "ripple[12]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099df60 .param/l "i" 0 3 16, +C4<01100>;
S_00000000009fe4e0 .scope module, "fa" "FA" 3 18, 3 23 0, S_00000000009fe670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000000000a0b6f0 .functor XOR 1, L_0000000000a041d0, L_0000000000a04270, C4<0>, C4<0>;
L_0000000000a0a960 .functor XOR 1, L_0000000000a0b6f0, L_0000000000a04950, C4<0>, C4<0>;
L_0000000000a0aa40 .functor AND 1, L_0000000000a041d0, L_0000000000a04270, C4<1>, C4<1>;
L_0000000000a0ae30 .functor AND 1, L_0000000000a04270, L_0000000000a04950, C4<1>, C4<1>;
L_0000000000a0a9d0 .functor OR 1, L_0000000000a0aa40, L_0000000000a0ae30, C4<0>, C4<0>;
L_0000000000a0b3e0 .functor AND 1, L_0000000000a04950, L_0000000000a041d0, C4<1>, C4<1>;
L_0000000000a0aab0 .functor OR 1, L_0000000000a0a9d0, L_0000000000a0b3e0, C4<0>, C4<0>;
v00000000009ff590_0 .net *"_s0", 0 0, L_0000000000a0b6f0;  1 drivers
v00000000009ff810_0 .net *"_s10", 0 0, L_0000000000a0b3e0;  1 drivers
v00000000009ff3b0_0 .net *"_s4", 0 0, L_0000000000a0aa40;  1 drivers
v0000000000a00b70_0 .net *"_s6", 0 0, L_0000000000a0ae30;  1 drivers
v0000000000a00670_0 .net *"_s8", 0 0, L_0000000000a0a9d0;  1 drivers
v00000000009ffc70_0 .net "a", 0 0, L_0000000000a041d0;  1 drivers
v0000000000a00850_0 .net "b", 0 0, L_0000000000a04270;  1 drivers
v00000000009ff630_0 .net "cin", 0 0, L_0000000000a04950;  1 drivers
v00000000009ffdb0_0 .net "cout", 0 0, L_0000000000a0aab0;  1 drivers
v00000000009fff90_0 .net "s", 0 0, L_0000000000a0a960;  1 drivers
S_0000000000a02ee0 .scope generate, "ripple[13]" "ripple[13]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099daa0 .param/l "i" 0 3 16, +C4<01101>;
S_0000000000a03200 .scope module, "fa" "FA" 3 18, 3 23 0, S_0000000000a02ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000000000a0b140 .functor XOR 1, L_0000000000a043b0, L_0000000000a04630, C4<0>, C4<0>;
L_0000000000a0b5a0 .functor XOR 1, L_0000000000a0b140, L_0000000000a048b0, C4<0>, C4<0>;
L_0000000000a0b610 .functor AND 1, L_0000000000a043b0, L_0000000000a04630, C4<1>, C4<1>;
L_0000000000a0b760 .functor AND 1, L_0000000000a04630, L_0000000000a048b0, C4<1>, C4<1>;
L_0000000000a0b7d0 .functor OR 1, L_0000000000a0b610, L_0000000000a0b760, C4<0>, C4<0>;
L_0000000000a0ac00 .functor AND 1, L_0000000000a048b0, L_0000000000a043b0, C4<1>, C4<1>;
L_0000000000a0ace0 .functor OR 1, L_0000000000a0b7d0, L_0000000000a0ac00, C4<0>, C4<0>;
v0000000000a00cb0_0 .net *"_s0", 0 0, L_0000000000a0b140;  1 drivers
v0000000000a00f30_0 .net *"_s10", 0 0, L_0000000000a0ac00;  1 drivers
v00000000009ff1d0_0 .net *"_s4", 0 0, L_0000000000a0b610;  1 drivers
v00000000009ff310_0 .net *"_s6", 0 0, L_0000000000a0b760;  1 drivers
v0000000000a00030_0 .net *"_s8", 0 0, L_0000000000a0b7d0;  1 drivers
v00000000009ff6d0_0 .net "a", 0 0, L_0000000000a043b0;  1 drivers
v00000000009ff8b0_0 .net "b", 0 0, L_0000000000a04630;  1 drivers
v00000000009ffe50_0 .net "cin", 0 0, L_0000000000a048b0;  1 drivers
v0000000000a00fd0_0 .net "cout", 0 0, L_0000000000a0ace0;  1 drivers
v0000000000a007b0_0 .net "s", 0 0, L_0000000000a0b5a0;  1 drivers
S_0000000000a02d50 .scope generate, "ripple[14]" "ripple[14]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099dfa0 .param/l "i" 0 3 16, +C4<01110>;
S_0000000000a023f0 .scope module, "fa" "FA" 3 18, 3 23 0, S_0000000000a02d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000000000a0ad50 .functor XOR 1, L_0000000000a0e780, L_0000000000a0d920, C4<0>, C4<0>;
L_0000000000a0adc0 .functor XOR 1, L_0000000000a0ad50, L_0000000000a0db00, C4<0>, C4<0>;
L_0000000000a0aea0 .functor AND 1, L_0000000000a0e780, L_0000000000a0d920, C4<1>, C4<1>;
L_0000000000a0bc10 .functor AND 1, L_0000000000a0d920, L_0000000000a0db00, C4<1>, C4<1>;
L_0000000000a0bc80 .functor OR 1, L_0000000000a0aea0, L_0000000000a0bc10, C4<0>, C4<0>;
L_0000000000a0c4d0 .functor AND 1, L_0000000000a0db00, L_0000000000a0e780, C4<1>, C4<1>;
L_0000000000a0c460 .functor OR 1, L_0000000000a0bc80, L_0000000000a0c4d0, C4<0>, C4<0>;
v0000000000a008f0_0 .net *"_s0", 0 0, L_0000000000a0ad50;  1 drivers
v0000000000a00d50_0 .net *"_s10", 0 0, L_0000000000a0c4d0;  1 drivers
v0000000000a00990_0 .net *"_s4", 0 0, L_0000000000a0aea0;  1 drivers
v0000000000a00530_0 .net *"_s6", 0 0, L_0000000000a0bc10;  1 drivers
v00000000009ff950_0 .net *"_s8", 0 0, L_0000000000a0bc80;  1 drivers
v00000000009ff9f0_0 .net "a", 0 0, L_0000000000a0e780;  1 drivers
v00000000009ffa90_0 .net "b", 0 0, L_0000000000a0d920;  1 drivers
v0000000000a00a30_0 .net "cin", 0 0, L_0000000000a0db00;  1 drivers
v00000000009ffb30_0 .net "cout", 0 0, L_0000000000a0c460;  1 drivers
v00000000009ffd10_0 .net "s", 0 0, L_0000000000a0adc0;  1 drivers
S_0000000000a01a90 .scope generate, "ripple[15]" "ripple[15]" 3 16, 3 16 0, S_0000000000965410;
 .timescale 0 0;
P_000000000099dfe0 .param/l "i" 0 3 16, +C4<01111>;
S_0000000000a015e0 .scope module, "fa" "FA" 3 18, 3 23 0, S_0000000000a01a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000000000a0bf90 .functor XOR 1, L_0000000000a0e320, L_0000000000a0e6e0, C4<0>, C4<0>;
L_0000000000a0be40 .functor XOR 1, L_0000000000a0bf90, L_0000000000a0e500, C4<0>, C4<0>;
L_0000000000a0bac0 .functor AND 1, L_0000000000a0e320, L_0000000000a0e6e0, C4<1>, C4<1>;
L_0000000000a0c850 .functor AND 1, L_0000000000a0e6e0, L_0000000000a0e500, C4<1>, C4<1>;
L_0000000000a0c3f0 .functor OR 1, L_0000000000a0bac0, L_0000000000a0c850, C4<0>, C4<0>;
L_0000000000a0bcf0 .functor AND 1, L_0000000000a0e500, L_0000000000a0e320, C4<1>, C4<1>;
L_0000000000a0bba0 .functor OR 1, L_0000000000a0c3f0, L_0000000000a0bcf0, C4<0>, C4<0>;
v0000000000a01070_0 .net *"_s0", 0 0, L_0000000000a0bf90;  1 drivers
v00000000009ffbd0_0 .net *"_s10", 0 0, L_0000000000a0bcf0;  1 drivers
v00000000009ffef0_0 .net *"_s4", 0 0, L_0000000000a0bac0;  1 drivers
v0000000000a005d0_0 .net *"_s6", 0 0, L_0000000000a0c850;  1 drivers
v0000000000a000d0_0 .net *"_s8", 0 0, L_0000000000a0c3f0;  1 drivers
v0000000000a002b0_0 .net "a", 0 0, L_0000000000a0e320;  1 drivers
v0000000000a00ad0_0 .net "b", 0 0, L_0000000000a0e6e0;  1 drivers
v0000000000a00170_0 .net "cin", 0 0, L_0000000000a0e500;  1 drivers
v0000000000a00710_0 .net "cout", 0 0, L_0000000000a0bba0;  1 drivers
v0000000000a00c10_0 .net "s", 0 0, L_0000000000a0be40;  1 drivers
    .scope S_000000000091d080;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a04090_0, 0, 1;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0000000000a03690_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0000000000a04a90_0, 0, 16;
    %delay 1, 0;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0000000000a03690_0, 0, 16;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0000000000a04a90_0, 0, 16;
    %delay 1, 0;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0000000000a03690_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0000000000a04a90_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_000000000091d080;
T_1 ;
    %vpi_call 2 19 "$monitor", $time, "a = %b, b = %b, c_out = %b, sum = %b , c_in = %b", v0000000000a03690_0, v0000000000a04a90_0, v0000000000a03ff0_0, v0000000000a04590_0, v0000000000a04090_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./rca.v";
