--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2885 paths analyzed, 391 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.162ns.
--------------------------------------------------------------------------------
Slack:                  33.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_4 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.598ns (Levels of Logic = 3)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_4 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.AQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_4
    SLICE_X1Y22.A1       net (fanout=13)       1.477   PaddlePosition[4]
    SLICE_X1Y22.A        Tilo                  0.259   Madd_n0169[9:0]_cy[8]
                                                       Madd_n0169[9:0]_cy<8>11
    SLICE_X2Y23.A2       net (fanout=1)        0.884   Madd_n0169[9:0]_cy[8]
    SLICE_X2Y23.AMUX     Topaa                 0.456   CounterX[10]_GND_1_o_LessThan_32_o
                                                       Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lut<4>
                                                       Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy<4>
    SLICE_X0Y28.D5       net (fanout=6)        0.755   CounterX[10]_GND_1_o_LessThan_32_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.598ns (2.672ns logic, 3.926ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  33.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_4 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.587ns (Levels of Logic = 3)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_4 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.AQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_4
    SLICE_X1Y22.A1       net (fanout=13)       1.477   PaddlePosition[4]
    SLICE_X1Y22.A        Tilo                  0.259   Madd_n0169[9:0]_cy[8]
                                                       Madd_n0169[9:0]_cy<8>11
    SLICE_X2Y23.A2       net (fanout=1)        0.884   Madd_n0169[9:0]_cy[8]
    SLICE_X2Y23.AMUX     Topaa                 0.445   CounterX[10]_GND_1_o_LessThan_32_o
                                                       Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lutdi4
                                                       Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy<4>
    SLICE_X0Y28.D5       net (fanout=6)        0.755   CounterX[10]_GND_1_o_LessThan_32_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.587ns (2.661ns logic, 3.926ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  34.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_6 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 4)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_6 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.CQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_6
    SLICE_X0Y20.A1       net (fanout=10)       1.004   PaddlePosition[6]
    SLICE_X0Y20.A        Tilo                  0.254   n0167[9:0][6]
                                                       Madd_n0167[9:0]_xor<6>11
    SLICE_X0Y21.D4       net (fanout=1)        0.748   n0167[9:0][6]
    SLICE_X0Y21.COUT     Topcyd                0.343   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi3
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<3>
    SLICE_X0Y22.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
    SLICE_X0Y22.AMUX     Tcina                 0.230   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (2.784ns logic, 3.652ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  34.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_5 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.432ns (Levels of Logic = 4)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_5 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.BQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_5
    SLICE_X1Y18.D2       net (fanout=11)       0.747   PaddlePosition[5]
    SLICE_X1Y18.D        Tilo                  0.259   n0167[9:0][7]
                                                       Madd_n0167[9:0]_xor<7>11
    SLICE_X0Y21.D1       net (fanout=1)        0.996   n0167[9:0][7]
    SLICE_X0Y21.COUT     Topcyd                0.343   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi3
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<3>
    SLICE_X0Y22.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
    SLICE_X0Y22.AMUX     Tcina                 0.230   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (2.789ns logic, 3.643ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  34.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_6 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.405ns (Levels of Logic = 4)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_6 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.CQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_6
    SLICE_X0Y20.A1       net (fanout=10)       1.004   PaddlePosition[6]
    SLICE_X0Y20.A        Tilo                  0.254   n0167[9:0][6]
                                                       Madd_n0167[9:0]_xor<6>11
    SLICE_X0Y21.D4       net (fanout=1)        0.748   n0167[9:0][6]
    SLICE_X0Y21.COUT     Topcyd                0.312   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut<3>
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<3>
    SLICE_X0Y22.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
    SLICE_X0Y22.AMUX     Tcina                 0.230   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (2.753ns logic, 3.652ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  34.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_5 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.401ns (Levels of Logic = 4)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_5 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.BQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_5
    SLICE_X1Y18.D2       net (fanout=11)       0.747   PaddlePosition[5]
    SLICE_X1Y18.D        Tilo                  0.259   n0167[9:0][7]
                                                       Madd_n0167[9:0]_xor<7>11
    SLICE_X0Y21.D1       net (fanout=1)        0.996   n0167[9:0][7]
    SLICE_X0Y21.COUT     Topcyd                0.312   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut<3>
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<3>
    SLICE_X0Y22.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
    SLICE_X0Y22.AMUX     Tcina                 0.230   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.401ns (2.758ns logic, 3.643ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  34.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterY_8 (FF)
  Destination:          CollisionX2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.843ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.330 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterY_8 to CollisionX2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.AQ       Tcko                  0.476   CounterY[8]
                                                       syncgen/CounterY_8
    SLICE_X5Y29.A2       net (fanout=11)       1.424   CounterY[8]
    SLICE_X5Y29.A        Tilo                  0.259   BouncingObject1
                                                       BouncingObject1
    SLICE_X5Y28.A2       net (fanout=2)        0.920   BouncingObject1
    SLICE_X5Y28.A        Tilo                  0.259   BouncingObject3
                                                       BouncingObject7_SW1_SW0
    SLICE_X7Y29.C3       net (fanout=1)        0.593   N66
    SLICE_X7Y29.C        Tilo                  0.259   N45
                                                       BouncingObject7_SW1
    SLICE_X7Y26.C5       net (fanout=2)        0.605   N17
    SLICE_X7Y26.C        Tilo                  0.259   CounterX[10]_ballX[10]_equal_17_o8
                                                       CollisionX2_glue_set_SW1
    SLICE_X7Y28.C5       net (fanout=1)        0.416   N74
    SLICE_X7Y28.CLK      Tas                   0.373   CollisionX2
                                                       CollisionX2_glue_set
                                                       CollisionX2
    -------------------------------------------------  ---------------------------
    Total                                      5.843ns (1.885ns logic, 3.958ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  34.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_4 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.292ns (Levels of Logic = 4)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_4 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.AQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_4
    SLICE_X1Y18.D3       net (fanout=13)       0.607   PaddlePosition[4]
    SLICE_X1Y18.D        Tilo                  0.259   n0167[9:0][7]
                                                       Madd_n0167[9:0]_xor<7>11
    SLICE_X0Y21.D1       net (fanout=1)        0.996   n0167[9:0][7]
    SLICE_X0Y21.COUT     Topcyd                0.343   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi3
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<3>
    SLICE_X0Y22.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
    SLICE_X0Y22.AMUX     Tcina                 0.230   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (2.789ns logic, 3.503ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  34.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_7 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.289ns (Levels of Logic = 3)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_7 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.DQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_7
    SLICE_X1Y18.C1       net (fanout=8)        0.737   PaddlePosition[7]
    SLICE_X1Y18.CMUX     Tilo                  0.337   n0167[9:0][7]
                                                       Madd_n0167[9:0]_cy<8>11
    SLICE_X0Y22.A4       net (fanout=1)        0.890   Madd_n0167[9:0]_cy[8]
    SLICE_X0Y22.AMUX     Topaa                 0.471   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut<4>
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.289ns (2.765ns logic, 3.524ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  34.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_7 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.287ns (Levels of Logic = 3)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_7 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.DQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_7
    SLICE_X1Y18.C1       net (fanout=8)        0.737   PaddlePosition[7]
    SLICE_X1Y18.CMUX     Tilo                  0.337   n0167[9:0][7]
                                                       Madd_n0167[9:0]_cy<8>11
    SLICE_X0Y22.A4       net (fanout=1)        0.890   Madd_n0167[9:0]_cy[8]
    SLICE_X0Y22.AMUX     Topaa                 0.469   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi4
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.287ns (2.763ns logic, 3.524ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  34.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_4 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.261ns (Levels of Logic = 4)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_4 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.AQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_4
    SLICE_X1Y18.D3       net (fanout=13)       0.607   PaddlePosition[4]
    SLICE_X1Y18.D        Tilo                  0.259   n0167[9:0][7]
                                                       Madd_n0167[9:0]_xor<7>11
    SLICE_X0Y21.D1       net (fanout=1)        0.996   n0167[9:0][7]
    SLICE_X0Y21.COUT     Topcyd                0.312   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut<3>
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<3>
    SLICE_X0Y22.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
    SLICE_X0Y22.AMUX     Tcina                 0.230   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.261ns (2.758ns logic, 3.503ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  34.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_7 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.192ns (Levels of Logic = 4)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_7 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.DQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_7
    SLICE_X1Y18.D4       net (fanout=8)        0.507   PaddlePosition[7]
    SLICE_X1Y18.D        Tilo                  0.259   n0167[9:0][7]
                                                       Madd_n0167[9:0]_xor<7>11
    SLICE_X0Y21.D1       net (fanout=1)        0.996   n0167[9:0][7]
    SLICE_X0Y21.COUT     Topcyd                0.343   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi3
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<3>
    SLICE_X0Y22.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
    SLICE_X0Y22.AMUX     Tcina                 0.230   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.192ns (2.789ns logic, 3.403ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  34.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_4 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.171ns (Levels of Logic = 4)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_4 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.AQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_4
    SLICE_X0Y20.A4       net (fanout=13)       0.739   PaddlePosition[4]
    SLICE_X0Y20.A        Tilo                  0.254   n0167[9:0][6]
                                                       Madd_n0167[9:0]_xor<6>11
    SLICE_X0Y21.D4       net (fanout=1)        0.748   n0167[9:0][6]
    SLICE_X0Y21.COUT     Topcyd                0.343   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi3
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<3>
    SLICE_X0Y22.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
    SLICE_X0Y22.AMUX     Tcina                 0.230   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (2.784ns logic, 3.387ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  34.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_7 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.161ns (Levels of Logic = 4)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_7 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.DQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_7
    SLICE_X1Y18.D4       net (fanout=8)        0.507   PaddlePosition[7]
    SLICE_X1Y18.D        Tilo                  0.259   n0167[9:0][7]
                                                       Madd_n0167[9:0]_xor<7>11
    SLICE_X0Y21.D1       net (fanout=1)        0.996   n0167[9:0][7]
    SLICE_X0Y21.COUT     Topcyd                0.312   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut<3>
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<3>
    SLICE_X0Y22.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
    SLICE_X0Y22.AMUX     Tcina                 0.230   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.161ns (2.758ns logic, 3.403ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  34.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_6 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.144ns (Levels of Logic = 4)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_6 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.CQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_6
    SLICE_X1Y18.D5       net (fanout=10)       0.459   PaddlePosition[6]
    SLICE_X1Y18.D        Tilo                  0.259   n0167[9:0][7]
                                                       Madd_n0167[9:0]_xor<7>11
    SLICE_X0Y21.D1       net (fanout=1)        0.996   n0167[9:0][7]
    SLICE_X0Y21.COUT     Topcyd                0.343   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi3
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<3>
    SLICE_X0Y22.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
    SLICE_X0Y22.AMUX     Tcina                 0.230   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (2.789ns logic, 3.355ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  34.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_4 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.140ns (Levels of Logic = 4)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_4 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.AQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_4
    SLICE_X0Y20.A4       net (fanout=13)       0.739   PaddlePosition[4]
    SLICE_X0Y20.A        Tilo                  0.254   n0167[9:0][6]
                                                       Madd_n0167[9:0]_xor<6>11
    SLICE_X0Y21.D4       net (fanout=1)        0.748   n0167[9:0][6]
    SLICE_X0Y21.COUT     Topcyd                0.312   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut<3>
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<3>
    SLICE_X0Y22.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
    SLICE_X0Y22.AMUX     Tcina                 0.230   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.140ns (2.753ns logic, 3.387ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  34.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_4 (FF)
  Destination:          CollisionX2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.640ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.330 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_4 to CollisionX2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.AQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_4
    SLICE_X1Y22.A1       net (fanout=13)       1.477   PaddlePosition[4]
    SLICE_X1Y22.A        Tilo                  0.259   Madd_n0169[9:0]_cy[8]
                                                       Madd_n0169[9:0]_cy<8>11
    SLICE_X2Y23.A2       net (fanout=1)        0.884   Madd_n0169[9:0]_cy[8]
    SLICE_X2Y23.AMUX     Topaa                 0.456   CounterX[10]_GND_1_o_LessThan_32_o
                                                       Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lut<4>
                                                       Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy<4>
    SLICE_X7Y28.C2       net (fanout=6)        1.666   CounterX[10]_GND_1_o_LessThan_32_o
    SLICE_X7Y28.CLK      Tas                   0.373   CollisionX2
                                                       CollisionX2_glue_set
                                                       CollisionX2
    -------------------------------------------------  ---------------------------
    Total                                      5.640ns (1.613ns logic, 4.027ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  34.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_4 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.133ns (Levels of Logic = 3)
  Clock Path Skew:      0.475ns (0.829 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_4 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y27.AQ       Tcko                  0.476   CounterX[7]
                                                       syncgen/CounterX_4
    SLICE_X5Y28.B1       net (fanout=13)       1.539   CounterX[4]
    SLICE_X5Y28.B        Tilo                  0.259   BouncingObject3
                                                       BouncingObject2
    SLICE_X5Y28.D2       net (fanout=5)        0.547   BouncingObject2
    SLICE_X5Y28.D        Tilo                  0.259   BouncingObject3
                                                       BouncingObject3
    SLICE_X0Y28.D6       net (fanout=4)        0.811   BouncingObject3
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.133ns (2.426ns logic, 3.707ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  34.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_4 (FF)
  Destination:          CollisionX2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.330 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_4 to CollisionX2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.AQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_4
    SLICE_X1Y22.A1       net (fanout=13)       1.477   PaddlePosition[4]
    SLICE_X1Y22.A        Tilo                  0.259   Madd_n0169[9:0]_cy[8]
                                                       Madd_n0169[9:0]_cy<8>11
    SLICE_X2Y23.A2       net (fanout=1)        0.884   Madd_n0169[9:0]_cy[8]
    SLICE_X2Y23.AMUX     Topaa                 0.445   CounterX[10]_GND_1_o_LessThan_32_o
                                                       Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lutdi4
                                                       Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy<4>
    SLICE_X7Y28.C2       net (fanout=6)        1.666   CounterX[10]_GND_1_o_LessThan_32_o
    SLICE_X7Y28.CLK      Tas                   0.373   CollisionX2
                                                       CollisionX2_glue_set
                                                       CollisionX2
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (1.602ns logic, 4.027ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  34.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_4 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.126ns (Levels of Logic = 3)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_4 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.AQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_4
    SLICE_X1Y18.C3       net (fanout=13)       0.574   PaddlePosition[4]
    SLICE_X1Y18.CMUX     Tilo                  0.337   n0167[9:0][7]
                                                       Madd_n0167[9:0]_cy<8>11
    SLICE_X0Y22.A4       net (fanout=1)        0.890   Madd_n0167[9:0]_cy[8]
    SLICE_X0Y22.AMUX     Topaa                 0.471   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut<4>
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.126ns (2.765ns logic, 3.361ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  34.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_4 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.124ns (Levels of Logic = 3)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_4 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.AQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_4
    SLICE_X1Y18.C3       net (fanout=13)       0.574   PaddlePosition[4]
    SLICE_X1Y18.CMUX     Tilo                  0.337   n0167[9:0][7]
                                                       Madd_n0167[9:0]_cy<8>11
    SLICE_X0Y22.A4       net (fanout=1)        0.890   Madd_n0167[9:0]_cy[8]
    SLICE_X0Y22.AMUX     Topaa                 0.469   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi4
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.124ns (2.763ns logic, 3.361ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  34.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterY_6 (FF)
  Destination:          CollisionX2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.623ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.330 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterY_6 to CollisionX2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.CQ       Tcko                  0.476   CounterY[7]
                                                       syncgen/CounterY_6
    SLICE_X5Y29.A1       net (fanout=11)       1.204   CounterY[6]
    SLICE_X5Y29.A        Tilo                  0.259   BouncingObject1
                                                       BouncingObject1
    SLICE_X5Y28.A2       net (fanout=2)        0.920   BouncingObject1
    SLICE_X5Y28.A        Tilo                  0.259   BouncingObject3
                                                       BouncingObject7_SW1_SW0
    SLICE_X7Y29.C3       net (fanout=1)        0.593   N66
    SLICE_X7Y29.C        Tilo                  0.259   N45
                                                       BouncingObject7_SW1
    SLICE_X7Y26.C5       net (fanout=2)        0.605   N17
    SLICE_X7Y26.C        Tilo                  0.259   CounterX[10]_ballX[10]_equal_17_o8
                                                       CollisionX2_glue_set_SW1
    SLICE_X7Y28.C5       net (fanout=1)        0.416   N74
    SLICE_X7Y28.CLK      Tas                   0.373   CollisionX2
                                                       CollisionX2_glue_set
                                                       CollisionX2
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (1.885ns logic, 3.738ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  34.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_6 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.113ns (Levels of Logic = 4)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_6 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.CQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_6
    SLICE_X1Y18.D5       net (fanout=10)       0.459   PaddlePosition[6]
    SLICE_X1Y18.D        Tilo                  0.259   n0167[9:0][7]
                                                       Madd_n0167[9:0]_xor<7>11
    SLICE_X0Y21.D1       net (fanout=1)        0.996   n0167[9:0][7]
    SLICE_X0Y21.COUT     Topcyd                0.312   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut<3>
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<3>
    SLICE_X0Y22.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
    SLICE_X0Y22.AMUX     Tcina                 0.230   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (2.758ns logic, 3.355ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  34.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_8 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.111ns (Levels of Logic = 3)
  Clock Path Skew:      0.472ns (0.829 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_8 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y18.AQ       Tcko                  0.525   PaddlePosition[8]
                                                       PaddlePosition_8
    SLICE_X1Y18.C2       net (fanout=6)        0.559   PaddlePosition[8]
    SLICE_X1Y18.CMUX     Tilo                  0.337   n0167[9:0][7]
                                                       Madd_n0167[9:0]_cy<8>11
    SLICE_X0Y22.A4       net (fanout=1)        0.890   Madd_n0167[9:0]_cy[8]
    SLICE_X0Y22.AMUX     Topaa                 0.471   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut<4>
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.111ns (2.765ns logic, 3.346ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  34.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_8 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.109ns (Levels of Logic = 3)
  Clock Path Skew:      0.472ns (0.829 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_8 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y18.AQ       Tcko                  0.525   PaddlePosition[8]
                                                       PaddlePosition_8
    SLICE_X1Y18.C2       net (fanout=6)        0.559   PaddlePosition[8]
    SLICE_X1Y18.CMUX     Tilo                  0.337   n0167[9:0][7]
                                                       Madd_n0167[9:0]_cy<8>11
    SLICE_X0Y22.A4       net (fanout=1)        0.890   Madd_n0167[9:0]_cy[8]
    SLICE_X0Y22.AMUX     Topaa                 0.469   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi4
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.109ns (2.763ns logic, 3.346ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  34.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterY_8 (FF)
  Destination:          CollisionX1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.330 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterY_8 to CollisionX1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.AQ       Tcko                  0.476   CounterY[8]
                                                       syncgen/CounterY_8
    SLICE_X5Y29.A2       net (fanout=11)       1.424   CounterY[8]
    SLICE_X5Y29.A        Tilo                  0.259   BouncingObject1
                                                       BouncingObject1
    SLICE_X5Y28.A2       net (fanout=2)        0.920   BouncingObject1
    SLICE_X5Y28.A        Tilo                  0.259   BouncingObject3
                                                       BouncingObject7_SW1_SW0
    SLICE_X7Y29.C3       net (fanout=1)        0.593   N66
    SLICE_X7Y29.C        Tilo                  0.259   N45
                                                       BouncingObject7_SW1
    SLICE_X7Y29.D5       net (fanout=2)        0.242   N17
    SLICE_X7Y29.D        Tilo                  0.259   N45
                                                       CollisionX1_glue_set_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.543   N45
    SLICE_X7Y28.CLK      Tas                   0.373   CollisionX2
                                                       CollisionX1_glue_set
                                                       CollisionX1
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.885ns logic, 3.722ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  34.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_5 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.104ns (Levels of Logic = 4)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_5 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.BQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_5
    SLICE_X0Y20.A5       net (fanout=11)       0.672   PaddlePosition[5]
    SLICE_X0Y20.A        Tilo                  0.254   n0167[9:0][6]
                                                       Madd_n0167[9:0]_xor<6>11
    SLICE_X0Y21.D4       net (fanout=1)        0.748   n0167[9:0][6]
    SLICE_X0Y21.COUT     Topcyd                0.343   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi3
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<3>
    SLICE_X0Y22.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy[3]
    SLICE_X0Y22.AMUX     Tcina                 0.230   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.104ns (2.784ns logic, 3.320ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack:                  34.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_5 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.091ns (Levels of Logic = 3)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_5 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.BQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_5
    SLICE_X1Y18.C4       net (fanout=11)       0.539   PaddlePosition[5]
    SLICE_X1Y18.CMUX     Tilo                  0.337   n0167[9:0][7]
                                                       Madd_n0167[9:0]_cy<8>11
    SLICE_X0Y22.A4       net (fanout=1)        0.890   Madd_n0167[9:0]_cy[8]
    SLICE_X0Y22.AMUX     Topaa                 0.471   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lut<4>
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (2.765ns logic, 3.326ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  34.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_4 (FF)
  Destination:          CollisionY1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.330 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_4 to CollisionY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.AQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_4
    SLICE_X1Y22.A1       net (fanout=13)       1.477   PaddlePosition[4]
    SLICE_X1Y22.A        Tilo                  0.259   Madd_n0169[9:0]_cy[8]
                                                       Madd_n0169[9:0]_cy<8>11
    SLICE_X2Y23.A2       net (fanout=1)        0.884   Madd_n0169[9:0]_cy[8]
    SLICE_X2Y23.AMUX     Topaa                 0.456   CounterX[10]_GND_1_o_LessThan_32_o
                                                       Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_lut<4>
                                                       Mcompar_CounterX[10]_GND_1_o_LessThan_32_o_cy<4>
    SLICE_X4Y28.A1       net (fanout=6)        1.651   CounterX[10]_GND_1_o_LessThan_32_o
    SLICE_X4Y28.CLK      Tas                   0.339   CollisionY2
                                                       CollisionY1_glue_set
                                                       CollisionY1
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (1.579ns logic, 4.012ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  34.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PaddlePosition_5 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.089ns (Levels of Logic = 3)
  Clock Path Skew:      0.471ns (0.829 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PaddlePosition_5 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.BQ       Tcko                  0.525   PaddlePosition[7]
                                                       PaddlePosition_5
    SLICE_X1Y18.C4       net (fanout=11)       0.539   PaddlePosition[5]
    SLICE_X1Y18.CMUX     Tilo                  0.337   n0167[9:0][7]
                                                       Madd_n0167[9:0]_cy<8>11
    SLICE_X0Y22.A4       net (fanout=1)        0.890   Madd_n0167[9:0]_cy[8]
    SLICE_X0Y22.AMUX     Topaa                 0.469   GND_1_o_CounterX[10]_LessThan_30_o
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_lutdi4
                                                       Mcompar_GND_1_o_CounterX[10]_LessThan_30_o_cy<4>
    SLICE_X0Y28.D1       net (fanout=6)        1.087   GND_1_o_CounterX[10]_LessThan_30_o
    SLICE_X0Y28.D        Tilo                  0.254   inDisplayArea
                                                       vga_R_rstpot
    OLOGIC_X0Y29.D1      net (fanout=1)        0.810   vga_R_rstpot
    OLOGIC_X0Y29.CLK0    Todck                 1.178   vga_R_OBUF
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.089ns (2.763ns logic, 3.326ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: vga_R_OBUF/CLK0
  Logical resource: vga_R/CK0
  Location pin: OLOGIC_X0Y29.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: quadBr[2]/CLK
  Logical resource: Mshreg_quadBr_1/CLK
  Location pin: SLICE_X0Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: quadBr[2]/CLK
  Logical resource: Mshreg_quadAr_1/CLK
  Location pin: SLICE_X0Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ballX[3]/CLK
  Logical resource: ballX_0/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ballX[3]/CLK
  Logical resource: ballX_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ballX[3]/CLK
  Logical resource: ballX_2/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ballX[3]/CLK
  Logical resource: ballX_3/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ballX[7]/CLK
  Logical resource: ballX_4/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ballX[7]/CLK
  Logical resource: ballX_5/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ballX[7]/CLK
  Logical resource: ballX_6/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ballX[7]/CLK
  Logical resource: ballX_7/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ballX[10]/CLK
  Logical resource: ballX_8/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ballX[10]/CLK
  Logical resource: ballX_9/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ballX[10]/CLK
  Logical resource: ballX_10/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: PaddlePosition[3]/CLK
  Logical resource: PaddlePosition_0/CK
  Location pin: SLICE_X0Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: PaddlePosition[3]/CLK
  Logical resource: PaddlePosition_1/CK
  Location pin: SLICE_X0Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: PaddlePosition[3]/CLK
  Logical resource: PaddlePosition_2/CK
  Location pin: SLICE_X0Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: PaddlePosition[3]/CLK
  Logical resource: PaddlePosition_3/CK
  Location pin: SLICE_X0Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: PaddlePosition[7]/CLK
  Logical resource: PaddlePosition_4/CK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: PaddlePosition[7]/CLK
  Logical resource: PaddlePosition_5/CK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: PaddlePosition[7]/CLK
  Logical resource: PaddlePosition_6/CK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: PaddlePosition[7]/CLK
  Logical resource: PaddlePosition_7/CK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: PaddlePosition[8]/CLK
  Logical resource: PaddlePosition_8/CK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: quadBr[2]/CLK
  Logical resource: quadBr_1/CK
  Location pin: SLICE_X0Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: quadBr[2]/CLK
  Logical resource: quadAr_1/CK
  Location pin: SLICE_X0Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: quadBr[2]/CLK
  Logical resource: quadBr_2/CK
  Location pin: SLICE_X0Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: inDisplayArea/CLK
  Logical resource: syncgen/inDisplayArea/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ball_inX/CLK
  Logical resource: ball_inX/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CollisionY2/CLK
  Logical resource: CollisionY1/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.162|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2885 paths, 0 nets, and 711 connections

Design statistics:
   Minimum period:   6.162ns{1}   (Maximum frequency: 162.285MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 22 22:12:43 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



