{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@157:167@HdlIdDef", "  end else begin\n    up_reset_vector <= {1'b0,up_reset_vector[2:1]};\n  end\nend\n\nwire core_reset_all = up_reset_core | core_reset_ext;\n\nalways @(posedge core_clk or posedge core_reset_all) begin\n  if (core_reset_all == 1'b1) begin\n    core_reset_vector <= 5'b11111;\n  end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[162, "wire core_reset_all = up_reset_core | core_reset_ext;\n"]], "Add": [[162, "  wire core_reset_all = up_reset_core | core_reset_ext;\n"]]}}