
*** Running vivado
    with args -log vlg_design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vlg_design.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source vlg_design.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.969 ; gain = 117.691
Command: synth_design -top vlg_design -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27684
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Software/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1811.926 ; gain = 407.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vlg_design' [D:/Laboratory/verilog_learn/sim_113/design/vlg_design.v:4]
INFO: [Synth 8-226] default block is never used [D:/Laboratory/verilog_learn/sim_113/design/vlg_design.v:46]
INFO: [Synth 8-6155] done synthesizing module 'vlg_design' (0#1) [D:/Laboratory/verilog_learn/sim_113/design/vlg_design.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.141 ; gain = 497.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.141 ; gain = 497.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.141 ; gain = 497.223
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1902.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_prots' is not supported in the xdc constraint file. [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_prots' is not supported in the xdc constraint file. [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_prots' is not supported in the xdc constraint file. [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_prots' is not supported in the xdc constraint file. [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_prots' is not supported in the xdc constraint file. [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc:7]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_prots' is not supported in the xdc constraint file. [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_prots' is not supported in the xdc constraint file. [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_prots' is not supported in the xdc constraint file. [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc:10]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_prots' is not supported in the xdc constraint file. [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_prots' is not supported in the xdc constraint file. [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_prots' is not supported in the xdc constraint file. [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc:13]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_prots' is not supported in the xdc constraint file. [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc:14]
Finished Parsing XDC File [D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.srcs/constrs_1/new/at7.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1973.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1973.441 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Software/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |     3|
|6     |LUT4   |     4|
|7     |LUT5   |     3|
|8     |LUT6   |     2|
|9     |FDRE   |    34|
|10    |IBUF   |     2|
|11    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1973.441 ; gain = 568.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1973.441 ; gain = 497.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1973.441 ; gain = 568.523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1973.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1973.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 72680908
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 1973.441 ; gain = 970.473
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Laboratory/verilog_learn/sim_113/vivado_prj_113/at7/at7.runs/synth_1/vlg_design.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vlg_design_utilization_synth.rpt -pb vlg_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 13 14:28:17 2023...
