
uvisionexport.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c14  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08005de8  08005de8  00015de8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f40  08005f40  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  08005f40  08005f40  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005f40  08005f40  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f40  08005f40  00015f40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f44  08005f44  00015f44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08005f48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000578  20000070  08005fb4  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005e8  08005fb4  000205e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007815  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000dfe  00000000  00000000  000278b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000510  00000000  00000000  000286b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000488  00000000  00000000  00028bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021424  00000000  00000000  00029048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000067a8  00000000  00000000  0004a46c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6f37  00000000  00000000  00050c14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00117b4b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d14  00000000  00000000  00117b9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005dcc 	.word	0x08005dcc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08005dcc 	.word	0x08005dcc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <main>:
void calendario(void);

void TIM1_BRK_TIM9_IRQHandler(void);

int main(void)
{
 8000c18:	b5b0      	push	{r4, r5, r7, lr}
 8000c1a:	b0ce      	sub	sp, #312	; 0x138
 8000c1c:	af02      	add	r7, sp, #8
	double temperature = 0;
 8000c1e:	f04f 0200 	mov.w	r2, #0
 8000c22:	f04f 0300 	mov.w	r3, #0
 8000c26:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	unsigned int samples = 0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	const int n_samples = 60;
 8000c30:	233c      	movs	r3, #60	; 0x3c
 8000c32:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	stm = STM32446enable(); // stm object
 8000c36:	4ca2      	ldr	r4, [pc, #648]	; (8000ec0 <main+0x2a8>)
 8000c38:	463b      	mov	r3, r7
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f001 ff06 	bl	8002a4c <STM32446enable>
 8000c40:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000c44:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8000c48:	4620      	mov	r0, r4
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	f44f 738e 	mov.w	r3, #284	; 0x11c
 8000c50:	461a      	mov	r2, r3
 8000c52:	f003 fd19 	bl	8004688 <memcpy>
	stm.inic.peripheral();
 8000c56:	4b9a      	ldr	r3, [pc, #616]	; (8000ec0 <main+0x2a8>)
 8000c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c5c:	4798      	blx	r3
	portinic();
 8000c5e:	f000 f94d 	bl	8000efc <portinic>
	tim9inic();
 8000c62:	f000 f9c3 	bl	8000fec <tim9inic>
	func = FUNCenable();
 8000c66:	4c97      	ldr	r4, [pc, #604]	; (8000ec4 <main+0x2ac>)
 8000c68:	463b      	mov	r3, r7
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f001 f93a 	bl	8001ee4 <FUNCenable>
 8000c70:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000c74:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	2390      	movs	r3, #144	; 0x90
 8000c7e:	461a      	mov	r2, r3
 8000c80:	f003 fd02 	bl	8004688 <memcpy>
	PINA = EXPLODEenable();
 8000c84:	4c90      	ldr	r4, [pc, #576]	; (8000ec8 <main+0x2b0>)
 8000c86:	463b      	mov	r3, r7
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f001 f897 	bl	8001dbc <EXPLODEenable>
 8000c8e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000c92:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8000c96:	461d      	mov	r5, r3
 8000c98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c9c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ca0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	PINB = EXPLODEenable();
 8000ca4:	4c89      	ldr	r4, [pc, #548]	; (8000ecc <main+0x2b4>)
 8000ca6:	463b      	mov	r3, r7
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f001 f887 	bl	8001dbc <EXPLODEenable>
 8000cae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000cb2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8000cb6:	461d      	mov	r5, r3
 8000cb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cbc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cc0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	PINC = EXPLODEenable();
 8000cc4:	4c82      	ldr	r4, [pc, #520]	; (8000ed0 <main+0x2b8>)
 8000cc6:	463b      	mov	r3, r7
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f001 f877 	bl	8001dbc <EXPLODEenable>
 8000cce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000cd2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8000cd6:	461d      	mov	r5, r3
 8000cd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cdc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ce0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	choice = 3;
 8000ce4:	4b7b      	ldr	r3, [pc, #492]	; (8000ed4 <main+0x2bc>)
 8000ce6:	2203      	movs	r2, #3
 8000ce8:	701a      	strb	r2, [r3, #0]
	count1 = 0;
 8000cea:	4b7b      	ldr	r3, [pc, #492]	; (8000ed8 <main+0x2c0>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	701a      	strb	r2, [r3, #0]
	count2 = 0;
 8000cf0:	4b7a      	ldr	r3, [pc, #488]	; (8000edc <main+0x2c4>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	801a      	strh	r2, [r3, #0]
	dir = 0;
 8000cf6:	4b7a      	ldr	r3, [pc, #488]	; (8000ee0 <main+0x2c8>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	701a      	strb	r2, [r3, #0]
	// Initialize objects after portinic()
	hc = HC595enable(&stm.gpioc.reg->MODER, &stm.gpioc.reg->ODR, 2, 1, 0);
 8000cfc:	4b70      	ldr	r3, [pc, #448]	; (8000ec0 <main+0x2a8>)
 8000cfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d00:	4619      	mov	r1, r3
 8000d02:	4b6f      	ldr	r3, [pc, #444]	; (8000ec0 <main+0x2a8>)
 8000d04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d06:	f103 0214 	add.w	r2, r3, #20
 8000d0a:	4c76      	ldr	r4, [pc, #472]	; (8000ee4 <main+0x2cc>)
 8000d0c:	4638      	mov	r0, r7
 8000d0e:	2300      	movs	r3, #0
 8000d10:	9301      	str	r3, [sp, #4]
 8000d12:	2301      	movs	r3, #1
 8000d14:	9300      	str	r3, [sp, #0]
 8000d16:	2302      	movs	r3, #2
 8000d18:	f000 ff34 	bl	8001b84 <HC595enable>
 8000d1c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000d20:	f5a3 7298 	sub.w	r2, r3, #304	; 0x130
 8000d24:	4623      	mov	r3, r4
 8000d26:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d28:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	lcd = LCD0enable(stm.gpiob.reg);
 8000d2c:	4b64      	ldr	r3, [pc, #400]	; (8000ec0 <main+0x2a8>)
 8000d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d30:	4c6d      	ldr	r4, [pc, #436]	; (8000ee8 <main+0x2d0>)
 8000d32:	463b      	mov	r3, r7
 8000d34:	4611      	mov	r1, r2
 8000d36:	4618      	mov	r0, r3
 8000d38:	f001 fa72 	bl	8002220 <LCD0enable>
 8000d3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000d40:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8000d44:	461d      	mov	r5, r3
 8000d46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d4e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d52:	e884 0007 	stmia.w	r4, {r0, r1, r2}


  stm.adc1.Ex1inic();
 8000d56:	4b5a      	ldr	r3, [pc, #360]	; (8000ec0 <main+0x2a8>)
 8000d58:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000d5c:	4798      	blx	r3
  stm.rtc.inic(1); // 0 - LSI, 1 - LSE
 8000d5e:	4b58      	ldr	r3, [pc, #352]	; (8000ec0 <main+0x2a8>)
 8000d60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000d62:	2001      	movs	r0, #1
 8000d64:	4798      	blx	r3

  stm.systick.delay_ms(10);
 8000d66:	4b56      	ldr	r3, [pc, #344]	; (8000ec0 <main+0x2a8>)
 8000d68:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8000d6c:	200a      	movs	r0, #10
 8000d6e:	4798      	blx	r3

  stm.rtc.RegWrite( &stm.rtc.reg->BKP0R, (('\0' << 24) | ('S' << 16) | ('E' << 8) | ('T' << 0)) );
 8000d70:	4b53      	ldr	r3, [pc, #332]	; (8000ec0 <main+0x2a8>)
 8000d72:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8000d76:	4a52      	ldr	r2, [pc, #328]	; (8000ec0 <main+0x2a8>)
 8000d78:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8000d7a:	3250      	adds	r2, #80	; 0x50
 8000d7c:	495b      	ldr	r1, [pc, #364]	; (8000eec <main+0x2d4>)
 8000d7e:	4610      	mov	r0, r2
 8000d80:	4798      	blx	r3

  while (1)
  {
	  	// Preamble
	  	PINA.update(&PINA, stm.gpioa.reg->IDR);
 8000d82:	4b51      	ldr	r3, [pc, #324]	; (8000ec8 <main+0x2b0>)
 8000d84:	699b      	ldr	r3, [r3, #24]
 8000d86:	4a4e      	ldr	r2, [pc, #312]	; (8000ec0 <main+0x2a8>)
 8000d88:	6912      	ldr	r2, [r2, #16]
 8000d8a:	6912      	ldr	r2, [r2, #16]
 8000d8c:	4611      	mov	r1, r2
 8000d8e:	484e      	ldr	r0, [pc, #312]	; (8000ec8 <main+0x2b0>)
 8000d90:	4798      	blx	r3
	  	PINB.update(&PINB, stm.gpiob.reg->IDR);
 8000d92:	4b4e      	ldr	r3, [pc, #312]	; (8000ecc <main+0x2b4>)
 8000d94:	699b      	ldr	r3, [r3, #24]
 8000d96:	4a4a      	ldr	r2, [pc, #296]	; (8000ec0 <main+0x2a8>)
 8000d98:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000d9a:	6912      	ldr	r2, [r2, #16]
 8000d9c:	4611      	mov	r1, r2
 8000d9e:	484b      	ldr	r0, [pc, #300]	; (8000ecc <main+0x2b4>)
 8000da0:	4798      	blx	r3
	  	PINC.update(&PINC, stm.gpioc.reg->IDR);
 8000da2:	4b4b      	ldr	r3, [pc, #300]	; (8000ed0 <main+0x2b8>)
 8000da4:	699b      	ldr	r3, [r3, #24]
 8000da6:	4a46      	ldr	r2, [pc, #280]	; (8000ec0 <main+0x2a8>)
 8000da8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8000daa:	6912      	ldr	r2, [r2, #16]
 8000dac:	4611      	mov	r1, r2
 8000dae:	4848      	ldr	r0, [pc, #288]	; (8000ed0 <main+0x2b8>)
 8000db0:	4798      	blx	r3
	  	lcd.reboot();
 8000db2:	4b4d      	ldr	r3, [pc, #308]	; (8000ee8 <main+0x2d0>)
 8000db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000db6:	4798      	blx	r3
	  	/***************/

	  	calendario();
 8000db8:	f000 f958 	bl	800106c <calendario>

	  	lcd.gotoxy(1,0);
 8000dbc:	4b4a      	ldr	r3, [pc, #296]	; (8000ee8 <main+0x2d0>)
 8000dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	4798      	blx	r3
	  	lcd.string( func.print("%s", &stm.rtc.reg->BKP0R ));
 8000dc6:	4b48      	ldr	r3, [pc, #288]	; (8000ee8 <main+0x2d0>)
 8000dc8:	695c      	ldr	r4, [r3, #20]
 8000dca:	4b3e      	ldr	r3, [pc, #248]	; (8000ec4 <main+0x2ac>)
 8000dcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000dd0:	4a3b      	ldr	r2, [pc, #236]	; (8000ec0 <main+0x2a8>)
 8000dd2:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8000dd4:	3250      	adds	r2, #80	; 0x50
 8000dd6:	4611      	mov	r1, r2
 8000dd8:	4845      	ldr	r0, [pc, #276]	; (8000ef0 <main+0x2d8>)
 8000dda:	4798      	blx	r3
 8000ddc:	4603      	mov	r3, r0
 8000dde:	4618      	mov	r0, r3
 8000de0:	47a0      	blx	r4


	  	lcd.gotoxy(1,4);
 8000de2:	4b41      	ldr	r3, [pc, #260]	; (8000ee8 <main+0x2d0>)
 8000de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000de6:	2104      	movs	r1, #4
 8000de8:	2001      	movs	r0, #1
 8000dea:	4798      	blx	r3
	  	if(samples < n_samples){
 8000dec:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000df0:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d217      	bcs.n	8000e28 <main+0x210>
	  		temperature += stm.adc1.read();
 8000df8:	4b31      	ldr	r3, [pc, #196]	; (8000ec0 <main+0x2a8>)
 8000dfa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8000dfe:	4798      	blx	r3
 8000e00:	ec53 2b10 	vmov	r2, r3, d0
 8000e04:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8000e08:	f7ff fa58 	bl	80002bc <__adddf3>
 8000e0c:	4602      	mov	r2, r0
 8000e0e:	460b      	mov	r3, r1
 8000e10:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	  		stm.adc1.restart();
 8000e14:	4b2a      	ldr	r3, [pc, #168]	; (8000ec0 <main+0x2a8>)
 8000e16:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8000e1a:	4798      	blx	r3
	  		samples++;
 8000e1c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000e20:	3301      	adds	r3, #1
 8000e22:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000e26:	e7ac      	b.n	8000d82 <main+0x16a>
	  	}else{
	  		temperature /= n_samples;
 8000e28:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000e2c:	f7ff fb92 	bl	8000554 <__aeabi_i2d>
 8000e30:	4602      	mov	r2, r0
 8000e32:	460b      	mov	r3, r1
 8000e34:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8000e38:	f7ff fd20 	bl	800087c <__aeabi_ddiv>
 8000e3c:	4602      	mov	r2, r0
 8000e3e:	460b      	mov	r3, r1
 8000e40:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	  		temperature = (temperature/3.1 - 943/3.1) + 25;
 8000e44:	a31a      	add	r3, pc, #104	; (adr r3, 8000eb0 <main+0x298>)
 8000e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e4a:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8000e4e:	f7ff fd15 	bl	800087c <__aeabi_ddiv>
 8000e52:	4602      	mov	r2, r0
 8000e54:	460b      	mov	r3, r1
 8000e56:	4610      	mov	r0, r2
 8000e58:	4619      	mov	r1, r3
 8000e5a:	a317      	add	r3, pc, #92	; (adr r3, 8000eb8 <main+0x2a0>)
 8000e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e60:	f7ff fa2a 	bl	80002b8 <__aeabi_dsub>
 8000e64:	4602      	mov	r2, r0
 8000e66:	460b      	mov	r3, r1
 8000e68:	4610      	mov	r0, r2
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	f04f 0200 	mov.w	r2, #0
 8000e70:	4b20      	ldr	r3, [pc, #128]	; (8000ef4 <main+0x2dc>)
 8000e72:	f7ff fa23 	bl	80002bc <__adddf3>
 8000e76:	4602      	mov	r2, r0
 8000e78:	460b      	mov	r3, r1
 8000e7a:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	  		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 7);
 8000e7e:	4b1a      	ldr	r3, [pc, #104]	; (8000ee8 <main+0x2d0>)
 8000e80:	699c      	ldr	r4, [r3, #24]
 8000e82:	4b10      	ldr	r3, [pc, #64]	; (8000ec4 <main+0x2ac>)
 8000e84:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8000e88:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8000e8c:	f7ff fea4 	bl	8000bd8 <__aeabi_d2uiz>
 8000e90:	4603      	mov	r3, r0
 8000e92:	22df      	movs	r2, #223	; 0xdf
 8000e94:	4619      	mov	r1, r3
 8000e96:	4818      	ldr	r0, [pc, #96]	; (8000ef8 <main+0x2e0>)
 8000e98:	47a8      	blx	r5
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2107      	movs	r1, #7
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	47a0      	blx	r4
	  		samples=0;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	  	PINA.update(&PINA, stm.gpioa.reg->IDR);
 8000ea8:	e76b      	b.n	8000d82 <main+0x16a>
 8000eaa:	bf00      	nop
 8000eac:	f3af 8000 	nop.w
 8000eb0:	cccccccd 	.word	0xcccccccd
 8000eb4:	4008cccc 	.word	0x4008cccc
 8000eb8:	c6318c63 	.word	0xc6318c63
 8000ebc:	40730318 	.word	0x40730318
 8000ec0:	2000008c 	.word	0x2000008c
 8000ec4:	200001a8 	.word	0x200001a8
 8000ec8:	20000238 	.word	0x20000238
 8000ecc:	20000254 	.word	0x20000254
 8000ed0:	20000270 	.word	0x20000270
 8000ed4:	200002c4 	.word	0x200002c4
 8000ed8:	200002d0 	.word	0x200002d0
 8000edc:	200002d2 	.word	0x200002d2
 8000ee0:	200002d4 	.word	0x200002d4
 8000ee4:	2000028c 	.word	0x2000028c
 8000ee8:	20000298 	.word	0x20000298
 8000eec:	00534554 	.word	0x00534554
 8000ef0:	08005de8 	.word	0x08005de8
 8000ef4:	40390000 	.word	0x40390000
 8000ef8:	08005dec 	.word	0x08005dec

08000efc <portinic>:
	  	}
  }
}

void portinic(void)
{
 8000efc:	b598      	push	{r3, r4, r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	//Enable clock for IO peripherals
	stm.rcc.reg->AHB1ENR |= 7; //PA PB PC clock enabled
 8000f00:	4b39      	ldr	r3, [pc, #228]	; (8000fe8 <portinic+0xec>)
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f06:	4b38      	ldr	r3, [pc, #224]	; (8000fe8 <portinic+0xec>)
 8000f08:	68db      	ldr	r3, [r3, #12]
 8000f0a:	f042 0207 	orr.w	r2, r2, #7
 8000f0e:	631a      	str	r2, [r3, #48]	; 0x30
  	// GPIO of 16 pins each.
	/**************************/
  	// PA5 or PB13 is green user led
	stm.func.setupreg(2, &stm.gpioa.reg->MODER, 1, 5);
 8000f10:	4b35      	ldr	r3, [pc, #212]	; (8000fe8 <portinic+0xec>)
 8000f12:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 8000f16:	4b34      	ldr	r3, [pc, #208]	; (8000fe8 <portinic+0xec>)
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	2305      	movs	r3, #5
 8000f1e:	2201      	movs	r2, #1
 8000f20:	2002      	movs	r0, #2
 8000f22:	47a0      	blx	r4
	stm.func.setupreg(2, &stm.gpioa.reg->PUPDR, 0, 5);
 8000f24:	4b30      	ldr	r3, [pc, #192]	; (8000fe8 <portinic+0xec>)
 8000f26:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 8000f2a:	4b2f      	ldr	r3, [pc, #188]	; (8000fe8 <portinic+0xec>)
 8000f2c:	691b      	ldr	r3, [r3, #16]
 8000f2e:	f103 010c 	add.w	r1, r3, #12
 8000f32:	2305      	movs	r3, #5
 8000f34:	2200      	movs	r2, #0
 8000f36:	2002      	movs	r0, #2
 8000f38:	47a0      	blx	r4
	//stm.func.setupreg(1, &stm.gpiob.reg->MODER, 1, 26);

	// PC13 is user button
	stm.func.setupreg(2, &stm.gpioc.reg->MODER, 0, 13);
 8000f3a:	4b2b      	ldr	r3, [pc, #172]	; (8000fe8 <portinic+0xec>)
 8000f3c:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 8000f40:	4b29      	ldr	r3, [pc, #164]	; (8000fe8 <portinic+0xec>)
 8000f42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f44:	4619      	mov	r1, r3
 8000f46:	230d      	movs	r3, #13
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2002      	movs	r0, #2
 8000f4c:	47a0      	blx	r4
	stm.func.setupreg(2, &stm.gpioc.reg->PUPDR, 1, 13);
 8000f4e:	4b26      	ldr	r3, [pc, #152]	; (8000fe8 <portinic+0xec>)
 8000f50:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 8000f54:	4b24      	ldr	r3, [pc, #144]	; (8000fe8 <portinic+0xec>)
 8000f56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f58:	f103 010c 	add.w	r1, r3, #12
 8000f5c:	230d      	movs	r3, #13
 8000f5e:	2201      	movs	r2, #1
 8000f60:	2002      	movs	r0, #2
 8000f62:	47a0      	blx	r4

	// PC1 PC2 PC3 as output
	stm.func.setupreg(2, &stm.gpioc.reg->MODER, 1, 0);
 8000f64:	4b20      	ldr	r3, [pc, #128]	; (8000fe8 <portinic+0xec>)
 8000f66:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 8000f6a:	4b1f      	ldr	r3, [pc, #124]	; (8000fe8 <portinic+0xec>)
 8000f6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f6e:	4619      	mov	r1, r3
 8000f70:	2300      	movs	r3, #0
 8000f72:	2201      	movs	r2, #1
 8000f74:	2002      	movs	r0, #2
 8000f76:	47a0      	blx	r4
	stm.func.setupreg(2, &stm.gpioc.reg->MODER, 1, 1);
 8000f78:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <portinic+0xec>)
 8000f7a:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 8000f7e:	4b1a      	ldr	r3, [pc, #104]	; (8000fe8 <portinic+0xec>)
 8000f80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f82:	4619      	mov	r1, r3
 8000f84:	2301      	movs	r3, #1
 8000f86:	2201      	movs	r2, #1
 8000f88:	2002      	movs	r0, #2
 8000f8a:	47a0      	blx	r4
	stm.func.setupreg(2, &stm.gpioc.reg->MODER, 1, 2);
 8000f8c:	4b16      	ldr	r3, [pc, #88]	; (8000fe8 <portinic+0xec>)
 8000f8e:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 8000f92:	4b15      	ldr	r3, [pc, #84]	; (8000fe8 <portinic+0xec>)
 8000f94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f96:	4619      	mov	r1, r3
 8000f98:	2302      	movs	r3, #2
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	2002      	movs	r0, #2
 8000f9e:	47a0      	blx	r4
	stm.func.setupreg(2, &stm.gpioc.reg->PUPDR, 0, 0);
 8000fa0:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <portinic+0xec>)
 8000fa2:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 8000fa6:	4b10      	ldr	r3, [pc, #64]	; (8000fe8 <portinic+0xec>)
 8000fa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000faa:	f103 010c 	add.w	r1, r3, #12
 8000fae:	2300      	movs	r3, #0
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	47a0      	blx	r4
	stm.func.setupreg(2, &stm.gpioc.reg->PUPDR, 0, 1);
 8000fb6:	4b0c      	ldr	r3, [pc, #48]	; (8000fe8 <portinic+0xec>)
 8000fb8:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 8000fbc:	4b0a      	ldr	r3, [pc, #40]	; (8000fe8 <portinic+0xec>)
 8000fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fc0:	f103 010c 	add.w	r1, r3, #12
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	2002      	movs	r0, #2
 8000fca:	47a0      	blx	r4
	stm.func.setupreg(2, &stm.gpioc.reg->PUPDR, 0, 2);
 8000fcc:	4b06      	ldr	r3, [pc, #24]	; (8000fe8 <portinic+0xec>)
 8000fce:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 8000fd2:	4b05      	ldr	r3, [pc, #20]	; (8000fe8 <portinic+0xec>)
 8000fd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fd6:	f103 010c 	add.w	r1, r3, #12
 8000fda:	2302      	movs	r3, #2
 8000fdc:	2200      	movs	r2, #0
 8000fde:	2002      	movs	r0, #2
 8000fe0:	47a0      	blx	r4
}
 8000fe2:	bf00      	nop
 8000fe4:	bd98      	pop	{r3, r4, r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	2000008c 	.word	0x2000008c

08000fec <tim9inic>:

void tim9inic(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
	stm.rcc.reg->APB2ENR |= (1 << 16); //timer 9 clock enabled
 8000ff0:	4b1d      	ldr	r3, [pc, #116]	; (8001068 <tim9inic+0x7c>)
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ff6:	4b1c      	ldr	r3, [pc, #112]	; (8001068 <tim9inic+0x7c>)
 8000ff8:	68db      	ldr	r3, [r3, #12]
 8000ffa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000ffe:	645a      	str	r2, [r3, #68]	; 0x44
	//stm.rcc.reg->APB2ENR |= (1 << 14); //syscfg clock enable
	stm.nvic.reg->ISER[0] |= (1 << 24); // enable interrupt tim 1 brk and tim 9 global (IRGn 24)
 8001000:	4b19      	ldr	r3, [pc, #100]	; (8001068 <tim9inic+0x7c>)
 8001002:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	4b17      	ldr	r3, [pc, #92]	; (8001068 <tim9inic+0x7c>)
 800100a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800100e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001012:	601a      	str	r2, [r3, #0]
	//stm.nvic.reg->ICER[0] |= (1 << 24);
	stm.tim9.reg->ARR = 45535;
 8001014:	4b14      	ldr	r3, [pc, #80]	; (8001068 <tim9inic+0x7c>)
 8001016:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800101a:	f24b 12df 	movw	r2, #45535	; 0xb1df
 800101e:	62da      	str	r2, [r3, #44]	; 0x2c
	stm.tim9.reg->CCR1 = 7530;
 8001020:	4b11      	ldr	r3, [pc, #68]	; (8001068 <tim9inic+0x7c>)
 8001022:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001026:	f641 526a 	movw	r2, #7530	; 0x1d6a
 800102a:	635a      	str	r2, [r3, #52]	; 0x34
	stm.tim9.reg->PSC = 20;
 800102c:	4b0e      	ldr	r3, [pc, #56]	; (8001068 <tim9inic+0x7c>)
 800102e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001032:	2214      	movs	r2, #20
 8001034:	629a      	str	r2, [r3, #40]	; 0x28
	stm.tim9.reg->DIER |= 3; //3 | (1 << 6);
 8001036:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <tim9inic+0x7c>)
 8001038:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800103c:	68da      	ldr	r2, [r3, #12]
 800103e:	4b0a      	ldr	r3, [pc, #40]	; (8001068 <tim9inic+0x7c>)
 8001040:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001044:	f042 0203 	orr.w	r2, r2, #3
 8001048:	60da      	str	r2, [r3, #12]
	//stm.tim9.reg->CCMR1 |= (3 << 2);
	//stm.tim9.reg->CCMR1 |= (3 << 4);
	//stm.tim9.reg->CCER |= 1;
	stm.tim9.reg->CR1 |= 1 | (1 << 7);
 800104a:	4b07      	ldr	r3, [pc, #28]	; (8001068 <tim9inic+0x7c>)
 800104c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	4b05      	ldr	r3, [pc, #20]	; (8001068 <tim9inic+0x7c>)
 8001054:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001058:	f042 0281 	orr.w	r2, r2, #129	; 0x81
 800105c:	601a      	str	r2, [r3, #0]
}
 800105e:	bf00      	nop
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	2000008c 	.word	0x2000008c

0800106c <calendario>:

void calendario(void)
{
 800106c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800106e:	b085      	sub	sp, #20
 8001070:	af04      	add	r7, sp, #16
	/******MENU*****/
	switch(choice){
 8001072:	4b70      	ldr	r3, [pc, #448]	; (8001234 <calendario+0x1c8>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	3b01      	subs	r3, #1
 8001078:	2b08      	cmp	r3, #8
 800107a:	f200 846a 	bhi.w	8001952 <calendario+0x8e6>
 800107e:	a201      	add	r2, pc, #4	; (adr r2, 8001084 <calendario+0x18>)
 8001080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001084:	080010a9 	.word	0x080010a9
 8001088:	0800116f 	.word	0x0800116f
 800108c:	08001265 	.word	0x08001265
 8001090:	08001377 	.word	0x08001377
 8001094:	08001491 	.word	0x08001491
 8001098:	0800156f 	.word	0x0800156f
 800109c:	08001685 	.word	0x08001685
 80010a0:	08001763 	.word	0x08001763
 80010a4:	08001879 	.word	0x08001879
		case 1: // show time
			lcd.gotoxy(0,0);
 80010a8:	4b63      	ldr	r3, [pc, #396]	; (8001238 <calendario+0x1cc>)
 80010aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ac:	2100      	movs	r1, #0
 80010ae:	2000      	movs	r0, #0
 80010b0:	4798      	blx	r3
			lcd.string_size("Relogio",16);
 80010b2:	4b61      	ldr	r3, [pc, #388]	; (8001238 <calendario+0x1cc>)
 80010b4:	699b      	ldr	r3, [r3, #24]
 80010b6:	2110      	movs	r1, #16
 80010b8:	4860      	ldr	r0, [pc, #384]	; (800123c <calendario+0x1d0>)
 80010ba:	4798      	blx	r3
			stm.rtc.tr2vec(vec);
 80010bc:	4b60      	ldr	r3, [pc, #384]	; (8001240 <calendario+0x1d4>)
 80010be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80010c2:	4860      	ldr	r0, [pc, #384]	; (8001244 <calendario+0x1d8>)
 80010c4:	4798      	blx	r3
			lcd.gotoxy(3,0);
 80010c6:	4b5c      	ldr	r3, [pc, #368]	; (8001238 <calendario+0x1cc>)
 80010c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ca:	2100      	movs	r1, #0
 80010cc:	2003      	movs	r0, #3
 80010ce:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vec[0],vec[1],vec[2],vec[3],vec[4],vec[5]),17);
 80010d0:	4b59      	ldr	r3, [pc, #356]	; (8001238 <calendario+0x1cc>)
 80010d2:	699c      	ldr	r4, [r3, #24]
 80010d4:	4b5c      	ldr	r3, [pc, #368]	; (8001248 <calendario+0x1dc>)
 80010d6:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 80010da:	4b5a      	ldr	r3, [pc, #360]	; (8001244 <calendario+0x1d8>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	4618      	mov	r0, r3
 80010e0:	4b58      	ldr	r3, [pc, #352]	; (8001244 <calendario+0x1d8>)
 80010e2:	785b      	ldrb	r3, [r3, #1]
 80010e4:	461e      	mov	r6, r3
 80010e6:	4b57      	ldr	r3, [pc, #348]	; (8001244 <calendario+0x1d8>)
 80010e8:	789b      	ldrb	r3, [r3, #2]
 80010ea:	469c      	mov	ip, r3
 80010ec:	4b55      	ldr	r3, [pc, #340]	; (8001244 <calendario+0x1d8>)
 80010ee:	78db      	ldrb	r3, [r3, #3]
 80010f0:	461a      	mov	r2, r3
 80010f2:	4b54      	ldr	r3, [pc, #336]	; (8001244 <calendario+0x1d8>)
 80010f4:	791b      	ldrb	r3, [r3, #4]
 80010f6:	4619      	mov	r1, r3
 80010f8:	4b52      	ldr	r3, [pc, #328]	; (8001244 <calendario+0x1d8>)
 80010fa:	795b      	ldrb	r3, [r3, #5]
 80010fc:	9302      	str	r3, [sp, #8]
 80010fe:	9101      	str	r1, [sp, #4]
 8001100:	9200      	str	r2, [sp, #0]
 8001102:	4663      	mov	r3, ip
 8001104:	4632      	mov	r2, r6
 8001106:	4601      	mov	r1, r0
 8001108:	4850      	ldr	r0, [pc, #320]	; (800124c <calendario+0x1e0>)
 800110a:	47a8      	blx	r5
 800110c:	4603      	mov	r3, r0
 800110e:	2111      	movs	r1, #17
 8001110:	4618      	mov	r0, r3
 8001112:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001114:	4b4a      	ldr	r3, [pc, #296]	; (8001240 <calendario+0x1d4>)
 8001116:	f8d3 40f0 	ldr.w	r4, [r3, #240]	; 0xf0
 800111a:	4b4d      	ldr	r3, [pc, #308]	; (8001250 <calendario+0x1e4>)
 800111c:	6958      	ldr	r0, [r3, #20]
 800111e:	4b4c      	ldr	r3, [pc, #304]	; (8001250 <calendario+0x1e4>)
 8001120:	6919      	ldr	r1, [r3, #16]
 8001122:	4b4c      	ldr	r3, [pc, #304]	; (8001254 <calendario+0x1e8>)
 8001124:	881b      	ldrh	r3, [r3, #0]
 8001126:	220d      	movs	r2, #13
 8001128:	47a0      	blx	r4
 800112a:	4603      	mov	r3, r0
 800112c:	4a4a      	ldr	r2, [pc, #296]	; (8001258 <calendario+0x1ec>)
 800112e:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 )
 8001130:	4b49      	ldr	r3, [pc, #292]	; (8001258 <calendario+0x1ec>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2b05      	cmp	r3, #5
 8001136:	d906      	bls.n	8001146 <calendario+0xda>
 8001138:	4b47      	ldr	r3, [pc, #284]	; (8001258 <calendario+0x1ec>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2b0a      	cmp	r3, #10
 800113e:	d802      	bhi.n	8001146 <calendario+0xda>
				choice = 2;
 8001140:	4b3c      	ldr	r3, [pc, #240]	; (8001234 <calendario+0x1c8>)
 8001142:	2202      	movs	r2, #2
 8001144:	701a      	strb	r2, [r3, #0]
			if( value > 10 && value < 30 )
 8001146:	4b44      	ldr	r3, [pc, #272]	; (8001258 <calendario+0x1ec>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2b0a      	cmp	r3, #10
 800114c:	d906      	bls.n	800115c <calendario+0xf0>
 800114e:	4b42      	ldr	r3, [pc, #264]	; (8001258 <calendario+0x1ec>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2b1d      	cmp	r3, #29
 8001154:	d802      	bhi.n	800115c <calendario+0xf0>
				choice = 4;
 8001156:	4b37      	ldr	r3, [pc, #220]	; (8001234 <calendario+0x1c8>)
 8001158:	2204      	movs	r2, #4
 800115a:	701a      	strb	r2, [r3, #0]
			if( value > 40 )
 800115c:	4b3e      	ldr	r3, [pc, #248]	; (8001258 <calendario+0x1ec>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2b28      	cmp	r3, #40	; 0x28
 8001162:	f240 83f8 	bls.w	8001956 <calendario+0x8ea>
				choice = 3;
 8001166:	4b33      	ldr	r3, [pc, #204]	; (8001234 <calendario+0x1c8>)
 8001168:	2203      	movs	r2, #3
 800116a:	701a      	strb	r2, [r3, #0]
			break;
 800116c:	e3f3      	b.n	8001956 <calendario+0x8ea>

		case 2: // show date
			lcd.gotoxy(0,0);
 800116e:	4b32      	ldr	r3, [pc, #200]	; (8001238 <calendario+0x1cc>)
 8001170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001172:	2100      	movs	r1, #0
 8001174:	2000      	movs	r0, #0
 8001176:	4798      	blx	r3
			lcd.string_size("Data",16);
 8001178:	4b2f      	ldr	r3, [pc, #188]	; (8001238 <calendario+0x1cc>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	2110      	movs	r1, #16
 800117e:	4837      	ldr	r0, [pc, #220]	; (800125c <calendario+0x1f0>)
 8001180:	4798      	blx	r3
			stm.rtc.dr2vec(vec);
 8001182:	4b2f      	ldr	r3, [pc, #188]	; (8001240 <calendario+0x1d4>)
 8001184:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001188:	482e      	ldr	r0, [pc, #184]	; (8001244 <calendario+0x1d8>)
 800118a:	4798      	blx	r3
			lcd.gotoxy(3,0);
 800118c:	4b2a      	ldr	r3, [pc, #168]	; (8001238 <calendario+0x1cc>)
 800118e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001190:	2100      	movs	r1, #0
 8001192:	2003      	movs	r0, #3
 8001194:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vec[5],vec[6],vec[3],vec[4],vec[0],vec[1]),17);
 8001196:	4b28      	ldr	r3, [pc, #160]	; (8001238 <calendario+0x1cc>)
 8001198:	699c      	ldr	r4, [r3, #24]
 800119a:	4b2b      	ldr	r3, [pc, #172]	; (8001248 <calendario+0x1dc>)
 800119c:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 80011a0:	4b28      	ldr	r3, [pc, #160]	; (8001244 <calendario+0x1d8>)
 80011a2:	795b      	ldrb	r3, [r3, #5]
 80011a4:	4618      	mov	r0, r3
 80011a6:	4b27      	ldr	r3, [pc, #156]	; (8001244 <calendario+0x1d8>)
 80011a8:	799b      	ldrb	r3, [r3, #6]
 80011aa:	461e      	mov	r6, r3
 80011ac:	4b25      	ldr	r3, [pc, #148]	; (8001244 <calendario+0x1d8>)
 80011ae:	78db      	ldrb	r3, [r3, #3]
 80011b0:	469c      	mov	ip, r3
 80011b2:	4b24      	ldr	r3, [pc, #144]	; (8001244 <calendario+0x1d8>)
 80011b4:	791b      	ldrb	r3, [r3, #4]
 80011b6:	461a      	mov	r2, r3
 80011b8:	4b22      	ldr	r3, [pc, #136]	; (8001244 <calendario+0x1d8>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	4619      	mov	r1, r3
 80011be:	4b21      	ldr	r3, [pc, #132]	; (8001244 <calendario+0x1d8>)
 80011c0:	785b      	ldrb	r3, [r3, #1]
 80011c2:	9302      	str	r3, [sp, #8]
 80011c4:	9101      	str	r1, [sp, #4]
 80011c6:	9200      	str	r2, [sp, #0]
 80011c8:	4663      	mov	r3, ip
 80011ca:	4632      	mov	r2, r6
 80011cc:	4601      	mov	r1, r0
 80011ce:	4824      	ldr	r0, [pc, #144]	; (8001260 <calendario+0x1f4>)
 80011d0:	47a8      	blx	r5
 80011d2:	4603      	mov	r3, r0
 80011d4:	2111      	movs	r1, #17
 80011d6:	4618      	mov	r0, r3
 80011d8:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80011da:	4b19      	ldr	r3, [pc, #100]	; (8001240 <calendario+0x1d4>)
 80011dc:	f8d3 40f0 	ldr.w	r4, [r3, #240]	; 0xf0
 80011e0:	4b1b      	ldr	r3, [pc, #108]	; (8001250 <calendario+0x1e4>)
 80011e2:	6958      	ldr	r0, [r3, #20]
 80011e4:	4b1a      	ldr	r3, [pc, #104]	; (8001250 <calendario+0x1e4>)
 80011e6:	6919      	ldr	r1, [r3, #16]
 80011e8:	4b1a      	ldr	r3, [pc, #104]	; (8001254 <calendario+0x1e8>)
 80011ea:	881b      	ldrh	r3, [r3, #0]
 80011ec:	220d      	movs	r2, #13
 80011ee:	47a0      	blx	r4
 80011f0:	4603      	mov	r3, r0
 80011f2:	4a19      	ldr	r2, [pc, #100]	; (8001258 <calendario+0x1ec>)
 80011f4:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 )
 80011f6:	4b18      	ldr	r3, [pc, #96]	; (8001258 <calendario+0x1ec>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2b05      	cmp	r3, #5
 80011fc:	d906      	bls.n	800120c <calendario+0x1a0>
 80011fe:	4b16      	ldr	r3, [pc, #88]	; (8001258 <calendario+0x1ec>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2b0a      	cmp	r3, #10
 8001204:	d802      	bhi.n	800120c <calendario+0x1a0>
				choice = 1;
 8001206:	4b0b      	ldr	r3, [pc, #44]	; (8001234 <calendario+0x1c8>)
 8001208:	2201      	movs	r2, #1
 800120a:	701a      	strb	r2, [r3, #0]
			if( value > 10 && value < 30 )
 800120c:	4b12      	ldr	r3, [pc, #72]	; (8001258 <calendario+0x1ec>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2b0a      	cmp	r3, #10
 8001212:	d906      	bls.n	8001222 <calendario+0x1b6>
 8001214:	4b10      	ldr	r3, [pc, #64]	; (8001258 <calendario+0x1ec>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2b1d      	cmp	r3, #29
 800121a:	d802      	bhi.n	8001222 <calendario+0x1b6>
				choice = 7;
 800121c:	4b05      	ldr	r3, [pc, #20]	; (8001234 <calendario+0x1c8>)
 800121e:	2207      	movs	r2, #7
 8001220:	701a      	strb	r2, [r3, #0]
			if( value > 40 )
 8001222:	4b0d      	ldr	r3, [pc, #52]	; (8001258 <calendario+0x1ec>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2b28      	cmp	r3, #40	; 0x28
 8001228:	f240 8397 	bls.w	800195a <calendario+0x8ee>
				choice = 3;
 800122c:	4b01      	ldr	r3, [pc, #4]	; (8001234 <calendario+0x1c8>)
 800122e:	2203      	movs	r2, #3
 8001230:	701a      	strb	r2, [r3, #0]
			break;
 8001232:	e392      	b.n	800195a <calendario+0x8ee>
 8001234:	200002c4 	.word	0x200002c4
 8001238:	20000298 	.word	0x20000298
 800123c:	08005df4 	.word	0x08005df4
 8001240:	2000008c 	.word	0x2000008c
 8001244:	200002d8 	.word	0x200002d8
 8001248:	200001a8 	.word	0x200001a8
 800124c:	08005dfc 	.word	0x08005dfc
 8001250:	20000270 	.word	0x20000270
 8001254:	200002d2 	.word	0x200002d2
 8001258:	200002cc 	.word	0x200002cc
 800125c:	08005e14 	.word	0x08005e14
 8001260:	08005e1c 	.word	0x08005e1c

		case 3: // message
			lcd.gotoxy(0,0);
 8001264:	4b7b      	ldr	r3, [pc, #492]	; (8001454 <calendario+0x3e8>)
 8001266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001268:	2100      	movs	r1, #0
 800126a:	2000      	movs	r0, #0
 800126c:	4798      	blx	r3
			lcd.string_size("Calendario",16);
 800126e:	4b79      	ldr	r3, [pc, #484]	; (8001454 <calendario+0x3e8>)
 8001270:	699b      	ldr	r3, [r3, #24]
 8001272:	2110      	movs	r1, #16
 8001274:	4878      	ldr	r0, [pc, #480]	; (8001458 <calendario+0x3ec>)
 8001276:	4798      	blx	r3

			stm.rtc.dr2vec(vec);
 8001278:	4b78      	ldr	r3, [pc, #480]	; (800145c <calendario+0x3f0>)
 800127a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800127e:	4878      	ldr	r0, [pc, #480]	; (8001460 <calendario+0x3f4>)
 8001280:	4798      	blx	r3
			lcd.gotoxy(2,0);
 8001282:	4b74      	ldr	r3, [pc, #464]	; (8001454 <calendario+0x3e8>)
 8001284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001286:	2100      	movs	r1, #0
 8001288:	2002      	movs	r0, #2
 800128a:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vec[5],vec[6],vec[3],vec[4],vec[0],vec[1]),17);
 800128c:	4b71      	ldr	r3, [pc, #452]	; (8001454 <calendario+0x3e8>)
 800128e:	699c      	ldr	r4, [r3, #24]
 8001290:	4b74      	ldr	r3, [pc, #464]	; (8001464 <calendario+0x3f8>)
 8001292:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001296:	4b72      	ldr	r3, [pc, #456]	; (8001460 <calendario+0x3f4>)
 8001298:	795b      	ldrb	r3, [r3, #5]
 800129a:	4618      	mov	r0, r3
 800129c:	4b70      	ldr	r3, [pc, #448]	; (8001460 <calendario+0x3f4>)
 800129e:	799b      	ldrb	r3, [r3, #6]
 80012a0:	461e      	mov	r6, r3
 80012a2:	4b6f      	ldr	r3, [pc, #444]	; (8001460 <calendario+0x3f4>)
 80012a4:	78db      	ldrb	r3, [r3, #3]
 80012a6:	469c      	mov	ip, r3
 80012a8:	4b6d      	ldr	r3, [pc, #436]	; (8001460 <calendario+0x3f4>)
 80012aa:	791b      	ldrb	r3, [r3, #4]
 80012ac:	461a      	mov	r2, r3
 80012ae:	4b6c      	ldr	r3, [pc, #432]	; (8001460 <calendario+0x3f4>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	4619      	mov	r1, r3
 80012b4:	4b6a      	ldr	r3, [pc, #424]	; (8001460 <calendario+0x3f4>)
 80012b6:	785b      	ldrb	r3, [r3, #1]
 80012b8:	9302      	str	r3, [sp, #8]
 80012ba:	9101      	str	r1, [sp, #4]
 80012bc:	9200      	str	r2, [sp, #0]
 80012be:	4663      	mov	r3, ip
 80012c0:	4632      	mov	r2, r6
 80012c2:	4601      	mov	r1, r0
 80012c4:	4868      	ldr	r0, [pc, #416]	; (8001468 <calendario+0x3fc>)
 80012c6:	47a8      	blx	r5
 80012c8:	4603      	mov	r3, r0
 80012ca:	2111      	movs	r1, #17
 80012cc:	4618      	mov	r0, r3
 80012ce:	47a0      	blx	r4

			stm.rtc.tr2vec(vec);
 80012d0:	4b62      	ldr	r3, [pc, #392]	; (800145c <calendario+0x3f0>)
 80012d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80012d6:	4862      	ldr	r0, [pc, #392]	; (8001460 <calendario+0x3f4>)
 80012d8:	4798      	blx	r3
			lcd.gotoxy(3,0);
 80012da:	4b5e      	ldr	r3, [pc, #376]	; (8001454 <calendario+0x3e8>)
 80012dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012de:	2100      	movs	r1, #0
 80012e0:	2003      	movs	r0, #3
 80012e2:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vec[0],vec[1],vec[2],vec[3],vec[4],vec[5]),17);
 80012e4:	4b5b      	ldr	r3, [pc, #364]	; (8001454 <calendario+0x3e8>)
 80012e6:	699c      	ldr	r4, [r3, #24]
 80012e8:	4b5e      	ldr	r3, [pc, #376]	; (8001464 <calendario+0x3f8>)
 80012ea:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 80012ee:	4b5c      	ldr	r3, [pc, #368]	; (8001460 <calendario+0x3f4>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	4618      	mov	r0, r3
 80012f4:	4b5a      	ldr	r3, [pc, #360]	; (8001460 <calendario+0x3f4>)
 80012f6:	785b      	ldrb	r3, [r3, #1]
 80012f8:	461e      	mov	r6, r3
 80012fa:	4b59      	ldr	r3, [pc, #356]	; (8001460 <calendario+0x3f4>)
 80012fc:	789b      	ldrb	r3, [r3, #2]
 80012fe:	469c      	mov	ip, r3
 8001300:	4b57      	ldr	r3, [pc, #348]	; (8001460 <calendario+0x3f4>)
 8001302:	78db      	ldrb	r3, [r3, #3]
 8001304:	461a      	mov	r2, r3
 8001306:	4b56      	ldr	r3, [pc, #344]	; (8001460 <calendario+0x3f4>)
 8001308:	791b      	ldrb	r3, [r3, #4]
 800130a:	4619      	mov	r1, r3
 800130c:	4b54      	ldr	r3, [pc, #336]	; (8001460 <calendario+0x3f4>)
 800130e:	795b      	ldrb	r3, [r3, #5]
 8001310:	9302      	str	r3, [sp, #8]
 8001312:	9101      	str	r1, [sp, #4]
 8001314:	9200      	str	r2, [sp, #0]
 8001316:	4663      	mov	r3, ip
 8001318:	4632      	mov	r2, r6
 800131a:	4601      	mov	r1, r0
 800131c:	4853      	ldr	r0, [pc, #332]	; (800146c <calendario+0x400>)
 800131e:	47a8      	blx	r5
 8001320:	4603      	mov	r3, r0
 8001322:	2111      	movs	r1, #17
 8001324:	4618      	mov	r0, r3
 8001326:	47a0      	blx	r4

			if(stm.func.triggerB(PINC.HL,PINC.LH,13,count2) > 40){
 8001328:	4b4c      	ldr	r3, [pc, #304]	; (800145c <calendario+0x3f0>)
 800132a:	f8d3 40f0 	ldr.w	r4, [r3, #240]	; 0xf0
 800132e:	4b50      	ldr	r3, [pc, #320]	; (8001470 <calendario+0x404>)
 8001330:	6958      	ldr	r0, [r3, #20]
 8001332:	4b4f      	ldr	r3, [pc, #316]	; (8001470 <calendario+0x404>)
 8001334:	6919      	ldr	r1, [r3, #16]
 8001336:	4b4f      	ldr	r3, [pc, #316]	; (8001474 <calendario+0x408>)
 8001338:	881b      	ldrh	r3, [r3, #0]
 800133a:	220d      	movs	r2, #13
 800133c:	47a0      	blx	r4
 800133e:	4603      	mov	r3, r0
 8001340:	2b28      	cmp	r3, #40	; 0x28
 8001342:	f240 830c 	bls.w	800195e <calendario+0x8f2>
				lcd.gotoxy(2,0);
 8001346:	4b43      	ldr	r3, [pc, #268]	; (8001454 <calendario+0x3e8>)
 8001348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800134a:	2100      	movs	r1, #0
 800134c:	2002      	movs	r0, #2
 800134e:	4798      	blx	r3
				lcd.string_size(" ",17);
 8001350:	4b40      	ldr	r3, [pc, #256]	; (8001454 <calendario+0x3e8>)
 8001352:	699b      	ldr	r3, [r3, #24]
 8001354:	2111      	movs	r1, #17
 8001356:	4848      	ldr	r0, [pc, #288]	; (8001478 <calendario+0x40c>)
 8001358:	4798      	blx	r3
				lcd.gotoxy(3,0);
 800135a:	4b3e      	ldr	r3, [pc, #248]	; (8001454 <calendario+0x3e8>)
 800135c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135e:	2100      	movs	r1, #0
 8001360:	2003      	movs	r0, #3
 8001362:	4798      	blx	r3
				lcd.string_size(" ",15);
 8001364:	4b3b      	ldr	r3, [pc, #236]	; (8001454 <calendario+0x3e8>)
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	210f      	movs	r1, #15
 800136a:	4843      	ldr	r0, [pc, #268]	; (8001478 <calendario+0x40c>)
 800136c:	4798      	blx	r3
				choice = 1;
 800136e:	4b43      	ldr	r3, [pc, #268]	; (800147c <calendario+0x410>)
 8001370:	2201      	movs	r2, #1
 8001372:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001374:	e2f3      	b.n	800195e <calendario+0x8f2>

		// Relogio
		case 4: // Set Hour
			lcd.gotoxy(0,0);
 8001376:	4b37      	ldr	r3, [pc, #220]	; (8001454 <calendario+0x3e8>)
 8001378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800137a:	2100      	movs	r1, #0
 800137c:	2000      	movs	r0, #0
 800137e:	4798      	blx	r3
			lcd.string_size("Acertar Hora",16);
 8001380:	4b34      	ldr	r3, [pc, #208]	; (8001454 <calendario+0x3e8>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	2110      	movs	r1, #16
 8001386:	483e      	ldr	r0, [pc, #248]	; (8001480 <calendario+0x414>)
 8001388:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800138a:	4b34      	ldr	r3, [pc, #208]	; (800145c <calendario+0x3f0>)
 800138c:	f8d3 40f0 	ldr.w	r4, [r3, #240]	; 0xf0
 8001390:	4b37      	ldr	r3, [pc, #220]	; (8001470 <calendario+0x404>)
 8001392:	6958      	ldr	r0, [r3, #20]
 8001394:	4b36      	ldr	r3, [pc, #216]	; (8001470 <calendario+0x404>)
 8001396:	6919      	ldr	r1, [r3, #16]
 8001398:	4b36      	ldr	r3, [pc, #216]	; (8001474 <calendario+0x408>)
 800139a:	881b      	ldrh	r3, [r3, #0]
 800139c:	220d      	movs	r2, #13
 800139e:	47a0      	blx	r4
 80013a0:	4603      	mov	r3, r0
 80013a2:	4a38      	ldr	r2, [pc, #224]	; (8001484 <calendario+0x418>)
 80013a4:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80013a6:	4b37      	ldr	r3, [pc, #220]	; (8001484 <calendario+0x418>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d023      	beq.n	80013f6 <calendario+0x38a>
 80013ae:	4b35      	ldr	r3, [pc, #212]	; (8001484 <calendario+0x418>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b05      	cmp	r3, #5
 80013b4:	d81f      	bhi.n	80013f6 <calendario+0x38a>
				hour ++;
 80013b6:	4b34      	ldr	r3, [pc, #208]	; (8001488 <calendario+0x41c>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	3301      	adds	r3, #1
 80013bc:	b2da      	uxtb	r2, r3
 80013be:	4b32      	ldr	r3, [pc, #200]	; (8001488 <calendario+0x41c>)
 80013c0:	701a      	strb	r2, [r3, #0]
				if(hour > 23)
 80013c2:	4b31      	ldr	r3, [pc, #196]	; (8001488 <calendario+0x41c>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b17      	cmp	r3, #23
 80013c8:	d902      	bls.n	80013d0 <calendario+0x364>
					hour = 0;
 80013ca:	4b2f      	ldr	r3, [pc, #188]	; (8001488 <calendario+0x41c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80013d0:	4b20      	ldr	r3, [pc, #128]	; (8001454 <calendario+0x3e8>)
 80013d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d4:	2100      	movs	r1, #0
 80013d6:	2002      	movs	r0, #2
 80013d8:	4798      	blx	r3
				lcd.string_size(func.print("hora: %d", hour),16);
 80013da:	4b1e      	ldr	r3, [pc, #120]	; (8001454 <calendario+0x3e8>)
 80013dc:	699c      	ldr	r4, [r3, #24]
 80013de:	4b21      	ldr	r3, [pc, #132]	; (8001464 <calendario+0x3f8>)
 80013e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80013e4:	4a28      	ldr	r2, [pc, #160]	; (8001488 <calendario+0x41c>)
 80013e6:	7812      	ldrb	r2, [r2, #0]
 80013e8:	4611      	mov	r1, r2
 80013ea:	4828      	ldr	r0, [pc, #160]	; (800148c <calendario+0x420>)
 80013ec:	4798      	blx	r3
 80013ee:	4603      	mov	r3, r0
 80013f0:	2110      	movs	r1, #16
 80013f2:	4618      	mov	r0, r3
 80013f4:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 80013f6:	4b23      	ldr	r3, [pc, #140]	; (8001484 <calendario+0x418>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2b0a      	cmp	r3, #10
 80013fc:	d910      	bls.n	8001420 <calendario+0x3b4>
 80013fe:	4b21      	ldr	r3, [pc, #132]	; (8001484 <calendario+0x418>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2b13      	cmp	r3, #19
 8001404:	d80c      	bhi.n	8001420 <calendario+0x3b4>
				lcd.gotoxy(2,0);
 8001406:	4b13      	ldr	r3, [pc, #76]	; (8001454 <calendario+0x3e8>)
 8001408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800140a:	2100      	movs	r1, #0
 800140c:	2002      	movs	r0, #2
 800140e:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001410:	4b10      	ldr	r3, [pc, #64]	; (8001454 <calendario+0x3e8>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	2110      	movs	r1, #16
 8001416:	4818      	ldr	r0, [pc, #96]	; (8001478 <calendario+0x40c>)
 8001418:	4798      	blx	r3
				choice = 5;
 800141a:	4b18      	ldr	r3, [pc, #96]	; (800147c <calendario+0x410>)
 800141c:	2205      	movs	r2, #5
 800141e:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001420:	4b18      	ldr	r3, [pc, #96]	; (8001484 <calendario+0x418>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b13      	cmp	r3, #19
 8001426:	f240 829c 	bls.w	8001962 <calendario+0x8f6>
				lcd.gotoxy(2,0);
 800142a:	4b0a      	ldr	r3, [pc, #40]	; (8001454 <calendario+0x3e8>)
 800142c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142e:	2100      	movs	r1, #0
 8001430:	2002      	movs	r0, #2
 8001432:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001434:	4b07      	ldr	r3, [pc, #28]	; (8001454 <calendario+0x3e8>)
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	2110      	movs	r1, #16
 800143a:	480f      	ldr	r0, [pc, #60]	; (8001478 <calendario+0x40c>)
 800143c:	4798      	blx	r3
				choice = 1;
 800143e:	4b0f      	ldr	r3, [pc, #60]	; (800147c <calendario+0x410>)
 8001440:	2201      	movs	r2, #1
 8001442:	701a      	strb	r2, [r3, #0]
				stm.rtc.Hour(hour);
 8001444:	4b05      	ldr	r3, [pc, #20]	; (800145c <calendario+0x3f0>)
 8001446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800144a:	4a0f      	ldr	r2, [pc, #60]	; (8001488 <calendario+0x41c>)
 800144c:	7812      	ldrb	r2, [r2, #0]
 800144e:	4610      	mov	r0, r2
 8001450:	4798      	blx	r3
			}
			break;
 8001452:	e286      	b.n	8001962 <calendario+0x8f6>
 8001454:	20000298 	.word	0x20000298
 8001458:	08005e34 	.word	0x08005e34
 800145c:	2000008c 	.word	0x2000008c
 8001460:	200002d8 	.word	0x200002d8
 8001464:	200001a8 	.word	0x200001a8
 8001468:	08005e1c 	.word	0x08005e1c
 800146c:	08005dfc 	.word	0x08005dfc
 8001470:	20000270 	.word	0x20000270
 8001474:	200002d2 	.word	0x200002d2
 8001478:	08005e40 	.word	0x08005e40
 800147c:	200002c4 	.word	0x200002c4
 8001480:	08005e44 	.word	0x08005e44
 8001484:	200002cc 	.word	0x200002cc
 8001488:	200002c5 	.word	0x200002c5
 800148c:	08005e54 	.word	0x08005e54

		case 5: // Set Minute
			lcd.gotoxy(0,0);
 8001490:	4b6e      	ldr	r3, [pc, #440]	; (800164c <calendario+0x5e0>)
 8001492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001494:	2100      	movs	r1, #0
 8001496:	2000      	movs	r0, #0
 8001498:	4798      	blx	r3
			lcd.string_size("Acertar Minutos",16);
 800149a:	4b6c      	ldr	r3, [pc, #432]	; (800164c <calendario+0x5e0>)
 800149c:	699b      	ldr	r3, [r3, #24]
 800149e:	2110      	movs	r1, #16
 80014a0:	486b      	ldr	r0, [pc, #428]	; (8001650 <calendario+0x5e4>)
 80014a2:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80014a4:	4b6b      	ldr	r3, [pc, #428]	; (8001654 <calendario+0x5e8>)
 80014a6:	f8d3 40f0 	ldr.w	r4, [r3, #240]	; 0xf0
 80014aa:	4b6b      	ldr	r3, [pc, #428]	; (8001658 <calendario+0x5ec>)
 80014ac:	6958      	ldr	r0, [r3, #20]
 80014ae:	4b6a      	ldr	r3, [pc, #424]	; (8001658 <calendario+0x5ec>)
 80014b0:	6919      	ldr	r1, [r3, #16]
 80014b2:	4b6a      	ldr	r3, [pc, #424]	; (800165c <calendario+0x5f0>)
 80014b4:	881b      	ldrh	r3, [r3, #0]
 80014b6:	220d      	movs	r2, #13
 80014b8:	47a0      	blx	r4
 80014ba:	4603      	mov	r3, r0
 80014bc:	4a68      	ldr	r2, [pc, #416]	; (8001660 <calendario+0x5f4>)
 80014be:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80014c0:	4b67      	ldr	r3, [pc, #412]	; (8001660 <calendario+0x5f4>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d023      	beq.n	8001510 <calendario+0x4a4>
 80014c8:	4b65      	ldr	r3, [pc, #404]	; (8001660 <calendario+0x5f4>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2b05      	cmp	r3, #5
 80014ce:	d81f      	bhi.n	8001510 <calendario+0x4a4>
				minute ++;
 80014d0:	4b64      	ldr	r3, [pc, #400]	; (8001664 <calendario+0x5f8>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	3301      	adds	r3, #1
 80014d6:	b2da      	uxtb	r2, r3
 80014d8:	4b62      	ldr	r3, [pc, #392]	; (8001664 <calendario+0x5f8>)
 80014da:	701a      	strb	r2, [r3, #0]
				if(minute > 59)
 80014dc:	4b61      	ldr	r3, [pc, #388]	; (8001664 <calendario+0x5f8>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b3b      	cmp	r3, #59	; 0x3b
 80014e2:	d902      	bls.n	80014ea <calendario+0x47e>
					minute = 0;
 80014e4:	4b5f      	ldr	r3, [pc, #380]	; (8001664 <calendario+0x5f8>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80014ea:	4b58      	ldr	r3, [pc, #352]	; (800164c <calendario+0x5e0>)
 80014ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ee:	2100      	movs	r1, #0
 80014f0:	2002      	movs	r0, #2
 80014f2:	4798      	blx	r3
				lcd.string_size(func.print("minuto: %d", minute),16);
 80014f4:	4b55      	ldr	r3, [pc, #340]	; (800164c <calendario+0x5e0>)
 80014f6:	699c      	ldr	r4, [r3, #24]
 80014f8:	4b5b      	ldr	r3, [pc, #364]	; (8001668 <calendario+0x5fc>)
 80014fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80014fe:	4a59      	ldr	r2, [pc, #356]	; (8001664 <calendario+0x5f8>)
 8001500:	7812      	ldrb	r2, [r2, #0]
 8001502:	4611      	mov	r1, r2
 8001504:	4859      	ldr	r0, [pc, #356]	; (800166c <calendario+0x600>)
 8001506:	4798      	blx	r3
 8001508:	4603      	mov	r3, r0
 800150a:	2110      	movs	r1, #16
 800150c:	4618      	mov	r0, r3
 800150e:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001510:	4b53      	ldr	r3, [pc, #332]	; (8001660 <calendario+0x5f4>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2b0a      	cmp	r3, #10
 8001516:	d910      	bls.n	800153a <calendario+0x4ce>
 8001518:	4b51      	ldr	r3, [pc, #324]	; (8001660 <calendario+0x5f4>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2b13      	cmp	r3, #19
 800151e:	d80c      	bhi.n	800153a <calendario+0x4ce>
				lcd.gotoxy(2,0);
 8001520:	4b4a      	ldr	r3, [pc, #296]	; (800164c <calendario+0x5e0>)
 8001522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001524:	2100      	movs	r1, #0
 8001526:	2002      	movs	r0, #2
 8001528:	4798      	blx	r3
				lcd.string_size(" ",16);
 800152a:	4b48      	ldr	r3, [pc, #288]	; (800164c <calendario+0x5e0>)
 800152c:	699b      	ldr	r3, [r3, #24]
 800152e:	2110      	movs	r1, #16
 8001530:	484f      	ldr	r0, [pc, #316]	; (8001670 <calendario+0x604>)
 8001532:	4798      	blx	r3
				choice = 6;
 8001534:	4b4f      	ldr	r3, [pc, #316]	; (8001674 <calendario+0x608>)
 8001536:	2206      	movs	r2, #6
 8001538:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 800153a:	4b49      	ldr	r3, [pc, #292]	; (8001660 <calendario+0x5f4>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2b13      	cmp	r3, #19
 8001540:	f240 8211 	bls.w	8001966 <calendario+0x8fa>
				lcd.gotoxy(2,0);
 8001544:	4b41      	ldr	r3, [pc, #260]	; (800164c <calendario+0x5e0>)
 8001546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001548:	2100      	movs	r1, #0
 800154a:	2002      	movs	r0, #2
 800154c:	4798      	blx	r3
				lcd.string_size(" ",16);
 800154e:	4b3f      	ldr	r3, [pc, #252]	; (800164c <calendario+0x5e0>)
 8001550:	699b      	ldr	r3, [r3, #24]
 8001552:	2110      	movs	r1, #16
 8001554:	4846      	ldr	r0, [pc, #280]	; (8001670 <calendario+0x604>)
 8001556:	4798      	blx	r3
				choice = 1;
 8001558:	4b46      	ldr	r3, [pc, #280]	; (8001674 <calendario+0x608>)
 800155a:	2201      	movs	r2, #1
 800155c:	701a      	strb	r2, [r3, #0]
				stm.rtc.Minute(minute);
 800155e:	4b3d      	ldr	r3, [pc, #244]	; (8001654 <calendario+0x5e8>)
 8001560:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001564:	4a3f      	ldr	r2, [pc, #252]	; (8001664 <calendario+0x5f8>)
 8001566:	7812      	ldrb	r2, [r2, #0]
 8001568:	4610      	mov	r0, r2
 800156a:	4798      	blx	r3
			}
			break;
 800156c:	e1fb      	b.n	8001966 <calendario+0x8fa>

		case 6: // Set Second
			lcd.gotoxy(0,0);
 800156e:	4b37      	ldr	r3, [pc, #220]	; (800164c <calendario+0x5e0>)
 8001570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001572:	2100      	movs	r1, #0
 8001574:	2000      	movs	r0, #0
 8001576:	4798      	blx	r3
			lcd.string_size("Acertar Segundos",16);
 8001578:	4b34      	ldr	r3, [pc, #208]	; (800164c <calendario+0x5e0>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	2110      	movs	r1, #16
 800157e:	483e      	ldr	r0, [pc, #248]	; (8001678 <calendario+0x60c>)
 8001580:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001582:	4b34      	ldr	r3, [pc, #208]	; (8001654 <calendario+0x5e8>)
 8001584:	f8d3 40f0 	ldr.w	r4, [r3, #240]	; 0xf0
 8001588:	4b33      	ldr	r3, [pc, #204]	; (8001658 <calendario+0x5ec>)
 800158a:	6958      	ldr	r0, [r3, #20]
 800158c:	4b32      	ldr	r3, [pc, #200]	; (8001658 <calendario+0x5ec>)
 800158e:	6919      	ldr	r1, [r3, #16]
 8001590:	4b32      	ldr	r3, [pc, #200]	; (800165c <calendario+0x5f0>)
 8001592:	881b      	ldrh	r3, [r3, #0]
 8001594:	220d      	movs	r2, #13
 8001596:	47a0      	blx	r4
 8001598:	4603      	mov	r3, r0
 800159a:	4a31      	ldr	r2, [pc, #196]	; (8001660 <calendario+0x5f4>)
 800159c:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 800159e:	4b30      	ldr	r3, [pc, #192]	; (8001660 <calendario+0x5f4>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d023      	beq.n	80015ee <calendario+0x582>
 80015a6:	4b2e      	ldr	r3, [pc, #184]	; (8001660 <calendario+0x5f4>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2b05      	cmp	r3, #5
 80015ac:	d81f      	bhi.n	80015ee <calendario+0x582>
				second ++;
 80015ae:	4b33      	ldr	r3, [pc, #204]	; (800167c <calendario+0x610>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	3301      	adds	r3, #1
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	4b31      	ldr	r3, [pc, #196]	; (800167c <calendario+0x610>)
 80015b8:	701a      	strb	r2, [r3, #0]
				if(second > 59)
 80015ba:	4b30      	ldr	r3, [pc, #192]	; (800167c <calendario+0x610>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b3b      	cmp	r3, #59	; 0x3b
 80015c0:	d902      	bls.n	80015c8 <calendario+0x55c>
					second = 0;
 80015c2:	4b2e      	ldr	r3, [pc, #184]	; (800167c <calendario+0x610>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80015c8:	4b20      	ldr	r3, [pc, #128]	; (800164c <calendario+0x5e0>)
 80015ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015cc:	2100      	movs	r1, #0
 80015ce:	2002      	movs	r0, #2
 80015d0:	4798      	blx	r3
				lcd.string_size(func.print("segundo: %d", second),16);
 80015d2:	4b1e      	ldr	r3, [pc, #120]	; (800164c <calendario+0x5e0>)
 80015d4:	699c      	ldr	r4, [r3, #24]
 80015d6:	4b24      	ldr	r3, [pc, #144]	; (8001668 <calendario+0x5fc>)
 80015d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80015dc:	4a27      	ldr	r2, [pc, #156]	; (800167c <calendario+0x610>)
 80015de:	7812      	ldrb	r2, [r2, #0]
 80015e0:	4611      	mov	r1, r2
 80015e2:	4827      	ldr	r0, [pc, #156]	; (8001680 <calendario+0x614>)
 80015e4:	4798      	blx	r3
 80015e6:	4603      	mov	r3, r0
 80015e8:	2110      	movs	r1, #16
 80015ea:	4618      	mov	r0, r3
 80015ec:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 80015ee:	4b1c      	ldr	r3, [pc, #112]	; (8001660 <calendario+0x5f4>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2b0a      	cmp	r3, #10
 80015f4:	d910      	bls.n	8001618 <calendario+0x5ac>
 80015f6:	4b1a      	ldr	r3, [pc, #104]	; (8001660 <calendario+0x5f4>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b13      	cmp	r3, #19
 80015fc:	d80c      	bhi.n	8001618 <calendario+0x5ac>
				lcd.gotoxy(2,0);
 80015fe:	4b13      	ldr	r3, [pc, #76]	; (800164c <calendario+0x5e0>)
 8001600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001602:	2100      	movs	r1, #0
 8001604:	2002      	movs	r0, #2
 8001606:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001608:	4b10      	ldr	r3, [pc, #64]	; (800164c <calendario+0x5e0>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	2110      	movs	r1, #16
 800160e:	4818      	ldr	r0, [pc, #96]	; (8001670 <calendario+0x604>)
 8001610:	4798      	blx	r3
				choice = 1;
 8001612:	4b18      	ldr	r3, [pc, #96]	; (8001674 <calendario+0x608>)
 8001614:	2201      	movs	r2, #1
 8001616:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001618:	4b11      	ldr	r3, [pc, #68]	; (8001660 <calendario+0x5f4>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2b13      	cmp	r3, #19
 800161e:	f240 81a4 	bls.w	800196a <calendario+0x8fe>
				lcd.gotoxy(2,0);
 8001622:	4b0a      	ldr	r3, [pc, #40]	; (800164c <calendario+0x5e0>)
 8001624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001626:	2100      	movs	r1, #0
 8001628:	2002      	movs	r0, #2
 800162a:	4798      	blx	r3
				lcd.string_size(" ",16);
 800162c:	4b07      	ldr	r3, [pc, #28]	; (800164c <calendario+0x5e0>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	2110      	movs	r1, #16
 8001632:	480f      	ldr	r0, [pc, #60]	; (8001670 <calendario+0x604>)
 8001634:	4798      	blx	r3
				choice = 1;
 8001636:	4b0f      	ldr	r3, [pc, #60]	; (8001674 <calendario+0x608>)
 8001638:	2201      	movs	r2, #1
 800163a:	701a      	strb	r2, [r3, #0]
				stm.rtc.Second(second);
 800163c:	4b05      	ldr	r3, [pc, #20]	; (8001654 <calendario+0x5e8>)
 800163e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001642:	4a0e      	ldr	r2, [pc, #56]	; (800167c <calendario+0x610>)
 8001644:	7812      	ldrb	r2, [r2, #0]
 8001646:	4610      	mov	r0, r2
 8001648:	4798      	blx	r3
			}
			break;
 800164a:	e18e      	b.n	800196a <calendario+0x8fe>
 800164c:	20000298 	.word	0x20000298
 8001650:	08005e60 	.word	0x08005e60
 8001654:	2000008c 	.word	0x2000008c
 8001658:	20000270 	.word	0x20000270
 800165c:	200002d2 	.word	0x200002d2
 8001660:	200002cc 	.word	0x200002cc
 8001664:	200002c6 	.word	0x200002c6
 8001668:	200001a8 	.word	0x200001a8
 800166c:	08005e70 	.word	0x08005e70
 8001670:	08005e40 	.word	0x08005e40
 8001674:	200002c4 	.word	0x200002c4
 8001678:	08005e7c 	.word	0x08005e7c
 800167c:	200002c7 	.word	0x200002c7
 8001680:	08005e90 	.word	0x08005e90

			// Calendario
			case 7: // Set Year
			lcd.gotoxy(0,0);
 8001684:	4b6e      	ldr	r3, [pc, #440]	; (8001840 <calendario+0x7d4>)
 8001686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001688:	2100      	movs	r1, #0
 800168a:	2000      	movs	r0, #0
 800168c:	4798      	blx	r3
			lcd.string_size("Acertar Ano",16);
 800168e:	4b6c      	ldr	r3, [pc, #432]	; (8001840 <calendario+0x7d4>)
 8001690:	699b      	ldr	r3, [r3, #24]
 8001692:	2110      	movs	r1, #16
 8001694:	486b      	ldr	r0, [pc, #428]	; (8001844 <calendario+0x7d8>)
 8001696:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001698:	4b6b      	ldr	r3, [pc, #428]	; (8001848 <calendario+0x7dc>)
 800169a:	f8d3 40f0 	ldr.w	r4, [r3, #240]	; 0xf0
 800169e:	4b6b      	ldr	r3, [pc, #428]	; (800184c <calendario+0x7e0>)
 80016a0:	6958      	ldr	r0, [r3, #20]
 80016a2:	4b6a      	ldr	r3, [pc, #424]	; (800184c <calendario+0x7e0>)
 80016a4:	6919      	ldr	r1, [r3, #16]
 80016a6:	4b6a      	ldr	r3, [pc, #424]	; (8001850 <calendario+0x7e4>)
 80016a8:	881b      	ldrh	r3, [r3, #0]
 80016aa:	220d      	movs	r2, #13
 80016ac:	47a0      	blx	r4
 80016ae:	4603      	mov	r3, r0
 80016b0:	4a68      	ldr	r2, [pc, #416]	; (8001854 <calendario+0x7e8>)
 80016b2:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80016b4:	4b67      	ldr	r3, [pc, #412]	; (8001854 <calendario+0x7e8>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d023      	beq.n	8001704 <calendario+0x698>
 80016bc:	4b65      	ldr	r3, [pc, #404]	; (8001854 <calendario+0x7e8>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	2b05      	cmp	r3, #5
 80016c2:	d81f      	bhi.n	8001704 <calendario+0x698>
				ano ++;
 80016c4:	4b64      	ldr	r3, [pc, #400]	; (8001858 <calendario+0x7ec>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	3301      	adds	r3, #1
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	4b62      	ldr	r3, [pc, #392]	; (8001858 <calendario+0x7ec>)
 80016ce:	701a      	strb	r2, [r3, #0]
				if(ano > 99)
 80016d0:	4b61      	ldr	r3, [pc, #388]	; (8001858 <calendario+0x7ec>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b63      	cmp	r3, #99	; 0x63
 80016d6:	d902      	bls.n	80016de <calendario+0x672>
					ano = 0;
 80016d8:	4b5f      	ldr	r3, [pc, #380]	; (8001858 <calendario+0x7ec>)
 80016da:	2200      	movs	r2, #0
 80016dc:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80016de:	4b58      	ldr	r3, [pc, #352]	; (8001840 <calendario+0x7d4>)
 80016e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e2:	2100      	movs	r1, #0
 80016e4:	2002      	movs	r0, #2
 80016e6:	4798      	blx	r3
				lcd.string_size(func.print("Ano: %d", ano),16);
 80016e8:	4b55      	ldr	r3, [pc, #340]	; (8001840 <calendario+0x7d4>)
 80016ea:	699c      	ldr	r4, [r3, #24]
 80016ec:	4b5b      	ldr	r3, [pc, #364]	; (800185c <calendario+0x7f0>)
 80016ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80016f2:	4a59      	ldr	r2, [pc, #356]	; (8001858 <calendario+0x7ec>)
 80016f4:	7812      	ldrb	r2, [r2, #0]
 80016f6:	4611      	mov	r1, r2
 80016f8:	4859      	ldr	r0, [pc, #356]	; (8001860 <calendario+0x7f4>)
 80016fa:	4798      	blx	r3
 80016fc:	4603      	mov	r3, r0
 80016fe:	2110      	movs	r1, #16
 8001700:	4618      	mov	r0, r3
 8001702:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001704:	4b53      	ldr	r3, [pc, #332]	; (8001854 <calendario+0x7e8>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2b0a      	cmp	r3, #10
 800170a:	d910      	bls.n	800172e <calendario+0x6c2>
 800170c:	4b51      	ldr	r3, [pc, #324]	; (8001854 <calendario+0x7e8>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2b13      	cmp	r3, #19
 8001712:	d80c      	bhi.n	800172e <calendario+0x6c2>
				lcd.gotoxy(2,0);
 8001714:	4b4a      	ldr	r3, [pc, #296]	; (8001840 <calendario+0x7d4>)
 8001716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001718:	2100      	movs	r1, #0
 800171a:	2002      	movs	r0, #2
 800171c:	4798      	blx	r3
				lcd.string_size(" ",16);
 800171e:	4b48      	ldr	r3, [pc, #288]	; (8001840 <calendario+0x7d4>)
 8001720:	699b      	ldr	r3, [r3, #24]
 8001722:	2110      	movs	r1, #16
 8001724:	484f      	ldr	r0, [pc, #316]	; (8001864 <calendario+0x7f8>)
 8001726:	4798      	blx	r3
				choice = 8;
 8001728:	4b4f      	ldr	r3, [pc, #316]	; (8001868 <calendario+0x7fc>)
 800172a:	2208      	movs	r2, #8
 800172c:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 800172e:	4b49      	ldr	r3, [pc, #292]	; (8001854 <calendario+0x7e8>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2b13      	cmp	r3, #19
 8001734:	f240 811b 	bls.w	800196e <calendario+0x902>
				lcd.gotoxy(2,0);
 8001738:	4b41      	ldr	r3, [pc, #260]	; (8001840 <calendario+0x7d4>)
 800173a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800173c:	2100      	movs	r1, #0
 800173e:	2002      	movs	r0, #2
 8001740:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001742:	4b3f      	ldr	r3, [pc, #252]	; (8001840 <calendario+0x7d4>)
 8001744:	699b      	ldr	r3, [r3, #24]
 8001746:	2110      	movs	r1, #16
 8001748:	4846      	ldr	r0, [pc, #280]	; (8001864 <calendario+0x7f8>)
 800174a:	4798      	blx	r3
				choice = 2;
 800174c:	4b46      	ldr	r3, [pc, #280]	; (8001868 <calendario+0x7fc>)
 800174e:	2202      	movs	r2, #2
 8001750:	701a      	strb	r2, [r3, #0]
				stm.rtc.Year(ano);
 8001752:	4b3d      	ldr	r3, [pc, #244]	; (8001848 <calendario+0x7dc>)
 8001754:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001758:	4a3f      	ldr	r2, [pc, #252]	; (8001858 <calendario+0x7ec>)
 800175a:	7812      	ldrb	r2, [r2, #0]
 800175c:	4610      	mov	r0, r2
 800175e:	4798      	blx	r3
			}
			break;
 8001760:	e105      	b.n	800196e <calendario+0x902>

		case 8: // Set Month
			lcd.gotoxy(0,0);
 8001762:	4b37      	ldr	r3, [pc, #220]	; (8001840 <calendario+0x7d4>)
 8001764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001766:	2100      	movs	r1, #0
 8001768:	2000      	movs	r0, #0
 800176a:	4798      	blx	r3
			lcd.string_size("Acertar Mes",16);
 800176c:	4b34      	ldr	r3, [pc, #208]	; (8001840 <calendario+0x7d4>)
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	2110      	movs	r1, #16
 8001772:	483e      	ldr	r0, [pc, #248]	; (800186c <calendario+0x800>)
 8001774:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001776:	4b34      	ldr	r3, [pc, #208]	; (8001848 <calendario+0x7dc>)
 8001778:	f8d3 40f0 	ldr.w	r4, [r3, #240]	; 0xf0
 800177c:	4b33      	ldr	r3, [pc, #204]	; (800184c <calendario+0x7e0>)
 800177e:	6958      	ldr	r0, [r3, #20]
 8001780:	4b32      	ldr	r3, [pc, #200]	; (800184c <calendario+0x7e0>)
 8001782:	6919      	ldr	r1, [r3, #16]
 8001784:	4b32      	ldr	r3, [pc, #200]	; (8001850 <calendario+0x7e4>)
 8001786:	881b      	ldrh	r3, [r3, #0]
 8001788:	220d      	movs	r2, #13
 800178a:	47a0      	blx	r4
 800178c:	4603      	mov	r3, r0
 800178e:	4a31      	ldr	r2, [pc, #196]	; (8001854 <calendario+0x7e8>)
 8001790:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001792:	4b30      	ldr	r3, [pc, #192]	; (8001854 <calendario+0x7e8>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d023      	beq.n	80017e2 <calendario+0x776>
 800179a:	4b2e      	ldr	r3, [pc, #184]	; (8001854 <calendario+0x7e8>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2b05      	cmp	r3, #5
 80017a0:	d81f      	bhi.n	80017e2 <calendario+0x776>
				mes ++;
 80017a2:	4b33      	ldr	r3, [pc, #204]	; (8001870 <calendario+0x804>)
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	3301      	adds	r3, #1
 80017a8:	b2da      	uxtb	r2, r3
 80017aa:	4b31      	ldr	r3, [pc, #196]	; (8001870 <calendario+0x804>)
 80017ac:	701a      	strb	r2, [r3, #0]
				if(mes > 12)
 80017ae:	4b30      	ldr	r3, [pc, #192]	; (8001870 <calendario+0x804>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b0c      	cmp	r3, #12
 80017b4:	d902      	bls.n	80017bc <calendario+0x750>
					mes = 1;
 80017b6:	4b2e      	ldr	r3, [pc, #184]	; (8001870 <calendario+0x804>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80017bc:	4b20      	ldr	r3, [pc, #128]	; (8001840 <calendario+0x7d4>)
 80017be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c0:	2100      	movs	r1, #0
 80017c2:	2002      	movs	r0, #2
 80017c4:	4798      	blx	r3
				lcd.string_size(func.print("mes: %d", mes),16);
 80017c6:	4b1e      	ldr	r3, [pc, #120]	; (8001840 <calendario+0x7d4>)
 80017c8:	699c      	ldr	r4, [r3, #24]
 80017ca:	4b24      	ldr	r3, [pc, #144]	; (800185c <calendario+0x7f0>)
 80017cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80017d0:	4a27      	ldr	r2, [pc, #156]	; (8001870 <calendario+0x804>)
 80017d2:	7812      	ldrb	r2, [r2, #0]
 80017d4:	4611      	mov	r1, r2
 80017d6:	4827      	ldr	r0, [pc, #156]	; (8001874 <calendario+0x808>)
 80017d8:	4798      	blx	r3
 80017da:	4603      	mov	r3, r0
 80017dc:	2110      	movs	r1, #16
 80017de:	4618      	mov	r0, r3
 80017e0:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 80017e2:	4b1c      	ldr	r3, [pc, #112]	; (8001854 <calendario+0x7e8>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2b0a      	cmp	r3, #10
 80017e8:	d910      	bls.n	800180c <calendario+0x7a0>
 80017ea:	4b1a      	ldr	r3, [pc, #104]	; (8001854 <calendario+0x7e8>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2b13      	cmp	r3, #19
 80017f0:	d80c      	bhi.n	800180c <calendario+0x7a0>
				lcd.gotoxy(2,0);
 80017f2:	4b13      	ldr	r3, [pc, #76]	; (8001840 <calendario+0x7d4>)
 80017f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f6:	2100      	movs	r1, #0
 80017f8:	2002      	movs	r0, #2
 80017fa:	4798      	blx	r3
				lcd.string_size(" ",16);
 80017fc:	4b10      	ldr	r3, [pc, #64]	; (8001840 <calendario+0x7d4>)
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	2110      	movs	r1, #16
 8001802:	4818      	ldr	r0, [pc, #96]	; (8001864 <calendario+0x7f8>)
 8001804:	4798      	blx	r3
				choice = 9;
 8001806:	4b18      	ldr	r3, [pc, #96]	; (8001868 <calendario+0x7fc>)
 8001808:	2209      	movs	r2, #9
 800180a:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 800180c:	4b11      	ldr	r3, [pc, #68]	; (8001854 <calendario+0x7e8>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2b13      	cmp	r3, #19
 8001812:	f240 80ae 	bls.w	8001972 <calendario+0x906>
				lcd.gotoxy(2,0);
 8001816:	4b0a      	ldr	r3, [pc, #40]	; (8001840 <calendario+0x7d4>)
 8001818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800181a:	2100      	movs	r1, #0
 800181c:	2002      	movs	r0, #2
 800181e:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001820:	4b07      	ldr	r3, [pc, #28]	; (8001840 <calendario+0x7d4>)
 8001822:	699b      	ldr	r3, [r3, #24]
 8001824:	2110      	movs	r1, #16
 8001826:	480f      	ldr	r0, [pc, #60]	; (8001864 <calendario+0x7f8>)
 8001828:	4798      	blx	r3
				choice = 2;
 800182a:	4b0f      	ldr	r3, [pc, #60]	; (8001868 <calendario+0x7fc>)
 800182c:	2202      	movs	r2, #2
 800182e:	701a      	strb	r2, [r3, #0]
				stm.rtc.Month(mes);
 8001830:	4b05      	ldr	r3, [pc, #20]	; (8001848 <calendario+0x7dc>)
 8001832:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001834:	4a0e      	ldr	r2, [pc, #56]	; (8001870 <calendario+0x804>)
 8001836:	7812      	ldrb	r2, [r2, #0]
 8001838:	4610      	mov	r0, r2
 800183a:	4798      	blx	r3
			}
			break;
 800183c:	e099      	b.n	8001972 <calendario+0x906>
 800183e:	bf00      	nop
 8001840:	20000298 	.word	0x20000298
 8001844:	08005e9c 	.word	0x08005e9c
 8001848:	2000008c 	.word	0x2000008c
 800184c:	20000270 	.word	0x20000270
 8001850:	200002d2 	.word	0x200002d2
 8001854:	200002cc 	.word	0x200002cc
 8001858:	200002c8 	.word	0x200002c8
 800185c:	200001a8 	.word	0x200001a8
 8001860:	08005ea8 	.word	0x08005ea8
 8001864:	08005e40 	.word	0x08005e40
 8001868:	200002c4 	.word	0x200002c4
 800186c:	08005eb0 	.word	0x08005eb0
 8001870:	20000000 	.word	0x20000000
 8001874:	08005ebc 	.word	0x08005ebc

		case 9: // Set Day
			lcd.gotoxy(0,0);
 8001878:	4b41      	ldr	r3, [pc, #260]	; (8001980 <calendario+0x914>)
 800187a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187c:	2100      	movs	r1, #0
 800187e:	2000      	movs	r0, #0
 8001880:	4798      	blx	r3
			lcd.string_size("Acertar Dia",16);
 8001882:	4b3f      	ldr	r3, [pc, #252]	; (8001980 <calendario+0x914>)
 8001884:	699b      	ldr	r3, [r3, #24]
 8001886:	2110      	movs	r1, #16
 8001888:	483e      	ldr	r0, [pc, #248]	; (8001984 <calendario+0x918>)
 800188a:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800188c:	4b3e      	ldr	r3, [pc, #248]	; (8001988 <calendario+0x91c>)
 800188e:	f8d3 40f0 	ldr.w	r4, [r3, #240]	; 0xf0
 8001892:	4b3e      	ldr	r3, [pc, #248]	; (800198c <calendario+0x920>)
 8001894:	6958      	ldr	r0, [r3, #20]
 8001896:	4b3d      	ldr	r3, [pc, #244]	; (800198c <calendario+0x920>)
 8001898:	6919      	ldr	r1, [r3, #16]
 800189a:	4b3d      	ldr	r3, [pc, #244]	; (8001990 <calendario+0x924>)
 800189c:	881b      	ldrh	r3, [r3, #0]
 800189e:	220d      	movs	r2, #13
 80018a0:	47a0      	blx	r4
 80018a2:	4603      	mov	r3, r0
 80018a4:	4a3b      	ldr	r2, [pc, #236]	; (8001994 <calendario+0x928>)
 80018a6:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80018a8:	4b3a      	ldr	r3, [pc, #232]	; (8001994 <calendario+0x928>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d023      	beq.n	80018f8 <calendario+0x88c>
 80018b0:	4b38      	ldr	r3, [pc, #224]	; (8001994 <calendario+0x928>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2b05      	cmp	r3, #5
 80018b6:	d81f      	bhi.n	80018f8 <calendario+0x88c>
				dia ++;
 80018b8:	4b37      	ldr	r3, [pc, #220]	; (8001998 <calendario+0x92c>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	3301      	adds	r3, #1
 80018be:	b2da      	uxtb	r2, r3
 80018c0:	4b35      	ldr	r3, [pc, #212]	; (8001998 <calendario+0x92c>)
 80018c2:	701a      	strb	r2, [r3, #0]
				if(dia > 31)
 80018c4:	4b34      	ldr	r3, [pc, #208]	; (8001998 <calendario+0x92c>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b1f      	cmp	r3, #31
 80018ca:	d902      	bls.n	80018d2 <calendario+0x866>
					dia = 1;
 80018cc:	4b32      	ldr	r3, [pc, #200]	; (8001998 <calendario+0x92c>)
 80018ce:	2201      	movs	r2, #1
 80018d0:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80018d2:	4b2b      	ldr	r3, [pc, #172]	; (8001980 <calendario+0x914>)
 80018d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d6:	2100      	movs	r1, #0
 80018d8:	2002      	movs	r0, #2
 80018da:	4798      	blx	r3
				lcd.string_size(func.print("dia: %d", dia),16);
 80018dc:	4b28      	ldr	r3, [pc, #160]	; (8001980 <calendario+0x914>)
 80018de:	699c      	ldr	r4, [r3, #24]
 80018e0:	4b2e      	ldr	r3, [pc, #184]	; (800199c <calendario+0x930>)
 80018e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80018e6:	4a2c      	ldr	r2, [pc, #176]	; (8001998 <calendario+0x92c>)
 80018e8:	7812      	ldrb	r2, [r2, #0]
 80018ea:	4611      	mov	r1, r2
 80018ec:	482c      	ldr	r0, [pc, #176]	; (80019a0 <calendario+0x934>)
 80018ee:	4798      	blx	r3
 80018f0:	4603      	mov	r3, r0
 80018f2:	2110      	movs	r1, #16
 80018f4:	4618      	mov	r0, r3
 80018f6:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 80018f8:	4b26      	ldr	r3, [pc, #152]	; (8001994 <calendario+0x928>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2b0a      	cmp	r3, #10
 80018fe:	d910      	bls.n	8001922 <calendario+0x8b6>
 8001900:	4b24      	ldr	r3, [pc, #144]	; (8001994 <calendario+0x928>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b13      	cmp	r3, #19
 8001906:	d80c      	bhi.n	8001922 <calendario+0x8b6>
				lcd.gotoxy(2,0);
 8001908:	4b1d      	ldr	r3, [pc, #116]	; (8001980 <calendario+0x914>)
 800190a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190c:	2100      	movs	r1, #0
 800190e:	2002      	movs	r0, #2
 8001910:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001912:	4b1b      	ldr	r3, [pc, #108]	; (8001980 <calendario+0x914>)
 8001914:	699b      	ldr	r3, [r3, #24]
 8001916:	2110      	movs	r1, #16
 8001918:	4822      	ldr	r0, [pc, #136]	; (80019a4 <calendario+0x938>)
 800191a:	4798      	blx	r3
				choice = 2;
 800191c:	4b22      	ldr	r3, [pc, #136]	; (80019a8 <calendario+0x93c>)
 800191e:	2202      	movs	r2, #2
 8001920:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001922:	4b1c      	ldr	r3, [pc, #112]	; (8001994 <calendario+0x928>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2b13      	cmp	r3, #19
 8001928:	d925      	bls.n	8001976 <calendario+0x90a>
				lcd.gotoxy(2,0);
 800192a:	4b15      	ldr	r3, [pc, #84]	; (8001980 <calendario+0x914>)
 800192c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800192e:	2100      	movs	r1, #0
 8001930:	2002      	movs	r0, #2
 8001932:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001934:	4b12      	ldr	r3, [pc, #72]	; (8001980 <calendario+0x914>)
 8001936:	699b      	ldr	r3, [r3, #24]
 8001938:	2110      	movs	r1, #16
 800193a:	481a      	ldr	r0, [pc, #104]	; (80019a4 <calendario+0x938>)
 800193c:	4798      	blx	r3
				choice = 2;
 800193e:	4b1a      	ldr	r3, [pc, #104]	; (80019a8 <calendario+0x93c>)
 8001940:	2202      	movs	r2, #2
 8001942:	701a      	strb	r2, [r3, #0]
				stm.rtc.Day(dia);
 8001944:	4b10      	ldr	r3, [pc, #64]	; (8001988 <calendario+0x91c>)
 8001946:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001948:	4a13      	ldr	r2, [pc, #76]	; (8001998 <calendario+0x92c>)
 800194a:	7812      	ldrb	r2, [r2, #0]
 800194c:	4610      	mov	r0, r2
 800194e:	4798      	blx	r3
			}
			break;
 8001950:	e011      	b.n	8001976 <calendario+0x90a>
		default:
			break;
 8001952:	bf00      	nop
 8001954:	e010      	b.n	8001978 <calendario+0x90c>
			break;
 8001956:	bf00      	nop
 8001958:	e00e      	b.n	8001978 <calendario+0x90c>
			break;
 800195a:	bf00      	nop
 800195c:	e00c      	b.n	8001978 <calendario+0x90c>
			break;
 800195e:	bf00      	nop
 8001960:	e00a      	b.n	8001978 <calendario+0x90c>
			break;
 8001962:	bf00      	nop
 8001964:	e008      	b.n	8001978 <calendario+0x90c>
			break;
 8001966:	bf00      	nop
 8001968:	e006      	b.n	8001978 <calendario+0x90c>
			break;
 800196a:	bf00      	nop
 800196c:	e004      	b.n	8001978 <calendario+0x90c>
			break;
 800196e:	bf00      	nop
 8001970:	e002      	b.n	8001978 <calendario+0x90c>
			break;
 8001972:	bf00      	nop
 8001974:	e000      	b.n	8001978 <calendario+0x90c>
			break;
 8001976:	bf00      	nop
	}
}
 8001978:	bf00      	nop
 800197a:	3704      	adds	r7, #4
 800197c:	46bd      	mov	sp, r7
 800197e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001980:	20000298 	.word	0x20000298
 8001984:	08005ec4 	.word	0x08005ec4
 8001988:	2000008c 	.word	0x2000008c
 800198c:	20000270 	.word	0x20000270
 8001990:	200002d2 	.word	0x200002d2
 8001994:	200002cc 	.word	0x200002cc
 8001998:	20000001 	.word	0x20000001
 800199c:	200001a8 	.word	0x200001a8
 80019a0:	08005ed0 	.word	0x08005ed0
 80019a4:	08005e40 	.word	0x08005e40
 80019a8:	200002c4 	.word	0x200002c4

080019ac <TIM1_BRK_TIM9_IRQHandler>:
/******************************************************************************/

/***Interrupt Definition***/

void TIM1_BRK_TIM9_IRQHandler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
	/***/
	if(stm.tim9.reg->SR & 1){ // status register (view interrupt flags)
 80019b0:	4b36      	ldr	r3, [pc, #216]	; (8001a8c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 80019b2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80019b6:	691b      	ldr	r3, [r3, #16]
 80019b8:	f003 0301 	and.w	r3, r3, #1
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d050      	beq.n	8001a62 <TIM1_BRK_TIM9_IRQHandler+0xb6>
		stm.tim9.reg->SR &=  (uint32_t) ~1;
 80019c0:	4b32      	ldr	r3, [pc, #200]	; (8001a8c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 80019c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80019c6:	691a      	ldr	r2, [r3, #16]
 80019c8:	4b30      	ldr	r3, [pc, #192]	; (8001a8c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 80019ca:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80019ce:	f022 0201 	bic.w	r2, r2, #1
 80019d2:	611a      	str	r2, [r3, #16]

		if(dir){
 80019d4:	4b2e      	ldr	r3, [pc, #184]	; (8001a90 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d01e      	beq.n	8001a1a <TIM1_BRK_TIM9_IRQHandler+0x6e>
			stm.gpioa.reset(1 << 5);
 80019dc:	4b2b      	ldr	r3, [pc, #172]	; (8001a8c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 80019de:	6a1b      	ldr	r3, [r3, #32]
 80019e0:	2020      	movs	r0, #32
 80019e2:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1--));
 80019e4:	4b2b      	ldr	r3, [pc, #172]	; (8001a94 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	4a2b      	ldr	r2, [pc, #172]	; (8001a98 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 80019ea:	f992 1000 	ldrsb.w	r1, [r2]
 80019ee:	b2ca      	uxtb	r2, r1
 80019f0:	3a01      	subs	r2, #1
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	b250      	sxtb	r0, r2
 80019f6:	4a28      	ldr	r2, [pc, #160]	; (8001a98 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 80019f8:	7010      	strb	r0, [r2, #0]
 80019fa:	2201      	movs	r2, #1
 80019fc:	408a      	lsls	r2, r1
 80019fe:	b2d2      	uxtb	r2, r2
 8001a00:	43d2      	mvns	r2, r2
 8001a02:	b2d2      	uxtb	r2, r2
 8001a04:	4610      	mov	r0, r2
 8001a06:	4798      	blx	r3
			if(count1 < 0)
 8001a08:	4b23      	ldr	r3, [pc, #140]	; (8001a98 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001a0a:	f993 3000 	ldrsb.w	r3, [r3]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	da21      	bge.n	8001a56 <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 0;
 8001a12:	4b1f      	ldr	r3, [pc, #124]	; (8001a90 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	701a      	strb	r2, [r3, #0]
 8001a18:	e01d      	b.n	8001a56 <TIM1_BRK_TIM9_IRQHandler+0xaa>
		}else{
			stm.gpioa.set(1 << 5);
 8001a1a:	4b1c      	ldr	r3, [pc, #112]	; (8001a8c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a1e:	2020      	movs	r0, #32
 8001a20:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1++));
 8001a22:	4b1c      	ldr	r3, [pc, #112]	; (8001a94 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	4a1c      	ldr	r2, [pc, #112]	; (8001a98 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001a28:	f992 1000 	ldrsb.w	r1, [r2]
 8001a2c:	b2ca      	uxtb	r2, r1
 8001a2e:	3201      	adds	r2, #1
 8001a30:	b2d2      	uxtb	r2, r2
 8001a32:	b250      	sxtb	r0, r2
 8001a34:	4a18      	ldr	r2, [pc, #96]	; (8001a98 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001a36:	7010      	strb	r0, [r2, #0]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	408a      	lsls	r2, r1
 8001a3c:	b2d2      	uxtb	r2, r2
 8001a3e:	43d2      	mvns	r2, r2
 8001a40:	b2d2      	uxtb	r2, r2
 8001a42:	4610      	mov	r0, r2
 8001a44:	4798      	blx	r3
			if(count1 > 7)
 8001a46:	4b14      	ldr	r3, [pc, #80]	; (8001a98 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001a48:	f993 3000 	ldrsb.w	r3, [r3]
 8001a4c:	2b07      	cmp	r3, #7
 8001a4e:	dd02      	ble.n	8001a56 <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 1;
 8001a50:	4b0f      	ldr	r3, [pc, #60]	; (8001a90 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001a52:	2201      	movs	r2, #1
 8001a54:	701a      	strb	r2, [r3, #0]
		}
		count2++;
 8001a56:	4b11      	ldr	r3, [pc, #68]	; (8001a9c <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001a58:	881b      	ldrh	r3, [r3, #0]
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	b29a      	uxth	r2, r3
 8001a5e:	4b0f      	ldr	r3, [pc, #60]	; (8001a9c <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001a60:	801a      	strh	r2, [r3, #0]
	}
	if(stm.tim9.reg->SR & 2){
 8001a62:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001a64:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001a68:	691b      	ldr	r3, [r3, #16]
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d009      	beq.n	8001a86 <TIM1_BRK_TIM9_IRQHandler+0xda>
		stm.tim9.reg->SR &=  (uint32_t) ~2;
 8001a72:	4b06      	ldr	r3, [pc, #24]	; (8001a8c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001a74:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001a78:	691a      	ldr	r2, [r3, #16]
 8001a7a:	4b04      	ldr	r3, [pc, #16]	; (8001a8c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001a7c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001a80:	f022 0202 	bic.w	r2, r2, #2
 8001a84:	611a      	str	r2, [r3, #16]
	}
	/***/
	//stm.tim9.reg->SR &=  (uint32_t) ~1;
	//stm.tim9.reg->SR &=  (uint32_t) ~2;

}
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	2000008c 	.word	0x2000008c
 8001a90:	200002d4 	.word	0x200002d4
 8001a94:	2000028c 	.word	0x2000028c
 8001a98:	200002d0 	.word	0x200002d0
 8001a9c:	200002d2 	.word	0x200002d2

08001aa0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001aa8:	4a14      	ldr	r2, [pc, #80]	; (8001afc <_sbrk+0x5c>)
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <_sbrk+0x60>)
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ab4:	4b13      	ldr	r3, [pc, #76]	; (8001b04 <_sbrk+0x64>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d102      	bne.n	8001ac2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001abc:	4b11      	ldr	r3, [pc, #68]	; (8001b04 <_sbrk+0x64>)
 8001abe:	4a12      	ldr	r2, [pc, #72]	; (8001b08 <_sbrk+0x68>)
 8001ac0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ac2:	4b10      	ldr	r3, [pc, #64]	; (8001b04 <_sbrk+0x64>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4413      	add	r3, r2
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d207      	bcs.n	8001ae0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ad0:	f002 fdb0 	bl	8004634 <__errno>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	220c      	movs	r2, #12
 8001ad8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ada:	f04f 33ff 	mov.w	r3, #4294967295
 8001ade:	e009      	b.n	8001af4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ae0:	4b08      	ldr	r3, [pc, #32]	; (8001b04 <_sbrk+0x64>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ae6:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <_sbrk+0x64>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4413      	add	r3, r2
 8001aee:	4a05      	ldr	r2, [pc, #20]	; (8001b04 <_sbrk+0x64>)
 8001af0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001af2:	68fb      	ldr	r3, [r7, #12]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20020000 	.word	0x20020000
 8001b00:	00000400 	.word	0x00000400
 8001b04:	200002f0 	.word	0x200002f0
 8001b08:	200005e8 	.word	0x200005e8

08001b0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b10:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <SystemInit+0x20>)
 8001b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b16:	4a05      	ldr	r2, [pc, #20]	; (8001b2c <SystemInit+0x20>)
 8001b18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	e000ed00 	.word	0xe000ed00

08001b30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b68 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b34:	480d      	ldr	r0, [pc, #52]	; (8001b6c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b36:	490e      	ldr	r1, [pc, #56]	; (8001b70 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b38:	4a0e      	ldr	r2, [pc, #56]	; (8001b74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b3c:	e002      	b.n	8001b44 <LoopCopyDataInit>

08001b3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b42:	3304      	adds	r3, #4

08001b44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b48:	d3f9      	bcc.n	8001b3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b4a:	4a0b      	ldr	r2, [pc, #44]	; (8001b78 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b4c:	4c0b      	ldr	r4, [pc, #44]	; (8001b7c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b50:	e001      	b.n	8001b56 <LoopFillZerobss>

08001b52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b54:	3204      	adds	r2, #4

08001b56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b58:	d3fb      	bcc.n	8001b52 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b5a:	f7ff ffd7 	bl	8001b0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b5e:	f002 fd6f 	bl	8004640 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b62:	f7ff f859 	bl	8000c18 <main>
  bx  lr    
 8001b66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b70:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001b74:	08005f48 	.word	0x08005f48
  ldr r2, =_sbss
 8001b78:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001b7c:	200005e8 	.word	0x200005e8

08001b80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b80:	e7fe      	b.n	8001b80 <ADC_IRQHandler>
	...

08001b84 <HC595enable>:
void HC595_shift_bit(uint8_t bool);
void HC595_shift_byte(uint8_t byte);
void HC595_shift_out(void);
/***Procedure & Function***/
HC595 HC595enable(volatile uint32_t *ddr, volatile uint32_t *port, uint8_t datapin, uint8_t clkpin, uint8_t outpin)
{
 8001b84:	b490      	push	{r4, r7}
 8001b86:	b088      	sub	sp, #32
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	607a      	str	r2, [r7, #4]
 8001b90:	70fb      	strb	r3, [r7, #3]
	//LOCAL VARIABLES
	//ALLOCAO MEMORIA PARA Estrutura
	HC595 hc595;
	//import parametros
	hc595_DDR = ddr;
 8001b92:	4a38      	ldr	r2, [pc, #224]	; (8001c74 <HC595enable+0xf0>)
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	6013      	str	r3, [r2, #0]
	hc595_PORT = port;
 8001b98:	4a37      	ldr	r2, [pc, #220]	; (8001c78 <HC595enable+0xf4>)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6013      	str	r3, [r2, #0]
	HC595_datapin = datapin;
 8001b9e:	4a37      	ldr	r2, [pc, #220]	; (8001c7c <HC595enable+0xf8>)
 8001ba0:	78fb      	ldrb	r3, [r7, #3]
 8001ba2:	7013      	strb	r3, [r2, #0]
	HC595_clkpin = clkpin;
 8001ba4:	4a36      	ldr	r2, [pc, #216]	; (8001c80 <HC595enable+0xfc>)
 8001ba6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001baa:	7013      	strb	r3, [r2, #0]
	HC595_outpin = outpin;
 8001bac:	4a35      	ldr	r2, [pc, #212]	; (8001c84 <HC595enable+0x100>)
 8001bae:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001bb2:	7013      	strb	r3, [r2, #0]
	//inic variables
#if defined (STM32F446xx)
	*hc595_DDR &= (uint32_t) ~((3 << (datapin * 2)) | (3 << (clkpin * 2)) | (3 << (outpin * 2)));
 8001bb4:	4b2f      	ldr	r3, [pc, #188]	; (8001c74 <HC595enable+0xf0>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	78fb      	ldrb	r3, [r7, #3]
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	2103      	movs	r1, #3
 8001bc0:	4099      	lsls	r1, r3
 8001bc2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	2003      	movs	r0, #3
 8001bca:	fa00 f303 	lsl.w	r3, r0, r3
 8001bce:	4319      	orrs	r1, r3
 8001bd0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	2003      	movs	r0, #3
 8001bd8:	fa00 f303 	lsl.w	r3, r0, r3
 8001bdc:	430b      	orrs	r3, r1
 8001bde:	43db      	mvns	r3, r3
 8001be0:	4619      	mov	r1, r3
 8001be2:	4b24      	ldr	r3, [pc, #144]	; (8001c74 <HC595enable+0xf0>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	400a      	ands	r2, r1
 8001be8:	601a      	str	r2, [r3, #0]
	*hc595_DDR |= ((1 << (datapin * 2)) | (1 << (clkpin * 2)) | (1 << (outpin * 2)));
 8001bea:	4b22      	ldr	r3, [pc, #136]	; (8001c74 <HC595enable+0xf0>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	78fb      	ldrb	r3, [r7, #3]
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	4099      	lsls	r1, r3
 8001bf8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	2001      	movs	r0, #1
 8001c00:	fa00 f303 	lsl.w	r3, r0, r3
 8001c04:	4319      	orrs	r1, r3
 8001c06:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	2001      	movs	r0, #1
 8001c0e:	fa00 f303 	lsl.w	r3, r0, r3
 8001c12:	430b      	orrs	r3, r1
 8001c14:	4619      	mov	r1, r3
 8001c16:	4b17      	ldr	r3, [pc, #92]	; (8001c74 <HC595enable+0xf0>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	601a      	str	r2, [r3, #0]
#else
	*hc595_DDR |= (1 << datapin) | (1 << clkpin) | (1 << outpin);
#endif
	*hc595_PORT &= ~((1<<datapin) | (1<<clkpin) | (1 << outpin));
 8001c1e:	4b16      	ldr	r3, [pc, #88]	; (8001c78 <HC595enable+0xf4>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	78fb      	ldrb	r3, [r7, #3]
 8001c26:	2101      	movs	r1, #1
 8001c28:	4099      	lsls	r1, r3
 8001c2a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001c2e:	2001      	movs	r0, #1
 8001c30:	fa00 f303 	lsl.w	r3, r0, r3
 8001c34:	4319      	orrs	r1, r3
 8001c36:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	fa00 f303 	lsl.w	r3, r0, r3
 8001c40:	430b      	orrs	r3, r1
 8001c42:	43db      	mvns	r3, r3
 8001c44:	4619      	mov	r1, r3
 8001c46:	4b0c      	ldr	r3, [pc, #48]	; (8001c78 <HC595enable+0xf4>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	400a      	ands	r2, r1
 8001c4c:	601a      	str	r2, [r3, #0]
	//Direccionar apontadores para PROTOTIPOS
	hc595.bit = HC595_shift_bit;
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <HC595enable+0x104>)
 8001c50:	617b      	str	r3, [r7, #20]
	hc595.byte = HC595_shift_byte;
 8001c52:	4b0e      	ldr	r3, [pc, #56]	; (8001c8c <HC595enable+0x108>)
 8001c54:	61bb      	str	r3, [r7, #24]
	hc595.out = HC595_shift_out;
 8001c56:	4b0e      	ldr	r3, [pc, #56]	; (8001c90 <HC595enable+0x10c>)
 8001c58:	61fb      	str	r3, [r7, #28]
	//
	return hc595;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	461c      	mov	r4, r3
 8001c5e:	f107 0314 	add.w	r3, r7, #20
 8001c62:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001c66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001c6a:	68f8      	ldr	r0, [r7, #12]
 8001c6c:	3720      	adds	r7, #32
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc90      	pop	{r4, r7}
 8001c72:	4770      	bx	lr
 8001c74:	200002f4 	.word	0x200002f4
 8001c78:	200002f8 	.word	0x200002f8
 8001c7c:	200002fc 	.word	0x200002fc
 8001c80:	200002fd 	.word	0x200002fd
 8001c84:	200002fe 	.word	0x200002fe
 8001c88:	08001c95 	.word	0x08001c95
 8001c8c:	08001d2d 	.word	0x08001d2d
 8001c90:	08001d71 	.word	0x08001d71

08001c94 <HC595_shift_bit>:
void HC595_shift_bit(uint8_t bool)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	71fb      	strb	r3, [r7, #7]
	if (bool)
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d00d      	beq.n	8001cc0 <HC595_shift_bit+0x2c>
		*hc595_PORT |= (1 << HC595_datapin); // Data bit HIGH
 8001ca4:	4b1e      	ldr	r3, [pc, #120]	; (8001d20 <HC595_shift_bit+0x8c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	4b1e      	ldr	r3, [pc, #120]	; (8001d24 <HC595_shift_bit+0x90>)
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	4619      	mov	r1, r3
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	408b      	lsls	r3, r1
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4b1a      	ldr	r3, [pc, #104]	; (8001d20 <HC595_shift_bit+0x8c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	e00d      	b.n	8001cdc <HC595_shift_bit+0x48>
	else
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
 8001cc0:	4b17      	ldr	r3, [pc, #92]	; (8001d20 <HC595_shift_bit+0x8c>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	4b17      	ldr	r3, [pc, #92]	; (8001d24 <HC595_shift_bit+0x90>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	4619      	mov	r1, r3
 8001ccc:	2301      	movs	r3, #1
 8001cce:	408b      	lsls	r3, r1
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4b12      	ldr	r3, [pc, #72]	; (8001d20 <HC595_shift_bit+0x8c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	400a      	ands	r2, r1
 8001cda:	601a      	str	r2, [r3, #0]
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
 8001cdc:	4b10      	ldr	r3, [pc, #64]	; (8001d20 <HC595_shift_bit+0x8c>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <HC595_shift_bit+0x94>)
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	2301      	movs	r3, #1
 8001cea:	408b      	lsls	r3, r1
 8001cec:	4619      	mov	r1, r3
 8001cee:	4b0c      	ldr	r3, [pc, #48]	; (8001d20 <HC595_shift_bit+0x8c>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	430a      	orrs	r2, r1
 8001cf4:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1 << HC595_clkpin); //Shift disable
 8001cf6:	4b0a      	ldr	r3, [pc, #40]	; (8001d20 <HC595_shift_bit+0x8c>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	4b0a      	ldr	r3, [pc, #40]	; (8001d28 <HC595_shift_bit+0x94>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	4619      	mov	r1, r3
 8001d02:	2301      	movs	r3, #1
 8001d04:	408b      	lsls	r3, r1
 8001d06:	43db      	mvns	r3, r3
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4b05      	ldr	r3, [pc, #20]	; (8001d20 <HC595_shift_bit+0x8c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	400a      	ands	r2, r1
 8001d10:	601a      	str	r2, [r3, #0]
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	200002f8 	.word	0x200002f8
 8001d24:	200002fc 	.word	0x200002fc
 8001d28:	200002fd 	.word	0x200002fd

08001d2c <HC595_shift_byte>:
void HC595_shift_byte(uint8_t byte)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i = 0; i < 8; i++)
 8001d36:	2300      	movs	r3, #0
 8001d38:	73fb      	strb	r3, [r7, #15]
 8001d3a:	e00f      	b.n	8001d5c <HC595_shift_byte+0x30>
		HC595_shift_bit(byte & (1 << i));
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	b25a      	sxtb	r2, r3
 8001d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	b25b      	sxtb	r3, r3
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff ff9f 	bl	8001c94 <HC595_shift_bit>
	for(i = 0; i < 8; i++)
 8001d56:	7bfb      	ldrb	r3, [r7, #15]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	73fb      	strb	r3, [r7, #15]
 8001d5c:	7bfb      	ldrb	r3, [r7, #15]
 8001d5e:	2b07      	cmp	r3, #7
 8001d60:	d9ec      	bls.n	8001d3c <HC595_shift_byte+0x10>
	HC595_shift_out();
 8001d62:	f000 f805 	bl	8001d70 <HC595_shift_out>
}
 8001d66:	bf00      	nop
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <HC595_shift_out>:
void HC595_shift_out(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
	*hc595_PORT |= (1<<HC595_outpin); // Output enable
 8001d74:	4b0f      	ldr	r3, [pc, #60]	; (8001db4 <HC595_shift_out+0x44>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	4b0f      	ldr	r3, [pc, #60]	; (8001db8 <HC595_shift_out+0x48>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	4619      	mov	r1, r3
 8001d80:	2301      	movs	r3, #1
 8001d82:	408b      	lsls	r3, r1
 8001d84:	4619      	mov	r1, r3
 8001d86:	4b0b      	ldr	r3, [pc, #44]	; (8001db4 <HC595_shift_out+0x44>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1<<HC595_outpin); // Output disable
 8001d8e:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <HC595_shift_out+0x44>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	4b08      	ldr	r3, [pc, #32]	; (8001db8 <HC595_shift_out+0x48>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	4619      	mov	r1, r3
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	408b      	lsls	r3, r1
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	4619      	mov	r1, r3
 8001da2:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <HC595_shift_out+0x44>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	400a      	ands	r2, r1
 8001da8:	601a      	str	r2, [r3, #0]
}
 8001daa:	bf00      	nop
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	200002f8 	.word	0x200002f8
 8001db8:	200002fe 	.word	0x200002fe

08001dbc <EXPLODEenable>:
uint32_t EXPLODEll(EXPLODE* self);
uint32_t EXPLODElh(EXPLODE* self);
uint32_t EXPLODEhl(EXPLODE* self);
/***Procedure & Function***/
EXPLODE EXPLODEenable( void )
{
 8001dbc:	b4b0      	push	{r4, r5, r7}
 8001dbe:	b08b      	sub	sp, #44	; 0x2c
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
	//explode=(struct expld*)calloc(1,sizeof(struct expld));
	//if(explode == NULL){
		//perror("explode at calloc");
	//}
	// inic VAR
	explode.XI=ZERO;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	60fb      	str	r3, [r7, #12]
	explode.XF=ZERO;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	613b      	str	r3, [r7, #16]
	// function pointers
	explode.update = EXPLODEupdate;
 8001dcc:	4b08      	ldr	r3, [pc, #32]	; (8001df0 <EXPLODEenable+0x34>)
 8001dce:	627b      	str	r3, [r7, #36]	; 0x24
	/******/
	return explode;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	461d      	mov	r5, r3
 8001dd4:	f107 040c 	add.w	r4, r7, #12
 8001dd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ddc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001de0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	372c      	adds	r7, #44	; 0x2c
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bcb0      	pop	{r4, r5, r7}
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	08001df5 	.word	0x08001df5

08001df4 <EXPLODEupdate>:
// boot
void EXPLODEupdate(EXPLODE* self, uint32_t x)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
	self->XI = self->XF;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685a      	ldr	r2, [r3, #4]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	601a      	str	r2, [r3, #0]
	self->XF = x;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	683a      	ldr	r2, [r7, #0]
 8001e0a:	605a      	str	r2, [r3, #4]
	self->HH = EXPLODEhh(self);
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f000 f819 	bl	8001e44 <EXPLODEhh>
 8001e12:	4602      	mov	r2, r0
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	609a      	str	r2, [r3, #8]
	self->LL = EXPLODEll(self);
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f000 f824 	bl	8001e66 <EXPLODEll>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	60da      	str	r2, [r3, #12]
	self->LH = EXPLODElh(self);
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f000 f830 	bl	8001e8a <EXPLODElh>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	611a      	str	r2, [r3, #16]
	self->HL = EXPLODEhl(self);
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f000 f840 	bl	8001eb6 <EXPLODEhl>
 8001e36:	4602      	mov	r2, r0
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	615a      	str	r2, [r3, #20]
}
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <EXPLODEhh>:
// hh
uint32_t EXPLODEhh(EXPLODE* self)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI & self->XF;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	4013      	ands	r3, r2
 8001e56:	60fb      	str	r3, [r7, #12]
	return i;
 8001e58:	68fb      	ldr	r3, [r7, #12]
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3714      	adds	r7, #20
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <EXPLODEll>:
// ll
uint32_t EXPLODEll(EXPLODE* self)
{
 8001e66:	b480      	push	{r7}
 8001e68:	b085      	sub	sp, #20
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI | self->XF;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	60fb      	str	r3, [r7, #12]
	return ~i;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	43db      	mvns	r3, r3
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3714      	adds	r7, #20
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <EXPLODElh>:
// lh
uint32_t EXPLODElh(EXPLODE* self)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b085      	sub	sp, #20
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI ^ self->XF;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	4053      	eors	r3, r2
 8001e9c:	60fb      	str	r3, [r7, #12]
	i &= self->XF;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	68fa      	ldr	r2, [r7, #12]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	60fb      	str	r3, [r7, #12]
	return i;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3714      	adds	r7, #20
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr

08001eb6 <EXPLODEhl>:
// hl
uint32_t EXPLODEhl(EXPLODE* self)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b085      	sub	sp, #20
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XF ^ self->XI;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685a      	ldr	r2, [r3, #4]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4053      	eors	r3, r2
 8001ec8:	60fb      	str	r3, [r7, #12]
	i &= self->XI;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	60fb      	str	r3, [r7, #12]
	return i;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3714      	adds	r7, #20
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
	...

08001ee4 <FUNCenable>:
int FUNCreadint(int nmin, int nmax);
***/
// uint8_t TRANupdate(struct TRAN *tr, uint8_t idata);
/***Procedure & Function***/
FUNC FUNCenable( void )
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b0a6      	sub	sp, #152	; 0x98
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
	
*******************************************************************************/
	// struct object
	FUNC func;
	// Inic FUNCstr
	FUNCstr[FUNCSTRSIZE] = '\0';
 8001eec:	4b0a      	ldr	r3, [pc, #40]	; (8001f18 <FUNCenable+0x34>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	//func.bcd2bin = FUNCbcd2bin;
	//func.bin2bcd = FUNCbin2bcd;
	//func.gcd1 = FUNCgcd1;
	//func.pincheck = FUNCpincheck;
	//func.print_binary = FUNCprint_binary;
	func.ftoa = FUNCftoa;
 8001ef4:	4b09      	ldr	r3, [pc, #36]	; (8001f1c <FUNCenable+0x38>)
 8001ef6:	67bb      	str	r3, [r7, #120]	; 0x78
	//func.ReadHLByte = FUNCReadHLByte;
	//func.ReadLHByte = FUNCReadLHByte;
	//func.WriteHLByte = FUNCWriteHLByte;
	//func.WriteLHByte = FUNCWriteLHByte;
	//func.SwapByte = FUNCSwapByte;
	func.print = FUNCprint;
 8001ef8:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <FUNCenable+0x3c>)
 8001efa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	func.getnum = FUNCgetnum;
	func.getnumv2 = FUNCgetnumv2;
	func.readint = FUNCreadint;
	*/
	/******/
	return func;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f107 0308 	add.w	r3, r7, #8
 8001f06:	2290      	movs	r2, #144	; 0x90
 8001f08:	4619      	mov	r1, r3
 8001f0a:	f002 fbbd 	bl	8004688 <memcpy>
}
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	3798      	adds	r7, #152	; 0x98
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000300 	.word	0x20000300
 8001f1c:	08002069 	.word	0x08002069
 8001f20:	080021e5 	.word	0x080021e5

08001f24 <StringLength>:
{
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}
// Function to count the number of characters in a string
int StringLength (const char string[])
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
	int count;
	for (count = 0; string[count] != '\0'; count++ ) ;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	e002      	b.n	8001f38 <StringLength+0x14>
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	3301      	adds	r3, #1
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d1f6      	bne.n	8001f32 <StringLength+0xe>
	return count;
 8001f44:	68fb      	ldr	r3, [r7, #12]
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3714      	adds	r7, #20
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr

08001f52 <Reverse>:
// reverse: reverse string s in place
void Reverse(char s[])
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b086      	sub	sp, #24
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
	char c;
	int i, j;
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	617b      	str	r3, [r7, #20]
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f7ff ffe0 	bl	8001f24 <StringLength>
 8001f64:	4603      	mov	r3, r0
 8001f66:	3b01      	subs	r3, #1
 8001f68:	613b      	str	r3, [r7, #16]
 8001f6a:	e017      	b.n	8001f9c <Reverse+0x4a>
		c = s[i];
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	4413      	add	r3, r2
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	73fb      	strb	r3, [r7, #15]
		s[i] = s[j];
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	441a      	add	r2, r3
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	6879      	ldr	r1, [r7, #4]
 8001f80:	440b      	add	r3, r1
 8001f82:	7812      	ldrb	r2, [r2, #0]
 8001f84:	701a      	strb	r2, [r3, #0]
		s[j] = c;
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	7bfa      	ldrb	r2, [r7, #15]
 8001f8e:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	3301      	adds	r3, #1
 8001f94:	617b      	str	r3, [r7, #20]
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	3b01      	subs	r3, #1
 8001f9a:	613b      	str	r3, [r7, #16]
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	dbe3      	blt.n	8001f6c <Reverse+0x1a>
	}
}
 8001fa4:	bf00      	nop
 8001fa6:	bf00      	nop
 8001fa8:	3718      	adds	r7, #24
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
	...

08001fb0 <FUNCintinvstr>:
{
	return (uint8_t)((((bin) / 10) << 4) + ((bin) % 10));
}
/***intinvstr***/
uint8_t FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b087      	sub	sp, #28
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	71fb      	strb	r3, [r7, #7]
	uint8_t k = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	75fb      	strb	r3, [r7, #23]
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
 8001fc2:	68fa      	ldr	r2, [r7, #12]
 8001fc4:	4b27      	ldr	r3, [pc, #156]	; (8002064 <FUNCintinvstr+0xb4>)
 8001fc6:	fb83 1302 	smull	r1, r3, r3, r2
 8001fca:	1099      	asrs	r1, r3, #2
 8001fcc:	17d3      	asrs	r3, r2, #31
 8001fce:	1ac9      	subs	r1, r1, r3
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	440b      	add	r3, r1
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	1ad1      	subs	r1, r2, r3
 8001fda:	b2ca      	uxtb	r2, r1
 8001fdc:	7dfb      	ldrb	r3, [r7, #23]
 8001fde:	1c59      	adds	r1, r3, #1
 8001fe0:	75f9      	strb	r1, [r7, #23]
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	440b      	add	r3, r1
 8001fe8:	3230      	adds	r2, #48	; 0x30
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	701a      	strb	r2, [r3, #0]
 8001fee:	e015      	b.n	800201c <FUNCintinvstr+0x6c>
 8001ff0:	68fa      	ldr	r2, [r7, #12]
 8001ff2:	4b1c      	ldr	r3, [pc, #112]	; (8002064 <FUNCintinvstr+0xb4>)
 8001ff4:	fb83 1302 	smull	r1, r3, r3, r2
 8001ff8:	1099      	asrs	r1, r3, #2
 8001ffa:	17d3      	asrs	r3, r2, #31
 8001ffc:	1ac9      	subs	r1, r1, r3
 8001ffe:	460b      	mov	r3, r1
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	440b      	add	r3, r1
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	1ad1      	subs	r1, r2, r3
 8002008:	b2ca      	uxtb	r2, r1
 800200a:	7dfb      	ldrb	r3, [r7, #23]
 800200c:	1c59      	adds	r1, r3, #1
 800200e:	75f9      	strb	r1, [r7, #23]
 8002010:	4619      	mov	r1, r3
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	440b      	add	r3, r1
 8002016:	3230      	adds	r2, #48	; 0x30
 8002018:	b2d2      	uxtb	r2, r2
 800201a:	701a      	strb	r2, [r3, #0]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	4a11      	ldr	r2, [pc, #68]	; (8002064 <FUNCintinvstr+0xb4>)
 8002020:	fb82 1203 	smull	r1, r2, r2, r3
 8002024:	1092      	asrs	r2, r2, #2
 8002026:	17db      	asrs	r3, r3, #31
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2b00      	cmp	r3, #0
 8002030:	dcde      	bgt.n	8001ff0 <FUNCintinvstr+0x40>
	for( ; k < n_digit ; res[k++] = '0');
 8002032:	e007      	b.n	8002044 <FUNCintinvstr+0x94>
 8002034:	7dfb      	ldrb	r3, [r7, #23]
 8002036:	1c5a      	adds	r2, r3, #1
 8002038:	75fa      	strb	r2, [r7, #23]
 800203a:	461a      	mov	r2, r3
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	4413      	add	r3, r2
 8002040:	2230      	movs	r2, #48	; 0x30
 8002042:	701a      	strb	r2, [r3, #0]
 8002044:	7dfa      	ldrb	r2, [r7, #23]
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	429a      	cmp	r2, r3
 800204a:	d3f3      	bcc.n	8002034 <FUNCintinvstr+0x84>
	res[k] = '\0';
 800204c:	7dfb      	ldrb	r3, [r7, #23]
 800204e:	68ba      	ldr	r2, [r7, #8]
 8002050:	4413      	add	r3, r2
 8002052:	2200      	movs	r2, #0
 8002054:	701a      	strb	r2, [r3, #0]
	return k;
 8002056:	7dfb      	ldrb	r3, [r7, #23]
}
 8002058:	4618      	mov	r0, r3
 800205a:	371c      	adds	r7, #28
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	66666667 	.word	0x66666667

08002068 <FUNCftoa>:
/***/
/***ftoa***/
char* FUNCftoa(double num, char* res, uint8_t afterpoint)
{
 8002068:	b5b0      	push	{r4, r5, r7, lr}
 800206a:	b08a      	sub	sp, #40	; 0x28
 800206c:	af00      	add	r7, sp, #0
 800206e:	ed87 0b02 	vstr	d0, [r7, #8]
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	460b      	mov	r3, r1
 8002076:	70fb      	strb	r3, [r7, #3]
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
 8002078:	2300      	movs	r3, #0
 800207a:	77fb      	strb	r3, [r7, #31]
	int8_t sign;
	if (num < 0){
 800207c:	f04f 0200 	mov.w	r2, #0
 8002080:	f04f 0300 	mov.w	r3, #0
 8002084:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002088:	f7fe fd40 	bl	8000b0c <__aeabi_dcmplt>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d008      	beq.n	80020a4 <FUNCftoa+0x3c>
		n = -num; sign = -1;
 8002092:	68bc      	ldr	r4, [r7, #8]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800209a:	e9c7 4508 	strd	r4, r5, [r7, #32]
 800209e:	23ff      	movs	r3, #255	; 0xff
 80020a0:	77bb      	strb	r3, [r7, #30]
 80020a2:	e005      	b.n	80020b0 <FUNCftoa+0x48>
	}else{
		n = num; sign = 1;
 80020a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020a8:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80020ac:	2301      	movs	r3, #1
 80020ae:	77bb      	strb	r3, [r7, #30]
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
 80020b0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80020b4:	f7fe fd90 	bl	8000bd8 <__aeabi_d2uiz>
 80020b8:	4603      	mov	r3, r0
 80020ba:	61bb      	str	r3, [r7, #24]
 80020bc:	69b8      	ldr	r0, [r7, #24]
 80020be:	f7fe fa39 	bl	8000534 <__aeabi_ui2d>
 80020c2:	4602      	mov	r2, r0
 80020c4:	460b      	mov	r3, r1
 80020c6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80020ca:	f7fe f8f5 	bl	80002b8 <__aeabi_dsub>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	k = FUNCintinvstr((int)ipart, res, 1);
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	2201      	movs	r2, #1
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	4618      	mov	r0, r3
 80020de:	f7ff ff67 	bl	8001fb0 <FUNCintinvstr>
 80020e2:	4603      	mov	r3, r0
 80020e4:	77fb      	strb	r3, [r7, #31]
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
 80020e6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	da08      	bge.n	8002100 <FUNCftoa+0x98>
 80020ee:	7ffb      	ldrb	r3, [r7, #31]
 80020f0:	1c5a      	adds	r2, r3, #1
 80020f2:	77fa      	strb	r2, [r7, #31]
 80020f4:	461a      	mov	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4413      	add	r3, r2
 80020fa:	222d      	movs	r2, #45	; 0x2d
 80020fc:	701a      	strb	r2, [r3, #0]
 80020fe:	e007      	b.n	8002110 <FUNCftoa+0xa8>
 8002100:	7ffb      	ldrb	r3, [r7, #31]
 8002102:	1c5a      	adds	r2, r3, #1
 8002104:	77fa      	strb	r2, [r7, #31]
 8002106:	461a      	mov	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4413      	add	r3, r2
 800210c:	2220      	movs	r2, #32
 800210e:	701a      	strb	r2, [r3, #0]
	res[k] = '\0';
 8002110:	7ffb      	ldrb	r3, [r7, #31]
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	4413      	add	r3, r2
 8002116:	2200      	movs	r2, #0
 8002118:	701a      	strb	r2, [r3, #0]
	Reverse(res);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7ff ff19 	bl	8001f52 <Reverse>
	if (afterpoint > 0 && afterpoint < (MAXafterpoint + 1)){ // it is only a 8 bit mcu
 8002120:	78fb      	ldrb	r3, [r7, #3]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d030      	beq.n	8002188 <FUNCftoa+0x120>
 8002126:	78fb      	ldrb	r3, [r7, #3]
 8002128:	2b06      	cmp	r3, #6
 800212a:	d82d      	bhi.n	8002188 <FUNCftoa+0x120>
		res[k++] = '.';
 800212c:	7ffb      	ldrb	r3, [r7, #31]
 800212e:	1c5a      	adds	r2, r3, #1
 8002130:	77fa      	strb	r2, [r7, #31]
 8002132:	461a      	mov	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	4413      	add	r3, r2
 8002138:	222e      	movs	r2, #46	; 0x2e
 800213a:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
 800213c:	78fb      	ldrb	r3, [r7, #3]
 800213e:	4618      	mov	r0, r3
 8002140:	f7fe f9f8 	bl	8000534 <__aeabi_ui2d>
 8002144:	4602      	mov	r2, r0
 8002146:	460b      	mov	r3, r1
 8002148:	ec43 2b11 	vmov	d1, r2, r3
 800214c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80021d8 <FUNCftoa+0x170>
 8002150:	f002 ff22 	bl	8004f98 <pow>
 8002154:	ec51 0b10 	vmov	r0, r1, d0
 8002158:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800215c:	f7fe fa64 	bl	8000628 <__aeabi_dmul>
 8002160:	4602      	mov	r2, r0
 8002162:	460b      	mov	r3, r1
 8002164:	4610      	mov	r0, r2
 8002166:	4619      	mov	r1, r3
 8002168:	f7fe fd0e 	bl	8000b88 <__aeabi_d2iz>
 800216c:	7ffb      	ldrb	r3, [r7, #31]
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	4413      	add	r3, r2
 8002172:	78fa      	ldrb	r2, [r7, #3]
 8002174:	4619      	mov	r1, r3
 8002176:	f7ff ff1b 	bl	8001fb0 <FUNCintinvstr>
		Reverse(res + k);
 800217a:	7ffb      	ldrb	r3, [r7, #31]
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	4413      	add	r3, r2
 8002180:	4618      	mov	r0, r3
 8002182:	f7ff fee6 	bl	8001f52 <Reverse>
 8002186:	e021      	b.n	80021cc <FUNCftoa+0x164>
	}else{
		res[k++] = '.';
 8002188:	7ffb      	ldrb	r3, [r7, #31]
 800218a:	1c5a      	adds	r2, r3, #1
 800218c:	77fa      	strb	r2, [r7, #31]
 800218e:	461a      	mov	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4413      	add	r3, r2
 8002194:	222e      	movs	r2, #46	; 0x2e
 8002196:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
 8002198:	f04f 0200 	mov.w	r2, #0
 800219c:	4b10      	ldr	r3, [pc, #64]	; (80021e0 <FUNCftoa+0x178>)
 800219e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80021a2:	f7fe fa41 	bl	8000628 <__aeabi_dmul>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4610      	mov	r0, r2
 80021ac:	4619      	mov	r1, r3
 80021ae:	f7fe fceb 	bl	8000b88 <__aeabi_d2iz>
 80021b2:	7ffb      	ldrb	r3, [r7, #31]
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	4413      	add	r3, r2
 80021b8:	2202      	movs	r2, #2
 80021ba:	4619      	mov	r1, r3
 80021bc:	f7ff fef8 	bl	8001fb0 <FUNCintinvstr>
		Reverse(res + k);
 80021c0:	7ffb      	ldrb	r3, [r7, #31]
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	4413      	add	r3, r2
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff fec3 	bl	8001f52 <Reverse>
	}
	return res;
 80021cc:	687b      	ldr	r3, [r7, #4]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3728      	adds	r7, #40	; 0x28
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bdb0      	pop	{r4, r5, r7, pc}
 80021d6:	bf00      	nop
 80021d8:	00000000 	.word	0x00000000
 80021dc:	40240000 	.word	0x40240000
 80021e0:	40590000 	.word	0x40590000

080021e4 <FUNCprint>:
	return (num >> 8) | tp;
}

/***print***/
char* FUNCprint( char* format, ... )
{
 80021e4:	b40f      	push	{r0, r1, r2, r3}
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b082      	sub	sp, #8
 80021ea:	af00      	add	r7, sp, #0
	va_list aptr;
	int ret;
	
	va_start(aptr, format);
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	603b      	str	r3, [r7, #0]
	ret = vsnprintf( FUNCstr, FUNCSTRSIZE, (const char*) format, aptr );
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	215f      	movs	r1, #95	; 0x5f
 80021f8:	4808      	ldr	r0, [pc, #32]	; (800221c <FUNCprint+0x38>)
 80021fa:	f002 fa7f 	bl	80046fc <vsniprintf>
 80021fe:	6078      	str	r0, [r7, #4]
	//ret = vsnprintf( ptr, FUNCSTRSIZE, format, aptr );
	va_end(aptr);
	
	if(ret < 0){
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2b00      	cmp	r3, #0
 8002204:	da01      	bge.n	800220a <FUNCprint+0x26>
		return NULL;
 8002206:	2300      	movs	r3, #0
 8002208:	e000      	b.n	800220c <FUNCprint+0x28>
		//FUNCstr[0]='/0';FUNCstr[1]='/0';FUNCstr[2]='/0';FUNCstr[3]='/0';
	}else
		return FUNCstr;
 800220a:	4b04      	ldr	r3, [pc, #16]	; (800221c <FUNCprint+0x38>)
}
 800220c:	4618      	mov	r0, r3
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002216:	b004      	add	sp, #16
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	20000300 	.word	0x20000300

08002220 <LCD0enable>:
void LCD0_clear(void);
void LCD0_gotoxy(unsigned int y, unsigned int x);
void LCD0_reboot(void);
/***Procedure & Function***/
LCD0 LCD0enable(GPIO_TypeDef* reg)
{
 8002220:	b5b0      	push	{r4, r5, r7, lr}
 8002222:	b0d6      	sub	sp, #344	; 0x158
 8002224:	af00      	add	r7, sp, #0
 8002226:	f8c7 0124 	str.w	r0, [r7, #292]	; 0x124
 800222a:	f8c7 1120 	str.w	r1, [r7, #288]	; 0x120
	//ALLOCAO MEMORIA PARA Estrutura
	LCD0 lcd0;
	stm = STM32446enable(); // The entire stm32446
 800222e:	4c25      	ldr	r4, [pc, #148]	; (80022c4 <LCD0enable+0xa4>)
 8002230:	463b      	mov	r3, r7
 8002232:	4618      	mov	r0, r3
 8002234:	f000 fc0a 	bl	8002a4c <STM32446enable>
 8002238:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800223c:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8002240:	4620      	mov	r0, r4
 8002242:	4619      	mov	r1, r3
 8002244:	f44f 738e 	mov.w	r3, #284	; 0x11c
 8002248:	461a      	mov	r2, r3
 800224a:	f002 fa1d 	bl	8004688 <memcpy>
	//LOCAL VARIABLES
	//import parameters
	ireg = reg;
 800224e:	4a1e      	ldr	r2, [pc, #120]	; (80022c8 <LCD0enable+0xa8>)
 8002250:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002254:	6013      	str	r3, [r2, #0]
	//initialize variables
	//Direccionar apontadores para PROTOTIPOS
	lcd0.write = LCD0_write;
 8002256:	4b1d      	ldr	r3, [pc, #116]	; (80022cc <LCD0enable+0xac>)
 8002258:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	lcd0.read = LCD0_read;
 800225c:	4b1c      	ldr	r3, [pc, #112]	; (80022d0 <LCD0enable+0xb0>)
 800225e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
	lcd0.BF = LCD0_BF;
 8002262:	4b1c      	ldr	r3, [pc, #112]	; (80022d4 <LCD0enable+0xb4>)
 8002264:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
	lcd0.putch = LCD0_putch;
 8002268:	4b1b      	ldr	r3, [pc, #108]	; (80022d8 <LCD0enable+0xb8>)
 800226a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	lcd0.getch = LCD0_getch;
 800226e:	4b1b      	ldr	r3, [pc, #108]	; (80022dc <LCD0enable+0xbc>)
 8002270:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
	lcd0.string = LCD0_string; // RAW
 8002274:	4b1a      	ldr	r3, [pc, #104]	; (80022e0 <LCD0enable+0xc0>)
 8002276:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
	lcd0.string_size = LCD0_string_size; // RAW
 800227a:	4b1a      	ldr	r3, [pc, #104]	; (80022e4 <LCD0enable+0xc4>)
 800227c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
	lcd0.hspace = LCD0_hspace;
 8002280:	4b19      	ldr	r3, [pc, #100]	; (80022e8 <LCD0enable+0xc8>)
 8002282:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
	lcd0.clear = LCD0_clear;
 8002286:	4b19      	ldr	r3, [pc, #100]	; (80022ec <LCD0enable+0xcc>)
 8002288:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
	lcd0.gotoxy = LCD0_gotoxy;
 800228c:	4b18      	ldr	r3, [pc, #96]	; (80022f0 <LCD0enable+0xd0>)
 800228e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
	lcd0.reboot = LCD0_reboot;
 8002292:	4b18      	ldr	r3, [pc, #96]	; (80022f4 <LCD0enable+0xd4>)
 8002294:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
	//LCD INIC
	LCD0_inic();
 8002298:	f000 f82e 	bl	80022f8 <LCD0_inic>
	//
	return lcd0;
 800229c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80022a0:	461d      	mov	r5, r3
 80022a2:	f507 7496 	add.w	r4, r7, #300	; 0x12c
 80022a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022ae:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80022b2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80022b6:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 80022ba:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 80022be:	46bd      	mov	sp, r7
 80022c0:	bdb0      	pop	{r4, r5, r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000360 	.word	0x20000360
 80022c8:	2000047c 	.word	0x2000047c
 80022cc:	080023e1 	.word	0x080023e1
 80022d0:	08002641 	.word	0x08002641
 80022d4:	08002835 	.word	0x08002835
 80022d8:	0800288d 	.word	0x0800288d
 80022dc:	0800286f 	.word	0x0800286f
 80022e0:	080028ad 	.word	0x080028ad
 80022e4:	080028db 	.word	0x080028db
 80022e8:	08002937 	.word	0x08002937
 80022ec:	0800295d 	.word	0x0800295d
 80022f0:	0800297d 	.word	0x0800297d
 80022f4:	08002a09 	.word	0x08002a09

080022f8 <LCD0_inic>:
void LCD0_inic(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
	//LCD INIC
	ireg->MODER &= (uint32_t) ~((3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2))); // control pins as output
 80022fc:	4b35      	ldr	r3, [pc, #212]	; (80023d4 <LCD0_inic+0xdc>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	4b34      	ldr	r3, [pc, #208]	; (80023d4 <LCD0_inic+0xdc>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800230a:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (RS * 2)) | (1 << (RW * 2)) | (1 << (EN * 2))); // control pins as output
 800230c:	4b31      	ldr	r3, [pc, #196]	; (80023d4 <LCD0_inic+0xdc>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	4b30      	ldr	r3, [pc, #192]	; (80023d4 <LCD0_inic+0xdc>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f042 0215 	orr.w	r2, r2, #21
 800231a:	601a      	str	r2, [r3, #0]
	
	ireg->MODER &= (uint32_t) ~(3 << (NC * 2)); // reboot detect input
 800231c:	4b2d      	ldr	r3, [pc, #180]	; (80023d4 <LCD0_inic+0xdc>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	4b2c      	ldr	r3, [pc, #176]	; (80023d4 <LCD0_inic+0xdc>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800232a:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~(3 << (NC * 2)); // pull up resistors
 800232c:	4b29      	ldr	r3, [pc, #164]	; (80023d4 <LCD0_inic+0xdc>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68da      	ldr	r2, [r3, #12]
 8002332:	4b28      	ldr	r3, [pc, #160]	; (80023d4 <LCD0_inic+0xdc>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800233a:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= (1 << (NC * 2)); // pull up resistors
 800233c:	4b25      	ldr	r3, [pc, #148]	; (80023d4 <LCD0_inic+0xdc>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	68da      	ldr	r2, [r3, #12]
 8002342:	4b24      	ldr	r3, [pc, #144]	; (80023d4 <LCD0_inic+0xdc>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800234a:	60da      	str	r2, [r3, #12]
	 
	lcd0_detect = ireg->IDR & (1 << NC);
 800234c:	4b21      	ldr	r3, [pc, #132]	; (80023d4 <LCD0_inic+0xdc>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	691b      	ldr	r3, [r3, #16]
 8002352:	f003 0308 	and.w	r3, r3, #8
 8002356:	4a20      	ldr	r2, [pc, #128]	; (80023d8 <LCD0_inic+0xe0>)
 8002358:	6013      	str	r3, [r2, #0]
	
	/***INICIALIZACAO LCD**datasheet*/
	stm.systick.delay_ms(40);
 800235a:	4b20      	ldr	r3, [pc, #128]	; (80023dc <LCD0_inic+0xe4>)
 800235c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002360:	2028      	movs	r0, #40	; 0x28
 8002362:	4798      	blx	r3
	LCD0_write(0x33, INST); //function set
 8002364:	2100      	movs	r1, #0
 8002366:	2033      	movs	r0, #51	; 0x33
 8002368:	f000 f83a 	bl	80023e0 <LCD0_write>
	stm.systick.delay_10us(4);
 800236c:	4b1b      	ldr	r3, [pc, #108]	; (80023dc <LCD0_inic+0xe4>)
 800236e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8002372:	2004      	movs	r0, #4
 8002374:	4798      	blx	r3
	LCD0_write(0x33, INST); //function set
 8002376:	2100      	movs	r1, #0
 8002378:	2033      	movs	r0, #51	; 0x33
 800237a:	f000 f831 	bl	80023e0 <LCD0_write>
	stm.systick.delay_10us(4);
 800237e:	4b17      	ldr	r3, [pc, #92]	; (80023dc <LCD0_inic+0xe4>)
 8002380:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8002384:	2004      	movs	r0, #4
 8002386:	4798      	blx	r3
	LCD0_write(0x2B, INST); //function set
 8002388:	2100      	movs	r1, #0
 800238a:	202b      	movs	r0, #43	; 0x2b
 800238c:	f000 f828 	bl	80023e0 <LCD0_write>
	stm.systick.delay_10us(4);
 8002390:	4b12      	ldr	r3, [pc, #72]	; (80023dc <LCD0_inic+0xe4>)
 8002392:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8002396:	2004      	movs	r0, #4
 8002398:	4798      	blx	r3
	LCD0_write(0x0C, INST);// display on/off control
 800239a:	2100      	movs	r1, #0
 800239c:	200c      	movs	r0, #12
 800239e:	f000 f81f 	bl	80023e0 <LCD0_write>
	stm.systick.delay_10us(4);
 80023a2:	4b0e      	ldr	r3, [pc, #56]	; (80023dc <LCD0_inic+0xe4>)
 80023a4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80023a8:	2004      	movs	r0, #4
 80023aa:	4798      	blx	r3
	LCD0_write(0x01, INST);// clear display
 80023ac:	2100      	movs	r1, #0
 80023ae:	2001      	movs	r0, #1
 80023b0:	f000 f816 	bl	80023e0 <LCD0_write>
	stm.systick.delay_ms(2);
 80023b4:	4b09      	ldr	r3, [pc, #36]	; (80023dc <LCD0_inic+0xe4>)
 80023b6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80023ba:	2002      	movs	r0, #2
 80023bc:	4798      	blx	r3
	LCD0_write(0x06, INST);// entry mode set (crazy settings)
 80023be:	2100      	movs	r1, #0
 80023c0:	2006      	movs	r0, #6
 80023c2:	f000 f80d 	bl	80023e0 <LCD0_write>
	stm.systick.delay_10us(4);
 80023c6:	4b05      	ldr	r3, [pc, #20]	; (80023dc <LCD0_inic+0xe4>)
 80023c8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80023cc:	2004      	movs	r0, #4
 80023ce:	4798      	blx	r3
	/***INICIALIZATION END***/
	//LCD0_write(0x1F, INST);// cursor or display shift
	//stm.systick.delay_10us(4);
	//LCD0_write(0x03, INST);// return home
	//stm.systick.delay_ms(2);
}
 80023d0:	bf00      	nop
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	2000047c 	.word	0x2000047c
 80023d8:	20000480 	.word	0x20000480
 80023dc:	20000360 	.word	0x20000360

080023e0 <LCD0_write>:
void LCD0_write(char c, unsigned short D_I)
{ // write to LCD
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	4603      	mov	r3, r0
 80023e8:	460a      	mov	r2, r1
 80023ea:	71fb      	strb	r3, [r7, #7]
 80023ec:	4613      	mov	r3, r2
 80023ee:	80bb      	strh	r3, [r7, #4]
	stm.func.resetpin(ireg,RW); // lcd as input
 80023f0:	4b91      	ldr	r3, [pc, #580]	; (8002638 <LCD0_write+0x258>)
 80023f2:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80023f6:	4a91      	ldr	r2, [pc, #580]	; (800263c <LCD0_write+0x25c>)
 80023f8:	6812      	ldr	r2, [r2, #0]
 80023fa:	2101      	movs	r1, #1
 80023fc:	4610      	mov	r0, r2
 80023fe:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002400:	88bb      	ldrh	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d008      	beq.n	8002418 <LCD0_write+0x38>
 8002406:	4b8c      	ldr	r3, [pc, #560]	; (8002638 <LCD0_write+0x258>)
 8002408:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800240c:	4a8b      	ldr	r2, [pc, #556]	; (800263c <LCD0_write+0x25c>)
 800240e:	6812      	ldr	r2, [r2, #0]
 8002410:	2100      	movs	r1, #0
 8002412:	4610      	mov	r0, r2
 8002414:	4798      	blx	r3
 8002416:	e007      	b.n	8002428 <LCD0_write+0x48>
 8002418:	4b87      	ldr	r3, [pc, #540]	; (8002638 <LCD0_write+0x258>)
 800241a:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800241e:	4a87      	ldr	r2, [pc, #540]	; (800263c <LCD0_write+0x25c>)
 8002420:	6812      	ldr	r2, [r2, #0]
 8002422:	2100      	movs	r1, #0
 8002424:	4610      	mov	r0, r2
 8002426:	4798      	blx	r3
	
	ireg->MODER &= (uint32_t) ~((3 << (DB4 *2)) | (3 << (DB5* 2)) | (3 << (DB6* 2)) | (3 << (DB7 * 2))); // mcu as output
 8002428:	4b84      	ldr	r3, [pc, #528]	; (800263c <LCD0_write+0x25c>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	4b83      	ldr	r3, [pc, #524]	; (800263c <LCD0_write+0x25c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002436:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (DB4 *2)) | (1 << (DB5* 2)) | (1 << (DB6* 2)) | (1 << (DB7 * 2))); // mcu as output
 8002438:	4b80      	ldr	r3, [pc, #512]	; (800263c <LCD0_write+0x25c>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	4b7f      	ldr	r3, [pc, #508]	; (800263c <LCD0_write+0x25c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 8002446:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // disable pull up resistors up resistors
 8002448:	4b7c      	ldr	r3, [pc, #496]	; (800263c <LCD0_write+0x25c>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	4b7b      	ldr	r3, [pc, #492]	; (800263c <LCD0_write+0x25c>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002456:	60da      	str	r2, [r3, #12]
	
	stm.func.setpin(ireg, EN); // lcd enabled
 8002458:	4b77      	ldr	r3, [pc, #476]	; (8002638 <LCD0_write+0x258>)
 800245a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800245e:	4a77      	ldr	r2, [pc, #476]	; (800263c <LCD0_write+0x25c>)
 8002460:	6812      	ldr	r2, [r2, #0]
 8002462:	2102      	movs	r1, #2
 8002464:	4610      	mov	r0, r2
 8002466:	4798      	blx	r3
	
	if(c & 0x80) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 8002468:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246c:	2b00      	cmp	r3, #0
 800246e:	da08      	bge.n	8002482 <LCD0_write+0xa2>
 8002470:	4b71      	ldr	r3, [pc, #452]	; (8002638 <LCD0_write+0x258>)
 8002472:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002476:	4a71      	ldr	r2, [pc, #452]	; (800263c <LCD0_write+0x25c>)
 8002478:	6812      	ldr	r2, [r2, #0]
 800247a:	2107      	movs	r1, #7
 800247c:	4610      	mov	r0, r2
 800247e:	4798      	blx	r3
 8002480:	e007      	b.n	8002492 <LCD0_write+0xb2>
 8002482:	4b6d      	ldr	r3, [pc, #436]	; (8002638 <LCD0_write+0x258>)
 8002484:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002488:	4a6c      	ldr	r2, [pc, #432]	; (800263c <LCD0_write+0x25c>)
 800248a:	6812      	ldr	r2, [r2, #0]
 800248c:	2107      	movs	r1, #7
 800248e:	4610      	mov	r0, r2
 8002490:	4798      	blx	r3
	if(c & 0x40) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 8002492:	79fb      	ldrb	r3, [r7, #7]
 8002494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002498:	2b00      	cmp	r3, #0
 800249a:	d008      	beq.n	80024ae <LCD0_write+0xce>
 800249c:	4b66      	ldr	r3, [pc, #408]	; (8002638 <LCD0_write+0x258>)
 800249e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80024a2:	4a66      	ldr	r2, [pc, #408]	; (800263c <LCD0_write+0x25c>)
 80024a4:	6812      	ldr	r2, [r2, #0]
 80024a6:	2106      	movs	r1, #6
 80024a8:	4610      	mov	r0, r2
 80024aa:	4798      	blx	r3
 80024ac:	e007      	b.n	80024be <LCD0_write+0xde>
 80024ae:	4b62      	ldr	r3, [pc, #392]	; (8002638 <LCD0_write+0x258>)
 80024b0:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80024b4:	4a61      	ldr	r2, [pc, #388]	; (800263c <LCD0_write+0x25c>)
 80024b6:	6812      	ldr	r2, [r2, #0]
 80024b8:	2106      	movs	r1, #6
 80024ba:	4610      	mov	r0, r2
 80024bc:	4798      	blx	r3
	if(c & 0x20) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	f003 0320 	and.w	r3, r3, #32
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d008      	beq.n	80024da <LCD0_write+0xfa>
 80024c8:	4b5b      	ldr	r3, [pc, #364]	; (8002638 <LCD0_write+0x258>)
 80024ca:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80024ce:	4a5b      	ldr	r2, [pc, #364]	; (800263c <LCD0_write+0x25c>)
 80024d0:	6812      	ldr	r2, [r2, #0]
 80024d2:	2105      	movs	r1, #5
 80024d4:	4610      	mov	r0, r2
 80024d6:	4798      	blx	r3
 80024d8:	e007      	b.n	80024ea <LCD0_write+0x10a>
 80024da:	4b57      	ldr	r3, [pc, #348]	; (8002638 <LCD0_write+0x258>)
 80024dc:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80024e0:	4a56      	ldr	r2, [pc, #344]	; (800263c <LCD0_write+0x25c>)
 80024e2:	6812      	ldr	r2, [r2, #0]
 80024e4:	2105      	movs	r1, #5
 80024e6:	4610      	mov	r0, r2
 80024e8:	4798      	blx	r3
	if(c & 0x10) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4);
 80024ea:	79fb      	ldrb	r3, [r7, #7]
 80024ec:	f003 0310 	and.w	r3, r3, #16
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d008      	beq.n	8002506 <LCD0_write+0x126>
 80024f4:	4b50      	ldr	r3, [pc, #320]	; (8002638 <LCD0_write+0x258>)
 80024f6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80024fa:	4a50      	ldr	r2, [pc, #320]	; (800263c <LCD0_write+0x25c>)
 80024fc:	6812      	ldr	r2, [r2, #0]
 80024fe:	2104      	movs	r1, #4
 8002500:	4610      	mov	r0, r2
 8002502:	4798      	blx	r3
 8002504:	e007      	b.n	8002516 <LCD0_write+0x136>
 8002506:	4b4c      	ldr	r3, [pc, #304]	; (8002638 <LCD0_write+0x258>)
 8002508:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800250c:	4a4b      	ldr	r2, [pc, #300]	; (800263c <LCD0_write+0x25c>)
 800250e:	6812      	ldr	r2, [r2, #0]
 8002510:	2104      	movs	r1, #4
 8002512:	4610      	mov	r0, r2
 8002514:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 8002516:	4b48      	ldr	r3, [pc, #288]	; (8002638 <LCD0_write+0x258>)
 8002518:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800251c:	4a47      	ldr	r2, [pc, #284]	; (800263c <LCD0_write+0x25c>)
 800251e:	6812      	ldr	r2, [r2, #0]
 8002520:	2102      	movs	r1, #2
 8002522:	4610      	mov	r0, r2
 8002524:	4798      	blx	r3
	
	// Second nibble
	 
	stm.func.resetpin(ireg, RW); // lcd as input
 8002526:	4b44      	ldr	r3, [pc, #272]	; (8002638 <LCD0_write+0x258>)
 8002528:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800252c:	4a43      	ldr	r2, [pc, #268]	; (800263c <LCD0_write+0x25c>)
 800252e:	6812      	ldr	r2, [r2, #0]
 8002530:	2101      	movs	r1, #1
 8002532:	4610      	mov	r0, r2
 8002534:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002536:	88bb      	ldrh	r3, [r7, #4]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d008      	beq.n	800254e <LCD0_write+0x16e>
 800253c:	4b3e      	ldr	r3, [pc, #248]	; (8002638 <LCD0_write+0x258>)
 800253e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002542:	4a3e      	ldr	r2, [pc, #248]	; (800263c <LCD0_write+0x25c>)
 8002544:	6812      	ldr	r2, [r2, #0]
 8002546:	2100      	movs	r1, #0
 8002548:	4610      	mov	r0, r2
 800254a:	4798      	blx	r3
 800254c:	e007      	b.n	800255e <LCD0_write+0x17e>
 800254e:	4b3a      	ldr	r3, [pc, #232]	; (8002638 <LCD0_write+0x258>)
 8002550:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002554:	4a39      	ldr	r2, [pc, #228]	; (800263c <LCD0_write+0x25c>)
 8002556:	6812      	ldr	r2, [r2, #0]
 8002558:	2100      	movs	r1, #0
 800255a:	4610      	mov	r0, r2
 800255c:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enabled
 800255e:	4b36      	ldr	r3, [pc, #216]	; (8002638 <LCD0_write+0x258>)
 8002560:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002564:	4a35      	ldr	r2, [pc, #212]	; (800263c <LCD0_write+0x25c>)
 8002566:	6812      	ldr	r2, [r2, #0]
 8002568:	2102      	movs	r1, #2
 800256a:	4610      	mov	r0, r2
 800256c:	4798      	blx	r3
	
	if(c & 0x08) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 800256e:	79fb      	ldrb	r3, [r7, #7]
 8002570:	f003 0308 	and.w	r3, r3, #8
 8002574:	2b00      	cmp	r3, #0
 8002576:	d008      	beq.n	800258a <LCD0_write+0x1aa>
 8002578:	4b2f      	ldr	r3, [pc, #188]	; (8002638 <LCD0_write+0x258>)
 800257a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800257e:	4a2f      	ldr	r2, [pc, #188]	; (800263c <LCD0_write+0x25c>)
 8002580:	6812      	ldr	r2, [r2, #0]
 8002582:	2107      	movs	r1, #7
 8002584:	4610      	mov	r0, r2
 8002586:	4798      	blx	r3
 8002588:	e007      	b.n	800259a <LCD0_write+0x1ba>
 800258a:	4b2b      	ldr	r3, [pc, #172]	; (8002638 <LCD0_write+0x258>)
 800258c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002590:	4a2a      	ldr	r2, [pc, #168]	; (800263c <LCD0_write+0x25c>)
 8002592:	6812      	ldr	r2, [r2, #0]
 8002594:	2107      	movs	r1, #7
 8002596:	4610      	mov	r0, r2
 8002598:	4798      	blx	r3
	if(c & 0x04) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	f003 0304 	and.w	r3, r3, #4
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d008      	beq.n	80025b6 <LCD0_write+0x1d6>
 80025a4:	4b24      	ldr	r3, [pc, #144]	; (8002638 <LCD0_write+0x258>)
 80025a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80025aa:	4a24      	ldr	r2, [pc, #144]	; (800263c <LCD0_write+0x25c>)
 80025ac:	6812      	ldr	r2, [r2, #0]
 80025ae:	2106      	movs	r1, #6
 80025b0:	4610      	mov	r0, r2
 80025b2:	4798      	blx	r3
 80025b4:	e007      	b.n	80025c6 <LCD0_write+0x1e6>
 80025b6:	4b20      	ldr	r3, [pc, #128]	; (8002638 <LCD0_write+0x258>)
 80025b8:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80025bc:	4a1f      	ldr	r2, [pc, #124]	; (800263c <LCD0_write+0x25c>)
 80025be:	6812      	ldr	r2, [r2, #0]
 80025c0:	2106      	movs	r1, #6
 80025c2:	4610      	mov	r0, r2
 80025c4:	4798      	blx	r3
	if(c & 0x02) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	f003 0302 	and.w	r3, r3, #2
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d008      	beq.n	80025e2 <LCD0_write+0x202>
 80025d0:	4b19      	ldr	r3, [pc, #100]	; (8002638 <LCD0_write+0x258>)
 80025d2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80025d6:	4a19      	ldr	r2, [pc, #100]	; (800263c <LCD0_write+0x25c>)
 80025d8:	6812      	ldr	r2, [r2, #0]
 80025da:	2105      	movs	r1, #5
 80025dc:	4610      	mov	r0, r2
 80025de:	4798      	blx	r3
 80025e0:	e007      	b.n	80025f2 <LCD0_write+0x212>
 80025e2:	4b15      	ldr	r3, [pc, #84]	; (8002638 <LCD0_write+0x258>)
 80025e4:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80025e8:	4a14      	ldr	r2, [pc, #80]	; (800263c <LCD0_write+0x25c>)
 80025ea:	6812      	ldr	r2, [r2, #0]
 80025ec:	2105      	movs	r1, #5
 80025ee:	4610      	mov	r0, r2
 80025f0:	4798      	blx	r3
	if(c & 0x01) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4); 
 80025f2:	79fb      	ldrb	r3, [r7, #7]
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d008      	beq.n	800260e <LCD0_write+0x22e>
 80025fc:	4b0e      	ldr	r3, [pc, #56]	; (8002638 <LCD0_write+0x258>)
 80025fe:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002602:	4a0e      	ldr	r2, [pc, #56]	; (800263c <LCD0_write+0x25c>)
 8002604:	6812      	ldr	r2, [r2, #0]
 8002606:	2104      	movs	r1, #4
 8002608:	4610      	mov	r0, r2
 800260a:	4798      	blx	r3
 800260c:	e007      	b.n	800261e <LCD0_write+0x23e>
 800260e:	4b0a      	ldr	r3, [pc, #40]	; (8002638 <LCD0_write+0x258>)
 8002610:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002614:	4a09      	ldr	r2, [pc, #36]	; (800263c <LCD0_write+0x25c>)
 8002616:	6812      	ldr	r2, [r2, #0]
 8002618:	2104      	movs	r1, #4
 800261a:	4610      	mov	r0, r2
 800261c:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 800261e:	4b06      	ldr	r3, [pc, #24]	; (8002638 <LCD0_write+0x258>)
 8002620:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002624:	4a05      	ldr	r2, [pc, #20]	; (800263c <LCD0_write+0x25c>)
 8002626:	6812      	ldr	r2, [r2, #0]
 8002628:	2102      	movs	r1, #2
 800262a:	4610      	mov	r0, r2
 800262c:	4798      	blx	r3
}
 800262e:	bf00      	nop
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	20000360 	.word	0x20000360
 800263c:	2000047c 	.word	0x2000047c

08002640 <LCD0_read>:
char LCD0_read(unsigned short D_I)
{ // Read from LCD
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	80fb      	strh	r3, [r7, #6]
	uint32_t data = 0;
 800264a:	2300      	movs	r3, #0
 800264c:	60bb      	str	r3, [r7, #8]
	uint8_t c = 0;
 800264e:	2300      	movs	r3, #0
 8002650:	73fb      	strb	r3, [r7, #15]
	ireg->MODER &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // mcu as input
 8002652:	4b76      	ldr	r3, [pc, #472]	; (800282c <LCD0_read+0x1ec>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	4b74      	ldr	r3, [pc, #464]	; (800282c <LCD0_read+0x1ec>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002660:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // enable pull up resistors 
 8002662:	4b72      	ldr	r3, [pc, #456]	; (800282c <LCD0_read+0x1ec>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	68da      	ldr	r2, [r3, #12]
 8002668:	4b70      	ldr	r3, [pc, #448]	; (800282c <LCD0_read+0x1ec>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002670:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= ((1 << (DB4 * 2)) | (1 << (DB5 * 2)) | (1 << (DB6 * 2)) | (1 << (DB7 * 2))); // enable pull up resistors
 8002672:	4b6e      	ldr	r3, [pc, #440]	; (800282c <LCD0_read+0x1ec>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	68da      	ldr	r2, [r3, #12]
 8002678:	4b6c      	ldr	r3, [pc, #432]	; (800282c <LCD0_read+0x1ec>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 8002680:	60da      	str	r2, [r3, #12]
	
	//First nibble
	stm.func.setpin(ireg, RW); // lcd as output
 8002682:	4b6b      	ldr	r3, [pc, #428]	; (8002830 <LCD0_read+0x1f0>)
 8002684:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002688:	4a68      	ldr	r2, [pc, #416]	; (800282c <LCD0_read+0x1ec>)
 800268a:	6812      	ldr	r2, [r2, #0]
 800268c:	2101      	movs	r1, #1
 800268e:	4610      	mov	r0, r2
 8002690:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002692:	88fb      	ldrh	r3, [r7, #6]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d008      	beq.n	80026aa <LCD0_read+0x6a>
 8002698:	4b65      	ldr	r3, [pc, #404]	; (8002830 <LCD0_read+0x1f0>)
 800269a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800269e:	4a63      	ldr	r2, [pc, #396]	; (800282c <LCD0_read+0x1ec>)
 80026a0:	6812      	ldr	r2, [r2, #0]
 80026a2:	2100      	movs	r1, #0
 80026a4:	4610      	mov	r0, r2
 80026a6:	4798      	blx	r3
 80026a8:	e007      	b.n	80026ba <LCD0_read+0x7a>
 80026aa:	4b61      	ldr	r3, [pc, #388]	; (8002830 <LCD0_read+0x1f0>)
 80026ac:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80026b0:	4a5e      	ldr	r2, [pc, #376]	; (800282c <LCD0_read+0x1ec>)
 80026b2:	6812      	ldr	r2, [r2, #0]
 80026b4:	2100      	movs	r1, #0
 80026b6:	4610      	mov	r0, r2
 80026b8:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 80026ba:	4b5d      	ldr	r3, [pc, #372]	; (8002830 <LCD0_read+0x1f0>)
 80026bc:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80026c0:	4a5a      	ldr	r2, [pc, #360]	; (800282c <LCD0_read+0x1ec>)
 80026c2:	6812      	ldr	r2, [r2, #0]
 80026c4:	2102      	movs	r1, #2
 80026c6:	4610      	mov	r0, r2
 80026c8:	4798      	blx	r3
	data = ireg->IDR; // read data 
 80026ca:	4b58      	ldr	r3, [pc, #352]	; (800282c <LCD0_read+0x1ec>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 80026d2:	4b57      	ldr	r3, [pc, #348]	; (8002830 <LCD0_read+0x1f0>)
 80026d4:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80026d8:	4a54      	ldr	r2, [pc, #336]	; (800282c <LCD0_read+0x1ec>)
 80026da:	6812      	ldr	r2, [r2, #0]
 80026dc:	2102      	movs	r1, #2
 80026de:	4610      	mov	r0, r2
 80026e0:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 7; else c &= ~(1 << 7);
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d004      	beq.n	80026f6 <LCD0_read+0xb6>
 80026ec:	7bfb      	ldrb	r3, [r7, #15]
 80026ee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80026f2:	73fb      	strb	r3, [r7, #15]
 80026f4:	e003      	b.n	80026fe <LCD0_read+0xbe>
 80026f6:	7bfb      	ldrb	r3, [r7, #15]
 80026f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026fc:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 6; else c &= ~(1 << 6);
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002704:	2b00      	cmp	r3, #0
 8002706:	d004      	beq.n	8002712 <LCD0_read+0xd2>
 8002708:	7bfb      	ldrb	r3, [r7, #15]
 800270a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800270e:	73fb      	strb	r3, [r7, #15]
 8002710:	e003      	b.n	800271a <LCD0_read+0xda>
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002718:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 5; else c &= ~(1 << 5);
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	f003 0320 	and.w	r3, r3, #32
 8002720:	2b00      	cmp	r3, #0
 8002722:	d004      	beq.n	800272e <LCD0_read+0xee>
 8002724:	7bfb      	ldrb	r3, [r7, #15]
 8002726:	f043 0320 	orr.w	r3, r3, #32
 800272a:	73fb      	strb	r3, [r7, #15]
 800272c:	e003      	b.n	8002736 <LCD0_read+0xf6>
 800272e:	7bfb      	ldrb	r3, [r7, #15]
 8002730:	f023 0320 	bic.w	r3, r3, #32
 8002734:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 4; else c &= ~(1 << 4);
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	f003 0310 	and.w	r3, r3, #16
 800273c:	2b00      	cmp	r3, #0
 800273e:	d004      	beq.n	800274a <LCD0_read+0x10a>
 8002740:	7bfb      	ldrb	r3, [r7, #15]
 8002742:	f043 0310 	orr.w	r3, r3, #16
 8002746:	73fb      	strb	r3, [r7, #15]
 8002748:	e003      	b.n	8002752 <LCD0_read+0x112>
 800274a:	7bfb      	ldrb	r3, [r7, #15]
 800274c:	f023 0310 	bic.w	r3, r3, #16
 8002750:	73fb      	strb	r3, [r7, #15]
	  
	// Second nibble
	stm.func.setpin(ireg, RW); // lcd as output
 8002752:	4b37      	ldr	r3, [pc, #220]	; (8002830 <LCD0_read+0x1f0>)
 8002754:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002758:	4a34      	ldr	r2, [pc, #208]	; (800282c <LCD0_read+0x1ec>)
 800275a:	6812      	ldr	r2, [r2, #0]
 800275c:	2101      	movs	r1, #1
 800275e:	4610      	mov	r0, r2
 8002760:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002762:	88fb      	ldrh	r3, [r7, #6]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d008      	beq.n	800277a <LCD0_read+0x13a>
 8002768:	4b31      	ldr	r3, [pc, #196]	; (8002830 <LCD0_read+0x1f0>)
 800276a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800276e:	4a2f      	ldr	r2, [pc, #188]	; (800282c <LCD0_read+0x1ec>)
 8002770:	6812      	ldr	r2, [r2, #0]
 8002772:	2100      	movs	r1, #0
 8002774:	4610      	mov	r0, r2
 8002776:	4798      	blx	r3
 8002778:	e007      	b.n	800278a <LCD0_read+0x14a>
 800277a:	4b2d      	ldr	r3, [pc, #180]	; (8002830 <LCD0_read+0x1f0>)
 800277c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002780:	4a2a      	ldr	r2, [pc, #168]	; (800282c <LCD0_read+0x1ec>)
 8002782:	6812      	ldr	r2, [r2, #0]
 8002784:	2100      	movs	r1, #0
 8002786:	4610      	mov	r0, r2
 8002788:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 800278a:	4b29      	ldr	r3, [pc, #164]	; (8002830 <LCD0_read+0x1f0>)
 800278c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002790:	4a26      	ldr	r2, [pc, #152]	; (800282c <LCD0_read+0x1ec>)
 8002792:	6812      	ldr	r2, [r2, #0]
 8002794:	2102      	movs	r1, #2
 8002796:	4610      	mov	r0, r2
 8002798:	4798      	blx	r3
	data = ireg->IDR; // read data
 800279a:	4b24      	ldr	r3, [pc, #144]	; (800282c <LCD0_read+0x1ec>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	691b      	ldr	r3, [r3, #16]
 80027a0:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 80027a2:	4b23      	ldr	r3, [pc, #140]	; (8002830 <LCD0_read+0x1f0>)
 80027a4:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80027a8:	4a20      	ldr	r2, [pc, #128]	; (800282c <LCD0_read+0x1ec>)
 80027aa:	6812      	ldr	r2, [r2, #0]
 80027ac:	2102      	movs	r1, #2
 80027ae:	4610      	mov	r0, r2
 80027b0:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 3; else c &= ~(1 << 3);
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d004      	beq.n	80027c6 <LCD0_read+0x186>
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
 80027be:	f043 0308 	orr.w	r3, r3, #8
 80027c2:	73fb      	strb	r3, [r7, #15]
 80027c4:	e003      	b.n	80027ce <LCD0_read+0x18e>
 80027c6:	7bfb      	ldrb	r3, [r7, #15]
 80027c8:	f023 0308 	bic.w	r3, r3, #8
 80027cc:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 2; else c &= ~(1 << 2);
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d004      	beq.n	80027e2 <LCD0_read+0x1a2>
 80027d8:	7bfb      	ldrb	r3, [r7, #15]
 80027da:	f043 0304 	orr.w	r3, r3, #4
 80027de:	73fb      	strb	r3, [r7, #15]
 80027e0:	e003      	b.n	80027ea <LCD0_read+0x1aa>
 80027e2:	7bfb      	ldrb	r3, [r7, #15]
 80027e4:	f023 0304 	bic.w	r3, r3, #4
 80027e8:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 1; else c &= ~(1 << 1);
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	f003 0320 	and.w	r3, r3, #32
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d004      	beq.n	80027fe <LCD0_read+0x1be>
 80027f4:	7bfb      	ldrb	r3, [r7, #15]
 80027f6:	f043 0302 	orr.w	r3, r3, #2
 80027fa:	73fb      	strb	r3, [r7, #15]
 80027fc:	e003      	b.n	8002806 <LCD0_read+0x1c6>
 80027fe:	7bfb      	ldrb	r3, [r7, #15]
 8002800:	f023 0302 	bic.w	r3, r3, #2
 8002804:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 0; else c &= ~(1 << 0);
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	f003 0310 	and.w	r3, r3, #16
 800280c:	2b00      	cmp	r3, #0
 800280e:	d004      	beq.n	800281a <LCD0_read+0x1da>
 8002810:	7bfb      	ldrb	r3, [r7, #15]
 8002812:	f043 0301 	orr.w	r3, r3, #1
 8002816:	73fb      	strb	r3, [r7, #15]
 8002818:	e003      	b.n	8002822 <LCD0_read+0x1e2>
 800281a:	7bfb      	ldrb	r3, [r7, #15]
 800281c:	f023 0301 	bic.w	r3, r3, #1
 8002820:	73fb      	strb	r3, [r7, #15]
	
	return c;
 8002822:	7bfb      	ldrb	r3, [r7, #15]
}
 8002824:	4618      	mov	r0, r3
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	2000047c 	.word	0x2000047c
 8002830:	20000360 	.word	0x20000360

08002834 <LCD0_BF>:
void LCD0_BF(void)
/***
	It has to read at minimum one equal and exit 
	immediately if not equal, weird property.
***/
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
	uint8_t i;
	char inst = 0x80;
 800283a:	2380      	movs	r3, #128	; 0x80
 800283c:	71bb      	strb	r3, [r7, #6]
	for(i=0; 0x80 & inst; i++){
 800283e:	2300      	movs	r3, #0
 8002840:	71fb      	strb	r3, [r7, #7]
 8002842:	e00a      	b.n	800285a <LCD0_BF+0x26>
		inst = LCD0_read(INST);
 8002844:	2000      	movs	r0, #0
 8002846:	f7ff fefb 	bl	8002640 <LCD0_read>
 800284a:	4603      	mov	r3, r0
 800284c:	71bb      	strb	r3, [r7, #6]
		if(i > 1)
 800284e:	79fb      	ldrb	r3, [r7, #7]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d807      	bhi.n	8002864 <LCD0_BF+0x30>
	for(i=0; 0x80 & inst; i++){
 8002854:	79fb      	ldrb	r3, [r7, #7]
 8002856:	3301      	adds	r3, #1
 8002858:	71fb      	strb	r3, [r7, #7]
 800285a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800285e:	2b00      	cmp	r3, #0
 8002860:	dbf0      	blt.n	8002844 <LCD0_BF+0x10>
			break;
	}
}
 8002862:	e000      	b.n	8002866 <LCD0_BF+0x32>
			break;
 8002864:	bf00      	nop
}
 8002866:	bf00      	nop
 8002868:	3708      	adds	r7, #8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <LCD0_getch>:
char LCD0_getch(void)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
	char c;
	c = LCD0_read(DATA);
 8002874:	2001      	movs	r0, #1
 8002876:	f7ff fee3 	bl	8002640 <LCD0_read>
 800287a:	4603      	mov	r3, r0
 800287c:	71fb      	strb	r3, [r7, #7]
	LCD0_BF();
 800287e:	f7ff ffd9 	bl	8002834 <LCD0_BF>
	return c;
 8002882:	79fb      	ldrb	r3, [r7, #7]
}
 8002884:	4618      	mov	r0, r3
 8002886:	3708      	adds	r7, #8
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <LCD0_putch>:
void LCD0_putch(char c)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	71fb      	strb	r3, [r7, #7]
	LCD0_write(c, DATA);
 8002896:	79fb      	ldrb	r3, [r7, #7]
 8002898:	2101      	movs	r1, #1
 800289a:	4618      	mov	r0, r3
 800289c:	f7ff fda0 	bl	80023e0 <LCD0_write>
	LCD0_BF();
 80028a0:	f7ff ffc8 	bl	8002834 <LCD0_BF>
}
 80028a4:	bf00      	nop
 80028a6:	3708      	adds	r7, #8
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}

080028ac <LCD0_string>:
void LCD0_string(const char* s)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
	char tmp;
	while(*s){
 80028b4:	e008      	b.n	80028c8 <LCD0_string+0x1c>
		tmp = *(s++);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	1c5a      	adds	r2, r3, #1
 80028ba:	607a      	str	r2, [r7, #4]
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	73fb      	strb	r3, [r7, #15]
		LCD0_putch(tmp);
 80028c0:	7bfb      	ldrb	r3, [r7, #15]
 80028c2:	4618      	mov	r0, r3
 80028c4:	f7ff ffe2 	bl	800288c <LCD0_putch>
	while(*s){
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d1f2      	bne.n	80028b6 <LCD0_string+0xa>
	}
}
 80028d0:	bf00      	nop
 80028d2:	bf00      	nop
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <LCD0_string_size>:
void LCD0_string_size(const char* s, uint32_t size)
{
 80028da:	b580      	push	{r7, lr}
 80028dc:	b084      	sub	sp, #16
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
 80028e2:	6039      	str	r1, [r7, #0]
	char tmp;
	uint32_t pos = 0;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]
	while(*s){
 80028e8:	e00f      	b.n	800290a <LCD0_string_size+0x30>
		tmp=*(s++);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	1c5a      	adds	r2, r3, #1
 80028ee:	607a      	str	r2, [r7, #4]
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	72fb      	strb	r3, [r7, #11]
		pos++;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	3301      	adds	r3, #1
 80028f8:	60fb      	str	r3, [r7, #12]
		if(pos > size) // 1 TO SIZE+1
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d808      	bhi.n	8002914 <LCD0_string_size+0x3a>
			break;
		LCD0_putch(tmp);
 8002902:	7afb      	ldrb	r3, [r7, #11]
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff ffc1 	bl	800288c <LCD0_putch>
	while(*s){
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1eb      	bne.n	80028ea <LCD0_string_size+0x10>
 8002912:	e007      	b.n	8002924 <LCD0_string_size+0x4a>
			break;
 8002914:	bf00      	nop
	}
	while(pos < size){ // TO SIZE
 8002916:	e005      	b.n	8002924 <LCD0_string_size+0x4a>
		LCD0_putch(' ');
 8002918:	2020      	movs	r0, #32
 800291a:	f7ff ffb7 	bl	800288c <LCD0_putch>
		pos++;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	3301      	adds	r3, #1
 8002922:	60fb      	str	r3, [r7, #12]
	while(pos < size){ // TO SIZE
 8002924:	68fa      	ldr	r2, [r7, #12]
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d3f5      	bcc.n	8002918 <LCD0_string_size+0x3e>
	}
}
 800292c:	bf00      	nop
 800292e:	bf00      	nop
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <LCD0_hspace>:
void LCD0_hspace(uint32_t n)
{
 8002936:	b580      	push	{r7, lr}
 8002938:	b082      	sub	sp, #8
 800293a:	af00      	add	r7, sp, #0
 800293c:	6078      	str	r0, [r7, #4]
	for(; n; n--){
 800293e:	e005      	b.n	800294c <LCD0_hspace+0x16>
		LCD0_putch(' ');
 8002940:	2020      	movs	r0, #32
 8002942:	f7ff ffa3 	bl	800288c <LCD0_putch>
	for(; n; n--){
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	3b01      	subs	r3, #1
 800294a:	607b      	str	r3, [r7, #4]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1f6      	bne.n	8002940 <LCD0_hspace+0xa>
	}
}
 8002952:	bf00      	nop
 8002954:	bf00      	nop
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <LCD0_clear>:
void LCD0_clear(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
	LCD0_write(0x01, INST);
 8002960:	2100      	movs	r1, #0
 8002962:	2001      	movs	r0, #1
 8002964:	f7ff fd3c 	bl	80023e0 <LCD0_write>
    stm.systick.delay_ms(2);
 8002968:	4b03      	ldr	r3, [pc, #12]	; (8002978 <LCD0_clear+0x1c>)
 800296a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800296e:	2002      	movs	r0, #2
 8002970:	4798      	blx	r3
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	20000360 	.word	0x20000360

0800297c <LCD0_gotoxy>:
void LCD0_gotoxy(unsigned int y, unsigned int x)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
	switch(y){
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2b03      	cmp	r3, #3
 800298a:	d837      	bhi.n	80029fc <LCD0_gotoxy+0x80>
 800298c:	a201      	add	r2, pc, #4	; (adr r2, 8002994 <LCD0_gotoxy+0x18>)
 800298e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002992:	bf00      	nop
 8002994:	080029a5 	.word	0x080029a5
 8002998:	080029bb 	.word	0x080029bb
 800299c:	080029d1 	.word	0x080029d1
 80029a0:	080029e7 	.word	0x080029e7
		case 0:
			LCD0_write((char)(0x80 + x), INST);
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	3b80      	subs	r3, #128	; 0x80
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2100      	movs	r1, #0
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff fd16 	bl	80023e0 <LCD0_write>
			LCD0_BF();
 80029b4:	f7ff ff3e 	bl	8002834 <LCD0_BF>
			break;
 80029b8:	e021      	b.n	80029fe <LCD0_gotoxy+0x82>
		case 1:
			LCD0_write((char)(0xC0 + x), INST);
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	3b40      	subs	r3, #64	; 0x40
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2100      	movs	r1, #0
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff fd0b 	bl	80023e0 <LCD0_write>
			LCD0_BF();
 80029ca:	f7ff ff33 	bl	8002834 <LCD0_BF>
			break;
 80029ce:	e016      	b.n	80029fe <LCD0_gotoxy+0x82>
		case 2:
			LCD0_write((char)(0x94 + x), INST); // 0x94
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	3b6c      	subs	r3, #108	; 0x6c
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	2100      	movs	r1, #0
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff fd00 	bl	80023e0 <LCD0_write>
			LCD0_BF();
 80029e0:	f7ff ff28 	bl	8002834 <LCD0_BF>
			break;
 80029e4:	e00b      	b.n	80029fe <LCD0_gotoxy+0x82>
		case 3:
			LCD0_write((char)(0xD4 + x), INST); // 0xD4
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	3b2c      	subs	r3, #44	; 0x2c
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2100      	movs	r1, #0
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff fcf5 	bl	80023e0 <LCD0_write>
			LCD0_BF();
 80029f6:	f7ff ff1d 	bl	8002834 <LCD0_BF>
			break;
 80029fa:	e000      	b.n	80029fe <LCD0_gotoxy+0x82>
		default:
			break;
 80029fc:	bf00      	nop
	}
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop

08002a08 <LCD0_reboot>:
void LCD0_reboot(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
	//low high detect pin NC
	uint32_t i;
	uint32_t tmp;
	tmp = ireg->IDR & (1 << NC);
 8002a0e:	4b0d      	ldr	r3, [pc, #52]	; (8002a44 <LCD0_reboot+0x3c>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	691b      	ldr	r3, [r3, #16]
 8002a14:	f003 0308 	and.w	r3, r3, #8
 8002a18:	607b      	str	r3, [r7, #4]
	i = tmp ^ lcd0_detect;
 8002a1a:	4b0b      	ldr	r3, [pc, #44]	; (8002a48 <LCD0_reboot+0x40>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	4053      	eors	r3, r2
 8002a22:	603b      	str	r3, [r7, #0]
	i &= tmp;
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	603b      	str	r3, [r7, #0]
	if(i)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <LCD0_reboot+0x2e>
		LCD0_inic();
 8002a32:	f7ff fc61 	bl	80022f8 <LCD0_inic>
	lcd0_detect = tmp;
 8002a36:	4a04      	ldr	r2, [pc, #16]	; (8002a48 <LCD0_reboot+0x40>)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6013      	str	r3, [r2, #0]
}
 8002a3c:	bf00      	nop
 8002a3e:	3708      	adds	r7, #8
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	2000047c 	.word	0x2000047c
 8002a48:	20000480 	.word	0x20000480

08002a4c <STM32446enable>:
/*
*** File Procedure and Functions
*/

// STM32446 Image Linker
STM32446 STM32446enable(void){
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
/******************************************************************************
	Comment out the linked modules to reduce memmory usage.
	
*******************************************************************************/
	mem[0] = 0;
 8002a54:	4b6e      	ldr	r3, [pc, #440]	; (8002c10 <STM32446enable+0x1c4>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	601a      	str	r2, [r3, #0]
	nen[0] = 0;
 8002a5a:	4b6e      	ldr	r3, [pc, #440]	; (8002c14 <STM32446enable+0x1c8>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	601a      	str	r2, [r3, #0]
	STM32446temperature = 0;
 8002a60:	496d      	ldr	r1, [pc, #436]	; (8002c18 <STM32446enable+0x1cc>)
 8002a62:	f04f 0200 	mov.w	r2, #0
 8002a66:	f04f 0300 	mov.w	r3, #0
 8002a6a:	e9c1 2300 	strd	r2, r3, [r1]
	
	//CRC
	//ret.crc.reg = (CRC_TypeDef*) CRC_BASE;
	
	//PWR
	ret.pwr.reg = (PWR_TypeDef*) PWR_BASE;
 8002a6e:	4b6b      	ldr	r3, [pc, #428]	; (8002c1c <STM32446enable+0x1d0>)
 8002a70:	4a6b      	ldr	r2, [pc, #428]	; (8002c20 <STM32446enable+0x1d4>)
 8002a72:	609a      	str	r2, [r3, #8]
	
	//RCC
	ret.rcc.reg = (RCC_TypeDef*) RCC_BASE;
 8002a74:	4b69      	ldr	r3, [pc, #420]	; (8002c1c <STM32446enable+0x1d0>)
 8002a76:	4a6b      	ldr	r2, [pc, #428]	; (8002c24 <STM32446enable+0x1d8>)
 8002a78:	60da      	str	r2, [r3, #12]
	
	//GPIOA
	ret.gpioa.reg = (GPIO_TypeDef*) GPIOA_BASE;
 8002a7a:	4b68      	ldr	r3, [pc, #416]	; (8002c1c <STM32446enable+0x1d0>)
 8002a7c:	4a6a      	ldr	r2, [pc, #424]	; (8002c28 <STM32446enable+0x1dc>)
 8002a7e:	611a      	str	r2, [r3, #16]
	ret.gpioa.moder = STM32446GpioAmoder;
 8002a80:	4b66      	ldr	r3, [pc, #408]	; (8002c1c <STM32446enable+0x1d0>)
 8002a82:	4a6a      	ldr	r2, [pc, #424]	; (8002c2c <STM32446enable+0x1e0>)
 8002a84:	615a      	str	r2, [r3, #20]
	ret.gpioa.ospeedr = STM32446GpioAospeedr;
 8002a86:	4b65      	ldr	r3, [pc, #404]	; (8002c1c <STM32446enable+0x1d0>)
 8002a88:	4a69      	ldr	r2, [pc, #420]	; (8002c30 <STM32446enable+0x1e4>)
 8002a8a:	619a      	str	r2, [r3, #24]
	ret.gpioa.pupdr = STM32446GpioApupdr;
 8002a8c:	4b63      	ldr	r3, [pc, #396]	; (8002c1c <STM32446enable+0x1d0>)
 8002a8e:	4a69      	ldr	r2, [pc, #420]	; (8002c34 <STM32446enable+0x1e8>)
 8002a90:	61da      	str	r2, [r3, #28]
	ret.gpioa.reset = STM32446GpioAreset;
 8002a92:	4b62      	ldr	r3, [pc, #392]	; (8002c1c <STM32446enable+0x1d0>)
 8002a94:	4a68      	ldr	r2, [pc, #416]	; (8002c38 <STM32446enable+0x1ec>)
 8002a96:	621a      	str	r2, [r3, #32]
	ret.gpioa.set = STM32446GpioAset;
 8002a98:	4b60      	ldr	r3, [pc, #384]	; (8002c1c <STM32446enable+0x1d0>)
 8002a9a:	4a68      	ldr	r2, [pc, #416]	; (8002c3c <STM32446enable+0x1f0>)
 8002a9c:	625a      	str	r2, [r3, #36]	; 0x24
	ret.gpioa.afr = STM32446GpioAafr;
 8002a9e:	4b5f      	ldr	r3, [pc, #380]	; (8002c1c <STM32446enable+0x1d0>)
 8002aa0:	4a67      	ldr	r2, [pc, #412]	; (8002c40 <STM32446enable+0x1f4>)
 8002aa2:	629a      	str	r2, [r3, #40]	; 0x28
	
	//GPIOB
	ret.gpiob.reg = (GPIO_TypeDef*) GPIOB_BASE;
 8002aa4:	4b5d      	ldr	r3, [pc, #372]	; (8002c1c <STM32446enable+0x1d0>)
 8002aa6:	4a67      	ldr	r2, [pc, #412]	; (8002c44 <STM32446enable+0x1f8>)
 8002aa8:	62da      	str	r2, [r3, #44]	; 0x2c
	ret.gpiob.moder = STM32446GpioBmoder;
 8002aaa:	4b5c      	ldr	r3, [pc, #368]	; (8002c1c <STM32446enable+0x1d0>)
 8002aac:	4a66      	ldr	r2, [pc, #408]	; (8002c48 <STM32446enable+0x1fc>)
 8002aae:	631a      	str	r2, [r3, #48]	; 0x30
	ret.gpiob.ospeedr = STM32446GpioBospeedr;
 8002ab0:	4b5a      	ldr	r3, [pc, #360]	; (8002c1c <STM32446enable+0x1d0>)
 8002ab2:	4a66      	ldr	r2, [pc, #408]	; (8002c4c <STM32446enable+0x200>)
 8002ab4:	635a      	str	r2, [r3, #52]	; 0x34
	ret.gpiob.pupdr = STM32446GpioBpupdr;
 8002ab6:	4b59      	ldr	r3, [pc, #356]	; (8002c1c <STM32446enable+0x1d0>)
 8002ab8:	4a65      	ldr	r2, [pc, #404]	; (8002c50 <STM32446enable+0x204>)
 8002aba:	639a      	str	r2, [r3, #56]	; 0x38
	ret.gpiob.reset = STM32446GpioBreset;
 8002abc:	4b57      	ldr	r3, [pc, #348]	; (8002c1c <STM32446enable+0x1d0>)
 8002abe:	4a65      	ldr	r2, [pc, #404]	; (8002c54 <STM32446enable+0x208>)
 8002ac0:	63da      	str	r2, [r3, #60]	; 0x3c
	ret.gpiob.set = STM32446GpioBset;
 8002ac2:	4b56      	ldr	r3, [pc, #344]	; (8002c1c <STM32446enable+0x1d0>)
 8002ac4:	4a64      	ldr	r2, [pc, #400]	; (8002c58 <STM32446enable+0x20c>)
 8002ac6:	641a      	str	r2, [r3, #64]	; 0x40
	ret.gpiob.afr = STM32446GpioBafr;
 8002ac8:	4b54      	ldr	r3, [pc, #336]	; (8002c1c <STM32446enable+0x1d0>)
 8002aca:	4a64      	ldr	r2, [pc, #400]	; (8002c5c <STM32446enable+0x210>)
 8002acc:	645a      	str	r2, [r3, #68]	; 0x44
	
	//GPIOC
	ret.gpioc.reg = (GPIO_TypeDef*) GPIOC_BASE;
 8002ace:	4b53      	ldr	r3, [pc, #332]	; (8002c1c <STM32446enable+0x1d0>)
 8002ad0:	4a63      	ldr	r2, [pc, #396]	; (8002c60 <STM32446enable+0x214>)
 8002ad2:	649a      	str	r2, [r3, #72]	; 0x48
	ret.gpioc.moder = STM32446GpioCmoder;
 8002ad4:	4b51      	ldr	r3, [pc, #324]	; (8002c1c <STM32446enable+0x1d0>)
 8002ad6:	4a63      	ldr	r2, [pc, #396]	; (8002c64 <STM32446enable+0x218>)
 8002ad8:	64da      	str	r2, [r3, #76]	; 0x4c
	ret.gpioc.ospeedr = STM32446GpioCospeedr;
 8002ada:	4b50      	ldr	r3, [pc, #320]	; (8002c1c <STM32446enable+0x1d0>)
 8002adc:	4a62      	ldr	r2, [pc, #392]	; (8002c68 <STM32446enable+0x21c>)
 8002ade:	651a      	str	r2, [r3, #80]	; 0x50
	ret.gpioc.pupdr = STM32446GpioCpupdr;
 8002ae0:	4b4e      	ldr	r3, [pc, #312]	; (8002c1c <STM32446enable+0x1d0>)
 8002ae2:	4a62      	ldr	r2, [pc, #392]	; (8002c6c <STM32446enable+0x220>)
 8002ae4:	655a      	str	r2, [r3, #84]	; 0x54
	ret.gpioc.reset = STM32446GpioCreset;
 8002ae6:	4b4d      	ldr	r3, [pc, #308]	; (8002c1c <STM32446enable+0x1d0>)
 8002ae8:	4a61      	ldr	r2, [pc, #388]	; (8002c70 <STM32446enable+0x224>)
 8002aea:	659a      	str	r2, [r3, #88]	; 0x58
	ret.gpioc.set = STM32446GpioCset;
 8002aec:	4b4b      	ldr	r3, [pc, #300]	; (8002c1c <STM32446enable+0x1d0>)
 8002aee:	4a61      	ldr	r2, [pc, #388]	; (8002c74 <STM32446enable+0x228>)
 8002af0:	65da      	str	r2, [r3, #92]	; 0x5c
	ret.gpioc.afr = STM32446GpioCafr;
 8002af2:	4b4a      	ldr	r3, [pc, #296]	; (8002c1c <STM32446enable+0x1d0>)
 8002af4:	4a60      	ldr	r2, [pc, #384]	; (8002c78 <STM32446enable+0x22c>)
 8002af6:	661a      	str	r2, [r3, #96]	; 0x60
	
	//GPIOD
	ret.gpiod.reg = (GPIO_TypeDef*) GPIOD_BASE;
 8002af8:	4b48      	ldr	r3, [pc, #288]	; (8002c1c <STM32446enable+0x1d0>)
 8002afa:	4a60      	ldr	r2, [pc, #384]	; (8002c7c <STM32446enable+0x230>)
 8002afc:	665a      	str	r2, [r3, #100]	; 0x64
	//GPIOE
	ret.gpioe.reg = (GPIO_TypeDef*) GPIOE_BASE;
 8002afe:	4b47      	ldr	r3, [pc, #284]	; (8002c1c <STM32446enable+0x1d0>)
 8002b00:	4a5f      	ldr	r2, [pc, #380]	; (8002c80 <STM32446enable+0x234>)
 8002b02:	669a      	str	r2, [r3, #104]	; 0x68
	//GPIOH
	ret.gpioh.reg = (GPIO_TypeDef*) GPIOH_BASE;
 8002b04:	4b45      	ldr	r3, [pc, #276]	; (8002c1c <STM32446enable+0x1d0>)
 8002b06:	4a5f      	ldr	r2, [pc, #380]	; (8002c84 <STM32446enable+0x238>)
 8002b08:	66da      	str	r2, [r3, #108]	; 0x6c
	
	//RTC
	ret.rtc.reg = (RTC_TypeDef*) RTC_BASE;
 8002b0a:	4b44      	ldr	r3, [pc, #272]	; (8002c1c <STM32446enable+0x1d0>)
 8002b0c:	4a5e      	ldr	r2, [pc, #376]	; (8002c88 <STM32446enable+0x23c>)
 8002b0e:	671a      	str	r2, [r3, #112]	; 0x70
	ret.rtc.inic = STM32446RtcInic;
 8002b10:	4b42      	ldr	r3, [pc, #264]	; (8002c1c <STM32446enable+0x1d0>)
 8002b12:	4a5e      	ldr	r2, [pc, #376]	; (8002c8c <STM32446enable+0x240>)
 8002b14:	675a      	str	r2, [r3, #116]	; 0x74
	ret.rtc.Day = STM32446RtcDay;
 8002b16:	4b41      	ldr	r3, [pc, #260]	; (8002c1c <STM32446enable+0x1d0>)
 8002b18:	4a5d      	ldr	r2, [pc, #372]	; (8002c90 <STM32446enable+0x244>)
 8002b1a:	679a      	str	r2, [r3, #120]	; 0x78
	ret.rtc.Month = STM32446RtcMonth;
 8002b1c:	4b3f      	ldr	r3, [pc, #252]	; (8002c1c <STM32446enable+0x1d0>)
 8002b1e:	4a5d      	ldr	r2, [pc, #372]	; (8002c94 <STM32446enable+0x248>)
 8002b20:	67da      	str	r2, [r3, #124]	; 0x7c
	ret.rtc.WeekDay = STM32446RtcWeekDay;
 8002b22:	4b3e      	ldr	r3, [pc, #248]	; (8002c1c <STM32446enable+0x1d0>)
 8002b24:	4a5c      	ldr	r2, [pc, #368]	; (8002c98 <STM32446enable+0x24c>)
 8002b26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	ret.rtc.Year = STM32446RtcYear;
 8002b2a:	4b3c      	ldr	r3, [pc, #240]	; (8002c1c <STM32446enable+0x1d0>)
 8002b2c:	4a5b      	ldr	r2, [pc, #364]	; (8002c9c <STM32446enable+0x250>)
 8002b2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	ret.rtc.Hour = STM32446RtcHour;
 8002b32:	4b3a      	ldr	r3, [pc, #232]	; (8002c1c <STM32446enable+0x1d0>)
 8002b34:	4a5a      	ldr	r2, [pc, #360]	; (8002ca0 <STM32446enable+0x254>)
 8002b36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	ret.rtc.Minute = STM32446RtcMinute;
 8002b3a:	4b38      	ldr	r3, [pc, #224]	; (8002c1c <STM32446enable+0x1d0>)
 8002b3c:	4a59      	ldr	r2, [pc, #356]	; (8002ca4 <STM32446enable+0x258>)
 8002b3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	ret.rtc.Second = STM32446RtcSecond;
 8002b42:	4b36      	ldr	r3, [pc, #216]	; (8002c1c <STM32446enable+0x1d0>)
 8002b44:	4a58      	ldr	r2, [pc, #352]	; (8002ca8 <STM32446enable+0x25c>)
 8002b46:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	ret.rtc.dr2vec = STM32446Rtcdr2vec;
 8002b4a:	4b34      	ldr	r3, [pc, #208]	; (8002c1c <STM32446enable+0x1d0>)
 8002b4c:	4a57      	ldr	r2, [pc, #348]	; (8002cac <STM32446enable+0x260>)
 8002b4e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	ret.rtc.tr2vec = STM32446Rtctr2vec;
 8002b52:	4b32      	ldr	r3, [pc, #200]	; (8002c1c <STM32446enable+0x1d0>)
 8002b54:	4a56      	ldr	r2, [pc, #344]	; (8002cb0 <STM32446enable+0x264>)
 8002b56:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	ret.rtc.RegWrite = STM32446RtcRegWrite;
 8002b5a:	4b30      	ldr	r3, [pc, #192]	; (8002c1c <STM32446enable+0x1d0>)
 8002b5c:	4a55      	ldr	r2, [pc, #340]	; (8002cb4 <STM32446enable+0x268>)
 8002b5e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	//ret.dma1.reg = (DMA_TypeDef*) DMA1_BASE;
	//DMA2
	//ret.dma2.reg = (DMA_TypeDef*) DMA2_BASE;
	
	//NVIC
	ret.nvic.reg = (NVIC_Type*) NVIC_BASE;
 8002b62:	4b2e      	ldr	r3, [pc, #184]	; (8002c1c <STM32446enable+0x1d0>)
 8002b64:	4a54      	ldr	r2, [pc, #336]	; (8002cb8 <STM32446enable+0x26c>)
 8002b66:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	
	//SysTick (Used as Delay Source)
	ret.systick.reg = (SysTick_Type*) SysTick_BASE;
 8002b6a:	4b2c      	ldr	r3, [pc, #176]	; (8002c1c <STM32446enable+0x1d0>)
 8002b6c:	4a53      	ldr	r2, [pc, #332]	; (8002cbc <STM32446enable+0x270>)
 8002b6e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	ret.systick.delay_ms = STM32446delay_ms;
 8002b72:	4b2a      	ldr	r3, [pc, #168]	; (8002c1c <STM32446enable+0x1d0>)
 8002b74:	4a52      	ldr	r2, [pc, #328]	; (8002cc0 <STM32446enable+0x274>)
 8002b76:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	ret.systick.delay_10us = STM32446delay_10us;
 8002b7a:	4b28      	ldr	r3, [pc, #160]	; (8002c1c <STM32446enable+0x1d0>)
 8002b7c:	4a51      	ldr	r2, [pc, #324]	; (8002cc4 <STM32446enable+0x278>)
 8002b7e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	
	/**random order**/
	
	//TIM9
	ret.tim9.reg = (TIM_TypeDef*) TIM9_BASE;
 8002b82:	4b26      	ldr	r3, [pc, #152]	; (8002c1c <STM32446enable+0x1d0>)
 8002b84:	4a50      	ldr	r2, [pc, #320]	; (8002cc8 <STM32446enable+0x27c>)
 8002b86:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	
	//ADC1
	ret.adc1.reg = (ADC_TypeDef*) ADC1_BASE;
 8002b8a:	4b24      	ldr	r3, [pc, #144]	; (8002c1c <STM32446enable+0x1d0>)
 8002b8c:	4a4f      	ldr	r2, [pc, #316]	; (8002ccc <STM32446enable+0x280>)
 8002b8e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	ret.adc1.Ex1inic = STM32446Adc1Ex1inic;
 8002b92:	4b22      	ldr	r3, [pc, #136]	; (8002c1c <STM32446enable+0x1d0>)
 8002b94:	4a4e      	ldr	r2, [pc, #312]	; (8002cd0 <STM32446enable+0x284>)
 8002b96:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	ret.adc1.read = STM32446Adc1Read;
 8002b9a:	4b20      	ldr	r3, [pc, #128]	; (8002c1c <STM32446enable+0x1d0>)
 8002b9c:	4a4d      	ldr	r2, [pc, #308]	; (8002cd4 <STM32446enable+0x288>)
 8002b9e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	ret.adc1.restart = STM32446Adc1Restart;
 8002ba2:	4b1e      	ldr	r3, [pc, #120]	; (8002c1c <STM32446enable+0x1d0>)
 8002ba4:	4a4c      	ldr	r2, [pc, #304]	; (8002cd8 <STM32446enable+0x28c>)
 8002ba6:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	ret.adc1.stop = STM32446Adc1Stop;
 8002baa:	4b1c      	ldr	r3, [pc, #112]	; (8002c1c <STM32446enable+0x1d0>)
 8002bac:	4a4b      	ldr	r2, [pc, #300]	; (8002cdc <STM32446enable+0x290>)
 8002bae:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	
	//ADC COMMON
	ret.adc123.reg =	(ADC_Common_TypeDef*) ADC123_COMMON_BASE;
 8002bb2:	4b1a      	ldr	r3, [pc, #104]	; (8002c1c <STM32446enable+0x1d0>)
 8002bb4:	4a4a      	ldr	r2, [pc, #296]	; (8002ce0 <STM32446enable+0x294>)
 8002bb6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	//USART1
	//ret.usart1.reg = (USART_TypeDef*) USART1_BASE;
	//ret.usart1.parameters = STM32446usart1parameters;
	
	/*** INICS ***/
	ret.inic.peripheral = STM32446PeripheralInic;
 8002bba:	4b18      	ldr	r3, [pc, #96]	; (8002c1c <STM32446enable+0x1d0>)
 8002bbc:	4a49      	ldr	r2, [pc, #292]	; (8002ce4 <STM32446enable+0x298>)
 8002bbe:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	
	/*** FUNCS ***/
	//ret.func.bcd2dec = STM32446bcd2dec;
	//ret.func.dec2bcd = STM32446dec2bcd;
	//ret.func.triggerA = STM32446triggerA;
	ret.func.triggerB = STM32446triggerB;
 8002bc2:	4b16      	ldr	r3, [pc, #88]	; (8002c1c <STM32446enable+0x1d0>)
 8002bc4:	4a48      	ldr	r2, [pc, #288]	; (8002ce8 <STM32446enable+0x29c>)
 8002bc6:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	//ret.func.ReadLHByte = STM32ReadLHByte;
	//ret.func.WriteHLByte = STM32WriteHLByte;
	//ret.func.WriteLHByte = STM32WriteLHByte;
	//ret.func.SwapByte = STM32SwapByte;
	//ret.func.setpins = STM32446GpioSetpins;
	ret.func.setpin = STM32446GpioSetpin;
 8002bca:	4b14      	ldr	r3, [pc, #80]	; (8002c1c <STM32446enable+0x1d0>)
 8002bcc:	4a47      	ldr	r2, [pc, #284]	; (8002cec <STM32446enable+0x2a0>)
 8002bce:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	ret.func.set = STM32446GpioSet;
 8002bd2:	4b12      	ldr	r3, [pc, #72]	; (8002c1c <STM32446enable+0x1d0>)
 8002bd4:	4a46      	ldr	r2, [pc, #280]	; (8002cf0 <STM32446enable+0x2a4>)
 8002bd6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	//ret.func.resetpins = STM32446GpioResetpins;
	ret.func.resetpin = STM32446GpioResetpin;
 8002bda:	4b10      	ldr	r3, [pc, #64]	; (8002c1c <STM32446enable+0x1d0>)
 8002bdc:	4a45      	ldr	r2, [pc, #276]	; (8002cf4 <STM32446enable+0x2a8>)
 8002bde:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	ret.func.reset = STM32446GpioReset;
 8002be2:	4b0e      	ldr	r3, [pc, #56]	; (8002c1c <STM32446enable+0x1d0>)
 8002be4:	4a44      	ldr	r2, [pc, #272]	; (8002cf8 <STM32446enable+0x2ac>)
 8002be6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	ret.func.setupreg = STM32446Gpiosetupreg;
 8002bea:	4b0c      	ldr	r3, [pc, #48]	; (8002c1c <STM32446enable+0x1d0>)
 8002bec:	4a43      	ldr	r2, [pc, #268]	; (8002cfc <STM32446enable+0x2b0>)
 8002bee:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	
	/****************************************************************************/
	SystickInic(); // Polling delay source.
 8002bf2:	f001 fc79 	bl	80044e8 <SystickInic>
	/****************************************************************************/
	return ret;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a08      	ldr	r2, [pc, #32]	; (8002c1c <STM32446enable+0x1d0>)
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	4611      	mov	r1, r2
 8002bfe:	f44f 738e 	mov.w	r3, #284	; 0x11c
 8002c02:	461a      	mov	r2, r3
 8002c04:	f001 fd40 	bl	8004688 <memcpy>
}
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	200005ac 	.word	0x200005ac
 8002c14:	200005bc 	.word	0x200005bc
 8002c18:	200005d0 	.word	0x200005d0
 8002c1c:	20000484 	.word	0x20000484
 8002c20:	40007000 	.word	0x40007000
 8002c24:	40023800 	.word	0x40023800
 8002c28:	40020000 	.word	0x40020000
 8002c2c:	08002ea9 	.word	0x08002ea9
 8002c30:	08002f51 	.word	0x08002f51
 8002c34:	08002ff9 	.word	0x08002ff9
 8002c38:	080030a1 	.word	0x080030a1
 8002c3c:	080030c5 	.word	0x080030c5
 8002c40:	080030e9 	.word	0x080030e9
 8002c44:	40020400 	.word	0x40020400
 8002c48:	080031e1 	.word	0x080031e1
 8002c4c:	08003289 	.word	0x08003289
 8002c50:	08003331 	.word	0x08003331
 8002c54:	080033d9 	.word	0x080033d9
 8002c58:	080033fd 	.word	0x080033fd
 8002c5c:	08003421 	.word	0x08003421
 8002c60:	40020800 	.word	0x40020800
 8002c64:	08003519 	.word	0x08003519
 8002c68:	080035c1 	.word	0x080035c1
 8002c6c:	08003669 	.word	0x08003669
 8002c70:	08003711 	.word	0x08003711
 8002c74:	08003735 	.word	0x08003735
 8002c78:	08003759 	.word	0x08003759
 8002c7c:	40020c00 	.word	0x40020c00
 8002c80:	40021000 	.word	0x40021000
 8002c84:	40021c00 	.word	0x40021c00
 8002c88:	40002800 	.word	0x40002800
 8002c8c:	08003851 	.word	0x08003851
 8002c90:	08003bf9 	.word	0x08003bf9
 8002c94:	08003b79 	.word	0x08003b79
 8002c98:	08003b15 	.word	0x08003b15
 8002c9c:	08003a95 	.word	0x08003a95
 8002ca0:	08003919 	.word	0x08003919
 8002ca4:	08003999 	.word	0x08003999
 8002ca8:	08003a19 	.word	0x08003a19
 8002cac:	08003cd5 	.word	0x08003cd5
 8002cb0:	08003e01 	.word	0x08003e01
 8002cb4:	08003c75 	.word	0x08003c75
 8002cb8:	e000e100 	.word	0xe000e100
 8002cbc:	e000e010 	.word	0xe000e010
 8002cc0:	0800452d 	.word	0x0800452d
 8002cc4:	080045a1 	.word	0x080045a1
 8002cc8:	40014000 	.word	0x40014000
 8002ccc:	40012000 	.word	0x40012000
 8002cd0:	08003f25 	.word	0x08003f25
 8002cd4:	08003ff9 	.word	0x08003ff9
 8002cd8:	08004055 	.word	0x08004055
 8002cdc:	0800408d 	.word	0x0800408d
 8002ce0:	40012300 	.word	0x40012300
 8002ce4:	08002d01 	.word	0x08002d01
 8002ce8:	0800412d 	.word	0x0800412d
 8002cec:	08002d7d 	.word	0x08002d7d
 8002cf0:	08002da1 	.word	0x08002da1
 8002cf4:	08002dbd 	.word	0x08002dbd
 8002cf8:	08002de3 	.word	0x08002de3
 8002cfc:	08002e09 	.word	0x08002e09

08002d00 <STM32446PeripheralInic>:
/*******************************/
/*************INICS*************/
/*******************************/
// peripheral
uint8_t STM32446PeripheralInic(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
	uint8_t clkused; // First turn it on then select it or enable it.
	// System Clock Source
	ret.rcc.reg->CR |= (1 << 0); // 0 - HSI, 16 - HSE
 8002d06:	4b1c      	ldr	r3, [pc, #112]	; (8002d78 <STM32446PeripheralInic+0x78>)
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	4b1a      	ldr	r3, [pc, #104]	; (8002d78 <STM32446PeripheralInic+0x78>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	f042 0201 	orr.w	r2, r2, #1
 8002d14:	601a      	str	r2, [r3, #0]
	for( ; !(ret.rcc.reg->CR & (1 << 1)) ; ); // // 1 - HSI, 17 - HSE
 8002d16:	bf00      	nop
 8002d18:	4b17      	ldr	r3, [pc, #92]	; (8002d78 <STM32446PeripheralInic+0x78>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0f8      	beq.n	8002d18 <STM32446PeripheralInic+0x18>
	// System Clock Select or Enable
	ret.rcc.reg->CFGR &= (uint32_t) ~(3 << 0); // SW[1:0]: System clock switch 00 - HSI, 01 - HSE pg133
 8002d26:	4b14      	ldr	r3, [pc, #80]	; (8002d78 <STM32446PeripheralInic+0x78>)
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	689a      	ldr	r2, [r3, #8]
 8002d2c:	4b12      	ldr	r3, [pc, #72]	; (8002d78 <STM32446PeripheralInic+0x78>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	f022 0203 	bic.w	r2, r2, #3
 8002d34:	609a      	str	r2, [r3, #8]
	// System Clock Selected
	clkused = (uint8_t) (ret.rcc.reg->CFGR >> 2); // SWS[1:0]: System clock switch status pg133
 8002d36:	4b10      	ldr	r3, [pc, #64]	; (8002d78 <STM32446PeripheralInic+0x78>)
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	089b      	lsrs	r3, r3, #2
 8002d3e:	71fb      	strb	r3, [r7, #7]
	clkused &= 3;
 8002d40:	79fb      	ldrb	r3, [r7, #7]
 8002d42:	f003 0303 	and.w	r3, r3, #3
 8002d46:	71fb      	strb	r3, [r7, #7]
	
	// Low Speed Internal Clock turned on as default
	ret.rcc.reg->CSR |= (1 << 0); // Internal low-speed oscillator enable
 8002d48:	4b0b      	ldr	r3, [pc, #44]	; (8002d78 <STM32446PeripheralInic+0x78>)
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8002d4e:	4b0a      	ldr	r3, [pc, #40]	; (8002d78 <STM32446PeripheralInic+0x78>)
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	f042 0201 	orr.w	r2, r2, #1
 8002d56:	675a      	str	r2, [r3, #116]	; 0x74
	for( ; !(ret.rcc.reg->CSR & (1 << 1)) ; ); // Internal low-speed oscillator ready
 8002d58:	bf00      	nop
 8002d5a:	4b07      	ldr	r3, [pc, #28]	; (8002d78 <STM32446PeripheralInic+0x78>)
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d60:	f003 0302 	and.w	r3, r3, #2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0f8      	beq.n	8002d5a <STM32446PeripheralInic+0x5a>
	
	return clkused;
 8002d68:	79fb      	ldrb	r3, [r7, #7]
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	370c      	adds	r7, #12
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	20000484 	.word	0x20000484

08002d7c <STM32446GpioSetpin>:
	}
}
** disabled **/

void STM32446GpioSetpin( GPIO_TypeDef* regs, int pin )
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
			regs->BSRR = (1 << pin);
 8002d86:	2201      	movs	r2, #1
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8e:	461a      	mov	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	619a      	str	r2, [r3, #24]
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <STM32446GpioSet>:

void STM32446GpioSet( GPIO_TypeDef* regs, int data )
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int) data;
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	619a      	str	r2, [r3, #24]
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <STM32446GpioResetpin>:
	}
}
** disabled **/

void STM32446GpioResetpin( GPIO_TypeDef* regs, int pin )
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)((1 << pin) << 16);
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	fa02 f303 	lsl.w	r3, r2, r3
 8002dce:	041b      	lsls	r3, r3, #16
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	619a      	str	r2, [r3, #24]
}
 8002dd6:	bf00      	nop
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr

08002de2 <STM32446GpioReset>:

void STM32446GpioReset( GPIO_TypeDef* regs, int data )
{
 8002de2:	b480      	push	{r7}
 8002de4:	b083      	sub	sp, #12
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
 8002dea:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)(data << 16);
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	041b      	lsls	r3, r3, #16
 8002df0:	461a      	mov	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	619a      	str	r2, [r3, #24]
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	0000      	movs	r0, r0
 8002e04:	0000      	movs	r0, r0
	...

08002e08 <STM32446Gpiosetupreg>:

void STM32446Gpiosetupreg(unsigned int blocksize, volatile unsigned int* reg, unsigned int data, unsigned int pin)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b086      	sub	sp, #24
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
 8002e14:	603b      	str	r3, [r7, #0]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8002e16:	68f8      	ldr	r0, [r7, #12]
 8002e18:	f7fd fb8c 	bl	8000534 <__aeabi_ui2d>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	460b      	mov	r3, r1
 8002e20:	ec43 2b11 	vmov	d1, r2, r3
 8002e24:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8002e98 <STM32446Gpiosetupreg+0x90>
 8002e28:	f002 f8b6 	bl	8004f98 <pow>
 8002e2c:	ec51 0b10 	vmov	r0, r1, d0
 8002e30:	f04f 0200 	mov.w	r2, #0
 8002e34:	4b1a      	ldr	r3, [pc, #104]	; (8002ea0 <STM32446Gpiosetupreg+0x98>)
 8002e36:	f7fd fa3f 	bl	80002b8 <__aeabi_dsub>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	4610      	mov	r0, r2
 8002e40:	4619      	mov	r1, r3
 8002e42:	f7fd fec9 	bl	8000bd8 <__aeabi_d2uiz>
 8002e46:	4603      	mov	r3, r0
 8002e48:	617b      	str	r3, [r7, #20]
	data &= mask;
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	4013      	ands	r3, r2
 8002e50:	607b      	str	r3, [r7, #4]
	*reg &= ~(mask << (pin * blocksize));
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	68f9      	ldr	r1, [r7, #12]
 8002e5a:	fb01 f303 	mul.w	r3, r1, r3
 8002e5e:	6979      	ldr	r1, [r7, #20]
 8002e60:	fa01 f303 	lsl.w	r3, r1, r3
 8002e64:	43db      	mvns	r3, r3
 8002e66:	401a      	ands	r2, r3
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	601a      	str	r2, [r3, #0]
	*reg |= (data << (pin * blocksize));
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	68f9      	ldr	r1, [r7, #12]
 8002e74:	fb01 f303 	mul.w	r3, r1, r3
 8002e78:	6879      	ldr	r1, [r7, #4]
 8002e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e7e:	431a      	orrs	r2, r3
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	601a      	str	r2, [r3, #0]
	*reg &= 0xFFFFFFFF;
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	601a      	str	r2, [r3, #0]
}
 8002e8c:	bf00      	nop
 8002e8e:	3718      	adds	r7, #24
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	f3af 8000 	nop.w
 8002e98:	00000000 	.word	0x00000000
 8002e9c:	40000000 	.word	0x40000000
 8002ea0:	3ff00000 	.word	0x3ff00000
 8002ea4:	00000000 	.word	0x00000000

08002ea8 <STM32446GpioAmoder>:

// GPIOA
void STM32446GpioAmoder( unsigned int data, unsigned int pin )
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f7fd fb3c 	bl	8000534 <__aeabi_ui2d>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	ec43 2b11 	vmov	d1, r2, r3
 8002ec4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8002f40 <STM32446GpioAmoder+0x98>
 8002ec8:	f002 f866 	bl	8004f98 <pow>
 8002ecc:	ec51 0b10 	vmov	r0, r1, d0
 8002ed0:	f04f 0200 	mov.w	r2, #0
 8002ed4:	4b1c      	ldr	r3, [pc, #112]	; (8002f48 <STM32446GpioAmoder+0xa0>)
 8002ed6:	f7fd f9ef 	bl	80002b8 <__aeabi_dsub>
 8002eda:	4602      	mov	r2, r0
 8002edc:	460b      	mov	r3, r1
 8002ede:	4610      	mov	r0, r2
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	f7fd fe79 	bl	8000bd8 <__aeabi_d2uiz>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->MODER &= ~(mask << (pin * blocksize));
 8002ef2:	4b16      	ldr	r3, [pc, #88]	; (8002f4c <STM32446GpioAmoder+0xa4>)
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	6819      	ldr	r1, [r3, #0]
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	fb02 f303 	mul.w	r3, r2, r3
 8002f00:	68ba      	ldr	r2, [r7, #8]
 8002f02:	fa02 f303 	lsl.w	r3, r2, r3
 8002f06:	43da      	mvns	r2, r3
 8002f08:	4b10      	ldr	r3, [pc, #64]	; (8002f4c <STM32446GpioAmoder+0xa4>)
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	400a      	ands	r2, r1
 8002f0e:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER |= (data << (pin * blocksize));
 8002f10:	4b0e      	ldr	r3, [pc, #56]	; (8002f4c <STM32446GpioAmoder+0xa4>)
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	6819      	ldr	r1, [r3, #0]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	fb02 f303 	mul.w	r3, r2, r3
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	409a      	lsls	r2, r3
 8002f22:	4b0a      	ldr	r3, [pc, #40]	; (8002f4c <STM32446GpioAmoder+0xa4>)
 8002f24:	691b      	ldr	r3, [r3, #16]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER &= 0xFFFFFFFF;
 8002f2a:	4b08      	ldr	r3, [pc, #32]	; (8002f4c <STM32446GpioAmoder+0xa4>)
 8002f2c:	691a      	ldr	r2, [r3, #16]
 8002f2e:	4b07      	ldr	r3, [pc, #28]	; (8002f4c <STM32446GpioAmoder+0xa4>)
 8002f30:	691b      	ldr	r3, [r3, #16]
 8002f32:	6812      	ldr	r2, [r2, #0]
 8002f34:	601a      	str	r2, [r3, #0]
}
 8002f36:	bf00      	nop
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	00000000 	.word	0x00000000
 8002f44:	40000000 	.word	0x40000000
 8002f48:	3ff00000 	.word	0x3ff00000
 8002f4c:	20000484 	.word	0x20000484

08002f50 <STM32446GpioAospeedr>:

void STM32446GpioAospeedr( unsigned int data, unsigned int pin )
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f7fd fae8 	bl	8000534 <__aeabi_ui2d>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	ec43 2b11 	vmov	d1, r2, r3
 8002f6c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8002fe8 <STM32446GpioAospeedr+0x98>
 8002f70:	f002 f812 	bl	8004f98 <pow>
 8002f74:	ec51 0b10 	vmov	r0, r1, d0
 8002f78:	f04f 0200 	mov.w	r2, #0
 8002f7c:	4b1c      	ldr	r3, [pc, #112]	; (8002ff0 <STM32446GpioAospeedr+0xa0>)
 8002f7e:	f7fd f99b 	bl	80002b8 <__aeabi_dsub>
 8002f82:	4602      	mov	r2, r0
 8002f84:	460b      	mov	r3, r1
 8002f86:	4610      	mov	r0, r2
 8002f88:	4619      	mov	r1, r3
 8002f8a:	f7fd fe25 	bl	8000bd8 <__aeabi_d2uiz>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	4013      	ands	r3, r2
 8002f98:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8002f9a:	4b16      	ldr	r3, [pc, #88]	; (8002ff4 <STM32446GpioAospeedr+0xa4>)
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	6899      	ldr	r1, [r3, #8]
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	fb02 f303 	mul.w	r3, r2, r3
 8002fa8:	68ba      	ldr	r2, [r7, #8]
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43da      	mvns	r2, r3
 8002fb0:	4b10      	ldr	r3, [pc, #64]	; (8002ff4 <STM32446GpioAospeedr+0xa4>)
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	400a      	ands	r2, r1
 8002fb6:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR |= (data << (pin * blocksize));
 8002fb8:	4b0e      	ldr	r3, [pc, #56]	; (8002ff4 <STM32446GpioAospeedr+0xa4>)
 8002fba:	691b      	ldr	r3, [r3, #16]
 8002fbc:	6899      	ldr	r1, [r3, #8]
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	68fa      	ldr	r2, [r7, #12]
 8002fc2:	fb02 f303 	mul.w	r3, r2, r3
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	409a      	lsls	r2, r3
 8002fca:	4b0a      	ldr	r3, [pc, #40]	; (8002ff4 <STM32446GpioAospeedr+0xa4>)
 8002fcc:	691b      	ldr	r3, [r3, #16]
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR &= 0xFFFFFFFF;
 8002fd2:	4b08      	ldr	r3, [pc, #32]	; (8002ff4 <STM32446GpioAospeedr+0xa4>)
 8002fd4:	691a      	ldr	r2, [r3, #16]
 8002fd6:	4b07      	ldr	r3, [pc, #28]	; (8002ff4 <STM32446GpioAospeedr+0xa4>)
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	6892      	ldr	r2, [r2, #8]
 8002fdc:	609a      	str	r2, [r3, #8]
}
 8002fde:	bf00      	nop
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	00000000 	.word	0x00000000
 8002fec:	40000000 	.word	0x40000000
 8002ff0:	3ff00000 	.word	0x3ff00000
 8002ff4:	20000484 	.word	0x20000484

08002ff8 <STM32446GpioApupdr>:

void STM32446GpioApupdr( unsigned int data, unsigned int pin )
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8003002:	2302      	movs	r3, #2
 8003004:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f7fd fa94 	bl	8000534 <__aeabi_ui2d>
 800300c:	4602      	mov	r2, r0
 800300e:	460b      	mov	r3, r1
 8003010:	ec43 2b11 	vmov	d1, r2, r3
 8003014:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8003090 <STM32446GpioApupdr+0x98>
 8003018:	f001 ffbe 	bl	8004f98 <pow>
 800301c:	ec51 0b10 	vmov	r0, r1, d0
 8003020:	f04f 0200 	mov.w	r2, #0
 8003024:	4b1c      	ldr	r3, [pc, #112]	; (8003098 <STM32446GpioApupdr+0xa0>)
 8003026:	f7fd f947 	bl	80002b8 <__aeabi_dsub>
 800302a:	4602      	mov	r2, r0
 800302c:	460b      	mov	r3, r1
 800302e:	4610      	mov	r0, r2
 8003030:	4619      	mov	r1, r3
 8003032:	f7fd fdd1 	bl	8000bd8 <__aeabi_d2uiz>
 8003036:	4603      	mov	r3, r0
 8003038:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	4013      	ands	r3, r2
 8003040:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->PUPDR &= ~(mask << (pin * blocksize));
 8003042:	4b16      	ldr	r3, [pc, #88]	; (800309c <STM32446GpioApupdr+0xa4>)
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	68d9      	ldr	r1, [r3, #12]
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	fb02 f303 	mul.w	r3, r2, r3
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
 8003056:	43da      	mvns	r2, r3
 8003058:	4b10      	ldr	r3, [pc, #64]	; (800309c <STM32446GpioApupdr+0xa4>)
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	400a      	ands	r2, r1
 800305e:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR |= (data << (pin * blocksize));
 8003060:	4b0e      	ldr	r3, [pc, #56]	; (800309c <STM32446GpioApupdr+0xa4>)
 8003062:	691b      	ldr	r3, [r3, #16]
 8003064:	68d9      	ldr	r1, [r3, #12]
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	68fa      	ldr	r2, [r7, #12]
 800306a:	fb02 f303 	mul.w	r3, r2, r3
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	409a      	lsls	r2, r3
 8003072:	4b0a      	ldr	r3, [pc, #40]	; (800309c <STM32446GpioApupdr+0xa4>)
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	430a      	orrs	r2, r1
 8003078:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR &= 0xFFFFFFFF;
 800307a:	4b08      	ldr	r3, [pc, #32]	; (800309c <STM32446GpioApupdr+0xa4>)
 800307c:	691a      	ldr	r2, [r3, #16]
 800307e:	4b07      	ldr	r3, [pc, #28]	; (800309c <STM32446GpioApupdr+0xa4>)
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	68d2      	ldr	r2, [r2, #12]
 8003084:	60da      	str	r2, [r3, #12]
}
 8003086:	bf00      	nop
 8003088:	3710      	adds	r7, #16
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	00000000 	.word	0x00000000
 8003094:	40000000 	.word	0x40000000
 8003098:	3ff00000 	.word	0x3ff00000
 800309c:	20000484 	.word	0x20000484

080030a0 <STM32446GpioAreset>:

void STM32446GpioAreset( unsigned int data )
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
			ret.gpioa.reg->BSRR = (unsigned int)(data << 16);
 80030a8:	4b05      	ldr	r3, [pc, #20]	; (80030c0 <STM32446GpioAreset+0x20>)
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	0412      	lsls	r2, r2, #16
 80030b0:	619a      	str	r2, [r3, #24]
}
 80030b2:	bf00      	nop
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	20000484 	.word	0x20000484

080030c4 <STM32446GpioAset>:

void STM32446GpioAset( unsigned int data )
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
			ret.gpioa.reg->BSRR = (unsigned int)( data );
 80030cc:	4b04      	ldr	r3, [pc, #16]	; (80030e0 <STM32446GpioAset+0x1c>)
 80030ce:	691b      	ldr	r3, [r3, #16]
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	619a      	str	r2, [r3, #24]
}
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr
 80030e0:	20000484 	.word	0x20000484
 80030e4:	00000000 	.word	0x00000000

080030e8 <STM32446GpioAafr>:

void STM32446GpioAafr( unsigned int data, unsigned int pin )
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 80030f2:	2304      	movs	r3, #4
 80030f4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80030f6:	68f8      	ldr	r0, [r7, #12]
 80030f8:	f7fd fa1c 	bl	8000534 <__aeabi_ui2d>
 80030fc:	4602      	mov	r2, r0
 80030fe:	460b      	mov	r3, r1
 8003100:	ec43 2b11 	vmov	d1, r2, r3
 8003104:	ed9f 0b32 	vldr	d0, [pc, #200]	; 80031d0 <STM32446GpioAafr+0xe8>
 8003108:	f001 ff46 	bl	8004f98 <pow>
 800310c:	ec51 0b10 	vmov	r0, r1, d0
 8003110:	f04f 0200 	mov.w	r2, #0
 8003114:	4b30      	ldr	r3, [pc, #192]	; (80031d8 <STM32446GpioAafr+0xf0>)
 8003116:	f7fd f8cf 	bl	80002b8 <__aeabi_dsub>
 800311a:	4602      	mov	r2, r0
 800311c:	460b      	mov	r3, r1
 800311e:	4610      	mov	r0, r2
 8003120:	4619      	mov	r1, r3
 8003122:	f7fd fd59 	bl	8000bd8 <__aeabi_d2uiz>
 8003126:	4603      	mov	r3, r0
 8003128:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	4013      	ands	r3, r2
 8003130:	607b      	str	r3, [r7, #4]
	if(pin < 8){
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	2b07      	cmp	r3, #7
 8003136:	d822      	bhi.n	800317e <STM32446GpioAafr+0x96>
		ret.gpioa.reg->AFR[0] &= ~(mask << (pin * blocksize));
 8003138:	4b28      	ldr	r3, [pc, #160]	; (80031dc <STM32446GpioAafr+0xf4>)
 800313a:	691b      	ldr	r3, [r3, #16]
 800313c:	6a19      	ldr	r1, [r3, #32]
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	fb02 f303 	mul.w	r3, r2, r3
 8003146:	68ba      	ldr	r2, [r7, #8]
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	43da      	mvns	r2, r3
 800314e:	4b23      	ldr	r3, [pc, #140]	; (80031dc <STM32446GpioAafr+0xf4>)
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	400a      	ands	r2, r1
 8003154:	621a      	str	r2, [r3, #32]
		ret.gpioa.reg->AFR[0] |= (data << (pin * blocksize));
 8003156:	4b21      	ldr	r3, [pc, #132]	; (80031dc <STM32446GpioAafr+0xf4>)
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	6a19      	ldr	r1, [r3, #32]
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	68fa      	ldr	r2, [r7, #12]
 8003160:	fb02 f303 	mul.w	r3, r2, r3
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	409a      	lsls	r2, r3
 8003168:	4b1c      	ldr	r3, [pc, #112]	; (80031dc <STM32446GpioAafr+0xf4>)
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	430a      	orrs	r2, r1
 800316e:	621a      	str	r2, [r3, #32]
		ret.gpioa.reg->AFR[0] &= 0xFFFFFFFF;
 8003170:	4b1a      	ldr	r3, [pc, #104]	; (80031dc <STM32446GpioAafr+0xf4>)
 8003172:	691a      	ldr	r2, [r3, #16]
 8003174:	4b19      	ldr	r3, [pc, #100]	; (80031dc <STM32446GpioAafr+0xf4>)
 8003176:	691b      	ldr	r3, [r3, #16]
 8003178:	6a12      	ldr	r2, [r2, #32]
 800317a:	621a      	str	r2, [r3, #32]
	}else{
		ret.gpioa.reg->AFR[1] &= ~(mask << (pin * blocksize));
		ret.gpioa.reg->AFR[1] |= (data << (pin * blocksize));
		ret.gpioa.reg->AFR[1] &= 0xFFFFFFFF;
	}
}
 800317c:	e021      	b.n	80031c2 <STM32446GpioAafr+0xda>
		ret.gpioa.reg->AFR[1] &= ~(mask << (pin * blocksize));
 800317e:	4b17      	ldr	r3, [pc, #92]	; (80031dc <STM32446GpioAafr+0xf4>)
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	68fa      	ldr	r2, [r7, #12]
 8003188:	fb02 f303 	mul.w	r3, r2, r3
 800318c:	68ba      	ldr	r2, [r7, #8]
 800318e:	fa02 f303 	lsl.w	r3, r2, r3
 8003192:	43da      	mvns	r2, r3
 8003194:	4b11      	ldr	r3, [pc, #68]	; (80031dc <STM32446GpioAafr+0xf4>)
 8003196:	691b      	ldr	r3, [r3, #16]
 8003198:	400a      	ands	r2, r1
 800319a:	625a      	str	r2, [r3, #36]	; 0x24
		ret.gpioa.reg->AFR[1] |= (data << (pin * blocksize));
 800319c:	4b0f      	ldr	r3, [pc, #60]	; (80031dc <STM32446GpioAafr+0xf4>)
 800319e:	691b      	ldr	r3, [r3, #16]
 80031a0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	fb02 f303 	mul.w	r3, r2, r3
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	409a      	lsls	r2, r3
 80031ae:	4b0b      	ldr	r3, [pc, #44]	; (80031dc <STM32446GpioAafr+0xf4>)
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	625a      	str	r2, [r3, #36]	; 0x24
		ret.gpioa.reg->AFR[1] &= 0xFFFFFFFF;
 80031b6:	4b09      	ldr	r3, [pc, #36]	; (80031dc <STM32446GpioAafr+0xf4>)
 80031b8:	691a      	ldr	r2, [r3, #16]
 80031ba:	4b08      	ldr	r3, [pc, #32]	; (80031dc <STM32446GpioAafr+0xf4>)
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80031c0:	625a      	str	r2, [r3, #36]	; 0x24
}
 80031c2:	bf00      	nop
 80031c4:	3710      	adds	r7, #16
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	f3af 8000 	nop.w
 80031d0:	00000000 	.word	0x00000000
 80031d4:	40000000 	.word	0x40000000
 80031d8:	3ff00000 	.word	0x3ff00000
 80031dc:	20000484 	.word	0x20000484

080031e0 <STM32446GpioBmoder>:

// GPIOB
void STM32446GpioBmoder( unsigned int data, unsigned int pin )
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80031ea:	2302      	movs	r3, #2
 80031ec:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f7fd f9a0 	bl	8000534 <__aeabi_ui2d>
 80031f4:	4602      	mov	r2, r0
 80031f6:	460b      	mov	r3, r1
 80031f8:	ec43 2b11 	vmov	d1, r2, r3
 80031fc:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8003278 <STM32446GpioBmoder+0x98>
 8003200:	f001 feca 	bl	8004f98 <pow>
 8003204:	ec51 0b10 	vmov	r0, r1, d0
 8003208:	f04f 0200 	mov.w	r2, #0
 800320c:	4b1c      	ldr	r3, [pc, #112]	; (8003280 <STM32446GpioBmoder+0xa0>)
 800320e:	f7fd f853 	bl	80002b8 <__aeabi_dsub>
 8003212:	4602      	mov	r2, r0
 8003214:	460b      	mov	r3, r1
 8003216:	4610      	mov	r0, r2
 8003218:	4619      	mov	r1, r3
 800321a:	f7fd fcdd 	bl	8000bd8 <__aeabi_d2uiz>
 800321e:	4603      	mov	r3, r0
 8003220:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	4013      	ands	r3, r2
 8003228:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->MODER &= ~(mask << (pin * blocksize));
 800322a:	4b16      	ldr	r3, [pc, #88]	; (8003284 <STM32446GpioBmoder+0xa4>)
 800322c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800322e:	6819      	ldr	r1, [r3, #0]
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	68fa      	ldr	r2, [r7, #12]
 8003234:	fb02 f303 	mul.w	r3, r2, r3
 8003238:	68ba      	ldr	r2, [r7, #8]
 800323a:	fa02 f303 	lsl.w	r3, r2, r3
 800323e:	43da      	mvns	r2, r3
 8003240:	4b10      	ldr	r3, [pc, #64]	; (8003284 <STM32446GpioBmoder+0xa4>)
 8003242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003244:	400a      	ands	r2, r1
 8003246:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER |= (data << (pin * blocksize));
 8003248:	4b0e      	ldr	r3, [pc, #56]	; (8003284 <STM32446GpioBmoder+0xa4>)
 800324a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324c:	6819      	ldr	r1, [r3, #0]
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	68fa      	ldr	r2, [r7, #12]
 8003252:	fb02 f303 	mul.w	r3, r2, r3
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	409a      	lsls	r2, r3
 800325a:	4b0a      	ldr	r3, [pc, #40]	; (8003284 <STM32446GpioBmoder+0xa4>)
 800325c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800325e:	430a      	orrs	r2, r1
 8003260:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER &= 0xFFFFFFFF;
 8003262:	4b08      	ldr	r3, [pc, #32]	; (8003284 <STM32446GpioBmoder+0xa4>)
 8003264:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003266:	4b07      	ldr	r3, [pc, #28]	; (8003284 <STM32446GpioBmoder+0xa4>)
 8003268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326a:	6812      	ldr	r2, [r2, #0]
 800326c:	601a      	str	r2, [r3, #0]
}
 800326e:	bf00      	nop
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	00000000 	.word	0x00000000
 800327c:	40000000 	.word	0x40000000
 8003280:	3ff00000 	.word	0x3ff00000
 8003284:	20000484 	.word	0x20000484

08003288 <STM32446GpioBospeedr>:

void STM32446GpioBospeedr( unsigned int data, unsigned int pin )
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8003292:	2302      	movs	r3, #2
 8003294:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f7fd f94c 	bl	8000534 <__aeabi_ui2d>
 800329c:	4602      	mov	r2, r0
 800329e:	460b      	mov	r3, r1
 80032a0:	ec43 2b11 	vmov	d1, r2, r3
 80032a4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8003320 <STM32446GpioBospeedr+0x98>
 80032a8:	f001 fe76 	bl	8004f98 <pow>
 80032ac:	ec51 0b10 	vmov	r0, r1, d0
 80032b0:	f04f 0200 	mov.w	r2, #0
 80032b4:	4b1c      	ldr	r3, [pc, #112]	; (8003328 <STM32446GpioBospeedr+0xa0>)
 80032b6:	f7fc ffff 	bl	80002b8 <__aeabi_dsub>
 80032ba:	4602      	mov	r2, r0
 80032bc:	460b      	mov	r3, r1
 80032be:	4610      	mov	r0, r2
 80032c0:	4619      	mov	r1, r3
 80032c2:	f7fd fc89 	bl	8000bd8 <__aeabi_d2uiz>
 80032c6:	4603      	mov	r3, r0
 80032c8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80032ca:	687a      	ldr	r2, [r7, #4]
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	4013      	ands	r3, r2
 80032d0:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80032d2:	4b16      	ldr	r3, [pc, #88]	; (800332c <STM32446GpioBospeedr+0xa4>)
 80032d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d6:	6899      	ldr	r1, [r3, #8]
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	68fa      	ldr	r2, [r7, #12]
 80032dc:	fb02 f303 	mul.w	r3, r2, r3
 80032e0:	68ba      	ldr	r2, [r7, #8]
 80032e2:	fa02 f303 	lsl.w	r3, r2, r3
 80032e6:	43da      	mvns	r2, r3
 80032e8:	4b10      	ldr	r3, [pc, #64]	; (800332c <STM32446GpioBospeedr+0xa4>)
 80032ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ec:	400a      	ands	r2, r1
 80032ee:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR |= (data << (pin * blocksize));
 80032f0:	4b0e      	ldr	r3, [pc, #56]	; (800332c <STM32446GpioBospeedr+0xa4>)
 80032f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f4:	6899      	ldr	r1, [r3, #8]
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	fb02 f303 	mul.w	r3, r2, r3
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	409a      	lsls	r2, r3
 8003302:	4b0a      	ldr	r3, [pc, #40]	; (800332c <STM32446GpioBospeedr+0xa4>)
 8003304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003306:	430a      	orrs	r2, r1
 8003308:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR &= 0xFFFFFFFF;
 800330a:	4b08      	ldr	r3, [pc, #32]	; (800332c <STM32446GpioBospeedr+0xa4>)
 800330c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800330e:	4b07      	ldr	r3, [pc, #28]	; (800332c <STM32446GpioBospeedr+0xa4>)
 8003310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003312:	6892      	ldr	r2, [r2, #8]
 8003314:	609a      	str	r2, [r3, #8]
}
 8003316:	bf00      	nop
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	00000000 	.word	0x00000000
 8003324:	40000000 	.word	0x40000000
 8003328:	3ff00000 	.word	0x3ff00000
 800332c:	20000484 	.word	0x20000484

08003330 <STM32446GpioBpupdr>:

void STM32446GpioBpupdr( unsigned int data, unsigned int pin )
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800333a:	2302      	movs	r3, #2
 800333c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800333e:	68f8      	ldr	r0, [r7, #12]
 8003340:	f7fd f8f8 	bl	8000534 <__aeabi_ui2d>
 8003344:	4602      	mov	r2, r0
 8003346:	460b      	mov	r3, r1
 8003348:	ec43 2b11 	vmov	d1, r2, r3
 800334c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80033c8 <STM32446GpioBpupdr+0x98>
 8003350:	f001 fe22 	bl	8004f98 <pow>
 8003354:	ec51 0b10 	vmov	r0, r1, d0
 8003358:	f04f 0200 	mov.w	r2, #0
 800335c:	4b1c      	ldr	r3, [pc, #112]	; (80033d0 <STM32446GpioBpupdr+0xa0>)
 800335e:	f7fc ffab 	bl	80002b8 <__aeabi_dsub>
 8003362:	4602      	mov	r2, r0
 8003364:	460b      	mov	r3, r1
 8003366:	4610      	mov	r0, r2
 8003368:	4619      	mov	r1, r3
 800336a:	f7fd fc35 	bl	8000bd8 <__aeabi_d2uiz>
 800336e:	4603      	mov	r3, r0
 8003370:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	4013      	ands	r3, r2
 8003378:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->PUPDR &= ~(mask << (pin * blocksize));
 800337a:	4b16      	ldr	r3, [pc, #88]	; (80033d4 <STM32446GpioBpupdr+0xa4>)
 800337c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800337e:	68d9      	ldr	r1, [r3, #12]
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	fb02 f303 	mul.w	r3, r2, r3
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	43da      	mvns	r2, r3
 8003390:	4b10      	ldr	r3, [pc, #64]	; (80033d4 <STM32446GpioBpupdr+0xa4>)
 8003392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003394:	400a      	ands	r2, r1
 8003396:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR |= (data << (pin * blocksize));
 8003398:	4b0e      	ldr	r3, [pc, #56]	; (80033d4 <STM32446GpioBpupdr+0xa4>)
 800339a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800339c:	68d9      	ldr	r1, [r3, #12]
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	fb02 f303 	mul.w	r3, r2, r3
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	409a      	lsls	r2, r3
 80033aa:	4b0a      	ldr	r3, [pc, #40]	; (80033d4 <STM32446GpioBpupdr+0xa4>)
 80033ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ae:	430a      	orrs	r2, r1
 80033b0:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR &= 0xFFFFFFFF;
 80033b2:	4b08      	ldr	r3, [pc, #32]	; (80033d4 <STM32446GpioBpupdr+0xa4>)
 80033b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033b6:	4b07      	ldr	r3, [pc, #28]	; (80033d4 <STM32446GpioBpupdr+0xa4>)
 80033b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ba:	68d2      	ldr	r2, [r2, #12]
 80033bc:	60da      	str	r2, [r3, #12]
}
 80033be:	bf00      	nop
 80033c0:	3710      	adds	r7, #16
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	00000000 	.word	0x00000000
 80033cc:	40000000 	.word	0x40000000
 80033d0:	3ff00000 	.word	0x3ff00000
 80033d4:	20000484 	.word	0x20000484

080033d8 <STM32446GpioBreset>:

void STM32446GpioBreset( unsigned int data )
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
			ret.gpiob.reg->BSRR = (unsigned int)(data << 16);
 80033e0:	4b05      	ldr	r3, [pc, #20]	; (80033f8 <STM32446GpioBreset+0x20>)
 80033e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	0412      	lsls	r2, r2, #16
 80033e8:	619a      	str	r2, [r3, #24]
}
 80033ea:	bf00      	nop
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	20000484 	.word	0x20000484

080033fc <STM32446GpioBset>:

void STM32446GpioBset( unsigned int data )
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
			ret.gpiob.reg->BSRR = (unsigned int)( data );
 8003404:	4b04      	ldr	r3, [pc, #16]	; (8003418 <STM32446GpioBset+0x1c>)
 8003406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	619a      	str	r2, [r3, #24]
}
 800340c:	bf00      	nop
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr
 8003418:	20000484 	.word	0x20000484
 800341c:	00000000 	.word	0x00000000

08003420 <STM32446GpioBafr>:

void STM32446GpioBafr( unsigned int data, unsigned int pin )
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 800342a:	2304      	movs	r3, #4
 800342c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f7fd f880 	bl	8000534 <__aeabi_ui2d>
 8003434:	4602      	mov	r2, r0
 8003436:	460b      	mov	r3, r1
 8003438:	ec43 2b11 	vmov	d1, r2, r3
 800343c:	ed9f 0b32 	vldr	d0, [pc, #200]	; 8003508 <STM32446GpioBafr+0xe8>
 8003440:	f001 fdaa 	bl	8004f98 <pow>
 8003444:	ec51 0b10 	vmov	r0, r1, d0
 8003448:	f04f 0200 	mov.w	r2, #0
 800344c:	4b30      	ldr	r3, [pc, #192]	; (8003510 <STM32446GpioBafr+0xf0>)
 800344e:	f7fc ff33 	bl	80002b8 <__aeabi_dsub>
 8003452:	4602      	mov	r2, r0
 8003454:	460b      	mov	r3, r1
 8003456:	4610      	mov	r0, r2
 8003458:	4619      	mov	r1, r3
 800345a:	f7fd fbbd 	bl	8000bd8 <__aeabi_d2uiz>
 800345e:	4603      	mov	r3, r0
 8003460:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	4013      	ands	r3, r2
 8003468:	607b      	str	r3, [r7, #4]
	if(pin < 8){
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	2b07      	cmp	r3, #7
 800346e:	d822      	bhi.n	80034b6 <STM32446GpioBafr+0x96>
		ret.gpiob.reg->AFR[0] &= ~(mask << (pin * blocksize));
 8003470:	4b28      	ldr	r3, [pc, #160]	; (8003514 <STM32446GpioBafr+0xf4>)
 8003472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003474:	6a19      	ldr	r1, [r3, #32]
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	fb02 f303 	mul.w	r3, r2, r3
 800347e:	68ba      	ldr	r2, [r7, #8]
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	43da      	mvns	r2, r3
 8003486:	4b23      	ldr	r3, [pc, #140]	; (8003514 <STM32446GpioBafr+0xf4>)
 8003488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348a:	400a      	ands	r2, r1
 800348c:	621a      	str	r2, [r3, #32]
		ret.gpiob.reg->AFR[0] |= (data << (pin * blocksize));
 800348e:	4b21      	ldr	r3, [pc, #132]	; (8003514 <STM32446GpioBafr+0xf4>)
 8003490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003492:	6a19      	ldr	r1, [r3, #32]
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	68fa      	ldr	r2, [r7, #12]
 8003498:	fb02 f303 	mul.w	r3, r2, r3
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	409a      	lsls	r2, r3
 80034a0:	4b1c      	ldr	r3, [pc, #112]	; (8003514 <STM32446GpioBafr+0xf4>)
 80034a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a4:	430a      	orrs	r2, r1
 80034a6:	621a      	str	r2, [r3, #32]
		ret.gpiob.reg->AFR[0] &= 0xFFFFFFFF;
 80034a8:	4b1a      	ldr	r3, [pc, #104]	; (8003514 <STM32446GpioBafr+0xf4>)
 80034aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034ac:	4b19      	ldr	r3, [pc, #100]	; (8003514 <STM32446GpioBafr+0xf4>)
 80034ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b0:	6a12      	ldr	r2, [r2, #32]
 80034b2:	621a      	str	r2, [r3, #32]
	}else{
		ret.gpiob.reg->AFR[1] &= ~(mask << (pin * blocksize));
		ret.gpiob.reg->AFR[1] |= (data << (pin * blocksize));
		ret.gpiob.reg->AFR[1] &= 0xFFFFFFFF;
	}
}
 80034b4:	e021      	b.n	80034fa <STM32446GpioBafr+0xda>
		ret.gpiob.reg->AFR[1] &= ~(mask << (pin * blocksize));
 80034b6:	4b17      	ldr	r3, [pc, #92]	; (8003514 <STM32446GpioBafr+0xf4>)
 80034b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ba:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	fb02 f303 	mul.w	r3, r2, r3
 80034c4:	68ba      	ldr	r2, [r7, #8]
 80034c6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ca:	43da      	mvns	r2, r3
 80034cc:	4b11      	ldr	r3, [pc, #68]	; (8003514 <STM32446GpioBafr+0xf4>)
 80034ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d0:	400a      	ands	r2, r1
 80034d2:	625a      	str	r2, [r3, #36]	; 0x24
		ret.gpiob.reg->AFR[1] |= (data << (pin * blocksize));
 80034d4:	4b0f      	ldr	r3, [pc, #60]	; (8003514 <STM32446GpioBafr+0xf4>)
 80034d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	68fa      	ldr	r2, [r7, #12]
 80034de:	fb02 f303 	mul.w	r3, r2, r3
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	409a      	lsls	r2, r3
 80034e6:	4b0b      	ldr	r3, [pc, #44]	; (8003514 <STM32446GpioBafr+0xf4>)
 80034e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ea:	430a      	orrs	r2, r1
 80034ec:	625a      	str	r2, [r3, #36]	; 0x24
		ret.gpiob.reg->AFR[1] &= 0xFFFFFFFF;
 80034ee:	4b09      	ldr	r3, [pc, #36]	; (8003514 <STM32446GpioBafr+0xf4>)
 80034f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f2:	4b08      	ldr	r3, [pc, #32]	; (8003514 <STM32446GpioBafr+0xf4>)
 80034f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80034f8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80034fa:	bf00      	nop
 80034fc:	3710      	adds	r7, #16
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	f3af 8000 	nop.w
 8003508:	00000000 	.word	0x00000000
 800350c:	40000000 	.word	0x40000000
 8003510:	3ff00000 	.word	0x3ff00000
 8003514:	20000484 	.word	0x20000484

08003518 <STM32446GpioCmoder>:

// GPIOC
void STM32446GpioCmoder( unsigned int data, unsigned int pin )
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8003522:	2302      	movs	r3, #2
 8003524:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f7fd f804 	bl	8000534 <__aeabi_ui2d>
 800352c:	4602      	mov	r2, r0
 800352e:	460b      	mov	r3, r1
 8003530:	ec43 2b11 	vmov	d1, r2, r3
 8003534:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80035b0 <STM32446GpioCmoder+0x98>
 8003538:	f001 fd2e 	bl	8004f98 <pow>
 800353c:	ec51 0b10 	vmov	r0, r1, d0
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	4b1c      	ldr	r3, [pc, #112]	; (80035b8 <STM32446GpioCmoder+0xa0>)
 8003546:	f7fc feb7 	bl	80002b8 <__aeabi_dsub>
 800354a:	4602      	mov	r2, r0
 800354c:	460b      	mov	r3, r1
 800354e:	4610      	mov	r0, r2
 8003550:	4619      	mov	r1, r3
 8003552:	f7fd fb41 	bl	8000bd8 <__aeabi_d2uiz>
 8003556:	4603      	mov	r3, r0
 8003558:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	4013      	ands	r3, r2
 8003560:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->MODER &= ~(mask << (pin * blocksize));
 8003562:	4b16      	ldr	r3, [pc, #88]	; (80035bc <STM32446GpioCmoder+0xa4>)
 8003564:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003566:	6819      	ldr	r1, [r3, #0]
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	68fa      	ldr	r2, [r7, #12]
 800356c:	fb02 f303 	mul.w	r3, r2, r3
 8003570:	68ba      	ldr	r2, [r7, #8]
 8003572:	fa02 f303 	lsl.w	r3, r2, r3
 8003576:	43da      	mvns	r2, r3
 8003578:	4b10      	ldr	r3, [pc, #64]	; (80035bc <STM32446GpioCmoder+0xa4>)
 800357a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800357c:	400a      	ands	r2, r1
 800357e:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER |= (data << (pin * blocksize));
 8003580:	4b0e      	ldr	r3, [pc, #56]	; (80035bc <STM32446GpioCmoder+0xa4>)
 8003582:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003584:	6819      	ldr	r1, [r3, #0]
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	fb02 f303 	mul.w	r3, r2, r3
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	409a      	lsls	r2, r3
 8003592:	4b0a      	ldr	r3, [pc, #40]	; (80035bc <STM32446GpioCmoder+0xa4>)
 8003594:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003596:	430a      	orrs	r2, r1
 8003598:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER &= 0xFFFFFFFF;
 800359a:	4b08      	ldr	r3, [pc, #32]	; (80035bc <STM32446GpioCmoder+0xa4>)
 800359c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800359e:	4b07      	ldr	r3, [pc, #28]	; (80035bc <STM32446GpioCmoder+0xa4>)
 80035a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035a2:	6812      	ldr	r2, [r2, #0]
 80035a4:	601a      	str	r2, [r3, #0]
}
 80035a6:	bf00      	nop
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	00000000 	.word	0x00000000
 80035b4:	40000000 	.word	0x40000000
 80035b8:	3ff00000 	.word	0x3ff00000
 80035bc:	20000484 	.word	0x20000484

080035c0 <STM32446GpioCospeedr>:

void STM32446GpioCospeedr( unsigned int data, unsigned int pin )
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80035ca:	2302      	movs	r3, #2
 80035cc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f7fc ffb0 	bl	8000534 <__aeabi_ui2d>
 80035d4:	4602      	mov	r2, r0
 80035d6:	460b      	mov	r3, r1
 80035d8:	ec43 2b11 	vmov	d1, r2, r3
 80035dc:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8003658 <STM32446GpioCospeedr+0x98>
 80035e0:	f001 fcda 	bl	8004f98 <pow>
 80035e4:	ec51 0b10 	vmov	r0, r1, d0
 80035e8:	f04f 0200 	mov.w	r2, #0
 80035ec:	4b1c      	ldr	r3, [pc, #112]	; (8003660 <STM32446GpioCospeedr+0xa0>)
 80035ee:	f7fc fe63 	bl	80002b8 <__aeabi_dsub>
 80035f2:	4602      	mov	r2, r0
 80035f4:	460b      	mov	r3, r1
 80035f6:	4610      	mov	r0, r2
 80035f8:	4619      	mov	r1, r3
 80035fa:	f7fd faed 	bl	8000bd8 <__aeabi_d2uiz>
 80035fe:	4603      	mov	r3, r0
 8003600:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	4013      	ands	r3, r2
 8003608:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 800360a:	4b16      	ldr	r3, [pc, #88]	; (8003664 <STM32446GpioCospeedr+0xa4>)
 800360c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800360e:	6899      	ldr	r1, [r3, #8]
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	68fa      	ldr	r2, [r7, #12]
 8003614:	fb02 f303 	mul.w	r3, r2, r3
 8003618:	68ba      	ldr	r2, [r7, #8]
 800361a:	fa02 f303 	lsl.w	r3, r2, r3
 800361e:	43da      	mvns	r2, r3
 8003620:	4b10      	ldr	r3, [pc, #64]	; (8003664 <STM32446GpioCospeedr+0xa4>)
 8003622:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003624:	400a      	ands	r2, r1
 8003626:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR |= (data << (pin * blocksize));
 8003628:	4b0e      	ldr	r3, [pc, #56]	; (8003664 <STM32446GpioCospeedr+0xa4>)
 800362a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800362c:	6899      	ldr	r1, [r3, #8]
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	fb02 f303 	mul.w	r3, r2, r3
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	409a      	lsls	r2, r3
 800363a:	4b0a      	ldr	r3, [pc, #40]	; (8003664 <STM32446GpioCospeedr+0xa4>)
 800363c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800363e:	430a      	orrs	r2, r1
 8003640:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR &= 0xFFFFFFFF;
 8003642:	4b08      	ldr	r3, [pc, #32]	; (8003664 <STM32446GpioCospeedr+0xa4>)
 8003644:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003646:	4b07      	ldr	r3, [pc, #28]	; (8003664 <STM32446GpioCospeedr+0xa4>)
 8003648:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800364a:	6892      	ldr	r2, [r2, #8]
 800364c:	609a      	str	r2, [r3, #8]
}
 800364e:	bf00      	nop
 8003650:	3710      	adds	r7, #16
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	00000000 	.word	0x00000000
 800365c:	40000000 	.word	0x40000000
 8003660:	3ff00000 	.word	0x3ff00000
 8003664:	20000484 	.word	0x20000484

08003668 <STM32446GpioCpupdr>:

void STM32446GpioCpupdr( unsigned int data, unsigned int pin )
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
 8003670:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8003672:	2302      	movs	r3, #2
 8003674:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8003676:	68f8      	ldr	r0, [r7, #12]
 8003678:	f7fc ff5c 	bl	8000534 <__aeabi_ui2d>
 800367c:	4602      	mov	r2, r0
 800367e:	460b      	mov	r3, r1
 8003680:	ec43 2b11 	vmov	d1, r2, r3
 8003684:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8003700 <STM32446GpioCpupdr+0x98>
 8003688:	f001 fc86 	bl	8004f98 <pow>
 800368c:	ec51 0b10 	vmov	r0, r1, d0
 8003690:	f04f 0200 	mov.w	r2, #0
 8003694:	4b1c      	ldr	r3, [pc, #112]	; (8003708 <STM32446GpioCpupdr+0xa0>)
 8003696:	f7fc fe0f 	bl	80002b8 <__aeabi_dsub>
 800369a:	4602      	mov	r2, r0
 800369c:	460b      	mov	r3, r1
 800369e:	4610      	mov	r0, r2
 80036a0:	4619      	mov	r1, r3
 80036a2:	f7fd fa99 	bl	8000bd8 <__aeabi_d2uiz>
 80036a6:	4603      	mov	r3, r0
 80036a8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	4013      	ands	r3, r2
 80036b0:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->PUPDR &= ~(mask << (pin * blocksize));
 80036b2:	4b16      	ldr	r3, [pc, #88]	; (800370c <STM32446GpioCpupdr+0xa4>)
 80036b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036b6:	68d9      	ldr	r1, [r3, #12]
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	fb02 f303 	mul.w	r3, r2, r3
 80036c0:	68ba      	ldr	r2, [r7, #8]
 80036c2:	fa02 f303 	lsl.w	r3, r2, r3
 80036c6:	43da      	mvns	r2, r3
 80036c8:	4b10      	ldr	r3, [pc, #64]	; (800370c <STM32446GpioCpupdr+0xa4>)
 80036ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036cc:	400a      	ands	r2, r1
 80036ce:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR |= (data << (pin * blocksize));
 80036d0:	4b0e      	ldr	r3, [pc, #56]	; (800370c <STM32446GpioCpupdr+0xa4>)
 80036d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036d4:	68d9      	ldr	r1, [r3, #12]
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	fb02 f303 	mul.w	r3, r2, r3
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	409a      	lsls	r2, r3
 80036e2:	4b0a      	ldr	r3, [pc, #40]	; (800370c <STM32446GpioCpupdr+0xa4>)
 80036e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036e6:	430a      	orrs	r2, r1
 80036e8:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR &= 0xFFFFFFFF;
 80036ea:	4b08      	ldr	r3, [pc, #32]	; (800370c <STM32446GpioCpupdr+0xa4>)
 80036ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036ee:	4b07      	ldr	r3, [pc, #28]	; (800370c <STM32446GpioCpupdr+0xa4>)
 80036f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036f2:	68d2      	ldr	r2, [r2, #12]
 80036f4:	60da      	str	r2, [r3, #12]
}
 80036f6:	bf00      	nop
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	00000000 	.word	0x00000000
 8003704:	40000000 	.word	0x40000000
 8003708:	3ff00000 	.word	0x3ff00000
 800370c:	20000484 	.word	0x20000484

08003710 <STM32446GpioCreset>:

void STM32446GpioCreset( unsigned int data )
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
			ret.gpioc.reg->BSRR = (unsigned int)(data << 16);
 8003718:	4b05      	ldr	r3, [pc, #20]	; (8003730 <STM32446GpioCreset+0x20>)
 800371a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	0412      	lsls	r2, r2, #16
 8003720:	619a      	str	r2, [r3, #24]
}
 8003722:	bf00      	nop
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	20000484 	.word	0x20000484

08003734 <STM32446GpioCset>:

void STM32446GpioCset( unsigned int data )
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
			ret.gpioc.reg->BSRR = (unsigned int)( data );
 800373c:	4b04      	ldr	r3, [pc, #16]	; (8003750 <STM32446GpioCset+0x1c>)
 800373e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	619a      	str	r2, [r3, #24]
}
 8003744:	bf00      	nop
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	20000484 	.word	0x20000484
 8003754:	00000000 	.word	0x00000000

08003758 <STM32446GpioCafr>:

void STM32446GpioCafr( unsigned int data, unsigned int pin )
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8003762:	2304      	movs	r3, #4
 8003764:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f7fc fee4 	bl	8000534 <__aeabi_ui2d>
 800376c:	4602      	mov	r2, r0
 800376e:	460b      	mov	r3, r1
 8003770:	ec43 2b11 	vmov	d1, r2, r3
 8003774:	ed9f 0b32 	vldr	d0, [pc, #200]	; 8003840 <STM32446GpioCafr+0xe8>
 8003778:	f001 fc0e 	bl	8004f98 <pow>
 800377c:	ec51 0b10 	vmov	r0, r1, d0
 8003780:	f04f 0200 	mov.w	r2, #0
 8003784:	4b30      	ldr	r3, [pc, #192]	; (8003848 <STM32446GpioCafr+0xf0>)
 8003786:	f7fc fd97 	bl	80002b8 <__aeabi_dsub>
 800378a:	4602      	mov	r2, r0
 800378c:	460b      	mov	r3, r1
 800378e:	4610      	mov	r0, r2
 8003790:	4619      	mov	r1, r3
 8003792:	f7fd fa21 	bl	8000bd8 <__aeabi_d2uiz>
 8003796:	4603      	mov	r3, r0
 8003798:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	4013      	ands	r3, r2
 80037a0:	607b      	str	r3, [r7, #4]
	if(pin < 8){
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2b07      	cmp	r3, #7
 80037a6:	d822      	bhi.n	80037ee <STM32446GpioCafr+0x96>
		ret.gpioc.reg->AFR[0] &= ~(mask << (pin * blocksize));
 80037a8:	4b28      	ldr	r3, [pc, #160]	; (800384c <STM32446GpioCafr+0xf4>)
 80037aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037ac:	6a19      	ldr	r1, [r3, #32]
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	fb02 f303 	mul.w	r3, r2, r3
 80037b6:	68ba      	ldr	r2, [r7, #8]
 80037b8:	fa02 f303 	lsl.w	r3, r2, r3
 80037bc:	43da      	mvns	r2, r3
 80037be:	4b23      	ldr	r3, [pc, #140]	; (800384c <STM32446GpioCafr+0xf4>)
 80037c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037c2:	400a      	ands	r2, r1
 80037c4:	621a      	str	r2, [r3, #32]
		ret.gpioc.reg->AFR[0] |= (data << (pin * blocksize));
 80037c6:	4b21      	ldr	r3, [pc, #132]	; (800384c <STM32446GpioCafr+0xf4>)
 80037c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037ca:	6a19      	ldr	r1, [r3, #32]
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	fb02 f303 	mul.w	r3, r2, r3
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	409a      	lsls	r2, r3
 80037d8:	4b1c      	ldr	r3, [pc, #112]	; (800384c <STM32446GpioCafr+0xf4>)
 80037da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037dc:	430a      	orrs	r2, r1
 80037de:	621a      	str	r2, [r3, #32]
		ret.gpioc.reg->AFR[0] &= 0xFFFFFFFF;
 80037e0:	4b1a      	ldr	r3, [pc, #104]	; (800384c <STM32446GpioCafr+0xf4>)
 80037e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037e4:	4b19      	ldr	r3, [pc, #100]	; (800384c <STM32446GpioCafr+0xf4>)
 80037e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037e8:	6a12      	ldr	r2, [r2, #32]
 80037ea:	621a      	str	r2, [r3, #32]
	}else{
		ret.gpioc.reg->AFR[1] &= ~(mask << (pin * blocksize));
		ret.gpioc.reg->AFR[1] |= (data << (pin * blocksize));
		ret.gpioc.reg->AFR[1] &= 0xFFFFFFFF;
	}
}
 80037ec:	e021      	b.n	8003832 <STM32446GpioCafr+0xda>
		ret.gpioc.reg->AFR[1] &= ~(mask << (pin * blocksize));
 80037ee:	4b17      	ldr	r3, [pc, #92]	; (800384c <STM32446GpioCafr+0xf4>)
 80037f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037f2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	68fa      	ldr	r2, [r7, #12]
 80037f8:	fb02 f303 	mul.w	r3, r2, r3
 80037fc:	68ba      	ldr	r2, [r7, #8]
 80037fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003802:	43da      	mvns	r2, r3
 8003804:	4b11      	ldr	r3, [pc, #68]	; (800384c <STM32446GpioCafr+0xf4>)
 8003806:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003808:	400a      	ands	r2, r1
 800380a:	625a      	str	r2, [r3, #36]	; 0x24
		ret.gpioc.reg->AFR[1] |= (data << (pin * blocksize));
 800380c:	4b0f      	ldr	r3, [pc, #60]	; (800384c <STM32446GpioCafr+0xf4>)
 800380e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003810:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	fb02 f303 	mul.w	r3, r2, r3
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	409a      	lsls	r2, r3
 800381e:	4b0b      	ldr	r3, [pc, #44]	; (800384c <STM32446GpioCafr+0xf4>)
 8003820:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003822:	430a      	orrs	r2, r1
 8003824:	625a      	str	r2, [r3, #36]	; 0x24
		ret.gpioc.reg->AFR[1] &= 0xFFFFFFFF;
 8003826:	4b09      	ldr	r3, [pc, #36]	; (800384c <STM32446GpioCafr+0xf4>)
 8003828:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800382a:	4b08      	ldr	r3, [pc, #32]	; (800384c <STM32446GpioCafr+0xf4>)
 800382c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800382e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003830:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003832:	bf00      	nop
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	f3af 8000 	nop.w
 8003840:	00000000 	.word	0x00000000
 8003844:	40000000 	.word	0x40000000
 8003848:	3ff00000 	.word	0x3ff00000
 800384c:	20000484 	.word	0x20000484

08003850 <STM32446RtcInic>:

// RTC
uint8_t STM32446RtcInic(uint8_t clock)
{ // slow
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	4603      	mov	r3, r0
 8003858:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 255;
 800385a:	23ff      	movs	r3, #255	; 0xff
 800385c:	73fb      	strb	r3, [r7, #15]
	STM32446TimeTr = ret.rtc.reg->TR;
 800385e:	4b2b      	ldr	r3, [pc, #172]	; (800390c <STM32446RtcInic+0xbc>)
 8003860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a2a      	ldr	r2, [pc, #168]	; (8003910 <STM32446RtcInic+0xc0>)
 8003866:	6013      	str	r3, [r2, #0]
	STM32446DateDr = ret.rtc.reg->DR;
 8003868:	4b28      	ldr	r3, [pc, #160]	; (800390c <STM32446RtcInic+0xbc>)
 800386a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	4a29      	ldr	r2, [pc, #164]	; (8003914 <STM32446RtcInic+0xc4>)
 8003870:	6013      	str	r3, [r2, #0]
	
	status = STM32446RtcAccess(clock);
 8003872:	79fb      	ldrb	r3, [r7, #7]
 8003874:	4618      	mov	r0, r3
 8003876:	f000 fd3f 	bl	80042f8 <STM32446RtcAccess>
 800387a:	4603      	mov	r3, r0
 800387c:	73fb      	strb	r3, [r7, #15]
	//Some help from youtube vids
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 0) | (1 << 1)); // RCC_CFGR sw[2:0] 00 Bits 1:0
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 20) | (1 << 19) | (1 << 18) | (1 << 17) | (1 << 16)); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits 20:16
	//ret.rcc.reg->CFGR |= (uint32_t) (1 << 17); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits
	
	ret.rcc.reg->BDCR |= (1 << 15); // RTCEN: RTC clock enable
 800387e:	4b23      	ldr	r3, [pc, #140]	; (800390c <STM32446RtcInic+0xbc>)
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003884:	4b21      	ldr	r3, [pc, #132]	; (800390c <STM32446RtcInic+0xbc>)
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800388c:	671a      	str	r2, [r3, #112]	; 0x70
	
	//5 - Enter the "key" to unlock write protection
	ret.rtc.reg->WPR |= 0xCA;
 800388e:	4b1f      	ldr	r3, [pc, #124]	; (800390c <STM32446RtcInic+0xbc>)
 8003890:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003892:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003894:	4b1d      	ldr	r3, [pc, #116]	; (800390c <STM32446RtcInic+0xbc>)
 8003896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003898:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 800389c:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 800389e:	4b1b      	ldr	r3, [pc, #108]	; (800390c <STM32446RtcInic+0xbc>)
 80038a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038a4:	4b19      	ldr	r3, [pc, #100]	; (800390c <STM32446RtcInic+0xbc>)
 80038a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038a8:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80038ac:	625a      	str	r2, [r3, #36]	; 0x24
	//ret.rtc.reg->ISR &= (uint32_t) ~((1 << 3) | (1 << 5) | (1 << 7));

	//6 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 80038ae:	4b17      	ldr	r3, [pc, #92]	; (800390c <STM32446RtcInic+0xbc>)
 80038b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b2:	68da      	ldr	r2, [r3, #12]
 80038b4:	4b15      	ldr	r3, [pc, #84]	; (800390c <STM32446RtcInic+0xbc>)
 80038b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80038bc:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 80038be:	bf00      	nop
 80038c0:	4b12      	ldr	r3, [pc, #72]	; (800390c <STM32446RtcInic+0xbc>)
 80038c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d0f8      	beq.n	80038c0 <STM32446RtcInic+0x70>
	status = 6;
 80038ce:	2306      	movs	r3, #6
 80038d0:	73fb      	strb	r3, [r7, #15]
	
	//9 - Set BYPSHAD bit
	// must read twice
	//ret.rtc.reg->CR |= (1 << 5); // BYPSHAD: Bypass the shadow registers
	// read only once
	ret.rtc.reg->CR &= (uint32_t) ~(1 << 5); // BYPSHAD: Disable Bypass the shadow registers
 80038d2:	4b0e      	ldr	r3, [pc, #56]	; (800390c <STM32446RtcInic+0xbc>)
 80038d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038d6:	689a      	ldr	r2, [r3, #8]
 80038d8:	4b0c      	ldr	r3, [pc, #48]	; (800390c <STM32446RtcInic+0xbc>)
 80038da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038dc:	f022 0220 	bic.w	r2, r2, #32
 80038e0:	609a      	str	r2, [r3, #8]
	
	//10 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 80038e2:	4b0a      	ldr	r3, [pc, #40]	; (800390c <STM32446RtcInic+0xbc>)
 80038e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038e6:	68da      	ldr	r2, [r3, #12]
 80038e8:	4b08      	ldr	r3, [pc, #32]	; (800390c <STM32446RtcInic+0xbc>)
 80038ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038f0:	60da      	str	r2, [r3, #12]
	
	//11 - Disable access to RTC registers
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 80038f2:	4b06      	ldr	r3, [pc, #24]	; (800390c <STM32446RtcInic+0xbc>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	4b04      	ldr	r3, [pc, #16]	; (800390c <STM32446RtcInic+0xbc>)
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003900:	601a      	str	r2, [r3, #0]

	return status;
 8003902:	7bfb      	ldrb	r3, [r7, #15]
}
 8003904:	4618      	mov	r0, r3
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	20000484 	.word	0x20000484
 8003910:	200005a4 	.word	0x200005a4
 8003914:	200005a8 	.word	0x200005a8

08003918 <STM32446RtcHour>:

void STM32446RtcHour(uint8_t hour)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	4603      	mov	r3, r0
 8003920:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x003F0000;
 8003922:	f44f 137c 	mov.w	r3, #4128768	; 0x3f0000
 8003926:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(hour / 10);
 8003928:	79fb      	ldrb	r3, [r7, #7]
 800392a:	4a19      	ldr	r2, [pc, #100]	; (8003990 <STM32446RtcHour+0x78>)
 800392c:	fba2 2303 	umull	r2, r3, r2, r3
 8003930:	08db      	lsrs	r3, r3, #3
 8003932:	b2db      	uxtb	r3, r3
 8003934:	4618      	mov	r0, r3
 8003936:	f000 fbd7 	bl	80040e8 <STM32446dec2bcd>
 800393a:	4603      	mov	r3, r0
 800393c:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(hour % 10);
 800393e:	79fa      	ldrb	r2, [r7, #7]
 8003940:	4b13      	ldr	r3, [pc, #76]	; (8003990 <STM32446RtcHour+0x78>)
 8003942:	fba3 1302 	umull	r1, r3, r3, r2
 8003946:	08d9      	lsrs	r1, r3, #3
 8003948:	460b      	mov	r3, r1
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	005b      	lsls	r3, r3, #1
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	b2db      	uxtb	r3, r3
 8003954:	4618      	mov	r0, r3
 8003956:	f000 fbc7 	bl	80040e8 <STM32446dec2bcd>
 800395a:	4603      	mov	r3, r0
 800395c:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr &= (uint32_t) ~mask; // clear ht and hu 
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	43da      	mvns	r2, r3
 8003962:	4b0c      	ldr	r3, [pc, #48]	; (8003994 <STM32446RtcHour+0x7c>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4013      	ands	r3, r2
 8003968:	4a0a      	ldr	r2, [pc, #40]	; (8003994 <STM32446RtcHour+0x7c>)
 800396a:	6013      	str	r3, [r2, #0]
	// hu, ht
	STM32446TimeTr |= (uint32_t) ((u << 16) | (t << 20));
 800396c:	7abb      	ldrb	r3, [r7, #10]
 800396e:	041a      	lsls	r2, r3, #16
 8003970:	7afb      	ldrb	r3, [r7, #11]
 8003972:	051b      	lsls	r3, r3, #20
 8003974:	4313      	orrs	r3, r2
 8003976:	461a      	mov	r2, r3
 8003978:	4b06      	ldr	r3, [pc, #24]	; (8003994 <STM32446RtcHour+0x7c>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4313      	orrs	r3, r2
 800397e:	4a05      	ldr	r2, [pc, #20]	; (8003994 <STM32446RtcHour+0x7c>)
 8003980:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8003982:	f000 fc29 	bl	80041d8 <STM32446RtcSetTr>
}
 8003986:	bf00      	nop
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	cccccccd 	.word	0xcccccccd
 8003994:	200005a4 	.word	0x200005a4

08003998 <STM32446RtcMinute>:

void STM32446RtcMinute(uint8_t minute)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	4603      	mov	r3, r0
 80039a0:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00007F00;
 80039a2:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
 80039a6:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(minute / 10);
 80039a8:	79fb      	ldrb	r3, [r7, #7]
 80039aa:	4a19      	ldr	r2, [pc, #100]	; (8003a10 <STM32446RtcMinute+0x78>)
 80039ac:	fba2 2303 	umull	r2, r3, r2, r3
 80039b0:	08db      	lsrs	r3, r3, #3
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	4618      	mov	r0, r3
 80039b6:	f000 fb97 	bl	80040e8 <STM32446dec2bcd>
 80039ba:	4603      	mov	r3, r0
 80039bc:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(minute % 10);
 80039be:	79fa      	ldrb	r2, [r7, #7]
 80039c0:	4b13      	ldr	r3, [pc, #76]	; (8003a10 <STM32446RtcMinute+0x78>)
 80039c2:	fba3 1302 	umull	r1, r3, r3, r2
 80039c6:	08d9      	lsrs	r1, r3, #3
 80039c8:	460b      	mov	r3, r1
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	440b      	add	r3, r1
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	4618      	mov	r0, r3
 80039d6:	f000 fb87 	bl	80040e8 <STM32446dec2bcd>
 80039da:	4603      	mov	r3, r0
 80039dc:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr &= (uint32_t) ~mask; // clear mnt and mnu 
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	43da      	mvns	r2, r3
 80039e2:	4b0c      	ldr	r3, [pc, #48]	; (8003a14 <STM32446RtcMinute+0x7c>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4013      	ands	r3, r2
 80039e8:	4a0a      	ldr	r2, [pc, #40]	; (8003a14 <STM32446RtcMinute+0x7c>)
 80039ea:	6013      	str	r3, [r2, #0]
	// mnu, mnt
	STM32446TimeTr |= (uint32_t) ((u << 8) | (t << 12));
 80039ec:	7abb      	ldrb	r3, [r7, #10]
 80039ee:	021a      	lsls	r2, r3, #8
 80039f0:	7afb      	ldrb	r3, [r7, #11]
 80039f2:	031b      	lsls	r3, r3, #12
 80039f4:	4313      	orrs	r3, r2
 80039f6:	461a      	mov	r2, r3
 80039f8:	4b06      	ldr	r3, [pc, #24]	; (8003a14 <STM32446RtcMinute+0x7c>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	4a05      	ldr	r2, [pc, #20]	; (8003a14 <STM32446RtcMinute+0x7c>)
 8003a00:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8003a02:	f000 fbe9 	bl	80041d8 <STM32446RtcSetTr>
}
 8003a06:	bf00      	nop
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	cccccccd 	.word	0xcccccccd
 8003a14:	200005a4 	.word	0x200005a4

08003a18 <STM32446RtcSecond>:

void STM32446RtcSecond(uint8_t second)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	4603      	mov	r3, r0
 8003a20:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000007F;
 8003a22:	237f      	movs	r3, #127	; 0x7f
 8003a24:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(second / 10);
 8003a26:	79fb      	ldrb	r3, [r7, #7]
 8003a28:	4a18      	ldr	r2, [pc, #96]	; (8003a8c <STM32446RtcSecond+0x74>)
 8003a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a2e:	08db      	lsrs	r3, r3, #3
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	4618      	mov	r0, r3
 8003a34:	f000 fb58 	bl	80040e8 <STM32446dec2bcd>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(second % 10);
 8003a3c:	79fa      	ldrb	r2, [r7, #7]
 8003a3e:	4b13      	ldr	r3, [pc, #76]	; (8003a8c <STM32446RtcSecond+0x74>)
 8003a40:	fba3 1302 	umull	r1, r3, r3, r2
 8003a44:	08d9      	lsrs	r1, r3, #3
 8003a46:	460b      	mov	r3, r1
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	440b      	add	r3, r1
 8003a4c:	005b      	lsls	r3, r3, #1
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	4618      	mov	r0, r3
 8003a54:	f000 fb48 	bl	80040e8 <STM32446dec2bcd>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr &= (uint32_t) ~mask; // clear st and su 
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	43da      	mvns	r2, r3
 8003a60:	4b0b      	ldr	r3, [pc, #44]	; (8003a90 <STM32446RtcSecond+0x78>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4013      	ands	r3, r2
 8003a66:	4a0a      	ldr	r2, [pc, #40]	; (8003a90 <STM32446RtcSecond+0x78>)
 8003a68:	6013      	str	r3, [r2, #0]
	// su, st
	STM32446TimeTr |= (uint32_t) ((u << 0) | (t << 4));
 8003a6a:	7aba      	ldrb	r2, [r7, #10]
 8003a6c:	7afb      	ldrb	r3, [r7, #11]
 8003a6e:	011b      	lsls	r3, r3, #4
 8003a70:	4313      	orrs	r3, r2
 8003a72:	461a      	mov	r2, r3
 8003a74:	4b06      	ldr	r3, [pc, #24]	; (8003a90 <STM32446RtcSecond+0x78>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	4a05      	ldr	r2, [pc, #20]	; (8003a90 <STM32446RtcSecond+0x78>)
 8003a7c:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8003a7e:	f000 fbab 	bl	80041d8 <STM32446RtcSetTr>
}
 8003a82:	bf00      	nop
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	cccccccd 	.word	0xcccccccd
 8003a90:	200005a4 	.word	0x200005a4

08003a94 <STM32446RtcYear>:

void STM32446RtcYear(uint8_t year)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00FF0000;
 8003a9e:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8003aa2:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(year / 10);
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	4a19      	ldr	r2, [pc, #100]	; (8003b0c <STM32446RtcYear+0x78>)
 8003aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8003aac:	08db      	lsrs	r3, r3, #3
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f000 fb19 	bl	80040e8 <STM32446dec2bcd>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(year % 10);
 8003aba:	79fa      	ldrb	r2, [r7, #7]
 8003abc:	4b13      	ldr	r3, [pc, #76]	; (8003b0c <STM32446RtcYear+0x78>)
 8003abe:	fba3 1302 	umull	r1, r3, r3, r2
 8003ac2:	08d9      	lsrs	r1, r3, #3
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	440b      	add	r3, r1
 8003aca:	005b      	lsls	r3, r3, #1
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f000 fb09 	bl	80040e8 <STM32446dec2bcd>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear YT and YU 
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	43da      	mvns	r2, r3
 8003ade:	4b0c      	ldr	r3, [pc, #48]	; (8003b10 <STM32446RtcYear+0x7c>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	4a0a      	ldr	r2, [pc, #40]	; (8003b10 <STM32446RtcYear+0x7c>)
 8003ae6:	6013      	str	r3, [r2, #0]
	// YU, YT
	STM32446DateDr |= (uint32_t) ((u << 16) | (t << 20));
 8003ae8:	7abb      	ldrb	r3, [r7, #10]
 8003aea:	041a      	lsls	r2, r3, #16
 8003aec:	7afb      	ldrb	r3, [r7, #11]
 8003aee:	051b      	lsls	r3, r3, #20
 8003af0:	4313      	orrs	r3, r2
 8003af2:	461a      	mov	r2, r3
 8003af4:	4b06      	ldr	r3, [pc, #24]	; (8003b10 <STM32446RtcYear+0x7c>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	4a05      	ldr	r2, [pc, #20]	; (8003b10 <STM32446RtcYear+0x7c>)
 8003afc:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8003afe:	f000 fbb3 	bl	8004268 <STM32446RtcSetDr>
}
 8003b02:	bf00      	nop
 8003b04:	3710      	adds	r7, #16
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	cccccccd 	.word	0xcccccccd
 8003b10:	200005a8 	.word	0x200005a8

08003b14 <STM32446RtcWeekDay>:

void STM32446RtcWeekDay(uint8_t weekday)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	71fb      	strb	r3, [r7, #7]
	uint8_t u;
	const uint32_t mask = 0x0000E0000;
 8003b1e:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8003b22:	60fb      	str	r3, [r7, #12]
	
	u = STM32446dec2bcd(weekday % 10);
 8003b24:	79fa      	ldrb	r2, [r7, #7]
 8003b26:	4b12      	ldr	r3, [pc, #72]	; (8003b70 <STM32446RtcWeekDay+0x5c>)
 8003b28:	fba3 1302 	umull	r1, r3, r3, r2
 8003b2c:	08d9      	lsrs	r1, r3, #3
 8003b2e:	460b      	mov	r3, r1
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	005b      	lsls	r3, r3, #1
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f000 fad4 	bl	80040e8 <STM32446dec2bcd>
 8003b40:	4603      	mov	r3, r0
 8003b42:	72fb      	strb	r3, [r7, #11]
	STM32446DateDr &= (uint32_t) ~mask; // clear WDU 
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	43da      	mvns	r2, r3
 8003b48:	4b0a      	ldr	r3, [pc, #40]	; (8003b74 <STM32446RtcWeekDay+0x60>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	4a09      	ldr	r2, [pc, #36]	; (8003b74 <STM32446RtcWeekDay+0x60>)
 8003b50:	6013      	str	r3, [r2, #0]
	// WDU
	STM32446DateDr |= (uint32_t) (u << 13);
 8003b52:	7afb      	ldrb	r3, [r7, #11]
 8003b54:	035b      	lsls	r3, r3, #13
 8003b56:	461a      	mov	r2, r3
 8003b58:	4b06      	ldr	r3, [pc, #24]	; (8003b74 <STM32446RtcWeekDay+0x60>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	4a05      	ldr	r2, [pc, #20]	; (8003b74 <STM32446RtcWeekDay+0x60>)
 8003b60:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8003b62:	f000 fb81 	bl	8004268 <STM32446RtcSetDr>
}
 8003b66:	bf00      	nop
 8003b68:	3710      	adds	r7, #16
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	cccccccd 	.word	0xcccccccd
 8003b74:	200005a8 	.word	0x200005a8

08003b78 <STM32446RtcMonth>:

void STM32446RtcMonth(uint8_t month)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	4603      	mov	r3, r0
 8003b80:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00001F00;
 8003b82:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8003b86:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(month / 10);
 8003b88:	79fb      	ldrb	r3, [r7, #7]
 8003b8a:	4a19      	ldr	r2, [pc, #100]	; (8003bf0 <STM32446RtcMonth+0x78>)
 8003b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b90:	08db      	lsrs	r3, r3, #3
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	4618      	mov	r0, r3
 8003b96:	f000 faa7 	bl	80040e8 <STM32446dec2bcd>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(month % 10);
 8003b9e:	79fa      	ldrb	r2, [r7, #7]
 8003ba0:	4b13      	ldr	r3, [pc, #76]	; (8003bf0 <STM32446RtcMonth+0x78>)
 8003ba2:	fba3 1302 	umull	r1, r3, r3, r2
 8003ba6:	08d9      	lsrs	r1, r3, #3
 8003ba8:	460b      	mov	r3, r1
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	440b      	add	r3, r1
 8003bae:	005b      	lsls	r3, r3, #1
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 fa97 	bl	80040e8 <STM32446dec2bcd>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear MT and MU 
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	43da      	mvns	r2, r3
 8003bc2:	4b0c      	ldr	r3, [pc, #48]	; (8003bf4 <STM32446RtcMonth+0x7c>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	4a0a      	ldr	r2, [pc, #40]	; (8003bf4 <STM32446RtcMonth+0x7c>)
 8003bca:	6013      	str	r3, [r2, #0]
	// MU, MT
	STM32446DateDr |= (uint32_t) ((u << 8) | (t << 12));
 8003bcc:	7abb      	ldrb	r3, [r7, #10]
 8003bce:	021a      	lsls	r2, r3, #8
 8003bd0:	7afb      	ldrb	r3, [r7, #11]
 8003bd2:	031b      	lsls	r3, r3, #12
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	4b06      	ldr	r3, [pc, #24]	; (8003bf4 <STM32446RtcMonth+0x7c>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	4a05      	ldr	r2, [pc, #20]	; (8003bf4 <STM32446RtcMonth+0x7c>)
 8003be0:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8003be2:	f000 fb41 	bl	8004268 <STM32446RtcSetDr>
}
 8003be6:	bf00      	nop
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	cccccccd 	.word	0xcccccccd
 8003bf4:	200005a8 	.word	0x200005a8

08003bf8 <STM32446RtcDay>:

void STM32446RtcDay(uint8_t day)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	4603      	mov	r3, r0
 8003c00:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000003F;
 8003c02:	233f      	movs	r3, #63	; 0x3f
 8003c04:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(day / 10);
 8003c06:	79fb      	ldrb	r3, [r7, #7]
 8003c08:	4a18      	ldr	r2, [pc, #96]	; (8003c6c <STM32446RtcDay+0x74>)
 8003c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c0e:	08db      	lsrs	r3, r3, #3
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	4618      	mov	r0, r3
 8003c14:	f000 fa68 	bl	80040e8 <STM32446dec2bcd>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(day % 10);
 8003c1c:	79fa      	ldrb	r2, [r7, #7]
 8003c1e:	4b13      	ldr	r3, [pc, #76]	; (8003c6c <STM32446RtcDay+0x74>)
 8003c20:	fba3 1302 	umull	r1, r3, r3, r2
 8003c24:	08d9      	lsrs	r1, r3, #3
 8003c26:	460b      	mov	r3, r1
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	440b      	add	r3, r1
 8003c2c:	005b      	lsls	r3, r3, #1
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	4618      	mov	r0, r3
 8003c34:	f000 fa58 	bl	80040e8 <STM32446dec2bcd>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear DT and DU 
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	43da      	mvns	r2, r3
 8003c40:	4b0b      	ldr	r3, [pc, #44]	; (8003c70 <STM32446RtcDay+0x78>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4013      	ands	r3, r2
 8003c46:	4a0a      	ldr	r2, [pc, #40]	; (8003c70 <STM32446RtcDay+0x78>)
 8003c48:	6013      	str	r3, [r2, #0]
	// DU, DT
	STM32446DateDr |= (uint32_t) ((u << 0) | (t << 4));
 8003c4a:	7aba      	ldrb	r2, [r7, #10]
 8003c4c:	7afb      	ldrb	r3, [r7, #11]
 8003c4e:	011b      	lsls	r3, r3, #4
 8003c50:	4313      	orrs	r3, r2
 8003c52:	461a      	mov	r2, r3
 8003c54:	4b06      	ldr	r3, [pc, #24]	; (8003c70 <STM32446RtcDay+0x78>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	4a05      	ldr	r2, [pc, #20]	; (8003c70 <STM32446RtcDay+0x78>)
 8003c5c:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8003c5e:	f000 fb03 	bl	8004268 <STM32446RtcSetDr>
}
 8003c62:	bf00      	nop
 8003c64:	3710      	adds	r7, #16
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	cccccccd 	.word	0xcccccccd
 8003c70:	200005a8 	.word	0x200005a8

08003c74 <STM32446RtcRegWrite>:

void STM32446RtcRegWrite(volatile uint32_t* reg, uint32_t data)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8003c7e:	4b14      	ldr	r3, [pc, #80]	; (8003cd0 <STM32446RtcRegWrite+0x5c>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	4b12      	ldr	r3, [pc, #72]	; (8003cd0 <STM32446RtcRegWrite+0x5c>)
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c8c:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8003c8e:	4b10      	ldr	r3, [pc, #64]	; (8003cd0 <STM32446RtcRegWrite+0x5c>)
 8003c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c94:	4b0e      	ldr	r3, [pc, #56]	; (8003cd0 <STM32446RtcRegWrite+0x5c>)
 8003c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c98:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8003c9c:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8003c9e:	4b0c      	ldr	r3, [pc, #48]	; (8003cd0 <STM32446RtcRegWrite+0x5c>)
 8003ca0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ca4:	4b0a      	ldr	r3, [pc, #40]	; (8003cd0 <STM32446RtcRegWrite+0x5c>)
 8003ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca8:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8003cac:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Write
	
	*reg = data;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	683a      	ldr	r2, [r7, #0]
 8003cb2:	601a      	str	r2, [r3, #0]
	
	//4 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8003cb4:	4b06      	ldr	r3, [pc, #24]	; (8003cd0 <STM32446RtcRegWrite+0x5c>)
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	4b05      	ldr	r3, [pc, #20]	; (8003cd0 <STM32446RtcRegWrite+0x5c>)
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003cc2:	601a      	str	r2, [r3, #0]
}
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr
 8003cd0:	20000484 	.word	0x20000484

08003cd4 <STM32446Rtcdr2vec>:

void STM32446Rtcdr2vec(char* vect)
{
 8003cd4:	b590      	push	{r4, r7, lr}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
	uint32_t dr = ret.rtc.reg->DR;
 8003cdc:	4b46      	ldr	r3, [pc, #280]	; (8003df8 <STM32446Rtcdr2vec+0x124>)
 8003cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	60fb      	str	r3, [r7, #12]
	// YT
	vect[0] = (uint8_t) (dr >> 20) & 0x0F;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	0d1b      	lsrs	r3, r3, #20
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	f003 030f 	and.w	r3, r3, #15
 8003cee:	b2da      	uxtb	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	701a      	strb	r2, [r3, #0]
	vect[0] = STM32446bcd2dec(vect[0]);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f000 f9db 	bl	80040b4 <STM32446bcd2dec>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	461a      	mov	r2, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	701a      	strb	r2, [r3, #0]
	// YU
	vect[1] = (uint8_t) (dr >> 16) & 0x0F;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	0c1b      	lsrs	r3, r3, #16
 8003d0a:	b2da      	uxtb	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	f002 020f 	and.w	r2, r2, #15
 8003d14:	b2d2      	uxtb	r2, r2
 8003d16:	701a      	strb	r2, [r3, #0]
	vect[1] = STM32446bcd2dec(vect[1]);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	781a      	ldrb	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	1c5c      	adds	r4, r3, #1
 8003d22:	4610      	mov	r0, r2
 8003d24:	f000 f9c6 	bl	80040b4 <STM32446bcd2dec>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	7023      	strb	r3, [r4, #0]
	// WDU
	vect[2] = (uint8_t) (dr >> 13) & 0x07;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	0b5b      	lsrs	r3, r3, #13
 8003d30:	b2da      	uxtb	r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	3302      	adds	r3, #2
 8003d36:	f002 0207 	and.w	r2, r2, #7
 8003d3a:	b2d2      	uxtb	r2, r2
 8003d3c:	701a      	strb	r2, [r3, #0]
	vect[2] = STM32446bcd2dec(vect[2]);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	3302      	adds	r3, #2
 8003d42:	781a      	ldrb	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	1c9c      	adds	r4, r3, #2
 8003d48:	4610      	mov	r0, r2
 8003d4a:	f000 f9b3 	bl	80040b4 <STM32446bcd2dec>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	7023      	strb	r3, [r4, #0]
	// MT
	vect[3] = (uint8_t) (dr >> 12) & 0x01;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	0b1b      	lsrs	r3, r3, #12
 8003d56:	b2da      	uxtb	r2, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	3303      	adds	r3, #3
 8003d5c:	f002 0201 	and.w	r2, r2, #1
 8003d60:	b2d2      	uxtb	r2, r2
 8003d62:	701a      	strb	r2, [r3, #0]
	vect[3] = STM32446bcd2dec(vect[3]);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	3303      	adds	r3, #3
 8003d68:	781a      	ldrb	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	1cdc      	adds	r4, r3, #3
 8003d6e:	4610      	mov	r0, r2
 8003d70:	f000 f9a0 	bl	80040b4 <STM32446bcd2dec>
 8003d74:	4603      	mov	r3, r0
 8003d76:	7023      	strb	r3, [r4, #0]
	// MU
	vect[4] = (uint8_t) (dr >> 8) & 0x0F;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	0a1b      	lsrs	r3, r3, #8
 8003d7c:	b2da      	uxtb	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	3304      	adds	r3, #4
 8003d82:	f002 020f 	and.w	r2, r2, #15
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	701a      	strb	r2, [r3, #0]
	vect[4] = STM32446bcd2dec(vect[4]);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	3304      	adds	r3, #4
 8003d8e:	781a      	ldrb	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	1d1c      	adds	r4, r3, #4
 8003d94:	4610      	mov	r0, r2
 8003d96:	f000 f98d 	bl	80040b4 <STM32446bcd2dec>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	7023      	strb	r3, [r4, #0]
	// DT
	vect[5] = (uint8_t) (dr >> 4) & 0x03;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	091b      	lsrs	r3, r3, #4
 8003da2:	b2da      	uxtb	r2, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	3305      	adds	r3, #5
 8003da8:	f002 0203 	and.w	r2, r2, #3
 8003dac:	b2d2      	uxtb	r2, r2
 8003dae:	701a      	strb	r2, [r3, #0]
	vect[5] = STM32446bcd2dec(vect[5]);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	3305      	adds	r3, #5
 8003db4:	781a      	ldrb	r2, [r3, #0]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	1d5c      	adds	r4, r3, #5
 8003dba:	4610      	mov	r0, r2
 8003dbc:	f000 f97a 	bl	80040b4 <STM32446bcd2dec>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	7023      	strb	r3, [r4, #0]
	// DU
	vect[6] = (uint8_t) dr & 0x0F;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	b2da      	uxtb	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	3306      	adds	r3, #6
 8003dcc:	f002 020f 	and.w	r2, r2, #15
 8003dd0:	b2d2      	uxtb	r2, r2
 8003dd2:	701a      	strb	r2, [r3, #0]
	vect[6] = STM32446bcd2dec(vect[6]);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	3306      	adds	r3, #6
 8003dd8:	781a      	ldrb	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	1d9c      	adds	r4, r3, #6
 8003dde:	4610      	mov	r0, r2
 8003de0:	f000 f968 	bl	80040b4 <STM32446bcd2dec>
 8003de4:	4603      	mov	r3, r0
 8003de6:	7023      	strb	r3, [r4, #0]
	// Store Value
	STM32446DateDr = dr;
 8003de8:	4a04      	ldr	r2, [pc, #16]	; (8003dfc <STM32446Rtcdr2vec+0x128>)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6013      	str	r3, [r2, #0]
}
 8003dee:	bf00      	nop
 8003df0:	3714      	adds	r7, #20
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd90      	pop	{r4, r7, pc}
 8003df6:	bf00      	nop
 8003df8:	20000484 	.word	0x20000484
 8003dfc:	200005a8 	.word	0x200005a8

08003e00 <STM32446Rtctr2vec>:

void STM32446Rtctr2vec(char* vect)
{
 8003e00:	b590      	push	{r4, r7, lr}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
	uint32_t tr = ret.rtc.reg->TR;
 8003e08:	4b44      	ldr	r3, [pc, #272]	; (8003f1c <STM32446Rtctr2vec+0x11c>)
 8003e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	60fb      	str	r3, [r7, #12]
	if(ret.rtc.reg->ISR & (1 << 5)){ // RSF: Registers synchronization flag
 8003e10:	4b42      	ldr	r3, [pc, #264]	; (8003f1c <STM32446Rtctr2vec+0x11c>)
 8003e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	f003 0320 	and.w	r3, r3, #32
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d079      	beq.n	8003f12 <STM32446Rtctr2vec+0x112>
		// ht
		vect[0] = (uint8_t) (tr >> 20) & 0x03;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	0d1b      	lsrs	r3, r3, #20
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	f003 0303 	and.w	r3, r3, #3
 8003e28:	b2da      	uxtb	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	701a      	strb	r2, [r3, #0]
		vect[0] = STM32446bcd2dec(vect[0]);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 f93e 	bl	80040b4 <STM32446bcd2dec>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	701a      	strb	r2, [r3, #0]
		// hu
		vect[1] = (uint8_t) (tr >> 16) & 0x0F;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	0c1b      	lsrs	r3, r3, #16
 8003e44:	b2da      	uxtb	r2, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	3301      	adds	r3, #1
 8003e4a:	f002 020f 	and.w	r2, r2, #15
 8003e4e:	b2d2      	uxtb	r2, r2
 8003e50:	701a      	strb	r2, [r3, #0]
		vect[1] = STM32446bcd2dec(vect[1]);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	3301      	adds	r3, #1
 8003e56:	781a      	ldrb	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	1c5c      	adds	r4, r3, #1
 8003e5c:	4610      	mov	r0, r2
 8003e5e:	f000 f929 	bl	80040b4 <STM32446bcd2dec>
 8003e62:	4603      	mov	r3, r0
 8003e64:	7023      	strb	r3, [r4, #0]
		// mnt
		vect[2] = (uint8_t) (tr >> 12) & 0x07;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	0b1b      	lsrs	r3, r3, #12
 8003e6a:	b2da      	uxtb	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	3302      	adds	r3, #2
 8003e70:	f002 0207 	and.w	r2, r2, #7
 8003e74:	b2d2      	uxtb	r2, r2
 8003e76:	701a      	strb	r2, [r3, #0]
		vect[2] = STM32446bcd2dec(vect[2]);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3302      	adds	r3, #2
 8003e7c:	781a      	ldrb	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	1c9c      	adds	r4, r3, #2
 8003e82:	4610      	mov	r0, r2
 8003e84:	f000 f916 	bl	80040b4 <STM32446bcd2dec>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	7023      	strb	r3, [r4, #0]
		// mnu
		vect[3] = (uint8_t) (tr >> 8) & 0x0F;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	0a1b      	lsrs	r3, r3, #8
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	3303      	adds	r3, #3
 8003e96:	f002 020f 	and.w	r2, r2, #15
 8003e9a:	b2d2      	uxtb	r2, r2
 8003e9c:	701a      	strb	r2, [r3, #0]
		vect[3] = STM32446bcd2dec(vect[3]);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	3303      	adds	r3, #3
 8003ea2:	781a      	ldrb	r2, [r3, #0]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	1cdc      	adds	r4, r3, #3
 8003ea8:	4610      	mov	r0, r2
 8003eaa:	f000 f903 	bl	80040b4 <STM32446bcd2dec>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	7023      	strb	r3, [r4, #0]
		// st
		vect[4] = (uint8_t) (tr >> 4) & 0x07;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	091b      	lsrs	r3, r3, #4
 8003eb6:	b2da      	uxtb	r2, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	3304      	adds	r3, #4
 8003ebc:	f002 0207 	and.w	r2, r2, #7
 8003ec0:	b2d2      	uxtb	r2, r2
 8003ec2:	701a      	strb	r2, [r3, #0]
		vect[4] = STM32446bcd2dec(vect[4]);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	3304      	adds	r3, #4
 8003ec8:	781a      	ldrb	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	1d1c      	adds	r4, r3, #4
 8003ece:	4610      	mov	r0, r2
 8003ed0:	f000 f8f0 	bl	80040b4 <STM32446bcd2dec>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	7023      	strb	r3, [r4, #0]
		// su
		vect[5] = (uint8_t) tr & 0x0F;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	b2da      	uxtb	r2, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	3305      	adds	r3, #5
 8003ee0:	f002 020f 	and.w	r2, r2, #15
 8003ee4:	b2d2      	uxtb	r2, r2
 8003ee6:	701a      	strb	r2, [r3, #0]
		vect[5] = STM32446bcd2dec(vect[5]);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3305      	adds	r3, #5
 8003eec:	781a      	ldrb	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	1d5c      	adds	r4, r3, #5
 8003ef2:	4610      	mov	r0, r2
 8003ef4:	f000 f8de 	bl	80040b4 <STM32446bcd2dec>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	7023      	strb	r3, [r4, #0]
		// Store value
		STM32446TimeTr = tr;
 8003efc:	4a08      	ldr	r2, [pc, #32]	; (8003f20 <STM32446Rtctr2vec+0x120>)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6013      	str	r3, [r2, #0]
		// Clear Registers synchronization flag
		ret.rtc.reg->ISR &= (uint32_t) ~(1 << 5);
 8003f02:	4b06      	ldr	r3, [pc, #24]	; (8003f1c <STM32446Rtctr2vec+0x11c>)
 8003f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f06:	68da      	ldr	r2, [r3, #12]
 8003f08:	4b04      	ldr	r3, [pc, #16]	; (8003f1c <STM32446Rtctr2vec+0x11c>)
 8003f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f0c:	f022 0220 	bic.w	r2, r2, #32
 8003f10:	60da      	str	r2, [r3, #12]
	}
}
 8003f12:	bf00      	nop
 8003f14:	3714      	adds	r7, #20
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd90      	pop	{r4, r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	20000484 	.word	0x20000484
 8003f20:	200005a4 	.word	0x200005a4

08003f24 <STM32446Adc1Ex1inic>:

//ADC1
void STM32446Adc1Ex1inic(void)
{
 8003f24:	b480      	push	{r7}
 8003f26:	af00      	add	r7, sp, #0
	/***ADC Clock***/
	ret.rcc.reg->APB1ENR |= (1 << 29); // DACEN: DAC interface clock enable
 8003f28:	4b32      	ldr	r3, [pc, #200]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f2e:	4b31      	ldr	r3, [pc, #196]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003f36:	641a      	str	r2, [r3, #64]	; 0x40
	ret.rcc.reg->APB2ENR |= (1 << 8); // ADC1EN: ADC1 clock enable
 8003f38:	4b2e      	ldr	r3, [pc, #184]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f3e:	4b2d      	ldr	r3, [pc, #180]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f46:	645a      	str	r2, [r3, #68]	; 0x44
	/***ADC CONFIG***/
	ret.adc1.reg->CR2 |= (1 << 10); // EOCS: End of conversion selection
 8003f48:	4b2a      	ldr	r3, [pc, #168]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003f4a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003f4e:	689a      	ldr	r2, [r3, #8]
 8003f50:	4b28      	ldr	r3, [pc, #160]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003f52:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003f56:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f5a:	609a      	str	r2, [r3, #8]
	ret.adc123.reg->CCR |= (3 << 16); // ADCPRE: ADC prescaler, 11: PCLK2 divided by 8
 8003f5c:	4b25      	ldr	r3, [pc, #148]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003f5e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8003f62:	685a      	ldr	r2, [r3, #4]
 8003f64:	4b23      	ldr	r3, [pc, #140]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003f66:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8003f6a:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8003f6e:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SMPR1 |= (7 << 24); // SMPx[2:0]: Channel x sampling time selection
 8003f70:	4b20      	ldr	r3, [pc, #128]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003f72:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003f76:	68da      	ldr	r2, [r3, #12]
 8003f78:	4b1e      	ldr	r3, [pc, #120]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003f7a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003f7e:	f042 62e0 	orr.w	r2, r2, #117440512	; 0x7000000
 8003f82:	60da      	str	r2, [r3, #12]
	ret.adc1.reg->CR1 |= (1 << 11); // DISCEN: Discontinuous mode on regular channels
 8003f84:	4b1b      	ldr	r3, [pc, #108]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003f86:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	4b19      	ldr	r3, [pc, #100]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003f8e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003f92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f96:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SQR3 |= 18; // SQ1[4:0]: 1st conversion in regular sequence
 8003f98:	4b16      	ldr	r3, [pc, #88]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003f9a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003f9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fa0:	4b14      	ldr	r3, [pc, #80]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003fa2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003fa6:	f042 0212 	orr.w	r2, r2, #18
 8003faa:	635a      	str	r2, [r3, #52]	; 0x34
	// turn on select source and start reading
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 8003fac:	4b11      	ldr	r3, [pc, #68]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003fae:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	4b0f      	ldr	r3, [pc, #60]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003fb6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003fba:	f042 0201 	orr.w	r2, r2, #1
 8003fbe:	609a      	str	r2, [r3, #8]
	//Temperature (in C) = {(VSENSE  V25) / Avg_Slope} + 25
	ret.adc123.reg->CCR |= (1 << 23); // TSVREFE: Temperature sensor and VREFINT enable 
 8003fc0:	4b0c      	ldr	r3, [pc, #48]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003fc2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	4b0a      	ldr	r3, [pc, #40]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003fca:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8003fce:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003fd2:	605a      	str	r2, [r3, #4]
	//stm.adc123.reg->CCR |= (1 << 22); // VBATE: VBAT enable
	ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels
 8003fd4:	4b07      	ldr	r3, [pc, #28]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003fd6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003fda:	689a      	ldr	r2, [r3, #8]
 8003fdc:	4b05      	ldr	r3, [pc, #20]	; (8003ff4 <STM32446Adc1Ex1inic+0xd0>)
 8003fde:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003fe2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003fe6:	609a      	str	r2, [r3, #8]
}
 8003fe8:	bf00      	nop
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	20000484 	.word	0x20000484

08003ff8 <STM32446Adc1Read>:

double STM32446Adc1Read(void)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 1)){ // EOC1: End of conversion of ADC1
 8003ffc:	4b13      	ldr	r3, [pc, #76]	; (800404c <STM32446Adc1Read+0x54>)
 8003ffe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0302 	and.w	r3, r3, #2
 8004008:	2b00      	cmp	r3, #0
 800400a:	d015      	beq.n	8004038 <STM32446Adc1Read+0x40>
		STM32446temperature = ret.adc1.reg->DR;
 800400c:	4b0f      	ldr	r3, [pc, #60]	; (800404c <STM32446Adc1Read+0x54>)
 800400e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004012:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004014:	4618      	mov	r0, r3
 8004016:	f7fc fa8d 	bl	8000534 <__aeabi_ui2d>
 800401a:	4602      	mov	r2, r0
 800401c:	460b      	mov	r3, r1
 800401e:	490c      	ldr	r1, [pc, #48]	; (8004050 <STM32446Adc1Read+0x58>)
 8004020:	e9c1 2300 	strd	r2, r3, [r1]
		ret.adc1.reg->SR &= (unsigned int) ~(1 << 4); // STRT: Regular channel start flag
 8004024:	4b09      	ldr	r3, [pc, #36]	; (800404c <STM32446Adc1Read+0x54>)
 8004026:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	4b07      	ldr	r3, [pc, #28]	; (800404c <STM32446Adc1Read+0x54>)
 800402e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004032:	f022 0210 	bic.w	r2, r2, #16
 8004036:	601a      	str	r2, [r3, #0]
	}
	return STM32446temperature;
 8004038:	4b05      	ldr	r3, [pc, #20]	; (8004050 <STM32446Adc1Read+0x58>)
 800403a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800403e:	ec43 2b17 	vmov	d7, r2, r3
}
 8004042:	eeb0 0a47 	vmov.f32	s0, s14
 8004046:	eef0 0a67 	vmov.f32	s1, s15
 800404a:	bd80      	pop	{r7, pc}
 800404c:	20000484 	.word	0x20000484
 8004050:	200005d0 	.word	0x200005d0

08004054 <STM32446Adc1Restart>:

void STM32446Adc1Restart(void)
{
 8004054:	b480      	push	{r7}
 8004056:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 4)) // STRT1: Regular channel Start flag of ADC1
 8004058:	4b0b      	ldr	r3, [pc, #44]	; (8004088 <STM32446Adc1Restart+0x34>)
 800405a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0310 	and.w	r3, r3, #16
 8004064:	2b00      	cmp	r3, #0
 8004066:	d109      	bne.n	800407c <STM32446Adc1Restart+0x28>
		;
	else
		ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels;
 8004068:	4b07      	ldr	r3, [pc, #28]	; (8004088 <STM32446Adc1Restart+0x34>)
 800406a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800406e:	689a      	ldr	r2, [r3, #8]
 8004070:	4b05      	ldr	r3, [pc, #20]	; (8004088 <STM32446Adc1Restart+0x34>)
 8004072:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004076:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800407a:	609a      	str	r2, [r3, #8]
}
 800407c:	bf00      	nop
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	20000484 	.word	0x20000484

0800408c <STM32446Adc1Stop>:

void STM32446Adc1Stop(void)
{
 800408c:	b480      	push	{r7}
 800408e:	af00      	add	r7, sp, #0
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 8004090:	4b07      	ldr	r3, [pc, #28]	; (80040b0 <STM32446Adc1Stop+0x24>)
 8004092:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	4b05      	ldr	r3, [pc, #20]	; (80040b0 <STM32446Adc1Stop+0x24>)
 800409a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800409e:	f042 0201 	orr.w	r2, r2, #1
 80040a2:	609a      	str	r2, [r3, #8]
}
 80040a4:	bf00      	nop
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop
 80040b0:	20000484 	.word	0x20000484

080040b4 <STM32446bcd2dec>:

//MISCELLANEOUS

// Convert Binary Coded Decimal (BCD) to Decimal
char STM32446bcd2dec(char num)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	4603      	mov	r3, r0
 80040bc:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 80040be:	79fb      	ldrb	r3, [r7, #7]
 80040c0:	091b      	lsrs	r3, r3, #4
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	461a      	mov	r2, r3
 80040c6:	0092      	lsls	r2, r2, #2
 80040c8:	4413      	add	r3, r2
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	b2da      	uxtb	r2, r3
 80040ce:	79fb      	ldrb	r3, [r7, #7]
 80040d0:	f003 030f 	and.w	r3, r3, #15
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	4413      	add	r3, r2
 80040d8:	b2db      	uxtb	r3, r3
}
 80040da:	4618      	mov	r0, r3
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
	...

080040e8 <STM32446dec2bcd>:

// Convert Decimal to Binary Coded Decimal (BCD)
char STM32446dec2bcd(char num)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	4603      	mov	r3, r0
 80040f0:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 80040f2:	79fb      	ldrb	r3, [r7, #7]
 80040f4:	4a0c      	ldr	r2, [pc, #48]	; (8004128 <STM32446dec2bcd+0x40>)
 80040f6:	fba2 2303 	umull	r2, r3, r2, r3
 80040fa:	08db      	lsrs	r3, r3, #3
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	b2d8      	uxtb	r0, r3
 8004102:	79fa      	ldrb	r2, [r7, #7]
 8004104:	4b08      	ldr	r3, [pc, #32]	; (8004128 <STM32446dec2bcd+0x40>)
 8004106:	fba3 1302 	umull	r1, r3, r3, r2
 800410a:	08d9      	lsrs	r1, r3, #3
 800410c:	460b      	mov	r3, r1
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	440b      	add	r3, r1
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	b2db      	uxtb	r3, r3
 8004118:	4403      	add	r3, r0
 800411a:	b2db      	uxtb	r3, r3
}
 800411c:	4618      	mov	r0, r3
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr
 8004128:	cccccccd 	.word	0xcccccccd

0800412c <STM32446triggerB>:
	return mem[3];
}

// triggerB
uint32_t STM32446triggerB(uint32_t hl_io, uint32_t lh_io, uint8_t pin, uint32_t counter)
{
 800412c:	b480      	push	{r7}
 800412e:	b085      	sub	sp, #20
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	603b      	str	r3, [r7, #0]
 8004138:	4613      	mov	r3, r2
 800413a:	71fb      	strb	r3, [r7, #7]
	nen[3] = 0;
 800413c:	4b25      	ldr	r3, [pc, #148]	; (80041d4 <STM32446triggerB+0xa8>)
 800413e:	2200      	movs	r2, #0
 8004140:	60da      	str	r2, [r3, #12]
	
	switch(nen[0]){
 8004142:	4b24      	ldr	r3, [pc, #144]	; (80041d4 <STM32446triggerB+0xa8>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <STM32446triggerB+0x24>
 800414a:	2b01      	cmp	r3, #1
 800414c:	d010      	beq.n	8004170 <STM32446triggerB+0x44>
				}
				nen[0] = 0;
			}
			break;
		default:
			break;
 800414e:	e039      	b.n	80041c4 <STM32446triggerB+0x98>
			if(hl_io & (1 << pin)){
 8004150:	79fb      	ldrb	r3, [r7, #7]
 8004152:	2201      	movs	r2, #1
 8004154:	fa02 f303 	lsl.w	r3, r2, r3
 8004158:	461a      	mov	r2, r3
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	4013      	ands	r3, r2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d02d      	beq.n	80041be <STM32446triggerB+0x92>
				nen[1] = counter;
 8004162:	4a1c      	ldr	r2, [pc, #112]	; (80041d4 <STM32446triggerB+0xa8>)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	6053      	str	r3, [r2, #4]
				nen[0] = 1;
 8004168:	4b1a      	ldr	r3, [pc, #104]	; (80041d4 <STM32446triggerB+0xa8>)
 800416a:	2201      	movs	r2, #1
 800416c:	601a      	str	r2, [r3, #0]
			break;
 800416e:	e026      	b.n	80041be <STM32446triggerB+0x92>
			if(lh_io & (1 << pin)){
 8004170:	79fb      	ldrb	r3, [r7, #7]
 8004172:	2201      	movs	r2, #1
 8004174:	fa02 f303 	lsl.w	r3, r2, r3
 8004178:	461a      	mov	r2, r3
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	4013      	ands	r3, r2
 800417e:	2b00      	cmp	r3, #0
 8004180:	d01f      	beq.n	80041c2 <STM32446triggerB+0x96>
				nen[2] = counter;
 8004182:	4a14      	ldr	r2, [pc, #80]	; (80041d4 <STM32446triggerB+0xa8>)
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	6093      	str	r3, [r2, #8]
				if((nen[2] + 1) > nen[1]){
 8004188:	4b12      	ldr	r3, [pc, #72]	; (80041d4 <STM32446triggerB+0xa8>)
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	1c5a      	adds	r2, r3, #1
 800418e:	4b11      	ldr	r3, [pc, #68]	; (80041d4 <STM32446triggerB+0xa8>)
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	429a      	cmp	r2, r3
 8004194:	d907      	bls.n	80041a6 <STM32446triggerB+0x7a>
					nen[3] = nen[2] - nen[1];
 8004196:	4b0f      	ldr	r3, [pc, #60]	; (80041d4 <STM32446triggerB+0xa8>)
 8004198:	689a      	ldr	r2, [r3, #8]
 800419a:	4b0e      	ldr	r3, [pc, #56]	; (80041d4 <STM32446triggerB+0xa8>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	4a0c      	ldr	r2, [pc, #48]	; (80041d4 <STM32446triggerB+0xa8>)
 80041a2:	60d3      	str	r3, [r2, #12]
 80041a4:	e007      	b.n	80041b6 <STM32446triggerB+0x8a>
					nen[3] = ((uint32_t)~(0) - nen[1]) + nen[2];
 80041a6:	4b0b      	ldr	r3, [pc, #44]	; (80041d4 <STM32446triggerB+0xa8>)
 80041a8:	689a      	ldr	r2, [r3, #8]
 80041aa:	4b0a      	ldr	r3, [pc, #40]	; (80041d4 <STM32446triggerB+0xa8>)
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	3b01      	subs	r3, #1
 80041b2:	4a08      	ldr	r2, [pc, #32]	; (80041d4 <STM32446triggerB+0xa8>)
 80041b4:	60d3      	str	r3, [r2, #12]
				nen[0] = 0;
 80041b6:	4b07      	ldr	r3, [pc, #28]	; (80041d4 <STM32446triggerB+0xa8>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	601a      	str	r2, [r3, #0]
			break;
 80041bc:	e001      	b.n	80041c2 <STM32446triggerB+0x96>
			break;
 80041be:	bf00      	nop
 80041c0:	e000      	b.n	80041c4 <STM32446triggerB+0x98>
			break;
 80041c2:	bf00      	nop
	}
	return nen[3];
 80041c4:	4b03      	ldr	r3, [pc, #12]	; (80041d4 <STM32446triggerB+0xa8>)
 80041c6:	68db      	ldr	r3, [r3, #12]
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3714      	adds	r7, #20
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr
 80041d4:	200005bc 	.word	0x200005bc

080041d8 <STM32446RtcSetTr>:
/********************************/
/***********FILE FUNC************/
/********************************/
//RTC
void STM32446RtcSetTr(void)
{
 80041d8:	b480      	push	{r7}
 80041da:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 80041dc:	4b20      	ldr	r3, [pc, #128]	; (8004260 <STM32446RtcSetTr+0x88>)
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	4b1f      	ldr	r3, [pc, #124]	; (8004260 <STM32446RtcSetTr+0x88>)
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041ea:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 80041ec:	4b1c      	ldr	r3, [pc, #112]	; (8004260 <STM32446RtcSetTr+0x88>)
 80041ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041f2:	4b1b      	ldr	r3, [pc, #108]	; (8004260 <STM32446RtcSetTr+0x88>)
 80041f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041f6:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 80041fa:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 80041fc:	4b18      	ldr	r3, [pc, #96]	; (8004260 <STM32446RtcSetTr+0x88>)
 80041fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004200:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004202:	4b17      	ldr	r3, [pc, #92]	; (8004260 <STM32446RtcSetTr+0x88>)
 8004204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004206:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 800420a:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 800420c:	4b14      	ldr	r3, [pc, #80]	; (8004260 <STM32446RtcSetTr+0x88>)
 800420e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004210:	68da      	ldr	r2, [r3, #12]
 8004212:	4b13      	ldr	r3, [pc, #76]	; (8004260 <STM32446RtcSetTr+0x88>)
 8004214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004216:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800421a:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 800421c:	bf00      	nop
 800421e:	4b10      	ldr	r3, [pc, #64]	; (8004260 <STM32446RtcSetTr+0x88>)
 8004220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004228:	2b00      	cmp	r3, #0
 800422a:	d0f8      	beq.n	800421e <STM32446RtcSetTr+0x46>
	//4 - Setup
	
	ret.rtc.reg->TR = STM32446TimeTr;
 800422c:	4b0c      	ldr	r3, [pc, #48]	; (8004260 <STM32446RtcSetTr+0x88>)
 800422e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004230:	4a0c      	ldr	r2, [pc, #48]	; (8004264 <STM32446RtcSetTr+0x8c>)
 8004232:	6812      	ldr	r2, [r2, #0]
 8004234:	601a      	str	r2, [r3, #0]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8004236:	4b0a      	ldr	r3, [pc, #40]	; (8004260 <STM32446RtcSetTr+0x88>)
 8004238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800423a:	68da      	ldr	r2, [r3, #12]
 800423c:	4b08      	ldr	r3, [pc, #32]	; (8004260 <STM32446RtcSetTr+0x88>)
 800423e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004240:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004244:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8004246:	4b06      	ldr	r3, [pc, #24]	; (8004260 <STM32446RtcSetTr+0x88>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	4b04      	ldr	r3, [pc, #16]	; (8004260 <STM32446RtcSetTr+0x88>)
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004254:	601a      	str	r2, [r3, #0]
}
 8004256:	bf00      	nop
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr
 8004260:	20000484 	.word	0x20000484
 8004264:	200005a4 	.word	0x200005a4

08004268 <STM32446RtcSetDr>:

void STM32446RtcSetDr(void)
{
 8004268:	b480      	push	{r7}
 800426a:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 800426c:	4b20      	ldr	r3, [pc, #128]	; (80042f0 <STM32446RtcSetDr+0x88>)
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	4b1f      	ldr	r3, [pc, #124]	; (80042f0 <STM32446RtcSetDr+0x88>)
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800427a:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 800427c:	4b1c      	ldr	r3, [pc, #112]	; (80042f0 <STM32446RtcSetDr+0x88>)
 800427e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004280:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004282:	4b1b      	ldr	r3, [pc, #108]	; (80042f0 <STM32446RtcSetDr+0x88>)
 8004284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004286:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 800428a:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 800428c:	4b18      	ldr	r3, [pc, #96]	; (80042f0 <STM32446RtcSetDr+0x88>)
 800428e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004290:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004292:	4b17      	ldr	r3, [pc, #92]	; (80042f0 <STM32446RtcSetDr+0x88>)
 8004294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004296:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 800429a:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 800429c:	4b14      	ldr	r3, [pc, #80]	; (80042f0 <STM32446RtcSetDr+0x88>)
 800429e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042a0:	68da      	ldr	r2, [r3, #12]
 80042a2:	4b13      	ldr	r3, [pc, #76]	; (80042f0 <STM32446RtcSetDr+0x88>)
 80042a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80042aa:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 80042ac:	bf00      	nop
 80042ae:	4b10      	ldr	r3, [pc, #64]	; (80042f0 <STM32446RtcSetDr+0x88>)
 80042b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d0f8      	beq.n	80042ae <STM32446RtcSetDr+0x46>
	//4 - Setup
	
	ret.rtc.reg->DR = STM32446DateDr;
 80042bc:	4b0c      	ldr	r3, [pc, #48]	; (80042f0 <STM32446RtcSetDr+0x88>)
 80042be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042c0:	4a0c      	ldr	r2, [pc, #48]	; (80042f4 <STM32446RtcSetDr+0x8c>)
 80042c2:	6812      	ldr	r2, [r2, #0]
 80042c4:	605a      	str	r2, [r3, #4]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 80042c6:	4b0a      	ldr	r3, [pc, #40]	; (80042f0 <STM32446RtcSetDr+0x88>)
 80042c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ca:	68da      	ldr	r2, [r3, #12]
 80042cc:	4b08      	ldr	r3, [pc, #32]	; (80042f0 <STM32446RtcSetDr+0x88>)
 80042ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042d4:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 80042d6:	4b06      	ldr	r3, [pc, #24]	; (80042f0 <STM32446RtcSetDr+0x88>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	4b04      	ldr	r3, [pc, #16]	; (80042f0 <STM32446RtcSetDr+0x88>)
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042e4:	601a      	str	r2, [r3, #0]
}
 80042e6:	bf00      	nop
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr
 80042f0:	20000484 	.word	0x20000484
 80042f4:	200005a8 	.word	0x200005a8

080042f8 <STM32446RtcAccess>:

uint8_t STM32446RtcAccess(uint8_t clock)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b085      	sub	sp, #20
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	4603      	mov	r3, r0
 8004300:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	
	//RM0390 pg 94
	//RTC access
	//1 - Enable the power interface clock by setting the PWREN bits in the RCC_APB1ENR
	ret.rcc.reg->APB1ENR |= (1 << 28); // Power interface clock enable
 8004302:	4b78      	ldr	r3, [pc, #480]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004308:	4b76      	ldr	r3, [pc, #472]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004310:	641a      	str	r2, [r3, #64]	; 0x40
	//RCC->APB1ENR |= ((1 << 11) | (1 << 28));

	//2 - Set the DBP bit in the PWR power control register (PWR_CR)
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8004312:	4b74      	ldr	r3, [pc, #464]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	4b72      	ldr	r3, [pc, #456]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004320:	601a      	str	r2, [r3, #0]

	//3 - Select the RTC clock source RTC/AWU clock
	switch(clock){
 8004322:	79fb      	ldrb	r3, [r7, #7]
 8004324:	2b03      	cmp	r3, #3
 8004326:	d857      	bhi.n	80043d8 <STM32446RtcAccess+0xe0>
 8004328:	a201      	add	r2, pc, #4	; (adr r2, 8004330 <STM32446RtcAccess+0x38>)
 800432a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432e:	bf00      	nop
 8004330:	08004341 	.word	0x08004341
 8004334:	08004367 	.word	0x08004367
 8004338:	0800438d 	.word	0x0800438d
 800433c:	08004393 	.word	0x08004393
		case 0:
			ret.rcc.reg->CSR |= (1 << 0); // Internal low-speed oscillator turned on
 8004340:	4b68      	ldr	r3, [pc, #416]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8004346:	4b67      	ldr	r3, [pc, #412]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	f042 0201 	orr.w	r2, r2, #1
 800434e:	675a      	str	r2, [r3, #116]	; 0x74
			for( ; !(ret.rcc.reg->CSR & (1 << 1)) ; ); // Internal low-speed oscillator ready
 8004350:	bf00      	nop
 8004352:	4b64      	ldr	r3, [pc, #400]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004358:	f003 0302 	and.w	r3, r3, #2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0f8      	beq.n	8004352 <STM32446RtcAccess+0x5a>
			status = 0;
 8004360:	2300      	movs	r3, #0
 8004362:	73fb      	strb	r3, [r7, #15]
			break;
 8004364:	e04b      	b.n	80043fe <STM32446RtcAccess+0x106>
		case 1:
			ret.rcc.reg->BDCR |= 1; // Activate LSEON
 8004366:	4b5f      	ldr	r3, [pc, #380]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800436c:	4b5d      	ldr	r3, [pc, #372]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	f042 0201 	orr.w	r2, r2, #1
 8004374:	671a      	str	r2, [r3, #112]	; 0x70
			for( ; !(ret.rcc.reg->BDCR & 2) ; ); // check flag to see if ready (LSERDY)
 8004376:	bf00      	nop
 8004378:	4b5a      	ldr	r3, [pc, #360]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	2b00      	cmp	r3, #0
 8004384:	d0f8      	beq.n	8004378 <STM32446RtcAccess+0x80>
			status = 1;
 8004386:	2301      	movs	r3, #1
 8004388:	73fb      	strb	r3, [r7, #15]
			break;
 800438a:	e038      	b.n	80043fe <STM32446RtcAccess+0x106>
		case 2:
			//ret.rcc.reg->BDCR |= 4; // Activate LSEBYP
			//ret.rcc.reg->BDCR |= 1; // Activate LSEON
			//for( ; !(ret.rcc.reg->BDCR & 2) ; ); // check flag to see if ready (LSERDY)
			status = 2;
 800438c:	2302      	movs	r3, #2
 800438e:	73fb      	strb	r3, [r7, #15]
			break;
 8004390:	e035      	b.n	80043fe <STM32446RtcAccess+0x106>
		case 3:
			// LSI
			ret.rcc.reg->CSR |= (1 << 0); // Internal low-speed oscillator turned on
 8004392:	4b54      	ldr	r3, [pc, #336]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8004398:	4b52      	ldr	r3, [pc, #328]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	f042 0201 	orr.w	r2, r2, #1
 80043a0:	675a      	str	r2, [r3, #116]	; 0x74
			for( ; !(ret.rcc.reg->CSR & (1 << 1)) ; ); // Internal low-speed oscillator ready
 80043a2:	bf00      	nop
 80043a4:	4b4f      	ldr	r3, [pc, #316]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d0f8      	beq.n	80043a4 <STM32446RtcAccess+0xac>
			// LSE
			ret.rcc.reg->BDCR |= (1 << 0); // Activate LSEON
 80043b2:	4b4c      	ldr	r3, [pc, #304]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043b8:	4b4a      	ldr	r3, [pc, #296]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	f042 0201 	orr.w	r2, r2, #1
 80043c0:	671a      	str	r2, [r3, #112]	; 0x70
			for( ; !(ret.rcc.reg->BDCR & (1 << 1)) ; ); // check flag to see if ready (LSERDY)
 80043c2:	bf00      	nop
 80043c4:	4b47      	ldr	r3, [pc, #284]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d0f8      	beq.n	80043c4 <STM32446RtcAccess+0xcc>
			status = 3;
 80043d2:	2303      	movs	r3, #3
 80043d4:	73fb      	strb	r3, [r7, #15]
			break;
 80043d6:	e012      	b.n	80043fe <STM32446RtcAccess+0x106>
		default:
			ret.rcc.reg->CSR |= (1 << 0); // Internal low-speed oscillator turned on
 80043d8:	4b42      	ldr	r3, [pc, #264]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80043de:	4b41      	ldr	r3, [pc, #260]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	f042 0201 	orr.w	r2, r2, #1
 80043e6:	675a      	str	r2, [r3, #116]	; 0x74
			for( ; !(ret.rcc.reg->CSR & (1 << 1)) ; ); // Internal low-speed oscillator ready
 80043e8:	bf00      	nop
 80043ea:	4b3e      	ldr	r3, [pc, #248]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d0f8      	beq.n	80043ea <STM32446RtcAccess+0xf2>
			status = 4;
 80043f8:	2304      	movs	r3, #4
 80043fa:	73fb      	strb	r3, [r7, #15]
			break;
 80043fc:	bf00      	nop
	}
	
	//4 - RTCSEL[1:0]: RTC clock source selection
	switch(clock){
 80043fe:	79fb      	ldrb	r3, [r7, #7]
 8004400:	2b03      	cmp	r3, #3
 8004402:	d857      	bhi.n	80044b4 <STM32446RtcAccess+0x1bc>
 8004404:	a201      	add	r2, pc, #4	; (adr r2, 800440c <STM32446RtcAccess+0x114>)
 8004406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800440a:	bf00      	nop
 800440c:	0800441d 	.word	0x0800441d
 8004410:	08004443 	.word	0x08004443
 8004414:	08004469 	.word	0x08004469
 8004418:	0800448f 	.word	0x0800448f
		case 0:
			ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 800441c:	4b31      	ldr	r3, [pc, #196]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004422:	4b30      	ldr	r3, [pc, #192]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800442a:	671a      	str	r2, [r3, #112]	; 0x70
			ret.rcc.reg->BDCR |= (1 << 9); // LSI oscillator clock used as the RTC clock
 800442c:	4b2d      	ldr	r3, [pc, #180]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004432:	4b2c      	ldr	r3, [pc, #176]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800443a:	671a      	str	r2, [r3, #112]	; 0x70
			status = 5;
 800443c:	2305      	movs	r3, #5
 800443e:	73fb      	strb	r3, [r7, #15]
			break;
 8004440:	e049      	b.n	80044d6 <STM32446RtcAccess+0x1de>
		case 1:
			ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 8004442:	4b28      	ldr	r3, [pc, #160]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004448:	4b26      	ldr	r3, [pc, #152]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004450:	671a      	str	r2, [r3, #112]	; 0x70
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 8004452:	4b24      	ldr	r3, [pc, #144]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004458:	4b22      	ldr	r3, [pc, #136]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004460:	671a      	str	r2, [r3, #112]	; 0x70
			status = 6;
 8004462:	2306      	movs	r3, #6
 8004464:	73fb      	strb	r3, [r7, #15]
			break;
 8004466:	e036      	b.n	80044d6 <STM32446RtcAccess+0x1de>
		case 2:
			ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 8004468:	4b1e      	ldr	r3, [pc, #120]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800446e:	4b1d      	ldr	r3, [pc, #116]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004476:	671a      	str	r2, [r3, #112]	; 0x70
			ret.rcc.reg->BDCR |= ((1 << 8) | (1 << 9)); // HSE oscillator clock divided by a programmable prescaler
 8004478:	4b1a      	ldr	r3, [pc, #104]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800447e:	4b19      	ldr	r3, [pc, #100]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004486:	671a      	str	r2, [r3, #112]	; 0x70
			status = 7;
 8004488:	2307      	movs	r3, #7
 800448a:	73fb      	strb	r3, [r7, #15]
			break;
 800448c:	e023      	b.n	80044d6 <STM32446RtcAccess+0x1de>
		case 3:
			ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 800448e:	4b15      	ldr	r3, [pc, #84]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004494:	4b13      	ldr	r3, [pc, #76]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800449c:	671a      	str	r2, [r3, #112]	; 0x70
			ret.rcc.reg->BDCR |= (1 << 9); // LSI oscillator clock used as the RTC clock
 800449e:	4b11      	ldr	r3, [pc, #68]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80044a4:	4b0f      	ldr	r3, [pc, #60]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044ac:	671a      	str	r2, [r3, #112]	; 0x70
			status = 8;
 80044ae:	2308      	movs	r3, #8
 80044b0:	73fb      	strb	r3, [r7, #15]
			break;
 80044b2:	e010      	b.n	80044d6 <STM32446RtcAccess+0x1de>
		default:
			ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 80044b4:	4b0b      	ldr	r3, [pc, #44]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80044ba:	4b0a      	ldr	r3, [pc, #40]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80044c2:	671a      	str	r2, [r3, #112]	; 0x70
			ret.rcc.reg->BDCR |= (1 << 9); // LSI oscillator clock used as the RTC clock
 80044c4:	4b07      	ldr	r3, [pc, #28]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80044ca:	4b06      	ldr	r3, [pc, #24]	; (80044e4 <STM32446RtcAccess+0x1ec>)
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044d2:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80044d4:	bf00      	nop
	}
	return status;
 80044d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3714      	adds	r7, #20
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr
 80044e4:	20000484 	.word	0x20000484

080044e8 <SystickInic>:
}
/*******************************************************************************/
/*******************************************************************************/
// SYSTICK
void SystickInic(void)
{
 80044e8:	b480      	push	{r7}
 80044ea:	af00      	add	r7, sp, #0
	ret.systick.reg->LOAD = (uint32_t)(SystemCoreClock - 1);
 80044ec:	4b0d      	ldr	r3, [pc, #52]	; (8004524 <SystickInic+0x3c>)
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	4b0d      	ldr	r3, [pc, #52]	; (8004528 <SystickInic+0x40>)
 80044f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80044f6:	3a01      	subs	r2, #1
 80044f8:	605a      	str	r2, [r3, #4]
	ret.systick.reg->VAL = 0UL;
 80044fa:	4b0b      	ldr	r3, [pc, #44]	; (8004528 <SystickInic+0x40>)
 80044fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004500:	2200      	movs	r2, #0
 8004502:	609a      	str	r2, [r3, #8]
	ret.systick.reg->CTRL |= (1 << 1) |(1 << 2);
 8004504:	4b08      	ldr	r3, [pc, #32]	; (8004528 <SystickInic+0x40>)
 8004506:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	4b06      	ldr	r3, [pc, #24]	; (8004528 <SystickInic+0x40>)
 800450e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004512:	f042 0206 	orr.w	r2, r2, #6
 8004516:	601a      	str	r2, [r3, #0]
}
 8004518:	bf00      	nop
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	20000004 	.word	0x20000004
 8004528:	20000484 	.word	0x20000484

0800452c <STM32446delay_ms>:
void STM32446delay_ms(uint32_t ms)
{
 800452c:	b480      	push	{r7}
 800452e:	b083      	sub	sp, #12
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemCoreClock / 1000) - 1);
 8004534:	4b16      	ldr	r3, [pc, #88]	; (8004590 <STM32446delay_ms+0x64>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a16      	ldr	r2, [pc, #88]	; (8004594 <STM32446delay_ms+0x68>)
 800453a:	fba2 2303 	umull	r2, r3, r2, r3
 800453e:	099a      	lsrs	r2, r3, #6
 8004540:	4b15      	ldr	r3, [pc, #84]	; (8004598 <STM32446delay_ms+0x6c>)
 8004542:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004546:	3a01      	subs	r2, #1
 8004548:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 800454a:	4b13      	ldr	r3, [pc, #76]	; (8004598 <STM32446delay_ms+0x6c>)
 800454c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	4b11      	ldr	r3, [pc, #68]	; (8004598 <STM32446delay_ms+0x6c>)
 8004554:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004558:	f042 0201 	orr.w	r2, r2, #1
 800455c:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 800455e:	4b0f      	ldr	r3, [pc, #60]	; (800459c <STM32446delay_ms+0x70>)
 8004560:	2200      	movs	r2, #0
 8004562:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ms);
 8004564:	bf00      	nop
 8004566:	4b0d      	ldr	r3, [pc, #52]	; (800459c <STM32446delay_ms+0x70>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	429a      	cmp	r2, r3
 800456e:	d8fa      	bhi.n	8004566 <STM32446delay_ms+0x3a>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t)~(1 << 0);
 8004570:	4b09      	ldr	r3, [pc, #36]	; (8004598 <STM32446delay_ms+0x6c>)
 8004572:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	4b07      	ldr	r3, [pc, #28]	; (8004598 <STM32446delay_ms+0x6c>)
 800457a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800457e:	f022 0201 	bic.w	r2, r2, #1
 8004582:	601a      	str	r2, [r3, #0]
}
 8004584:	bf00      	nop
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr
 8004590:	20000004 	.word	0x20000004
 8004594:	10624dd3 	.word	0x10624dd3
 8004598:	20000484 	.word	0x20000484
 800459c:	200005a0 	.word	0x200005a0

080045a0 <STM32446delay_10us>:
void STM32446delay_10us(uint32_t us)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemCoreClock / 100000) - 1);
 80045a8:	4b17      	ldr	r3, [pc, #92]	; (8004608 <STM32446delay_10us+0x68>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	095b      	lsrs	r3, r3, #5
 80045ae:	4a17      	ldr	r2, [pc, #92]	; (800460c <STM32446delay_10us+0x6c>)
 80045b0:	fba2 2303 	umull	r2, r3, r2, r3
 80045b4:	09da      	lsrs	r2, r3, #7
 80045b6:	4b16      	ldr	r3, [pc, #88]	; (8004610 <STM32446delay_10us+0x70>)
 80045b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80045bc:	3a01      	subs	r2, #1
 80045be:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 80045c0:	4b13      	ldr	r3, [pc, #76]	; (8004610 <STM32446delay_10us+0x70>)
 80045c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	4b11      	ldr	r3, [pc, #68]	; (8004610 <STM32446delay_10us+0x70>)
 80045ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80045ce:	f042 0201 	orr.w	r2, r2, #1
 80045d2:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 80045d4:	4b0f      	ldr	r3, [pc, #60]	; (8004614 <STM32446delay_10us+0x74>)
 80045d6:	2200      	movs	r2, #0
 80045d8:	601a      	str	r2, [r3, #0]
	while (DelayCounter < us);
 80045da:	bf00      	nop
 80045dc:	4b0d      	ldr	r3, [pc, #52]	; (8004614 <STM32446delay_10us+0x74>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d8fa      	bhi.n	80045dc <STM32446delay_10us+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t)~(1 << 0);
 80045e6:	4b0a      	ldr	r3, [pc, #40]	; (8004610 <STM32446delay_10us+0x70>)
 80045e8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	4b08      	ldr	r3, [pc, #32]	; (8004610 <STM32446delay_10us+0x70>)
 80045f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80045f4:	f022 0201 	bic.w	r2, r2, #1
 80045f8:	601a      	str	r2, [r3, #0]
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	20000004 	.word	0x20000004
 800460c:	0a7c5ac5 	.word	0x0a7c5ac5
 8004610:	20000484 	.word	0x20000484
 8004614:	200005a0 	.word	0x200005a0

08004618 <SysTick_Handler>:
/***Interrupt Procedure***/
void SysTick_Handler(void)
{ // count down to zero systick interrupt and reload.
 8004618:	b480      	push	{r7}
 800461a:	af00      	add	r7, sp, #0
	DelayCounter++;
 800461c:	4b04      	ldr	r3, [pc, #16]	; (8004630 <SysTick_Handler+0x18>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	3301      	adds	r3, #1
 8004622:	4a03      	ldr	r2, [pc, #12]	; (8004630 <SysTick_Handler+0x18>)
 8004624:	6013      	str	r3, [r2, #0]
}
 8004626:	bf00      	nop
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr
 8004630:	200005a0 	.word	0x200005a0

08004634 <__errno>:
 8004634:	4b01      	ldr	r3, [pc, #4]	; (800463c <__errno+0x8>)
 8004636:	6818      	ldr	r0, [r3, #0]
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	20000008 	.word	0x20000008

08004640 <__libc_init_array>:
 8004640:	b570      	push	{r4, r5, r6, lr}
 8004642:	4d0d      	ldr	r5, [pc, #52]	; (8004678 <__libc_init_array+0x38>)
 8004644:	4c0d      	ldr	r4, [pc, #52]	; (800467c <__libc_init_array+0x3c>)
 8004646:	1b64      	subs	r4, r4, r5
 8004648:	10a4      	asrs	r4, r4, #2
 800464a:	2600      	movs	r6, #0
 800464c:	42a6      	cmp	r6, r4
 800464e:	d109      	bne.n	8004664 <__libc_init_array+0x24>
 8004650:	4d0b      	ldr	r5, [pc, #44]	; (8004680 <__libc_init_array+0x40>)
 8004652:	4c0c      	ldr	r4, [pc, #48]	; (8004684 <__libc_init_array+0x44>)
 8004654:	f001 fbba 	bl	8005dcc <_init>
 8004658:	1b64      	subs	r4, r4, r5
 800465a:	10a4      	asrs	r4, r4, #2
 800465c:	2600      	movs	r6, #0
 800465e:	42a6      	cmp	r6, r4
 8004660:	d105      	bne.n	800466e <__libc_init_array+0x2e>
 8004662:	bd70      	pop	{r4, r5, r6, pc}
 8004664:	f855 3b04 	ldr.w	r3, [r5], #4
 8004668:	4798      	blx	r3
 800466a:	3601      	adds	r6, #1
 800466c:	e7ee      	b.n	800464c <__libc_init_array+0xc>
 800466e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004672:	4798      	blx	r3
 8004674:	3601      	adds	r6, #1
 8004676:	e7f2      	b.n	800465e <__libc_init_array+0x1e>
 8004678:	08005f40 	.word	0x08005f40
 800467c:	08005f40 	.word	0x08005f40
 8004680:	08005f40 	.word	0x08005f40
 8004684:	08005f44 	.word	0x08005f44

08004688 <memcpy>:
 8004688:	440a      	add	r2, r1
 800468a:	4291      	cmp	r1, r2
 800468c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004690:	d100      	bne.n	8004694 <memcpy+0xc>
 8004692:	4770      	bx	lr
 8004694:	b510      	push	{r4, lr}
 8004696:	f811 4b01 	ldrb.w	r4, [r1], #1
 800469a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800469e:	4291      	cmp	r1, r2
 80046a0:	d1f9      	bne.n	8004696 <memcpy+0xe>
 80046a2:	bd10      	pop	{r4, pc}

080046a4 <_vsniprintf_r>:
 80046a4:	b530      	push	{r4, r5, lr}
 80046a6:	4614      	mov	r4, r2
 80046a8:	2c00      	cmp	r4, #0
 80046aa:	b09b      	sub	sp, #108	; 0x6c
 80046ac:	4605      	mov	r5, r0
 80046ae:	461a      	mov	r2, r3
 80046b0:	da05      	bge.n	80046be <_vsniprintf_r+0x1a>
 80046b2:	238b      	movs	r3, #139	; 0x8b
 80046b4:	6003      	str	r3, [r0, #0]
 80046b6:	f04f 30ff 	mov.w	r0, #4294967295
 80046ba:	b01b      	add	sp, #108	; 0x6c
 80046bc:	bd30      	pop	{r4, r5, pc}
 80046be:	f44f 7302 	mov.w	r3, #520	; 0x208
 80046c2:	f8ad 300c 	strh.w	r3, [sp, #12]
 80046c6:	bf14      	ite	ne
 80046c8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80046cc:	4623      	moveq	r3, r4
 80046ce:	9302      	str	r3, [sp, #8]
 80046d0:	9305      	str	r3, [sp, #20]
 80046d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80046d6:	9100      	str	r1, [sp, #0]
 80046d8:	9104      	str	r1, [sp, #16]
 80046da:	f8ad 300e 	strh.w	r3, [sp, #14]
 80046de:	4669      	mov	r1, sp
 80046e0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80046e2:	f000 f875 	bl	80047d0 <_svfiprintf_r>
 80046e6:	1c43      	adds	r3, r0, #1
 80046e8:	bfbc      	itt	lt
 80046ea:	238b      	movlt	r3, #139	; 0x8b
 80046ec:	602b      	strlt	r3, [r5, #0]
 80046ee:	2c00      	cmp	r4, #0
 80046f0:	d0e3      	beq.n	80046ba <_vsniprintf_r+0x16>
 80046f2:	9b00      	ldr	r3, [sp, #0]
 80046f4:	2200      	movs	r2, #0
 80046f6:	701a      	strb	r2, [r3, #0]
 80046f8:	e7df      	b.n	80046ba <_vsniprintf_r+0x16>
	...

080046fc <vsniprintf>:
 80046fc:	b507      	push	{r0, r1, r2, lr}
 80046fe:	9300      	str	r3, [sp, #0]
 8004700:	4613      	mov	r3, r2
 8004702:	460a      	mov	r2, r1
 8004704:	4601      	mov	r1, r0
 8004706:	4803      	ldr	r0, [pc, #12]	; (8004714 <vsniprintf+0x18>)
 8004708:	6800      	ldr	r0, [r0, #0]
 800470a:	f7ff ffcb 	bl	80046a4 <_vsniprintf_r>
 800470e:	b003      	add	sp, #12
 8004710:	f85d fb04 	ldr.w	pc, [sp], #4
 8004714:	20000008 	.word	0x20000008

08004718 <__ssputs_r>:
 8004718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800471c:	688e      	ldr	r6, [r1, #8]
 800471e:	429e      	cmp	r6, r3
 8004720:	4682      	mov	sl, r0
 8004722:	460c      	mov	r4, r1
 8004724:	4690      	mov	r8, r2
 8004726:	461f      	mov	r7, r3
 8004728:	d838      	bhi.n	800479c <__ssputs_r+0x84>
 800472a:	898a      	ldrh	r2, [r1, #12]
 800472c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004730:	d032      	beq.n	8004798 <__ssputs_r+0x80>
 8004732:	6825      	ldr	r5, [r4, #0]
 8004734:	6909      	ldr	r1, [r1, #16]
 8004736:	eba5 0901 	sub.w	r9, r5, r1
 800473a:	6965      	ldr	r5, [r4, #20]
 800473c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004740:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004744:	3301      	adds	r3, #1
 8004746:	444b      	add	r3, r9
 8004748:	106d      	asrs	r5, r5, #1
 800474a:	429d      	cmp	r5, r3
 800474c:	bf38      	it	cc
 800474e:	461d      	movcc	r5, r3
 8004750:	0553      	lsls	r3, r2, #21
 8004752:	d531      	bpl.n	80047b8 <__ssputs_r+0xa0>
 8004754:	4629      	mov	r1, r5
 8004756:	f000 fb55 	bl	8004e04 <_malloc_r>
 800475a:	4606      	mov	r6, r0
 800475c:	b950      	cbnz	r0, 8004774 <__ssputs_r+0x5c>
 800475e:	230c      	movs	r3, #12
 8004760:	f8ca 3000 	str.w	r3, [sl]
 8004764:	89a3      	ldrh	r3, [r4, #12]
 8004766:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800476a:	81a3      	strh	r3, [r4, #12]
 800476c:	f04f 30ff 	mov.w	r0, #4294967295
 8004770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004774:	6921      	ldr	r1, [r4, #16]
 8004776:	464a      	mov	r2, r9
 8004778:	f7ff ff86 	bl	8004688 <memcpy>
 800477c:	89a3      	ldrh	r3, [r4, #12]
 800477e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004782:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004786:	81a3      	strh	r3, [r4, #12]
 8004788:	6126      	str	r6, [r4, #16]
 800478a:	6165      	str	r5, [r4, #20]
 800478c:	444e      	add	r6, r9
 800478e:	eba5 0509 	sub.w	r5, r5, r9
 8004792:	6026      	str	r6, [r4, #0]
 8004794:	60a5      	str	r5, [r4, #8]
 8004796:	463e      	mov	r6, r7
 8004798:	42be      	cmp	r6, r7
 800479a:	d900      	bls.n	800479e <__ssputs_r+0x86>
 800479c:	463e      	mov	r6, r7
 800479e:	6820      	ldr	r0, [r4, #0]
 80047a0:	4632      	mov	r2, r6
 80047a2:	4641      	mov	r1, r8
 80047a4:	f000 faa8 	bl	8004cf8 <memmove>
 80047a8:	68a3      	ldr	r3, [r4, #8]
 80047aa:	1b9b      	subs	r3, r3, r6
 80047ac:	60a3      	str	r3, [r4, #8]
 80047ae:	6823      	ldr	r3, [r4, #0]
 80047b0:	4433      	add	r3, r6
 80047b2:	6023      	str	r3, [r4, #0]
 80047b4:	2000      	movs	r0, #0
 80047b6:	e7db      	b.n	8004770 <__ssputs_r+0x58>
 80047b8:	462a      	mov	r2, r5
 80047ba:	f000 fb97 	bl	8004eec <_realloc_r>
 80047be:	4606      	mov	r6, r0
 80047c0:	2800      	cmp	r0, #0
 80047c2:	d1e1      	bne.n	8004788 <__ssputs_r+0x70>
 80047c4:	6921      	ldr	r1, [r4, #16]
 80047c6:	4650      	mov	r0, sl
 80047c8:	f000 fab0 	bl	8004d2c <_free_r>
 80047cc:	e7c7      	b.n	800475e <__ssputs_r+0x46>
	...

080047d0 <_svfiprintf_r>:
 80047d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047d4:	4698      	mov	r8, r3
 80047d6:	898b      	ldrh	r3, [r1, #12]
 80047d8:	061b      	lsls	r3, r3, #24
 80047da:	b09d      	sub	sp, #116	; 0x74
 80047dc:	4607      	mov	r7, r0
 80047de:	460d      	mov	r5, r1
 80047e0:	4614      	mov	r4, r2
 80047e2:	d50e      	bpl.n	8004802 <_svfiprintf_r+0x32>
 80047e4:	690b      	ldr	r3, [r1, #16]
 80047e6:	b963      	cbnz	r3, 8004802 <_svfiprintf_r+0x32>
 80047e8:	2140      	movs	r1, #64	; 0x40
 80047ea:	f000 fb0b 	bl	8004e04 <_malloc_r>
 80047ee:	6028      	str	r0, [r5, #0]
 80047f0:	6128      	str	r0, [r5, #16]
 80047f2:	b920      	cbnz	r0, 80047fe <_svfiprintf_r+0x2e>
 80047f4:	230c      	movs	r3, #12
 80047f6:	603b      	str	r3, [r7, #0]
 80047f8:	f04f 30ff 	mov.w	r0, #4294967295
 80047fc:	e0d1      	b.n	80049a2 <_svfiprintf_r+0x1d2>
 80047fe:	2340      	movs	r3, #64	; 0x40
 8004800:	616b      	str	r3, [r5, #20]
 8004802:	2300      	movs	r3, #0
 8004804:	9309      	str	r3, [sp, #36]	; 0x24
 8004806:	2320      	movs	r3, #32
 8004808:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800480c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004810:	2330      	movs	r3, #48	; 0x30
 8004812:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80049bc <_svfiprintf_r+0x1ec>
 8004816:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800481a:	f04f 0901 	mov.w	r9, #1
 800481e:	4623      	mov	r3, r4
 8004820:	469a      	mov	sl, r3
 8004822:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004826:	b10a      	cbz	r2, 800482c <_svfiprintf_r+0x5c>
 8004828:	2a25      	cmp	r2, #37	; 0x25
 800482a:	d1f9      	bne.n	8004820 <_svfiprintf_r+0x50>
 800482c:	ebba 0b04 	subs.w	fp, sl, r4
 8004830:	d00b      	beq.n	800484a <_svfiprintf_r+0x7a>
 8004832:	465b      	mov	r3, fp
 8004834:	4622      	mov	r2, r4
 8004836:	4629      	mov	r1, r5
 8004838:	4638      	mov	r0, r7
 800483a:	f7ff ff6d 	bl	8004718 <__ssputs_r>
 800483e:	3001      	adds	r0, #1
 8004840:	f000 80aa 	beq.w	8004998 <_svfiprintf_r+0x1c8>
 8004844:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004846:	445a      	add	r2, fp
 8004848:	9209      	str	r2, [sp, #36]	; 0x24
 800484a:	f89a 3000 	ldrb.w	r3, [sl]
 800484e:	2b00      	cmp	r3, #0
 8004850:	f000 80a2 	beq.w	8004998 <_svfiprintf_r+0x1c8>
 8004854:	2300      	movs	r3, #0
 8004856:	f04f 32ff 	mov.w	r2, #4294967295
 800485a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800485e:	f10a 0a01 	add.w	sl, sl, #1
 8004862:	9304      	str	r3, [sp, #16]
 8004864:	9307      	str	r3, [sp, #28]
 8004866:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800486a:	931a      	str	r3, [sp, #104]	; 0x68
 800486c:	4654      	mov	r4, sl
 800486e:	2205      	movs	r2, #5
 8004870:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004874:	4851      	ldr	r0, [pc, #324]	; (80049bc <_svfiprintf_r+0x1ec>)
 8004876:	f7fb fccb 	bl	8000210 <memchr>
 800487a:	9a04      	ldr	r2, [sp, #16]
 800487c:	b9d8      	cbnz	r0, 80048b6 <_svfiprintf_r+0xe6>
 800487e:	06d0      	lsls	r0, r2, #27
 8004880:	bf44      	itt	mi
 8004882:	2320      	movmi	r3, #32
 8004884:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004888:	0711      	lsls	r1, r2, #28
 800488a:	bf44      	itt	mi
 800488c:	232b      	movmi	r3, #43	; 0x2b
 800488e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004892:	f89a 3000 	ldrb.w	r3, [sl]
 8004896:	2b2a      	cmp	r3, #42	; 0x2a
 8004898:	d015      	beq.n	80048c6 <_svfiprintf_r+0xf6>
 800489a:	9a07      	ldr	r2, [sp, #28]
 800489c:	4654      	mov	r4, sl
 800489e:	2000      	movs	r0, #0
 80048a0:	f04f 0c0a 	mov.w	ip, #10
 80048a4:	4621      	mov	r1, r4
 80048a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048aa:	3b30      	subs	r3, #48	; 0x30
 80048ac:	2b09      	cmp	r3, #9
 80048ae:	d94e      	bls.n	800494e <_svfiprintf_r+0x17e>
 80048b0:	b1b0      	cbz	r0, 80048e0 <_svfiprintf_r+0x110>
 80048b2:	9207      	str	r2, [sp, #28]
 80048b4:	e014      	b.n	80048e0 <_svfiprintf_r+0x110>
 80048b6:	eba0 0308 	sub.w	r3, r0, r8
 80048ba:	fa09 f303 	lsl.w	r3, r9, r3
 80048be:	4313      	orrs	r3, r2
 80048c0:	9304      	str	r3, [sp, #16]
 80048c2:	46a2      	mov	sl, r4
 80048c4:	e7d2      	b.n	800486c <_svfiprintf_r+0x9c>
 80048c6:	9b03      	ldr	r3, [sp, #12]
 80048c8:	1d19      	adds	r1, r3, #4
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	9103      	str	r1, [sp, #12]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	bfbb      	ittet	lt
 80048d2:	425b      	neglt	r3, r3
 80048d4:	f042 0202 	orrlt.w	r2, r2, #2
 80048d8:	9307      	strge	r3, [sp, #28]
 80048da:	9307      	strlt	r3, [sp, #28]
 80048dc:	bfb8      	it	lt
 80048de:	9204      	strlt	r2, [sp, #16]
 80048e0:	7823      	ldrb	r3, [r4, #0]
 80048e2:	2b2e      	cmp	r3, #46	; 0x2e
 80048e4:	d10c      	bne.n	8004900 <_svfiprintf_r+0x130>
 80048e6:	7863      	ldrb	r3, [r4, #1]
 80048e8:	2b2a      	cmp	r3, #42	; 0x2a
 80048ea:	d135      	bne.n	8004958 <_svfiprintf_r+0x188>
 80048ec:	9b03      	ldr	r3, [sp, #12]
 80048ee:	1d1a      	adds	r2, r3, #4
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	9203      	str	r2, [sp, #12]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	bfb8      	it	lt
 80048f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80048fc:	3402      	adds	r4, #2
 80048fe:	9305      	str	r3, [sp, #20]
 8004900:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80049cc <_svfiprintf_r+0x1fc>
 8004904:	7821      	ldrb	r1, [r4, #0]
 8004906:	2203      	movs	r2, #3
 8004908:	4650      	mov	r0, sl
 800490a:	f7fb fc81 	bl	8000210 <memchr>
 800490e:	b140      	cbz	r0, 8004922 <_svfiprintf_r+0x152>
 8004910:	2340      	movs	r3, #64	; 0x40
 8004912:	eba0 000a 	sub.w	r0, r0, sl
 8004916:	fa03 f000 	lsl.w	r0, r3, r0
 800491a:	9b04      	ldr	r3, [sp, #16]
 800491c:	4303      	orrs	r3, r0
 800491e:	3401      	adds	r4, #1
 8004920:	9304      	str	r3, [sp, #16]
 8004922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004926:	4826      	ldr	r0, [pc, #152]	; (80049c0 <_svfiprintf_r+0x1f0>)
 8004928:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800492c:	2206      	movs	r2, #6
 800492e:	f7fb fc6f 	bl	8000210 <memchr>
 8004932:	2800      	cmp	r0, #0
 8004934:	d038      	beq.n	80049a8 <_svfiprintf_r+0x1d8>
 8004936:	4b23      	ldr	r3, [pc, #140]	; (80049c4 <_svfiprintf_r+0x1f4>)
 8004938:	bb1b      	cbnz	r3, 8004982 <_svfiprintf_r+0x1b2>
 800493a:	9b03      	ldr	r3, [sp, #12]
 800493c:	3307      	adds	r3, #7
 800493e:	f023 0307 	bic.w	r3, r3, #7
 8004942:	3308      	adds	r3, #8
 8004944:	9303      	str	r3, [sp, #12]
 8004946:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004948:	4433      	add	r3, r6
 800494a:	9309      	str	r3, [sp, #36]	; 0x24
 800494c:	e767      	b.n	800481e <_svfiprintf_r+0x4e>
 800494e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004952:	460c      	mov	r4, r1
 8004954:	2001      	movs	r0, #1
 8004956:	e7a5      	b.n	80048a4 <_svfiprintf_r+0xd4>
 8004958:	2300      	movs	r3, #0
 800495a:	3401      	adds	r4, #1
 800495c:	9305      	str	r3, [sp, #20]
 800495e:	4619      	mov	r1, r3
 8004960:	f04f 0c0a 	mov.w	ip, #10
 8004964:	4620      	mov	r0, r4
 8004966:	f810 2b01 	ldrb.w	r2, [r0], #1
 800496a:	3a30      	subs	r2, #48	; 0x30
 800496c:	2a09      	cmp	r2, #9
 800496e:	d903      	bls.n	8004978 <_svfiprintf_r+0x1a8>
 8004970:	2b00      	cmp	r3, #0
 8004972:	d0c5      	beq.n	8004900 <_svfiprintf_r+0x130>
 8004974:	9105      	str	r1, [sp, #20]
 8004976:	e7c3      	b.n	8004900 <_svfiprintf_r+0x130>
 8004978:	fb0c 2101 	mla	r1, ip, r1, r2
 800497c:	4604      	mov	r4, r0
 800497e:	2301      	movs	r3, #1
 8004980:	e7f0      	b.n	8004964 <_svfiprintf_r+0x194>
 8004982:	ab03      	add	r3, sp, #12
 8004984:	9300      	str	r3, [sp, #0]
 8004986:	462a      	mov	r2, r5
 8004988:	4b0f      	ldr	r3, [pc, #60]	; (80049c8 <_svfiprintf_r+0x1f8>)
 800498a:	a904      	add	r1, sp, #16
 800498c:	4638      	mov	r0, r7
 800498e:	f3af 8000 	nop.w
 8004992:	1c42      	adds	r2, r0, #1
 8004994:	4606      	mov	r6, r0
 8004996:	d1d6      	bne.n	8004946 <_svfiprintf_r+0x176>
 8004998:	89ab      	ldrh	r3, [r5, #12]
 800499a:	065b      	lsls	r3, r3, #25
 800499c:	f53f af2c 	bmi.w	80047f8 <_svfiprintf_r+0x28>
 80049a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80049a2:	b01d      	add	sp, #116	; 0x74
 80049a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049a8:	ab03      	add	r3, sp, #12
 80049aa:	9300      	str	r3, [sp, #0]
 80049ac:	462a      	mov	r2, r5
 80049ae:	4b06      	ldr	r3, [pc, #24]	; (80049c8 <_svfiprintf_r+0x1f8>)
 80049b0:	a904      	add	r1, sp, #16
 80049b2:	4638      	mov	r0, r7
 80049b4:	f000 f87a 	bl	8004aac <_printf_i>
 80049b8:	e7eb      	b.n	8004992 <_svfiprintf_r+0x1c2>
 80049ba:	bf00      	nop
 80049bc:	08005ed8 	.word	0x08005ed8
 80049c0:	08005ee2 	.word	0x08005ee2
 80049c4:	00000000 	.word	0x00000000
 80049c8:	08004719 	.word	0x08004719
 80049cc:	08005ede 	.word	0x08005ede

080049d0 <_printf_common>:
 80049d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049d4:	4616      	mov	r6, r2
 80049d6:	4699      	mov	r9, r3
 80049d8:	688a      	ldr	r2, [r1, #8]
 80049da:	690b      	ldr	r3, [r1, #16]
 80049dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80049e0:	4293      	cmp	r3, r2
 80049e2:	bfb8      	it	lt
 80049e4:	4613      	movlt	r3, r2
 80049e6:	6033      	str	r3, [r6, #0]
 80049e8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80049ec:	4607      	mov	r7, r0
 80049ee:	460c      	mov	r4, r1
 80049f0:	b10a      	cbz	r2, 80049f6 <_printf_common+0x26>
 80049f2:	3301      	adds	r3, #1
 80049f4:	6033      	str	r3, [r6, #0]
 80049f6:	6823      	ldr	r3, [r4, #0]
 80049f8:	0699      	lsls	r1, r3, #26
 80049fa:	bf42      	ittt	mi
 80049fc:	6833      	ldrmi	r3, [r6, #0]
 80049fe:	3302      	addmi	r3, #2
 8004a00:	6033      	strmi	r3, [r6, #0]
 8004a02:	6825      	ldr	r5, [r4, #0]
 8004a04:	f015 0506 	ands.w	r5, r5, #6
 8004a08:	d106      	bne.n	8004a18 <_printf_common+0x48>
 8004a0a:	f104 0a19 	add.w	sl, r4, #25
 8004a0e:	68e3      	ldr	r3, [r4, #12]
 8004a10:	6832      	ldr	r2, [r6, #0]
 8004a12:	1a9b      	subs	r3, r3, r2
 8004a14:	42ab      	cmp	r3, r5
 8004a16:	dc26      	bgt.n	8004a66 <_printf_common+0x96>
 8004a18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004a1c:	1e13      	subs	r3, r2, #0
 8004a1e:	6822      	ldr	r2, [r4, #0]
 8004a20:	bf18      	it	ne
 8004a22:	2301      	movne	r3, #1
 8004a24:	0692      	lsls	r2, r2, #26
 8004a26:	d42b      	bmi.n	8004a80 <_printf_common+0xb0>
 8004a28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a2c:	4649      	mov	r1, r9
 8004a2e:	4638      	mov	r0, r7
 8004a30:	47c0      	blx	r8
 8004a32:	3001      	adds	r0, #1
 8004a34:	d01e      	beq.n	8004a74 <_printf_common+0xa4>
 8004a36:	6823      	ldr	r3, [r4, #0]
 8004a38:	68e5      	ldr	r5, [r4, #12]
 8004a3a:	6832      	ldr	r2, [r6, #0]
 8004a3c:	f003 0306 	and.w	r3, r3, #6
 8004a40:	2b04      	cmp	r3, #4
 8004a42:	bf08      	it	eq
 8004a44:	1aad      	subeq	r5, r5, r2
 8004a46:	68a3      	ldr	r3, [r4, #8]
 8004a48:	6922      	ldr	r2, [r4, #16]
 8004a4a:	bf0c      	ite	eq
 8004a4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a50:	2500      	movne	r5, #0
 8004a52:	4293      	cmp	r3, r2
 8004a54:	bfc4      	itt	gt
 8004a56:	1a9b      	subgt	r3, r3, r2
 8004a58:	18ed      	addgt	r5, r5, r3
 8004a5a:	2600      	movs	r6, #0
 8004a5c:	341a      	adds	r4, #26
 8004a5e:	42b5      	cmp	r5, r6
 8004a60:	d11a      	bne.n	8004a98 <_printf_common+0xc8>
 8004a62:	2000      	movs	r0, #0
 8004a64:	e008      	b.n	8004a78 <_printf_common+0xa8>
 8004a66:	2301      	movs	r3, #1
 8004a68:	4652      	mov	r2, sl
 8004a6a:	4649      	mov	r1, r9
 8004a6c:	4638      	mov	r0, r7
 8004a6e:	47c0      	blx	r8
 8004a70:	3001      	adds	r0, #1
 8004a72:	d103      	bne.n	8004a7c <_printf_common+0xac>
 8004a74:	f04f 30ff 	mov.w	r0, #4294967295
 8004a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a7c:	3501      	adds	r5, #1
 8004a7e:	e7c6      	b.n	8004a0e <_printf_common+0x3e>
 8004a80:	18e1      	adds	r1, r4, r3
 8004a82:	1c5a      	adds	r2, r3, #1
 8004a84:	2030      	movs	r0, #48	; 0x30
 8004a86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a8a:	4422      	add	r2, r4
 8004a8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a94:	3302      	adds	r3, #2
 8004a96:	e7c7      	b.n	8004a28 <_printf_common+0x58>
 8004a98:	2301      	movs	r3, #1
 8004a9a:	4622      	mov	r2, r4
 8004a9c:	4649      	mov	r1, r9
 8004a9e:	4638      	mov	r0, r7
 8004aa0:	47c0      	blx	r8
 8004aa2:	3001      	adds	r0, #1
 8004aa4:	d0e6      	beq.n	8004a74 <_printf_common+0xa4>
 8004aa6:	3601      	adds	r6, #1
 8004aa8:	e7d9      	b.n	8004a5e <_printf_common+0x8e>
	...

08004aac <_printf_i>:
 8004aac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ab0:	7e0f      	ldrb	r7, [r1, #24]
 8004ab2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004ab4:	2f78      	cmp	r7, #120	; 0x78
 8004ab6:	4691      	mov	r9, r2
 8004ab8:	4680      	mov	r8, r0
 8004aba:	460c      	mov	r4, r1
 8004abc:	469a      	mov	sl, r3
 8004abe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004ac2:	d807      	bhi.n	8004ad4 <_printf_i+0x28>
 8004ac4:	2f62      	cmp	r7, #98	; 0x62
 8004ac6:	d80a      	bhi.n	8004ade <_printf_i+0x32>
 8004ac8:	2f00      	cmp	r7, #0
 8004aca:	f000 80d8 	beq.w	8004c7e <_printf_i+0x1d2>
 8004ace:	2f58      	cmp	r7, #88	; 0x58
 8004ad0:	f000 80a3 	beq.w	8004c1a <_printf_i+0x16e>
 8004ad4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ad8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004adc:	e03a      	b.n	8004b54 <_printf_i+0xa8>
 8004ade:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004ae2:	2b15      	cmp	r3, #21
 8004ae4:	d8f6      	bhi.n	8004ad4 <_printf_i+0x28>
 8004ae6:	a101      	add	r1, pc, #4	; (adr r1, 8004aec <_printf_i+0x40>)
 8004ae8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004aec:	08004b45 	.word	0x08004b45
 8004af0:	08004b59 	.word	0x08004b59
 8004af4:	08004ad5 	.word	0x08004ad5
 8004af8:	08004ad5 	.word	0x08004ad5
 8004afc:	08004ad5 	.word	0x08004ad5
 8004b00:	08004ad5 	.word	0x08004ad5
 8004b04:	08004b59 	.word	0x08004b59
 8004b08:	08004ad5 	.word	0x08004ad5
 8004b0c:	08004ad5 	.word	0x08004ad5
 8004b10:	08004ad5 	.word	0x08004ad5
 8004b14:	08004ad5 	.word	0x08004ad5
 8004b18:	08004c65 	.word	0x08004c65
 8004b1c:	08004b89 	.word	0x08004b89
 8004b20:	08004c47 	.word	0x08004c47
 8004b24:	08004ad5 	.word	0x08004ad5
 8004b28:	08004ad5 	.word	0x08004ad5
 8004b2c:	08004c87 	.word	0x08004c87
 8004b30:	08004ad5 	.word	0x08004ad5
 8004b34:	08004b89 	.word	0x08004b89
 8004b38:	08004ad5 	.word	0x08004ad5
 8004b3c:	08004ad5 	.word	0x08004ad5
 8004b40:	08004c4f 	.word	0x08004c4f
 8004b44:	682b      	ldr	r3, [r5, #0]
 8004b46:	1d1a      	adds	r2, r3, #4
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	602a      	str	r2, [r5, #0]
 8004b4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b54:	2301      	movs	r3, #1
 8004b56:	e0a3      	b.n	8004ca0 <_printf_i+0x1f4>
 8004b58:	6820      	ldr	r0, [r4, #0]
 8004b5a:	6829      	ldr	r1, [r5, #0]
 8004b5c:	0606      	lsls	r6, r0, #24
 8004b5e:	f101 0304 	add.w	r3, r1, #4
 8004b62:	d50a      	bpl.n	8004b7a <_printf_i+0xce>
 8004b64:	680e      	ldr	r6, [r1, #0]
 8004b66:	602b      	str	r3, [r5, #0]
 8004b68:	2e00      	cmp	r6, #0
 8004b6a:	da03      	bge.n	8004b74 <_printf_i+0xc8>
 8004b6c:	232d      	movs	r3, #45	; 0x2d
 8004b6e:	4276      	negs	r6, r6
 8004b70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b74:	485e      	ldr	r0, [pc, #376]	; (8004cf0 <_printf_i+0x244>)
 8004b76:	230a      	movs	r3, #10
 8004b78:	e019      	b.n	8004bae <_printf_i+0x102>
 8004b7a:	680e      	ldr	r6, [r1, #0]
 8004b7c:	602b      	str	r3, [r5, #0]
 8004b7e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004b82:	bf18      	it	ne
 8004b84:	b236      	sxthne	r6, r6
 8004b86:	e7ef      	b.n	8004b68 <_printf_i+0xbc>
 8004b88:	682b      	ldr	r3, [r5, #0]
 8004b8a:	6820      	ldr	r0, [r4, #0]
 8004b8c:	1d19      	adds	r1, r3, #4
 8004b8e:	6029      	str	r1, [r5, #0]
 8004b90:	0601      	lsls	r1, r0, #24
 8004b92:	d501      	bpl.n	8004b98 <_printf_i+0xec>
 8004b94:	681e      	ldr	r6, [r3, #0]
 8004b96:	e002      	b.n	8004b9e <_printf_i+0xf2>
 8004b98:	0646      	lsls	r6, r0, #25
 8004b9a:	d5fb      	bpl.n	8004b94 <_printf_i+0xe8>
 8004b9c:	881e      	ldrh	r6, [r3, #0]
 8004b9e:	4854      	ldr	r0, [pc, #336]	; (8004cf0 <_printf_i+0x244>)
 8004ba0:	2f6f      	cmp	r7, #111	; 0x6f
 8004ba2:	bf0c      	ite	eq
 8004ba4:	2308      	moveq	r3, #8
 8004ba6:	230a      	movne	r3, #10
 8004ba8:	2100      	movs	r1, #0
 8004baa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004bae:	6865      	ldr	r5, [r4, #4]
 8004bb0:	60a5      	str	r5, [r4, #8]
 8004bb2:	2d00      	cmp	r5, #0
 8004bb4:	bfa2      	ittt	ge
 8004bb6:	6821      	ldrge	r1, [r4, #0]
 8004bb8:	f021 0104 	bicge.w	r1, r1, #4
 8004bbc:	6021      	strge	r1, [r4, #0]
 8004bbe:	b90e      	cbnz	r6, 8004bc4 <_printf_i+0x118>
 8004bc0:	2d00      	cmp	r5, #0
 8004bc2:	d04d      	beq.n	8004c60 <_printf_i+0x1b4>
 8004bc4:	4615      	mov	r5, r2
 8004bc6:	fbb6 f1f3 	udiv	r1, r6, r3
 8004bca:	fb03 6711 	mls	r7, r3, r1, r6
 8004bce:	5dc7      	ldrb	r7, [r0, r7]
 8004bd0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004bd4:	4637      	mov	r7, r6
 8004bd6:	42bb      	cmp	r3, r7
 8004bd8:	460e      	mov	r6, r1
 8004bda:	d9f4      	bls.n	8004bc6 <_printf_i+0x11a>
 8004bdc:	2b08      	cmp	r3, #8
 8004bde:	d10b      	bne.n	8004bf8 <_printf_i+0x14c>
 8004be0:	6823      	ldr	r3, [r4, #0]
 8004be2:	07de      	lsls	r6, r3, #31
 8004be4:	d508      	bpl.n	8004bf8 <_printf_i+0x14c>
 8004be6:	6923      	ldr	r3, [r4, #16]
 8004be8:	6861      	ldr	r1, [r4, #4]
 8004bea:	4299      	cmp	r1, r3
 8004bec:	bfde      	ittt	le
 8004bee:	2330      	movle	r3, #48	; 0x30
 8004bf0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004bf4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004bf8:	1b52      	subs	r2, r2, r5
 8004bfa:	6122      	str	r2, [r4, #16]
 8004bfc:	f8cd a000 	str.w	sl, [sp]
 8004c00:	464b      	mov	r3, r9
 8004c02:	aa03      	add	r2, sp, #12
 8004c04:	4621      	mov	r1, r4
 8004c06:	4640      	mov	r0, r8
 8004c08:	f7ff fee2 	bl	80049d0 <_printf_common>
 8004c0c:	3001      	adds	r0, #1
 8004c0e:	d14c      	bne.n	8004caa <_printf_i+0x1fe>
 8004c10:	f04f 30ff 	mov.w	r0, #4294967295
 8004c14:	b004      	add	sp, #16
 8004c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c1a:	4835      	ldr	r0, [pc, #212]	; (8004cf0 <_printf_i+0x244>)
 8004c1c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004c20:	6829      	ldr	r1, [r5, #0]
 8004c22:	6823      	ldr	r3, [r4, #0]
 8004c24:	f851 6b04 	ldr.w	r6, [r1], #4
 8004c28:	6029      	str	r1, [r5, #0]
 8004c2a:	061d      	lsls	r5, r3, #24
 8004c2c:	d514      	bpl.n	8004c58 <_printf_i+0x1ac>
 8004c2e:	07df      	lsls	r7, r3, #31
 8004c30:	bf44      	itt	mi
 8004c32:	f043 0320 	orrmi.w	r3, r3, #32
 8004c36:	6023      	strmi	r3, [r4, #0]
 8004c38:	b91e      	cbnz	r6, 8004c42 <_printf_i+0x196>
 8004c3a:	6823      	ldr	r3, [r4, #0]
 8004c3c:	f023 0320 	bic.w	r3, r3, #32
 8004c40:	6023      	str	r3, [r4, #0]
 8004c42:	2310      	movs	r3, #16
 8004c44:	e7b0      	b.n	8004ba8 <_printf_i+0xfc>
 8004c46:	6823      	ldr	r3, [r4, #0]
 8004c48:	f043 0320 	orr.w	r3, r3, #32
 8004c4c:	6023      	str	r3, [r4, #0]
 8004c4e:	2378      	movs	r3, #120	; 0x78
 8004c50:	4828      	ldr	r0, [pc, #160]	; (8004cf4 <_printf_i+0x248>)
 8004c52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004c56:	e7e3      	b.n	8004c20 <_printf_i+0x174>
 8004c58:	0659      	lsls	r1, r3, #25
 8004c5a:	bf48      	it	mi
 8004c5c:	b2b6      	uxthmi	r6, r6
 8004c5e:	e7e6      	b.n	8004c2e <_printf_i+0x182>
 8004c60:	4615      	mov	r5, r2
 8004c62:	e7bb      	b.n	8004bdc <_printf_i+0x130>
 8004c64:	682b      	ldr	r3, [r5, #0]
 8004c66:	6826      	ldr	r6, [r4, #0]
 8004c68:	6961      	ldr	r1, [r4, #20]
 8004c6a:	1d18      	adds	r0, r3, #4
 8004c6c:	6028      	str	r0, [r5, #0]
 8004c6e:	0635      	lsls	r5, r6, #24
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	d501      	bpl.n	8004c78 <_printf_i+0x1cc>
 8004c74:	6019      	str	r1, [r3, #0]
 8004c76:	e002      	b.n	8004c7e <_printf_i+0x1d2>
 8004c78:	0670      	lsls	r0, r6, #25
 8004c7a:	d5fb      	bpl.n	8004c74 <_printf_i+0x1c8>
 8004c7c:	8019      	strh	r1, [r3, #0]
 8004c7e:	2300      	movs	r3, #0
 8004c80:	6123      	str	r3, [r4, #16]
 8004c82:	4615      	mov	r5, r2
 8004c84:	e7ba      	b.n	8004bfc <_printf_i+0x150>
 8004c86:	682b      	ldr	r3, [r5, #0]
 8004c88:	1d1a      	adds	r2, r3, #4
 8004c8a:	602a      	str	r2, [r5, #0]
 8004c8c:	681d      	ldr	r5, [r3, #0]
 8004c8e:	6862      	ldr	r2, [r4, #4]
 8004c90:	2100      	movs	r1, #0
 8004c92:	4628      	mov	r0, r5
 8004c94:	f7fb fabc 	bl	8000210 <memchr>
 8004c98:	b108      	cbz	r0, 8004c9e <_printf_i+0x1f2>
 8004c9a:	1b40      	subs	r0, r0, r5
 8004c9c:	6060      	str	r0, [r4, #4]
 8004c9e:	6863      	ldr	r3, [r4, #4]
 8004ca0:	6123      	str	r3, [r4, #16]
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ca8:	e7a8      	b.n	8004bfc <_printf_i+0x150>
 8004caa:	6923      	ldr	r3, [r4, #16]
 8004cac:	462a      	mov	r2, r5
 8004cae:	4649      	mov	r1, r9
 8004cb0:	4640      	mov	r0, r8
 8004cb2:	47d0      	blx	sl
 8004cb4:	3001      	adds	r0, #1
 8004cb6:	d0ab      	beq.n	8004c10 <_printf_i+0x164>
 8004cb8:	6823      	ldr	r3, [r4, #0]
 8004cba:	079b      	lsls	r3, r3, #30
 8004cbc:	d413      	bmi.n	8004ce6 <_printf_i+0x23a>
 8004cbe:	68e0      	ldr	r0, [r4, #12]
 8004cc0:	9b03      	ldr	r3, [sp, #12]
 8004cc2:	4298      	cmp	r0, r3
 8004cc4:	bfb8      	it	lt
 8004cc6:	4618      	movlt	r0, r3
 8004cc8:	e7a4      	b.n	8004c14 <_printf_i+0x168>
 8004cca:	2301      	movs	r3, #1
 8004ccc:	4632      	mov	r2, r6
 8004cce:	4649      	mov	r1, r9
 8004cd0:	4640      	mov	r0, r8
 8004cd2:	47d0      	blx	sl
 8004cd4:	3001      	adds	r0, #1
 8004cd6:	d09b      	beq.n	8004c10 <_printf_i+0x164>
 8004cd8:	3501      	adds	r5, #1
 8004cda:	68e3      	ldr	r3, [r4, #12]
 8004cdc:	9903      	ldr	r1, [sp, #12]
 8004cde:	1a5b      	subs	r3, r3, r1
 8004ce0:	42ab      	cmp	r3, r5
 8004ce2:	dcf2      	bgt.n	8004cca <_printf_i+0x21e>
 8004ce4:	e7eb      	b.n	8004cbe <_printf_i+0x212>
 8004ce6:	2500      	movs	r5, #0
 8004ce8:	f104 0619 	add.w	r6, r4, #25
 8004cec:	e7f5      	b.n	8004cda <_printf_i+0x22e>
 8004cee:	bf00      	nop
 8004cf0:	08005ee9 	.word	0x08005ee9
 8004cf4:	08005efa 	.word	0x08005efa

08004cf8 <memmove>:
 8004cf8:	4288      	cmp	r0, r1
 8004cfa:	b510      	push	{r4, lr}
 8004cfc:	eb01 0402 	add.w	r4, r1, r2
 8004d00:	d902      	bls.n	8004d08 <memmove+0x10>
 8004d02:	4284      	cmp	r4, r0
 8004d04:	4623      	mov	r3, r4
 8004d06:	d807      	bhi.n	8004d18 <memmove+0x20>
 8004d08:	1e43      	subs	r3, r0, #1
 8004d0a:	42a1      	cmp	r1, r4
 8004d0c:	d008      	beq.n	8004d20 <memmove+0x28>
 8004d0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d12:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d16:	e7f8      	b.n	8004d0a <memmove+0x12>
 8004d18:	4402      	add	r2, r0
 8004d1a:	4601      	mov	r1, r0
 8004d1c:	428a      	cmp	r2, r1
 8004d1e:	d100      	bne.n	8004d22 <memmove+0x2a>
 8004d20:	bd10      	pop	{r4, pc}
 8004d22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d2a:	e7f7      	b.n	8004d1c <memmove+0x24>

08004d2c <_free_r>:
 8004d2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d2e:	2900      	cmp	r1, #0
 8004d30:	d044      	beq.n	8004dbc <_free_r+0x90>
 8004d32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d36:	9001      	str	r0, [sp, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	f1a1 0404 	sub.w	r4, r1, #4
 8004d3e:	bfb8      	it	lt
 8004d40:	18e4      	addlt	r4, r4, r3
 8004d42:	f000 f913 	bl	8004f6c <__malloc_lock>
 8004d46:	4a1e      	ldr	r2, [pc, #120]	; (8004dc0 <_free_r+0x94>)
 8004d48:	9801      	ldr	r0, [sp, #4]
 8004d4a:	6813      	ldr	r3, [r2, #0]
 8004d4c:	b933      	cbnz	r3, 8004d5c <_free_r+0x30>
 8004d4e:	6063      	str	r3, [r4, #4]
 8004d50:	6014      	str	r4, [r2, #0]
 8004d52:	b003      	add	sp, #12
 8004d54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d58:	f000 b90e 	b.w	8004f78 <__malloc_unlock>
 8004d5c:	42a3      	cmp	r3, r4
 8004d5e:	d908      	bls.n	8004d72 <_free_r+0x46>
 8004d60:	6825      	ldr	r5, [r4, #0]
 8004d62:	1961      	adds	r1, r4, r5
 8004d64:	428b      	cmp	r3, r1
 8004d66:	bf01      	itttt	eq
 8004d68:	6819      	ldreq	r1, [r3, #0]
 8004d6a:	685b      	ldreq	r3, [r3, #4]
 8004d6c:	1949      	addeq	r1, r1, r5
 8004d6e:	6021      	streq	r1, [r4, #0]
 8004d70:	e7ed      	b.n	8004d4e <_free_r+0x22>
 8004d72:	461a      	mov	r2, r3
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	b10b      	cbz	r3, 8004d7c <_free_r+0x50>
 8004d78:	42a3      	cmp	r3, r4
 8004d7a:	d9fa      	bls.n	8004d72 <_free_r+0x46>
 8004d7c:	6811      	ldr	r1, [r2, #0]
 8004d7e:	1855      	adds	r5, r2, r1
 8004d80:	42a5      	cmp	r5, r4
 8004d82:	d10b      	bne.n	8004d9c <_free_r+0x70>
 8004d84:	6824      	ldr	r4, [r4, #0]
 8004d86:	4421      	add	r1, r4
 8004d88:	1854      	adds	r4, r2, r1
 8004d8a:	42a3      	cmp	r3, r4
 8004d8c:	6011      	str	r1, [r2, #0]
 8004d8e:	d1e0      	bne.n	8004d52 <_free_r+0x26>
 8004d90:	681c      	ldr	r4, [r3, #0]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	6053      	str	r3, [r2, #4]
 8004d96:	4421      	add	r1, r4
 8004d98:	6011      	str	r1, [r2, #0]
 8004d9a:	e7da      	b.n	8004d52 <_free_r+0x26>
 8004d9c:	d902      	bls.n	8004da4 <_free_r+0x78>
 8004d9e:	230c      	movs	r3, #12
 8004da0:	6003      	str	r3, [r0, #0]
 8004da2:	e7d6      	b.n	8004d52 <_free_r+0x26>
 8004da4:	6825      	ldr	r5, [r4, #0]
 8004da6:	1961      	adds	r1, r4, r5
 8004da8:	428b      	cmp	r3, r1
 8004daa:	bf04      	itt	eq
 8004dac:	6819      	ldreq	r1, [r3, #0]
 8004dae:	685b      	ldreq	r3, [r3, #4]
 8004db0:	6063      	str	r3, [r4, #4]
 8004db2:	bf04      	itt	eq
 8004db4:	1949      	addeq	r1, r1, r5
 8004db6:	6021      	streq	r1, [r4, #0]
 8004db8:	6054      	str	r4, [r2, #4]
 8004dba:	e7ca      	b.n	8004d52 <_free_r+0x26>
 8004dbc:	b003      	add	sp, #12
 8004dbe:	bd30      	pop	{r4, r5, pc}
 8004dc0:	200005d8 	.word	0x200005d8

08004dc4 <sbrk_aligned>:
 8004dc4:	b570      	push	{r4, r5, r6, lr}
 8004dc6:	4e0e      	ldr	r6, [pc, #56]	; (8004e00 <sbrk_aligned+0x3c>)
 8004dc8:	460c      	mov	r4, r1
 8004dca:	6831      	ldr	r1, [r6, #0]
 8004dcc:	4605      	mov	r5, r0
 8004dce:	b911      	cbnz	r1, 8004dd6 <sbrk_aligned+0x12>
 8004dd0:	f000 f8bc 	bl	8004f4c <_sbrk_r>
 8004dd4:	6030      	str	r0, [r6, #0]
 8004dd6:	4621      	mov	r1, r4
 8004dd8:	4628      	mov	r0, r5
 8004dda:	f000 f8b7 	bl	8004f4c <_sbrk_r>
 8004dde:	1c43      	adds	r3, r0, #1
 8004de0:	d00a      	beq.n	8004df8 <sbrk_aligned+0x34>
 8004de2:	1cc4      	adds	r4, r0, #3
 8004de4:	f024 0403 	bic.w	r4, r4, #3
 8004de8:	42a0      	cmp	r0, r4
 8004dea:	d007      	beq.n	8004dfc <sbrk_aligned+0x38>
 8004dec:	1a21      	subs	r1, r4, r0
 8004dee:	4628      	mov	r0, r5
 8004df0:	f000 f8ac 	bl	8004f4c <_sbrk_r>
 8004df4:	3001      	adds	r0, #1
 8004df6:	d101      	bne.n	8004dfc <sbrk_aligned+0x38>
 8004df8:	f04f 34ff 	mov.w	r4, #4294967295
 8004dfc:	4620      	mov	r0, r4
 8004dfe:	bd70      	pop	{r4, r5, r6, pc}
 8004e00:	200005dc 	.word	0x200005dc

08004e04 <_malloc_r>:
 8004e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e08:	1ccd      	adds	r5, r1, #3
 8004e0a:	f025 0503 	bic.w	r5, r5, #3
 8004e0e:	3508      	adds	r5, #8
 8004e10:	2d0c      	cmp	r5, #12
 8004e12:	bf38      	it	cc
 8004e14:	250c      	movcc	r5, #12
 8004e16:	2d00      	cmp	r5, #0
 8004e18:	4607      	mov	r7, r0
 8004e1a:	db01      	blt.n	8004e20 <_malloc_r+0x1c>
 8004e1c:	42a9      	cmp	r1, r5
 8004e1e:	d905      	bls.n	8004e2c <_malloc_r+0x28>
 8004e20:	230c      	movs	r3, #12
 8004e22:	603b      	str	r3, [r7, #0]
 8004e24:	2600      	movs	r6, #0
 8004e26:	4630      	mov	r0, r6
 8004e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e2c:	4e2e      	ldr	r6, [pc, #184]	; (8004ee8 <_malloc_r+0xe4>)
 8004e2e:	f000 f89d 	bl	8004f6c <__malloc_lock>
 8004e32:	6833      	ldr	r3, [r6, #0]
 8004e34:	461c      	mov	r4, r3
 8004e36:	bb34      	cbnz	r4, 8004e86 <_malloc_r+0x82>
 8004e38:	4629      	mov	r1, r5
 8004e3a:	4638      	mov	r0, r7
 8004e3c:	f7ff ffc2 	bl	8004dc4 <sbrk_aligned>
 8004e40:	1c43      	adds	r3, r0, #1
 8004e42:	4604      	mov	r4, r0
 8004e44:	d14d      	bne.n	8004ee2 <_malloc_r+0xde>
 8004e46:	6834      	ldr	r4, [r6, #0]
 8004e48:	4626      	mov	r6, r4
 8004e4a:	2e00      	cmp	r6, #0
 8004e4c:	d140      	bne.n	8004ed0 <_malloc_r+0xcc>
 8004e4e:	6823      	ldr	r3, [r4, #0]
 8004e50:	4631      	mov	r1, r6
 8004e52:	4638      	mov	r0, r7
 8004e54:	eb04 0803 	add.w	r8, r4, r3
 8004e58:	f000 f878 	bl	8004f4c <_sbrk_r>
 8004e5c:	4580      	cmp	r8, r0
 8004e5e:	d13a      	bne.n	8004ed6 <_malloc_r+0xd2>
 8004e60:	6821      	ldr	r1, [r4, #0]
 8004e62:	3503      	adds	r5, #3
 8004e64:	1a6d      	subs	r5, r5, r1
 8004e66:	f025 0503 	bic.w	r5, r5, #3
 8004e6a:	3508      	adds	r5, #8
 8004e6c:	2d0c      	cmp	r5, #12
 8004e6e:	bf38      	it	cc
 8004e70:	250c      	movcc	r5, #12
 8004e72:	4629      	mov	r1, r5
 8004e74:	4638      	mov	r0, r7
 8004e76:	f7ff ffa5 	bl	8004dc4 <sbrk_aligned>
 8004e7a:	3001      	adds	r0, #1
 8004e7c:	d02b      	beq.n	8004ed6 <_malloc_r+0xd2>
 8004e7e:	6823      	ldr	r3, [r4, #0]
 8004e80:	442b      	add	r3, r5
 8004e82:	6023      	str	r3, [r4, #0]
 8004e84:	e00e      	b.n	8004ea4 <_malloc_r+0xa0>
 8004e86:	6822      	ldr	r2, [r4, #0]
 8004e88:	1b52      	subs	r2, r2, r5
 8004e8a:	d41e      	bmi.n	8004eca <_malloc_r+0xc6>
 8004e8c:	2a0b      	cmp	r2, #11
 8004e8e:	d916      	bls.n	8004ebe <_malloc_r+0xba>
 8004e90:	1961      	adds	r1, r4, r5
 8004e92:	42a3      	cmp	r3, r4
 8004e94:	6025      	str	r5, [r4, #0]
 8004e96:	bf18      	it	ne
 8004e98:	6059      	strne	r1, [r3, #4]
 8004e9a:	6863      	ldr	r3, [r4, #4]
 8004e9c:	bf08      	it	eq
 8004e9e:	6031      	streq	r1, [r6, #0]
 8004ea0:	5162      	str	r2, [r4, r5]
 8004ea2:	604b      	str	r3, [r1, #4]
 8004ea4:	4638      	mov	r0, r7
 8004ea6:	f104 060b 	add.w	r6, r4, #11
 8004eaa:	f000 f865 	bl	8004f78 <__malloc_unlock>
 8004eae:	f026 0607 	bic.w	r6, r6, #7
 8004eb2:	1d23      	adds	r3, r4, #4
 8004eb4:	1af2      	subs	r2, r6, r3
 8004eb6:	d0b6      	beq.n	8004e26 <_malloc_r+0x22>
 8004eb8:	1b9b      	subs	r3, r3, r6
 8004eba:	50a3      	str	r3, [r4, r2]
 8004ebc:	e7b3      	b.n	8004e26 <_malloc_r+0x22>
 8004ebe:	6862      	ldr	r2, [r4, #4]
 8004ec0:	42a3      	cmp	r3, r4
 8004ec2:	bf0c      	ite	eq
 8004ec4:	6032      	streq	r2, [r6, #0]
 8004ec6:	605a      	strne	r2, [r3, #4]
 8004ec8:	e7ec      	b.n	8004ea4 <_malloc_r+0xa0>
 8004eca:	4623      	mov	r3, r4
 8004ecc:	6864      	ldr	r4, [r4, #4]
 8004ece:	e7b2      	b.n	8004e36 <_malloc_r+0x32>
 8004ed0:	4634      	mov	r4, r6
 8004ed2:	6876      	ldr	r6, [r6, #4]
 8004ed4:	e7b9      	b.n	8004e4a <_malloc_r+0x46>
 8004ed6:	230c      	movs	r3, #12
 8004ed8:	603b      	str	r3, [r7, #0]
 8004eda:	4638      	mov	r0, r7
 8004edc:	f000 f84c 	bl	8004f78 <__malloc_unlock>
 8004ee0:	e7a1      	b.n	8004e26 <_malloc_r+0x22>
 8004ee2:	6025      	str	r5, [r4, #0]
 8004ee4:	e7de      	b.n	8004ea4 <_malloc_r+0xa0>
 8004ee6:	bf00      	nop
 8004ee8:	200005d8 	.word	0x200005d8

08004eec <_realloc_r>:
 8004eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ef0:	4680      	mov	r8, r0
 8004ef2:	4614      	mov	r4, r2
 8004ef4:	460e      	mov	r6, r1
 8004ef6:	b921      	cbnz	r1, 8004f02 <_realloc_r+0x16>
 8004ef8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004efc:	4611      	mov	r1, r2
 8004efe:	f7ff bf81 	b.w	8004e04 <_malloc_r>
 8004f02:	b92a      	cbnz	r2, 8004f10 <_realloc_r+0x24>
 8004f04:	f7ff ff12 	bl	8004d2c <_free_r>
 8004f08:	4625      	mov	r5, r4
 8004f0a:	4628      	mov	r0, r5
 8004f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f10:	f000 f838 	bl	8004f84 <_malloc_usable_size_r>
 8004f14:	4284      	cmp	r4, r0
 8004f16:	4607      	mov	r7, r0
 8004f18:	d802      	bhi.n	8004f20 <_realloc_r+0x34>
 8004f1a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004f1e:	d812      	bhi.n	8004f46 <_realloc_r+0x5a>
 8004f20:	4621      	mov	r1, r4
 8004f22:	4640      	mov	r0, r8
 8004f24:	f7ff ff6e 	bl	8004e04 <_malloc_r>
 8004f28:	4605      	mov	r5, r0
 8004f2a:	2800      	cmp	r0, #0
 8004f2c:	d0ed      	beq.n	8004f0a <_realloc_r+0x1e>
 8004f2e:	42bc      	cmp	r4, r7
 8004f30:	4622      	mov	r2, r4
 8004f32:	4631      	mov	r1, r6
 8004f34:	bf28      	it	cs
 8004f36:	463a      	movcs	r2, r7
 8004f38:	f7ff fba6 	bl	8004688 <memcpy>
 8004f3c:	4631      	mov	r1, r6
 8004f3e:	4640      	mov	r0, r8
 8004f40:	f7ff fef4 	bl	8004d2c <_free_r>
 8004f44:	e7e1      	b.n	8004f0a <_realloc_r+0x1e>
 8004f46:	4635      	mov	r5, r6
 8004f48:	e7df      	b.n	8004f0a <_realloc_r+0x1e>
	...

08004f4c <_sbrk_r>:
 8004f4c:	b538      	push	{r3, r4, r5, lr}
 8004f4e:	4d06      	ldr	r5, [pc, #24]	; (8004f68 <_sbrk_r+0x1c>)
 8004f50:	2300      	movs	r3, #0
 8004f52:	4604      	mov	r4, r0
 8004f54:	4608      	mov	r0, r1
 8004f56:	602b      	str	r3, [r5, #0]
 8004f58:	f7fc fda2 	bl	8001aa0 <_sbrk>
 8004f5c:	1c43      	adds	r3, r0, #1
 8004f5e:	d102      	bne.n	8004f66 <_sbrk_r+0x1a>
 8004f60:	682b      	ldr	r3, [r5, #0]
 8004f62:	b103      	cbz	r3, 8004f66 <_sbrk_r+0x1a>
 8004f64:	6023      	str	r3, [r4, #0]
 8004f66:	bd38      	pop	{r3, r4, r5, pc}
 8004f68:	200005e0 	.word	0x200005e0

08004f6c <__malloc_lock>:
 8004f6c:	4801      	ldr	r0, [pc, #4]	; (8004f74 <__malloc_lock+0x8>)
 8004f6e:	f000 b811 	b.w	8004f94 <__retarget_lock_acquire_recursive>
 8004f72:	bf00      	nop
 8004f74:	200005e4 	.word	0x200005e4

08004f78 <__malloc_unlock>:
 8004f78:	4801      	ldr	r0, [pc, #4]	; (8004f80 <__malloc_unlock+0x8>)
 8004f7a:	f000 b80c 	b.w	8004f96 <__retarget_lock_release_recursive>
 8004f7e:	bf00      	nop
 8004f80:	200005e4 	.word	0x200005e4

08004f84 <_malloc_usable_size_r>:
 8004f84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f88:	1f18      	subs	r0, r3, #4
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	bfbc      	itt	lt
 8004f8e:	580b      	ldrlt	r3, [r1, r0]
 8004f90:	18c0      	addlt	r0, r0, r3
 8004f92:	4770      	bx	lr

08004f94 <__retarget_lock_acquire_recursive>:
 8004f94:	4770      	bx	lr

08004f96 <__retarget_lock_release_recursive>:
 8004f96:	4770      	bx	lr

08004f98 <pow>:
 8004f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f9a:	ed2d 8b02 	vpush	{d8}
 8004f9e:	eeb0 8a40 	vmov.f32	s16, s0
 8004fa2:	eef0 8a60 	vmov.f32	s17, s1
 8004fa6:	ec55 4b11 	vmov	r4, r5, d1
 8004faa:	f000 f865 	bl	8005078 <__ieee754_pow>
 8004fae:	4622      	mov	r2, r4
 8004fb0:	462b      	mov	r3, r5
 8004fb2:	4620      	mov	r0, r4
 8004fb4:	4629      	mov	r1, r5
 8004fb6:	ec57 6b10 	vmov	r6, r7, d0
 8004fba:	f7fb fdcf 	bl	8000b5c <__aeabi_dcmpun>
 8004fbe:	2800      	cmp	r0, #0
 8004fc0:	d13b      	bne.n	800503a <pow+0xa2>
 8004fc2:	ec51 0b18 	vmov	r0, r1, d8
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	2300      	movs	r3, #0
 8004fca:	f7fb fd95 	bl	8000af8 <__aeabi_dcmpeq>
 8004fce:	b1b8      	cbz	r0, 8005000 <pow+0x68>
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	4620      	mov	r0, r4
 8004fd6:	4629      	mov	r1, r5
 8004fd8:	f7fb fd8e 	bl	8000af8 <__aeabi_dcmpeq>
 8004fdc:	2800      	cmp	r0, #0
 8004fde:	d146      	bne.n	800506e <pow+0xd6>
 8004fe0:	ec45 4b10 	vmov	d0, r4, r5
 8004fe4:	f000 fe61 	bl	8005caa <finite>
 8004fe8:	b338      	cbz	r0, 800503a <pow+0xa2>
 8004fea:	2200      	movs	r2, #0
 8004fec:	2300      	movs	r3, #0
 8004fee:	4620      	mov	r0, r4
 8004ff0:	4629      	mov	r1, r5
 8004ff2:	f7fb fd8b 	bl	8000b0c <__aeabi_dcmplt>
 8004ff6:	b300      	cbz	r0, 800503a <pow+0xa2>
 8004ff8:	f7ff fb1c 	bl	8004634 <__errno>
 8004ffc:	2322      	movs	r3, #34	; 0x22
 8004ffe:	e01b      	b.n	8005038 <pow+0xa0>
 8005000:	ec47 6b10 	vmov	d0, r6, r7
 8005004:	f000 fe51 	bl	8005caa <finite>
 8005008:	b9e0      	cbnz	r0, 8005044 <pow+0xac>
 800500a:	eeb0 0a48 	vmov.f32	s0, s16
 800500e:	eef0 0a68 	vmov.f32	s1, s17
 8005012:	f000 fe4a 	bl	8005caa <finite>
 8005016:	b1a8      	cbz	r0, 8005044 <pow+0xac>
 8005018:	ec45 4b10 	vmov	d0, r4, r5
 800501c:	f000 fe45 	bl	8005caa <finite>
 8005020:	b180      	cbz	r0, 8005044 <pow+0xac>
 8005022:	4632      	mov	r2, r6
 8005024:	463b      	mov	r3, r7
 8005026:	4630      	mov	r0, r6
 8005028:	4639      	mov	r1, r7
 800502a:	f7fb fd97 	bl	8000b5c <__aeabi_dcmpun>
 800502e:	2800      	cmp	r0, #0
 8005030:	d0e2      	beq.n	8004ff8 <pow+0x60>
 8005032:	f7ff faff 	bl	8004634 <__errno>
 8005036:	2321      	movs	r3, #33	; 0x21
 8005038:	6003      	str	r3, [r0, #0]
 800503a:	ecbd 8b02 	vpop	{d8}
 800503e:	ec47 6b10 	vmov	d0, r6, r7
 8005042:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005044:	2200      	movs	r2, #0
 8005046:	2300      	movs	r3, #0
 8005048:	4630      	mov	r0, r6
 800504a:	4639      	mov	r1, r7
 800504c:	f7fb fd54 	bl	8000af8 <__aeabi_dcmpeq>
 8005050:	2800      	cmp	r0, #0
 8005052:	d0f2      	beq.n	800503a <pow+0xa2>
 8005054:	eeb0 0a48 	vmov.f32	s0, s16
 8005058:	eef0 0a68 	vmov.f32	s1, s17
 800505c:	f000 fe25 	bl	8005caa <finite>
 8005060:	2800      	cmp	r0, #0
 8005062:	d0ea      	beq.n	800503a <pow+0xa2>
 8005064:	ec45 4b10 	vmov	d0, r4, r5
 8005068:	f000 fe1f 	bl	8005caa <finite>
 800506c:	e7c3      	b.n	8004ff6 <pow+0x5e>
 800506e:	4f01      	ldr	r7, [pc, #4]	; (8005074 <pow+0xdc>)
 8005070:	2600      	movs	r6, #0
 8005072:	e7e2      	b.n	800503a <pow+0xa2>
 8005074:	3ff00000 	.word	0x3ff00000

08005078 <__ieee754_pow>:
 8005078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800507c:	ed2d 8b06 	vpush	{d8-d10}
 8005080:	b089      	sub	sp, #36	; 0x24
 8005082:	ed8d 1b00 	vstr	d1, [sp]
 8005086:	e9dd 2900 	ldrd	r2, r9, [sp]
 800508a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800508e:	ea58 0102 	orrs.w	r1, r8, r2
 8005092:	ec57 6b10 	vmov	r6, r7, d0
 8005096:	d115      	bne.n	80050c4 <__ieee754_pow+0x4c>
 8005098:	19b3      	adds	r3, r6, r6
 800509a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800509e:	4152      	adcs	r2, r2
 80050a0:	4299      	cmp	r1, r3
 80050a2:	4b89      	ldr	r3, [pc, #548]	; (80052c8 <__ieee754_pow+0x250>)
 80050a4:	4193      	sbcs	r3, r2
 80050a6:	f080 84d2 	bcs.w	8005a4e <__ieee754_pow+0x9d6>
 80050aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050ae:	4630      	mov	r0, r6
 80050b0:	4639      	mov	r1, r7
 80050b2:	f7fb f903 	bl	80002bc <__adddf3>
 80050b6:	ec41 0b10 	vmov	d0, r0, r1
 80050ba:	b009      	add	sp, #36	; 0x24
 80050bc:	ecbd 8b06 	vpop	{d8-d10}
 80050c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050c4:	4b81      	ldr	r3, [pc, #516]	; (80052cc <__ieee754_pow+0x254>)
 80050c6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80050ca:	429c      	cmp	r4, r3
 80050cc:	ee10 aa10 	vmov	sl, s0
 80050d0:	463d      	mov	r5, r7
 80050d2:	dc06      	bgt.n	80050e2 <__ieee754_pow+0x6a>
 80050d4:	d101      	bne.n	80050da <__ieee754_pow+0x62>
 80050d6:	2e00      	cmp	r6, #0
 80050d8:	d1e7      	bne.n	80050aa <__ieee754_pow+0x32>
 80050da:	4598      	cmp	r8, r3
 80050dc:	dc01      	bgt.n	80050e2 <__ieee754_pow+0x6a>
 80050de:	d10f      	bne.n	8005100 <__ieee754_pow+0x88>
 80050e0:	b172      	cbz	r2, 8005100 <__ieee754_pow+0x88>
 80050e2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80050e6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80050ea:	ea55 050a 	orrs.w	r5, r5, sl
 80050ee:	d1dc      	bne.n	80050aa <__ieee754_pow+0x32>
 80050f0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80050f4:	18db      	adds	r3, r3, r3
 80050f6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80050fa:	4152      	adcs	r2, r2
 80050fc:	429d      	cmp	r5, r3
 80050fe:	e7d0      	b.n	80050a2 <__ieee754_pow+0x2a>
 8005100:	2d00      	cmp	r5, #0
 8005102:	da3b      	bge.n	800517c <__ieee754_pow+0x104>
 8005104:	4b72      	ldr	r3, [pc, #456]	; (80052d0 <__ieee754_pow+0x258>)
 8005106:	4598      	cmp	r8, r3
 8005108:	dc51      	bgt.n	80051ae <__ieee754_pow+0x136>
 800510a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800510e:	4598      	cmp	r8, r3
 8005110:	f340 84ac 	ble.w	8005a6c <__ieee754_pow+0x9f4>
 8005114:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005118:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800511c:	2b14      	cmp	r3, #20
 800511e:	dd0f      	ble.n	8005140 <__ieee754_pow+0xc8>
 8005120:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005124:	fa22 f103 	lsr.w	r1, r2, r3
 8005128:	fa01 f303 	lsl.w	r3, r1, r3
 800512c:	4293      	cmp	r3, r2
 800512e:	f040 849d 	bne.w	8005a6c <__ieee754_pow+0x9f4>
 8005132:	f001 0101 	and.w	r1, r1, #1
 8005136:	f1c1 0302 	rsb	r3, r1, #2
 800513a:	9304      	str	r3, [sp, #16]
 800513c:	b182      	cbz	r2, 8005160 <__ieee754_pow+0xe8>
 800513e:	e05f      	b.n	8005200 <__ieee754_pow+0x188>
 8005140:	2a00      	cmp	r2, #0
 8005142:	d15b      	bne.n	80051fc <__ieee754_pow+0x184>
 8005144:	f1c3 0314 	rsb	r3, r3, #20
 8005148:	fa48 f103 	asr.w	r1, r8, r3
 800514c:	fa01 f303 	lsl.w	r3, r1, r3
 8005150:	4543      	cmp	r3, r8
 8005152:	f040 8488 	bne.w	8005a66 <__ieee754_pow+0x9ee>
 8005156:	f001 0101 	and.w	r1, r1, #1
 800515a:	f1c1 0302 	rsb	r3, r1, #2
 800515e:	9304      	str	r3, [sp, #16]
 8005160:	4b5c      	ldr	r3, [pc, #368]	; (80052d4 <__ieee754_pow+0x25c>)
 8005162:	4598      	cmp	r8, r3
 8005164:	d132      	bne.n	80051cc <__ieee754_pow+0x154>
 8005166:	f1b9 0f00 	cmp.w	r9, #0
 800516a:	f280 8478 	bge.w	8005a5e <__ieee754_pow+0x9e6>
 800516e:	4959      	ldr	r1, [pc, #356]	; (80052d4 <__ieee754_pow+0x25c>)
 8005170:	4632      	mov	r2, r6
 8005172:	463b      	mov	r3, r7
 8005174:	2000      	movs	r0, #0
 8005176:	f7fb fb81 	bl	800087c <__aeabi_ddiv>
 800517a:	e79c      	b.n	80050b6 <__ieee754_pow+0x3e>
 800517c:	2300      	movs	r3, #0
 800517e:	9304      	str	r3, [sp, #16]
 8005180:	2a00      	cmp	r2, #0
 8005182:	d13d      	bne.n	8005200 <__ieee754_pow+0x188>
 8005184:	4b51      	ldr	r3, [pc, #324]	; (80052cc <__ieee754_pow+0x254>)
 8005186:	4598      	cmp	r8, r3
 8005188:	d1ea      	bne.n	8005160 <__ieee754_pow+0xe8>
 800518a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800518e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005192:	ea53 030a 	orrs.w	r3, r3, sl
 8005196:	f000 845a 	beq.w	8005a4e <__ieee754_pow+0x9d6>
 800519a:	4b4f      	ldr	r3, [pc, #316]	; (80052d8 <__ieee754_pow+0x260>)
 800519c:	429c      	cmp	r4, r3
 800519e:	dd08      	ble.n	80051b2 <__ieee754_pow+0x13a>
 80051a0:	f1b9 0f00 	cmp.w	r9, #0
 80051a4:	f2c0 8457 	blt.w	8005a56 <__ieee754_pow+0x9de>
 80051a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80051ac:	e783      	b.n	80050b6 <__ieee754_pow+0x3e>
 80051ae:	2302      	movs	r3, #2
 80051b0:	e7e5      	b.n	800517e <__ieee754_pow+0x106>
 80051b2:	f1b9 0f00 	cmp.w	r9, #0
 80051b6:	f04f 0000 	mov.w	r0, #0
 80051ba:	f04f 0100 	mov.w	r1, #0
 80051be:	f6bf af7a 	bge.w	80050b6 <__ieee754_pow+0x3e>
 80051c2:	e9dd 0300 	ldrd	r0, r3, [sp]
 80051c6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80051ca:	e774      	b.n	80050b6 <__ieee754_pow+0x3e>
 80051cc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80051d0:	d106      	bne.n	80051e0 <__ieee754_pow+0x168>
 80051d2:	4632      	mov	r2, r6
 80051d4:	463b      	mov	r3, r7
 80051d6:	4630      	mov	r0, r6
 80051d8:	4639      	mov	r1, r7
 80051da:	f7fb fa25 	bl	8000628 <__aeabi_dmul>
 80051de:	e76a      	b.n	80050b6 <__ieee754_pow+0x3e>
 80051e0:	4b3e      	ldr	r3, [pc, #248]	; (80052dc <__ieee754_pow+0x264>)
 80051e2:	4599      	cmp	r9, r3
 80051e4:	d10c      	bne.n	8005200 <__ieee754_pow+0x188>
 80051e6:	2d00      	cmp	r5, #0
 80051e8:	db0a      	blt.n	8005200 <__ieee754_pow+0x188>
 80051ea:	ec47 6b10 	vmov	d0, r6, r7
 80051ee:	b009      	add	sp, #36	; 0x24
 80051f0:	ecbd 8b06 	vpop	{d8-d10}
 80051f4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051f8:	f000 bc6c 	b.w	8005ad4 <__ieee754_sqrt>
 80051fc:	2300      	movs	r3, #0
 80051fe:	9304      	str	r3, [sp, #16]
 8005200:	ec47 6b10 	vmov	d0, r6, r7
 8005204:	f000 fd48 	bl	8005c98 <fabs>
 8005208:	ec51 0b10 	vmov	r0, r1, d0
 800520c:	f1ba 0f00 	cmp.w	sl, #0
 8005210:	d129      	bne.n	8005266 <__ieee754_pow+0x1ee>
 8005212:	b124      	cbz	r4, 800521e <__ieee754_pow+0x1a6>
 8005214:	4b2f      	ldr	r3, [pc, #188]	; (80052d4 <__ieee754_pow+0x25c>)
 8005216:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800521a:	429a      	cmp	r2, r3
 800521c:	d123      	bne.n	8005266 <__ieee754_pow+0x1ee>
 800521e:	f1b9 0f00 	cmp.w	r9, #0
 8005222:	da05      	bge.n	8005230 <__ieee754_pow+0x1b8>
 8005224:	4602      	mov	r2, r0
 8005226:	460b      	mov	r3, r1
 8005228:	2000      	movs	r0, #0
 800522a:	492a      	ldr	r1, [pc, #168]	; (80052d4 <__ieee754_pow+0x25c>)
 800522c:	f7fb fb26 	bl	800087c <__aeabi_ddiv>
 8005230:	2d00      	cmp	r5, #0
 8005232:	f6bf af40 	bge.w	80050b6 <__ieee754_pow+0x3e>
 8005236:	9b04      	ldr	r3, [sp, #16]
 8005238:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800523c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005240:	4323      	orrs	r3, r4
 8005242:	d108      	bne.n	8005256 <__ieee754_pow+0x1de>
 8005244:	4602      	mov	r2, r0
 8005246:	460b      	mov	r3, r1
 8005248:	4610      	mov	r0, r2
 800524a:	4619      	mov	r1, r3
 800524c:	f7fb f834 	bl	80002b8 <__aeabi_dsub>
 8005250:	4602      	mov	r2, r0
 8005252:	460b      	mov	r3, r1
 8005254:	e78f      	b.n	8005176 <__ieee754_pow+0xfe>
 8005256:	9b04      	ldr	r3, [sp, #16]
 8005258:	2b01      	cmp	r3, #1
 800525a:	f47f af2c 	bne.w	80050b6 <__ieee754_pow+0x3e>
 800525e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005262:	4619      	mov	r1, r3
 8005264:	e727      	b.n	80050b6 <__ieee754_pow+0x3e>
 8005266:	0feb      	lsrs	r3, r5, #31
 8005268:	3b01      	subs	r3, #1
 800526a:	9306      	str	r3, [sp, #24]
 800526c:	9a06      	ldr	r2, [sp, #24]
 800526e:	9b04      	ldr	r3, [sp, #16]
 8005270:	4313      	orrs	r3, r2
 8005272:	d102      	bne.n	800527a <__ieee754_pow+0x202>
 8005274:	4632      	mov	r2, r6
 8005276:	463b      	mov	r3, r7
 8005278:	e7e6      	b.n	8005248 <__ieee754_pow+0x1d0>
 800527a:	4b19      	ldr	r3, [pc, #100]	; (80052e0 <__ieee754_pow+0x268>)
 800527c:	4598      	cmp	r8, r3
 800527e:	f340 80fb 	ble.w	8005478 <__ieee754_pow+0x400>
 8005282:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005286:	4598      	cmp	r8, r3
 8005288:	4b13      	ldr	r3, [pc, #76]	; (80052d8 <__ieee754_pow+0x260>)
 800528a:	dd0c      	ble.n	80052a6 <__ieee754_pow+0x22e>
 800528c:	429c      	cmp	r4, r3
 800528e:	dc0f      	bgt.n	80052b0 <__ieee754_pow+0x238>
 8005290:	f1b9 0f00 	cmp.w	r9, #0
 8005294:	da0f      	bge.n	80052b6 <__ieee754_pow+0x23e>
 8005296:	2000      	movs	r0, #0
 8005298:	b009      	add	sp, #36	; 0x24
 800529a:	ecbd 8b06 	vpop	{d8-d10}
 800529e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052a2:	f000 bcf0 	b.w	8005c86 <__math_oflow>
 80052a6:	429c      	cmp	r4, r3
 80052a8:	dbf2      	blt.n	8005290 <__ieee754_pow+0x218>
 80052aa:	4b0a      	ldr	r3, [pc, #40]	; (80052d4 <__ieee754_pow+0x25c>)
 80052ac:	429c      	cmp	r4, r3
 80052ae:	dd19      	ble.n	80052e4 <__ieee754_pow+0x26c>
 80052b0:	f1b9 0f00 	cmp.w	r9, #0
 80052b4:	dcef      	bgt.n	8005296 <__ieee754_pow+0x21e>
 80052b6:	2000      	movs	r0, #0
 80052b8:	b009      	add	sp, #36	; 0x24
 80052ba:	ecbd 8b06 	vpop	{d8-d10}
 80052be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052c2:	f000 bcd7 	b.w	8005c74 <__math_uflow>
 80052c6:	bf00      	nop
 80052c8:	fff00000 	.word	0xfff00000
 80052cc:	7ff00000 	.word	0x7ff00000
 80052d0:	433fffff 	.word	0x433fffff
 80052d4:	3ff00000 	.word	0x3ff00000
 80052d8:	3fefffff 	.word	0x3fefffff
 80052dc:	3fe00000 	.word	0x3fe00000
 80052e0:	41e00000 	.word	0x41e00000
 80052e4:	4b60      	ldr	r3, [pc, #384]	; (8005468 <__ieee754_pow+0x3f0>)
 80052e6:	2200      	movs	r2, #0
 80052e8:	f7fa ffe6 	bl	80002b8 <__aeabi_dsub>
 80052ec:	a354      	add	r3, pc, #336	; (adr r3, 8005440 <__ieee754_pow+0x3c8>)
 80052ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f2:	4604      	mov	r4, r0
 80052f4:	460d      	mov	r5, r1
 80052f6:	f7fb f997 	bl	8000628 <__aeabi_dmul>
 80052fa:	a353      	add	r3, pc, #332	; (adr r3, 8005448 <__ieee754_pow+0x3d0>)
 80052fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005300:	4606      	mov	r6, r0
 8005302:	460f      	mov	r7, r1
 8005304:	4620      	mov	r0, r4
 8005306:	4629      	mov	r1, r5
 8005308:	f7fb f98e 	bl	8000628 <__aeabi_dmul>
 800530c:	4b57      	ldr	r3, [pc, #348]	; (800546c <__ieee754_pow+0x3f4>)
 800530e:	4682      	mov	sl, r0
 8005310:	468b      	mov	fp, r1
 8005312:	2200      	movs	r2, #0
 8005314:	4620      	mov	r0, r4
 8005316:	4629      	mov	r1, r5
 8005318:	f7fb f986 	bl	8000628 <__aeabi_dmul>
 800531c:	4602      	mov	r2, r0
 800531e:	460b      	mov	r3, r1
 8005320:	a14b      	add	r1, pc, #300	; (adr r1, 8005450 <__ieee754_pow+0x3d8>)
 8005322:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005326:	f7fa ffc7 	bl	80002b8 <__aeabi_dsub>
 800532a:	4622      	mov	r2, r4
 800532c:	462b      	mov	r3, r5
 800532e:	f7fb f97b 	bl	8000628 <__aeabi_dmul>
 8005332:	4602      	mov	r2, r0
 8005334:	460b      	mov	r3, r1
 8005336:	2000      	movs	r0, #0
 8005338:	494d      	ldr	r1, [pc, #308]	; (8005470 <__ieee754_pow+0x3f8>)
 800533a:	f7fa ffbd 	bl	80002b8 <__aeabi_dsub>
 800533e:	4622      	mov	r2, r4
 8005340:	4680      	mov	r8, r0
 8005342:	4689      	mov	r9, r1
 8005344:	462b      	mov	r3, r5
 8005346:	4620      	mov	r0, r4
 8005348:	4629      	mov	r1, r5
 800534a:	f7fb f96d 	bl	8000628 <__aeabi_dmul>
 800534e:	4602      	mov	r2, r0
 8005350:	460b      	mov	r3, r1
 8005352:	4640      	mov	r0, r8
 8005354:	4649      	mov	r1, r9
 8005356:	f7fb f967 	bl	8000628 <__aeabi_dmul>
 800535a:	a33f      	add	r3, pc, #252	; (adr r3, 8005458 <__ieee754_pow+0x3e0>)
 800535c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005360:	f7fb f962 	bl	8000628 <__aeabi_dmul>
 8005364:	4602      	mov	r2, r0
 8005366:	460b      	mov	r3, r1
 8005368:	4650      	mov	r0, sl
 800536a:	4659      	mov	r1, fp
 800536c:	f7fa ffa4 	bl	80002b8 <__aeabi_dsub>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4680      	mov	r8, r0
 8005376:	4689      	mov	r9, r1
 8005378:	4630      	mov	r0, r6
 800537a:	4639      	mov	r1, r7
 800537c:	f7fa ff9e 	bl	80002bc <__adddf3>
 8005380:	2000      	movs	r0, #0
 8005382:	4632      	mov	r2, r6
 8005384:	463b      	mov	r3, r7
 8005386:	4604      	mov	r4, r0
 8005388:	460d      	mov	r5, r1
 800538a:	f7fa ff95 	bl	80002b8 <__aeabi_dsub>
 800538e:	4602      	mov	r2, r0
 8005390:	460b      	mov	r3, r1
 8005392:	4640      	mov	r0, r8
 8005394:	4649      	mov	r1, r9
 8005396:	f7fa ff8f 	bl	80002b8 <__aeabi_dsub>
 800539a:	9b04      	ldr	r3, [sp, #16]
 800539c:	9a06      	ldr	r2, [sp, #24]
 800539e:	3b01      	subs	r3, #1
 80053a0:	4313      	orrs	r3, r2
 80053a2:	4682      	mov	sl, r0
 80053a4:	468b      	mov	fp, r1
 80053a6:	f040 81e7 	bne.w	8005778 <__ieee754_pow+0x700>
 80053aa:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8005460 <__ieee754_pow+0x3e8>
 80053ae:	eeb0 8a47 	vmov.f32	s16, s14
 80053b2:	eef0 8a67 	vmov.f32	s17, s15
 80053b6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80053ba:	2600      	movs	r6, #0
 80053bc:	4632      	mov	r2, r6
 80053be:	463b      	mov	r3, r7
 80053c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80053c4:	f7fa ff78 	bl	80002b8 <__aeabi_dsub>
 80053c8:	4622      	mov	r2, r4
 80053ca:	462b      	mov	r3, r5
 80053cc:	f7fb f92c 	bl	8000628 <__aeabi_dmul>
 80053d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80053d4:	4680      	mov	r8, r0
 80053d6:	4689      	mov	r9, r1
 80053d8:	4650      	mov	r0, sl
 80053da:	4659      	mov	r1, fp
 80053dc:	f7fb f924 	bl	8000628 <__aeabi_dmul>
 80053e0:	4602      	mov	r2, r0
 80053e2:	460b      	mov	r3, r1
 80053e4:	4640      	mov	r0, r8
 80053e6:	4649      	mov	r1, r9
 80053e8:	f7fa ff68 	bl	80002bc <__adddf3>
 80053ec:	4632      	mov	r2, r6
 80053ee:	463b      	mov	r3, r7
 80053f0:	4680      	mov	r8, r0
 80053f2:	4689      	mov	r9, r1
 80053f4:	4620      	mov	r0, r4
 80053f6:	4629      	mov	r1, r5
 80053f8:	f7fb f916 	bl	8000628 <__aeabi_dmul>
 80053fc:	460b      	mov	r3, r1
 80053fe:	4604      	mov	r4, r0
 8005400:	460d      	mov	r5, r1
 8005402:	4602      	mov	r2, r0
 8005404:	4649      	mov	r1, r9
 8005406:	4640      	mov	r0, r8
 8005408:	f7fa ff58 	bl	80002bc <__adddf3>
 800540c:	4b19      	ldr	r3, [pc, #100]	; (8005474 <__ieee754_pow+0x3fc>)
 800540e:	4299      	cmp	r1, r3
 8005410:	ec45 4b19 	vmov	d9, r4, r5
 8005414:	4606      	mov	r6, r0
 8005416:	460f      	mov	r7, r1
 8005418:	468b      	mov	fp, r1
 800541a:	f340 82f1 	ble.w	8005a00 <__ieee754_pow+0x988>
 800541e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005422:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8005426:	4303      	orrs	r3, r0
 8005428:	f000 81e4 	beq.w	80057f4 <__ieee754_pow+0x77c>
 800542c:	ec51 0b18 	vmov	r0, r1, d8
 8005430:	2200      	movs	r2, #0
 8005432:	2300      	movs	r3, #0
 8005434:	f7fb fb6a 	bl	8000b0c <__aeabi_dcmplt>
 8005438:	3800      	subs	r0, #0
 800543a:	bf18      	it	ne
 800543c:	2001      	movne	r0, #1
 800543e:	e72b      	b.n	8005298 <__ieee754_pow+0x220>
 8005440:	60000000 	.word	0x60000000
 8005444:	3ff71547 	.word	0x3ff71547
 8005448:	f85ddf44 	.word	0xf85ddf44
 800544c:	3e54ae0b 	.word	0x3e54ae0b
 8005450:	55555555 	.word	0x55555555
 8005454:	3fd55555 	.word	0x3fd55555
 8005458:	652b82fe 	.word	0x652b82fe
 800545c:	3ff71547 	.word	0x3ff71547
 8005460:	00000000 	.word	0x00000000
 8005464:	bff00000 	.word	0xbff00000
 8005468:	3ff00000 	.word	0x3ff00000
 800546c:	3fd00000 	.word	0x3fd00000
 8005470:	3fe00000 	.word	0x3fe00000
 8005474:	408fffff 	.word	0x408fffff
 8005478:	4bd5      	ldr	r3, [pc, #852]	; (80057d0 <__ieee754_pow+0x758>)
 800547a:	402b      	ands	r3, r5
 800547c:	2200      	movs	r2, #0
 800547e:	b92b      	cbnz	r3, 800548c <__ieee754_pow+0x414>
 8005480:	4bd4      	ldr	r3, [pc, #848]	; (80057d4 <__ieee754_pow+0x75c>)
 8005482:	f7fb f8d1 	bl	8000628 <__aeabi_dmul>
 8005486:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800548a:	460c      	mov	r4, r1
 800548c:	1523      	asrs	r3, r4, #20
 800548e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005492:	4413      	add	r3, r2
 8005494:	9305      	str	r3, [sp, #20]
 8005496:	4bd0      	ldr	r3, [pc, #832]	; (80057d8 <__ieee754_pow+0x760>)
 8005498:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800549c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80054a0:	429c      	cmp	r4, r3
 80054a2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80054a6:	dd08      	ble.n	80054ba <__ieee754_pow+0x442>
 80054a8:	4bcc      	ldr	r3, [pc, #816]	; (80057dc <__ieee754_pow+0x764>)
 80054aa:	429c      	cmp	r4, r3
 80054ac:	f340 8162 	ble.w	8005774 <__ieee754_pow+0x6fc>
 80054b0:	9b05      	ldr	r3, [sp, #20]
 80054b2:	3301      	adds	r3, #1
 80054b4:	9305      	str	r3, [sp, #20]
 80054b6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80054ba:	2400      	movs	r4, #0
 80054bc:	00e3      	lsls	r3, r4, #3
 80054be:	9307      	str	r3, [sp, #28]
 80054c0:	4bc7      	ldr	r3, [pc, #796]	; (80057e0 <__ieee754_pow+0x768>)
 80054c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80054c6:	ed93 7b00 	vldr	d7, [r3]
 80054ca:	4629      	mov	r1, r5
 80054cc:	ec53 2b17 	vmov	r2, r3, d7
 80054d0:	eeb0 9a47 	vmov.f32	s18, s14
 80054d4:	eef0 9a67 	vmov.f32	s19, s15
 80054d8:	4682      	mov	sl, r0
 80054da:	f7fa feed 	bl	80002b8 <__aeabi_dsub>
 80054de:	4652      	mov	r2, sl
 80054e0:	4606      	mov	r6, r0
 80054e2:	460f      	mov	r7, r1
 80054e4:	462b      	mov	r3, r5
 80054e6:	ec51 0b19 	vmov	r0, r1, d9
 80054ea:	f7fa fee7 	bl	80002bc <__adddf3>
 80054ee:	4602      	mov	r2, r0
 80054f0:	460b      	mov	r3, r1
 80054f2:	2000      	movs	r0, #0
 80054f4:	49bb      	ldr	r1, [pc, #748]	; (80057e4 <__ieee754_pow+0x76c>)
 80054f6:	f7fb f9c1 	bl	800087c <__aeabi_ddiv>
 80054fa:	ec41 0b1a 	vmov	d10, r0, r1
 80054fe:	4602      	mov	r2, r0
 8005500:	460b      	mov	r3, r1
 8005502:	4630      	mov	r0, r6
 8005504:	4639      	mov	r1, r7
 8005506:	f7fb f88f 	bl	8000628 <__aeabi_dmul>
 800550a:	2300      	movs	r3, #0
 800550c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005510:	9302      	str	r3, [sp, #8]
 8005512:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005516:	46ab      	mov	fp, r5
 8005518:	106d      	asrs	r5, r5, #1
 800551a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800551e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8005522:	ec41 0b18 	vmov	d8, r0, r1
 8005526:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800552a:	2200      	movs	r2, #0
 800552c:	4640      	mov	r0, r8
 800552e:	4649      	mov	r1, r9
 8005530:	4614      	mov	r4, r2
 8005532:	461d      	mov	r5, r3
 8005534:	f7fb f878 	bl	8000628 <__aeabi_dmul>
 8005538:	4602      	mov	r2, r0
 800553a:	460b      	mov	r3, r1
 800553c:	4630      	mov	r0, r6
 800553e:	4639      	mov	r1, r7
 8005540:	f7fa feba 	bl	80002b8 <__aeabi_dsub>
 8005544:	ec53 2b19 	vmov	r2, r3, d9
 8005548:	4606      	mov	r6, r0
 800554a:	460f      	mov	r7, r1
 800554c:	4620      	mov	r0, r4
 800554e:	4629      	mov	r1, r5
 8005550:	f7fa feb2 	bl	80002b8 <__aeabi_dsub>
 8005554:	4602      	mov	r2, r0
 8005556:	460b      	mov	r3, r1
 8005558:	4650      	mov	r0, sl
 800555a:	4659      	mov	r1, fp
 800555c:	f7fa feac 	bl	80002b8 <__aeabi_dsub>
 8005560:	4642      	mov	r2, r8
 8005562:	464b      	mov	r3, r9
 8005564:	f7fb f860 	bl	8000628 <__aeabi_dmul>
 8005568:	4602      	mov	r2, r0
 800556a:	460b      	mov	r3, r1
 800556c:	4630      	mov	r0, r6
 800556e:	4639      	mov	r1, r7
 8005570:	f7fa fea2 	bl	80002b8 <__aeabi_dsub>
 8005574:	ec53 2b1a 	vmov	r2, r3, d10
 8005578:	f7fb f856 	bl	8000628 <__aeabi_dmul>
 800557c:	ec53 2b18 	vmov	r2, r3, d8
 8005580:	ec41 0b19 	vmov	d9, r0, r1
 8005584:	ec51 0b18 	vmov	r0, r1, d8
 8005588:	f7fb f84e 	bl	8000628 <__aeabi_dmul>
 800558c:	a37c      	add	r3, pc, #496	; (adr r3, 8005780 <__ieee754_pow+0x708>)
 800558e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005592:	4604      	mov	r4, r0
 8005594:	460d      	mov	r5, r1
 8005596:	f7fb f847 	bl	8000628 <__aeabi_dmul>
 800559a:	a37b      	add	r3, pc, #492	; (adr r3, 8005788 <__ieee754_pow+0x710>)
 800559c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a0:	f7fa fe8c 	bl	80002bc <__adddf3>
 80055a4:	4622      	mov	r2, r4
 80055a6:	462b      	mov	r3, r5
 80055a8:	f7fb f83e 	bl	8000628 <__aeabi_dmul>
 80055ac:	a378      	add	r3, pc, #480	; (adr r3, 8005790 <__ieee754_pow+0x718>)
 80055ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b2:	f7fa fe83 	bl	80002bc <__adddf3>
 80055b6:	4622      	mov	r2, r4
 80055b8:	462b      	mov	r3, r5
 80055ba:	f7fb f835 	bl	8000628 <__aeabi_dmul>
 80055be:	a376      	add	r3, pc, #472	; (adr r3, 8005798 <__ieee754_pow+0x720>)
 80055c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c4:	f7fa fe7a 	bl	80002bc <__adddf3>
 80055c8:	4622      	mov	r2, r4
 80055ca:	462b      	mov	r3, r5
 80055cc:	f7fb f82c 	bl	8000628 <__aeabi_dmul>
 80055d0:	a373      	add	r3, pc, #460	; (adr r3, 80057a0 <__ieee754_pow+0x728>)
 80055d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d6:	f7fa fe71 	bl	80002bc <__adddf3>
 80055da:	4622      	mov	r2, r4
 80055dc:	462b      	mov	r3, r5
 80055de:	f7fb f823 	bl	8000628 <__aeabi_dmul>
 80055e2:	a371      	add	r3, pc, #452	; (adr r3, 80057a8 <__ieee754_pow+0x730>)
 80055e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e8:	f7fa fe68 	bl	80002bc <__adddf3>
 80055ec:	4622      	mov	r2, r4
 80055ee:	4606      	mov	r6, r0
 80055f0:	460f      	mov	r7, r1
 80055f2:	462b      	mov	r3, r5
 80055f4:	4620      	mov	r0, r4
 80055f6:	4629      	mov	r1, r5
 80055f8:	f7fb f816 	bl	8000628 <__aeabi_dmul>
 80055fc:	4602      	mov	r2, r0
 80055fe:	460b      	mov	r3, r1
 8005600:	4630      	mov	r0, r6
 8005602:	4639      	mov	r1, r7
 8005604:	f7fb f810 	bl	8000628 <__aeabi_dmul>
 8005608:	4642      	mov	r2, r8
 800560a:	4604      	mov	r4, r0
 800560c:	460d      	mov	r5, r1
 800560e:	464b      	mov	r3, r9
 8005610:	ec51 0b18 	vmov	r0, r1, d8
 8005614:	f7fa fe52 	bl	80002bc <__adddf3>
 8005618:	ec53 2b19 	vmov	r2, r3, d9
 800561c:	f7fb f804 	bl	8000628 <__aeabi_dmul>
 8005620:	4622      	mov	r2, r4
 8005622:	462b      	mov	r3, r5
 8005624:	f7fa fe4a 	bl	80002bc <__adddf3>
 8005628:	4642      	mov	r2, r8
 800562a:	4682      	mov	sl, r0
 800562c:	468b      	mov	fp, r1
 800562e:	464b      	mov	r3, r9
 8005630:	4640      	mov	r0, r8
 8005632:	4649      	mov	r1, r9
 8005634:	f7fa fff8 	bl	8000628 <__aeabi_dmul>
 8005638:	4b6b      	ldr	r3, [pc, #428]	; (80057e8 <__ieee754_pow+0x770>)
 800563a:	2200      	movs	r2, #0
 800563c:	4606      	mov	r6, r0
 800563e:	460f      	mov	r7, r1
 8005640:	f7fa fe3c 	bl	80002bc <__adddf3>
 8005644:	4652      	mov	r2, sl
 8005646:	465b      	mov	r3, fp
 8005648:	f7fa fe38 	bl	80002bc <__adddf3>
 800564c:	2000      	movs	r0, #0
 800564e:	4604      	mov	r4, r0
 8005650:	460d      	mov	r5, r1
 8005652:	4602      	mov	r2, r0
 8005654:	460b      	mov	r3, r1
 8005656:	4640      	mov	r0, r8
 8005658:	4649      	mov	r1, r9
 800565a:	f7fa ffe5 	bl	8000628 <__aeabi_dmul>
 800565e:	4b62      	ldr	r3, [pc, #392]	; (80057e8 <__ieee754_pow+0x770>)
 8005660:	4680      	mov	r8, r0
 8005662:	4689      	mov	r9, r1
 8005664:	2200      	movs	r2, #0
 8005666:	4620      	mov	r0, r4
 8005668:	4629      	mov	r1, r5
 800566a:	f7fa fe25 	bl	80002b8 <__aeabi_dsub>
 800566e:	4632      	mov	r2, r6
 8005670:	463b      	mov	r3, r7
 8005672:	f7fa fe21 	bl	80002b8 <__aeabi_dsub>
 8005676:	4602      	mov	r2, r0
 8005678:	460b      	mov	r3, r1
 800567a:	4650      	mov	r0, sl
 800567c:	4659      	mov	r1, fp
 800567e:	f7fa fe1b 	bl	80002b8 <__aeabi_dsub>
 8005682:	ec53 2b18 	vmov	r2, r3, d8
 8005686:	f7fa ffcf 	bl	8000628 <__aeabi_dmul>
 800568a:	4622      	mov	r2, r4
 800568c:	4606      	mov	r6, r0
 800568e:	460f      	mov	r7, r1
 8005690:	462b      	mov	r3, r5
 8005692:	ec51 0b19 	vmov	r0, r1, d9
 8005696:	f7fa ffc7 	bl	8000628 <__aeabi_dmul>
 800569a:	4602      	mov	r2, r0
 800569c:	460b      	mov	r3, r1
 800569e:	4630      	mov	r0, r6
 80056a0:	4639      	mov	r1, r7
 80056a2:	f7fa fe0b 	bl	80002bc <__adddf3>
 80056a6:	4606      	mov	r6, r0
 80056a8:	460f      	mov	r7, r1
 80056aa:	4602      	mov	r2, r0
 80056ac:	460b      	mov	r3, r1
 80056ae:	4640      	mov	r0, r8
 80056b0:	4649      	mov	r1, r9
 80056b2:	f7fa fe03 	bl	80002bc <__adddf3>
 80056b6:	a33e      	add	r3, pc, #248	; (adr r3, 80057b0 <__ieee754_pow+0x738>)
 80056b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056bc:	2000      	movs	r0, #0
 80056be:	4604      	mov	r4, r0
 80056c0:	460d      	mov	r5, r1
 80056c2:	f7fa ffb1 	bl	8000628 <__aeabi_dmul>
 80056c6:	4642      	mov	r2, r8
 80056c8:	ec41 0b18 	vmov	d8, r0, r1
 80056cc:	464b      	mov	r3, r9
 80056ce:	4620      	mov	r0, r4
 80056d0:	4629      	mov	r1, r5
 80056d2:	f7fa fdf1 	bl	80002b8 <__aeabi_dsub>
 80056d6:	4602      	mov	r2, r0
 80056d8:	460b      	mov	r3, r1
 80056da:	4630      	mov	r0, r6
 80056dc:	4639      	mov	r1, r7
 80056de:	f7fa fdeb 	bl	80002b8 <__aeabi_dsub>
 80056e2:	a335      	add	r3, pc, #212	; (adr r3, 80057b8 <__ieee754_pow+0x740>)
 80056e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e8:	f7fa ff9e 	bl	8000628 <__aeabi_dmul>
 80056ec:	a334      	add	r3, pc, #208	; (adr r3, 80057c0 <__ieee754_pow+0x748>)
 80056ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f2:	4606      	mov	r6, r0
 80056f4:	460f      	mov	r7, r1
 80056f6:	4620      	mov	r0, r4
 80056f8:	4629      	mov	r1, r5
 80056fa:	f7fa ff95 	bl	8000628 <__aeabi_dmul>
 80056fe:	4602      	mov	r2, r0
 8005700:	460b      	mov	r3, r1
 8005702:	4630      	mov	r0, r6
 8005704:	4639      	mov	r1, r7
 8005706:	f7fa fdd9 	bl	80002bc <__adddf3>
 800570a:	9a07      	ldr	r2, [sp, #28]
 800570c:	4b37      	ldr	r3, [pc, #220]	; (80057ec <__ieee754_pow+0x774>)
 800570e:	4413      	add	r3, r2
 8005710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005714:	f7fa fdd2 	bl	80002bc <__adddf3>
 8005718:	4682      	mov	sl, r0
 800571a:	9805      	ldr	r0, [sp, #20]
 800571c:	468b      	mov	fp, r1
 800571e:	f7fa ff19 	bl	8000554 <__aeabi_i2d>
 8005722:	9a07      	ldr	r2, [sp, #28]
 8005724:	4b32      	ldr	r3, [pc, #200]	; (80057f0 <__ieee754_pow+0x778>)
 8005726:	4413      	add	r3, r2
 8005728:	e9d3 8900 	ldrd	r8, r9, [r3]
 800572c:	4606      	mov	r6, r0
 800572e:	460f      	mov	r7, r1
 8005730:	4652      	mov	r2, sl
 8005732:	465b      	mov	r3, fp
 8005734:	ec51 0b18 	vmov	r0, r1, d8
 8005738:	f7fa fdc0 	bl	80002bc <__adddf3>
 800573c:	4642      	mov	r2, r8
 800573e:	464b      	mov	r3, r9
 8005740:	f7fa fdbc 	bl	80002bc <__adddf3>
 8005744:	4632      	mov	r2, r6
 8005746:	463b      	mov	r3, r7
 8005748:	f7fa fdb8 	bl	80002bc <__adddf3>
 800574c:	2000      	movs	r0, #0
 800574e:	4632      	mov	r2, r6
 8005750:	463b      	mov	r3, r7
 8005752:	4604      	mov	r4, r0
 8005754:	460d      	mov	r5, r1
 8005756:	f7fa fdaf 	bl	80002b8 <__aeabi_dsub>
 800575a:	4642      	mov	r2, r8
 800575c:	464b      	mov	r3, r9
 800575e:	f7fa fdab 	bl	80002b8 <__aeabi_dsub>
 8005762:	ec53 2b18 	vmov	r2, r3, d8
 8005766:	f7fa fda7 	bl	80002b8 <__aeabi_dsub>
 800576a:	4602      	mov	r2, r0
 800576c:	460b      	mov	r3, r1
 800576e:	4650      	mov	r0, sl
 8005770:	4659      	mov	r1, fp
 8005772:	e610      	b.n	8005396 <__ieee754_pow+0x31e>
 8005774:	2401      	movs	r4, #1
 8005776:	e6a1      	b.n	80054bc <__ieee754_pow+0x444>
 8005778:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80057c8 <__ieee754_pow+0x750>
 800577c:	e617      	b.n	80053ae <__ieee754_pow+0x336>
 800577e:	bf00      	nop
 8005780:	4a454eef 	.word	0x4a454eef
 8005784:	3fca7e28 	.word	0x3fca7e28
 8005788:	93c9db65 	.word	0x93c9db65
 800578c:	3fcd864a 	.word	0x3fcd864a
 8005790:	a91d4101 	.word	0xa91d4101
 8005794:	3fd17460 	.word	0x3fd17460
 8005798:	518f264d 	.word	0x518f264d
 800579c:	3fd55555 	.word	0x3fd55555
 80057a0:	db6fabff 	.word	0xdb6fabff
 80057a4:	3fdb6db6 	.word	0x3fdb6db6
 80057a8:	33333303 	.word	0x33333303
 80057ac:	3fe33333 	.word	0x3fe33333
 80057b0:	e0000000 	.word	0xe0000000
 80057b4:	3feec709 	.word	0x3feec709
 80057b8:	dc3a03fd 	.word	0xdc3a03fd
 80057bc:	3feec709 	.word	0x3feec709
 80057c0:	145b01f5 	.word	0x145b01f5
 80057c4:	be3e2fe0 	.word	0xbe3e2fe0
 80057c8:	00000000 	.word	0x00000000
 80057cc:	3ff00000 	.word	0x3ff00000
 80057d0:	7ff00000 	.word	0x7ff00000
 80057d4:	43400000 	.word	0x43400000
 80057d8:	0003988e 	.word	0x0003988e
 80057dc:	000bb679 	.word	0x000bb679
 80057e0:	08005f10 	.word	0x08005f10
 80057e4:	3ff00000 	.word	0x3ff00000
 80057e8:	40080000 	.word	0x40080000
 80057ec:	08005f30 	.word	0x08005f30
 80057f0:	08005f20 	.word	0x08005f20
 80057f4:	a3b5      	add	r3, pc, #724	; (adr r3, 8005acc <__ieee754_pow+0xa54>)
 80057f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fa:	4640      	mov	r0, r8
 80057fc:	4649      	mov	r1, r9
 80057fe:	f7fa fd5d 	bl	80002bc <__adddf3>
 8005802:	4622      	mov	r2, r4
 8005804:	ec41 0b1a 	vmov	d10, r0, r1
 8005808:	462b      	mov	r3, r5
 800580a:	4630      	mov	r0, r6
 800580c:	4639      	mov	r1, r7
 800580e:	f7fa fd53 	bl	80002b8 <__aeabi_dsub>
 8005812:	4602      	mov	r2, r0
 8005814:	460b      	mov	r3, r1
 8005816:	ec51 0b1a 	vmov	r0, r1, d10
 800581a:	f7fb f995 	bl	8000b48 <__aeabi_dcmpgt>
 800581e:	2800      	cmp	r0, #0
 8005820:	f47f ae04 	bne.w	800542c <__ieee754_pow+0x3b4>
 8005824:	4aa4      	ldr	r2, [pc, #656]	; (8005ab8 <__ieee754_pow+0xa40>)
 8005826:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800582a:	4293      	cmp	r3, r2
 800582c:	f340 8108 	ble.w	8005a40 <__ieee754_pow+0x9c8>
 8005830:	151b      	asrs	r3, r3, #20
 8005832:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005836:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800583a:	fa4a f303 	asr.w	r3, sl, r3
 800583e:	445b      	add	r3, fp
 8005840:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8005844:	4e9d      	ldr	r6, [pc, #628]	; (8005abc <__ieee754_pow+0xa44>)
 8005846:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800584a:	4116      	asrs	r6, r2
 800584c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8005850:	2000      	movs	r0, #0
 8005852:	ea23 0106 	bic.w	r1, r3, r6
 8005856:	f1c2 0214 	rsb	r2, r2, #20
 800585a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800585e:	fa4a fa02 	asr.w	sl, sl, r2
 8005862:	f1bb 0f00 	cmp.w	fp, #0
 8005866:	4602      	mov	r2, r0
 8005868:	460b      	mov	r3, r1
 800586a:	4620      	mov	r0, r4
 800586c:	4629      	mov	r1, r5
 800586e:	bfb8      	it	lt
 8005870:	f1ca 0a00 	rsblt	sl, sl, #0
 8005874:	f7fa fd20 	bl	80002b8 <__aeabi_dsub>
 8005878:	ec41 0b19 	vmov	d9, r0, r1
 800587c:	4642      	mov	r2, r8
 800587e:	464b      	mov	r3, r9
 8005880:	ec51 0b19 	vmov	r0, r1, d9
 8005884:	f7fa fd1a 	bl	80002bc <__adddf3>
 8005888:	a37b      	add	r3, pc, #492	; (adr r3, 8005a78 <__ieee754_pow+0xa00>)
 800588a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588e:	2000      	movs	r0, #0
 8005890:	4604      	mov	r4, r0
 8005892:	460d      	mov	r5, r1
 8005894:	f7fa fec8 	bl	8000628 <__aeabi_dmul>
 8005898:	ec53 2b19 	vmov	r2, r3, d9
 800589c:	4606      	mov	r6, r0
 800589e:	460f      	mov	r7, r1
 80058a0:	4620      	mov	r0, r4
 80058a2:	4629      	mov	r1, r5
 80058a4:	f7fa fd08 	bl	80002b8 <__aeabi_dsub>
 80058a8:	4602      	mov	r2, r0
 80058aa:	460b      	mov	r3, r1
 80058ac:	4640      	mov	r0, r8
 80058ae:	4649      	mov	r1, r9
 80058b0:	f7fa fd02 	bl	80002b8 <__aeabi_dsub>
 80058b4:	a372      	add	r3, pc, #456	; (adr r3, 8005a80 <__ieee754_pow+0xa08>)
 80058b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ba:	f7fa feb5 	bl	8000628 <__aeabi_dmul>
 80058be:	a372      	add	r3, pc, #456	; (adr r3, 8005a88 <__ieee754_pow+0xa10>)
 80058c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c4:	4680      	mov	r8, r0
 80058c6:	4689      	mov	r9, r1
 80058c8:	4620      	mov	r0, r4
 80058ca:	4629      	mov	r1, r5
 80058cc:	f7fa feac 	bl	8000628 <__aeabi_dmul>
 80058d0:	4602      	mov	r2, r0
 80058d2:	460b      	mov	r3, r1
 80058d4:	4640      	mov	r0, r8
 80058d6:	4649      	mov	r1, r9
 80058d8:	f7fa fcf0 	bl	80002bc <__adddf3>
 80058dc:	4604      	mov	r4, r0
 80058de:	460d      	mov	r5, r1
 80058e0:	4602      	mov	r2, r0
 80058e2:	460b      	mov	r3, r1
 80058e4:	4630      	mov	r0, r6
 80058e6:	4639      	mov	r1, r7
 80058e8:	f7fa fce8 	bl	80002bc <__adddf3>
 80058ec:	4632      	mov	r2, r6
 80058ee:	463b      	mov	r3, r7
 80058f0:	4680      	mov	r8, r0
 80058f2:	4689      	mov	r9, r1
 80058f4:	f7fa fce0 	bl	80002b8 <__aeabi_dsub>
 80058f8:	4602      	mov	r2, r0
 80058fa:	460b      	mov	r3, r1
 80058fc:	4620      	mov	r0, r4
 80058fe:	4629      	mov	r1, r5
 8005900:	f7fa fcda 	bl	80002b8 <__aeabi_dsub>
 8005904:	4642      	mov	r2, r8
 8005906:	4606      	mov	r6, r0
 8005908:	460f      	mov	r7, r1
 800590a:	464b      	mov	r3, r9
 800590c:	4640      	mov	r0, r8
 800590e:	4649      	mov	r1, r9
 8005910:	f7fa fe8a 	bl	8000628 <__aeabi_dmul>
 8005914:	a35e      	add	r3, pc, #376	; (adr r3, 8005a90 <__ieee754_pow+0xa18>)
 8005916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800591a:	4604      	mov	r4, r0
 800591c:	460d      	mov	r5, r1
 800591e:	f7fa fe83 	bl	8000628 <__aeabi_dmul>
 8005922:	a35d      	add	r3, pc, #372	; (adr r3, 8005a98 <__ieee754_pow+0xa20>)
 8005924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005928:	f7fa fcc6 	bl	80002b8 <__aeabi_dsub>
 800592c:	4622      	mov	r2, r4
 800592e:	462b      	mov	r3, r5
 8005930:	f7fa fe7a 	bl	8000628 <__aeabi_dmul>
 8005934:	a35a      	add	r3, pc, #360	; (adr r3, 8005aa0 <__ieee754_pow+0xa28>)
 8005936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800593a:	f7fa fcbf 	bl	80002bc <__adddf3>
 800593e:	4622      	mov	r2, r4
 8005940:	462b      	mov	r3, r5
 8005942:	f7fa fe71 	bl	8000628 <__aeabi_dmul>
 8005946:	a358      	add	r3, pc, #352	; (adr r3, 8005aa8 <__ieee754_pow+0xa30>)
 8005948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594c:	f7fa fcb4 	bl	80002b8 <__aeabi_dsub>
 8005950:	4622      	mov	r2, r4
 8005952:	462b      	mov	r3, r5
 8005954:	f7fa fe68 	bl	8000628 <__aeabi_dmul>
 8005958:	a355      	add	r3, pc, #340	; (adr r3, 8005ab0 <__ieee754_pow+0xa38>)
 800595a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800595e:	f7fa fcad 	bl	80002bc <__adddf3>
 8005962:	4622      	mov	r2, r4
 8005964:	462b      	mov	r3, r5
 8005966:	f7fa fe5f 	bl	8000628 <__aeabi_dmul>
 800596a:	4602      	mov	r2, r0
 800596c:	460b      	mov	r3, r1
 800596e:	4640      	mov	r0, r8
 8005970:	4649      	mov	r1, r9
 8005972:	f7fa fca1 	bl	80002b8 <__aeabi_dsub>
 8005976:	4604      	mov	r4, r0
 8005978:	460d      	mov	r5, r1
 800597a:	4602      	mov	r2, r0
 800597c:	460b      	mov	r3, r1
 800597e:	4640      	mov	r0, r8
 8005980:	4649      	mov	r1, r9
 8005982:	f7fa fe51 	bl	8000628 <__aeabi_dmul>
 8005986:	2200      	movs	r2, #0
 8005988:	ec41 0b19 	vmov	d9, r0, r1
 800598c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005990:	4620      	mov	r0, r4
 8005992:	4629      	mov	r1, r5
 8005994:	f7fa fc90 	bl	80002b8 <__aeabi_dsub>
 8005998:	4602      	mov	r2, r0
 800599a:	460b      	mov	r3, r1
 800599c:	ec51 0b19 	vmov	r0, r1, d9
 80059a0:	f7fa ff6c 	bl	800087c <__aeabi_ddiv>
 80059a4:	4632      	mov	r2, r6
 80059a6:	4604      	mov	r4, r0
 80059a8:	460d      	mov	r5, r1
 80059aa:	463b      	mov	r3, r7
 80059ac:	4640      	mov	r0, r8
 80059ae:	4649      	mov	r1, r9
 80059b0:	f7fa fe3a 	bl	8000628 <__aeabi_dmul>
 80059b4:	4632      	mov	r2, r6
 80059b6:	463b      	mov	r3, r7
 80059b8:	f7fa fc80 	bl	80002bc <__adddf3>
 80059bc:	4602      	mov	r2, r0
 80059be:	460b      	mov	r3, r1
 80059c0:	4620      	mov	r0, r4
 80059c2:	4629      	mov	r1, r5
 80059c4:	f7fa fc78 	bl	80002b8 <__aeabi_dsub>
 80059c8:	4642      	mov	r2, r8
 80059ca:	464b      	mov	r3, r9
 80059cc:	f7fa fc74 	bl	80002b8 <__aeabi_dsub>
 80059d0:	460b      	mov	r3, r1
 80059d2:	4602      	mov	r2, r0
 80059d4:	493a      	ldr	r1, [pc, #232]	; (8005ac0 <__ieee754_pow+0xa48>)
 80059d6:	2000      	movs	r0, #0
 80059d8:	f7fa fc6e 	bl	80002b8 <__aeabi_dsub>
 80059dc:	ec41 0b10 	vmov	d0, r0, r1
 80059e0:	ee10 3a90 	vmov	r3, s1
 80059e4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80059e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059ec:	da2b      	bge.n	8005a46 <__ieee754_pow+0x9ce>
 80059ee:	4650      	mov	r0, sl
 80059f0:	f000 f966 	bl	8005cc0 <scalbn>
 80059f4:	ec51 0b10 	vmov	r0, r1, d0
 80059f8:	ec53 2b18 	vmov	r2, r3, d8
 80059fc:	f7ff bbed 	b.w	80051da <__ieee754_pow+0x162>
 8005a00:	4b30      	ldr	r3, [pc, #192]	; (8005ac4 <__ieee754_pow+0xa4c>)
 8005a02:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8005a06:	429e      	cmp	r6, r3
 8005a08:	f77f af0c 	ble.w	8005824 <__ieee754_pow+0x7ac>
 8005a0c:	4b2e      	ldr	r3, [pc, #184]	; (8005ac8 <__ieee754_pow+0xa50>)
 8005a0e:	440b      	add	r3, r1
 8005a10:	4303      	orrs	r3, r0
 8005a12:	d009      	beq.n	8005a28 <__ieee754_pow+0x9b0>
 8005a14:	ec51 0b18 	vmov	r0, r1, d8
 8005a18:	2200      	movs	r2, #0
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	f7fb f876 	bl	8000b0c <__aeabi_dcmplt>
 8005a20:	3800      	subs	r0, #0
 8005a22:	bf18      	it	ne
 8005a24:	2001      	movne	r0, #1
 8005a26:	e447      	b.n	80052b8 <__ieee754_pow+0x240>
 8005a28:	4622      	mov	r2, r4
 8005a2a:	462b      	mov	r3, r5
 8005a2c:	f7fa fc44 	bl	80002b8 <__aeabi_dsub>
 8005a30:	4642      	mov	r2, r8
 8005a32:	464b      	mov	r3, r9
 8005a34:	f7fb f87e 	bl	8000b34 <__aeabi_dcmpge>
 8005a38:	2800      	cmp	r0, #0
 8005a3a:	f43f aef3 	beq.w	8005824 <__ieee754_pow+0x7ac>
 8005a3e:	e7e9      	b.n	8005a14 <__ieee754_pow+0x99c>
 8005a40:	f04f 0a00 	mov.w	sl, #0
 8005a44:	e71a      	b.n	800587c <__ieee754_pow+0x804>
 8005a46:	ec51 0b10 	vmov	r0, r1, d0
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	e7d4      	b.n	80059f8 <__ieee754_pow+0x980>
 8005a4e:	491c      	ldr	r1, [pc, #112]	; (8005ac0 <__ieee754_pow+0xa48>)
 8005a50:	2000      	movs	r0, #0
 8005a52:	f7ff bb30 	b.w	80050b6 <__ieee754_pow+0x3e>
 8005a56:	2000      	movs	r0, #0
 8005a58:	2100      	movs	r1, #0
 8005a5a:	f7ff bb2c 	b.w	80050b6 <__ieee754_pow+0x3e>
 8005a5e:	4630      	mov	r0, r6
 8005a60:	4639      	mov	r1, r7
 8005a62:	f7ff bb28 	b.w	80050b6 <__ieee754_pow+0x3e>
 8005a66:	9204      	str	r2, [sp, #16]
 8005a68:	f7ff bb7a 	b.w	8005160 <__ieee754_pow+0xe8>
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	f7ff bb64 	b.w	800513a <__ieee754_pow+0xc2>
 8005a72:	bf00      	nop
 8005a74:	f3af 8000 	nop.w
 8005a78:	00000000 	.word	0x00000000
 8005a7c:	3fe62e43 	.word	0x3fe62e43
 8005a80:	fefa39ef 	.word	0xfefa39ef
 8005a84:	3fe62e42 	.word	0x3fe62e42
 8005a88:	0ca86c39 	.word	0x0ca86c39
 8005a8c:	be205c61 	.word	0xbe205c61
 8005a90:	72bea4d0 	.word	0x72bea4d0
 8005a94:	3e663769 	.word	0x3e663769
 8005a98:	c5d26bf1 	.word	0xc5d26bf1
 8005a9c:	3ebbbd41 	.word	0x3ebbbd41
 8005aa0:	af25de2c 	.word	0xaf25de2c
 8005aa4:	3f11566a 	.word	0x3f11566a
 8005aa8:	16bebd93 	.word	0x16bebd93
 8005aac:	3f66c16c 	.word	0x3f66c16c
 8005ab0:	5555553e 	.word	0x5555553e
 8005ab4:	3fc55555 	.word	0x3fc55555
 8005ab8:	3fe00000 	.word	0x3fe00000
 8005abc:	000fffff 	.word	0x000fffff
 8005ac0:	3ff00000 	.word	0x3ff00000
 8005ac4:	4090cbff 	.word	0x4090cbff
 8005ac8:	3f6f3400 	.word	0x3f6f3400
 8005acc:	652b82fe 	.word	0x652b82fe
 8005ad0:	3c971547 	.word	0x3c971547

08005ad4 <__ieee754_sqrt>:
 8005ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ad8:	ec55 4b10 	vmov	r4, r5, d0
 8005adc:	4e55      	ldr	r6, [pc, #340]	; (8005c34 <__ieee754_sqrt+0x160>)
 8005ade:	43ae      	bics	r6, r5
 8005ae0:	ee10 0a10 	vmov	r0, s0
 8005ae4:	ee10 3a10 	vmov	r3, s0
 8005ae8:	462a      	mov	r2, r5
 8005aea:	4629      	mov	r1, r5
 8005aec:	d110      	bne.n	8005b10 <__ieee754_sqrt+0x3c>
 8005aee:	ee10 2a10 	vmov	r2, s0
 8005af2:	462b      	mov	r3, r5
 8005af4:	f7fa fd98 	bl	8000628 <__aeabi_dmul>
 8005af8:	4602      	mov	r2, r0
 8005afa:	460b      	mov	r3, r1
 8005afc:	4620      	mov	r0, r4
 8005afe:	4629      	mov	r1, r5
 8005b00:	f7fa fbdc 	bl	80002bc <__adddf3>
 8005b04:	4604      	mov	r4, r0
 8005b06:	460d      	mov	r5, r1
 8005b08:	ec45 4b10 	vmov	d0, r4, r5
 8005b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b10:	2d00      	cmp	r5, #0
 8005b12:	dc10      	bgt.n	8005b36 <__ieee754_sqrt+0x62>
 8005b14:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8005b18:	4330      	orrs	r0, r6
 8005b1a:	d0f5      	beq.n	8005b08 <__ieee754_sqrt+0x34>
 8005b1c:	b15d      	cbz	r5, 8005b36 <__ieee754_sqrt+0x62>
 8005b1e:	ee10 2a10 	vmov	r2, s0
 8005b22:	462b      	mov	r3, r5
 8005b24:	ee10 0a10 	vmov	r0, s0
 8005b28:	f7fa fbc6 	bl	80002b8 <__aeabi_dsub>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	460b      	mov	r3, r1
 8005b30:	f7fa fea4 	bl	800087c <__aeabi_ddiv>
 8005b34:	e7e6      	b.n	8005b04 <__ieee754_sqrt+0x30>
 8005b36:	1512      	asrs	r2, r2, #20
 8005b38:	d074      	beq.n	8005c24 <__ieee754_sqrt+0x150>
 8005b3a:	07d4      	lsls	r4, r2, #31
 8005b3c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005b40:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8005b44:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005b48:	bf5e      	ittt	pl
 8005b4a:	0fda      	lsrpl	r2, r3, #31
 8005b4c:	005b      	lslpl	r3, r3, #1
 8005b4e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8005b52:	2400      	movs	r4, #0
 8005b54:	0fda      	lsrs	r2, r3, #31
 8005b56:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8005b5a:	107f      	asrs	r7, r7, #1
 8005b5c:	005b      	lsls	r3, r3, #1
 8005b5e:	2516      	movs	r5, #22
 8005b60:	4620      	mov	r0, r4
 8005b62:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005b66:	1886      	adds	r6, r0, r2
 8005b68:	428e      	cmp	r6, r1
 8005b6a:	bfde      	ittt	le
 8005b6c:	1b89      	suble	r1, r1, r6
 8005b6e:	18b0      	addle	r0, r6, r2
 8005b70:	18a4      	addle	r4, r4, r2
 8005b72:	0049      	lsls	r1, r1, #1
 8005b74:	3d01      	subs	r5, #1
 8005b76:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8005b7a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8005b7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005b82:	d1f0      	bne.n	8005b66 <__ieee754_sqrt+0x92>
 8005b84:	462a      	mov	r2, r5
 8005b86:	f04f 0e20 	mov.w	lr, #32
 8005b8a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005b8e:	4281      	cmp	r1, r0
 8005b90:	eb06 0c05 	add.w	ip, r6, r5
 8005b94:	dc02      	bgt.n	8005b9c <__ieee754_sqrt+0xc8>
 8005b96:	d113      	bne.n	8005bc0 <__ieee754_sqrt+0xec>
 8005b98:	459c      	cmp	ip, r3
 8005b9a:	d811      	bhi.n	8005bc0 <__ieee754_sqrt+0xec>
 8005b9c:	f1bc 0f00 	cmp.w	ip, #0
 8005ba0:	eb0c 0506 	add.w	r5, ip, r6
 8005ba4:	da43      	bge.n	8005c2e <__ieee754_sqrt+0x15a>
 8005ba6:	2d00      	cmp	r5, #0
 8005ba8:	db41      	blt.n	8005c2e <__ieee754_sqrt+0x15a>
 8005baa:	f100 0801 	add.w	r8, r0, #1
 8005bae:	1a09      	subs	r1, r1, r0
 8005bb0:	459c      	cmp	ip, r3
 8005bb2:	bf88      	it	hi
 8005bb4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8005bb8:	eba3 030c 	sub.w	r3, r3, ip
 8005bbc:	4432      	add	r2, r6
 8005bbe:	4640      	mov	r0, r8
 8005bc0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8005bc4:	f1be 0e01 	subs.w	lr, lr, #1
 8005bc8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8005bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005bd0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005bd4:	d1db      	bne.n	8005b8e <__ieee754_sqrt+0xba>
 8005bd6:	430b      	orrs	r3, r1
 8005bd8:	d006      	beq.n	8005be8 <__ieee754_sqrt+0x114>
 8005bda:	1c50      	adds	r0, r2, #1
 8005bdc:	bf13      	iteet	ne
 8005bde:	3201      	addne	r2, #1
 8005be0:	3401      	addeq	r4, #1
 8005be2:	4672      	moveq	r2, lr
 8005be4:	f022 0201 	bicne.w	r2, r2, #1
 8005be8:	1063      	asrs	r3, r4, #1
 8005bea:	0852      	lsrs	r2, r2, #1
 8005bec:	07e1      	lsls	r1, r4, #31
 8005bee:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005bf2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005bf6:	bf48      	it	mi
 8005bf8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8005bfc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8005c00:	4614      	mov	r4, r2
 8005c02:	e781      	b.n	8005b08 <__ieee754_sqrt+0x34>
 8005c04:	0ad9      	lsrs	r1, r3, #11
 8005c06:	3815      	subs	r0, #21
 8005c08:	055b      	lsls	r3, r3, #21
 8005c0a:	2900      	cmp	r1, #0
 8005c0c:	d0fa      	beq.n	8005c04 <__ieee754_sqrt+0x130>
 8005c0e:	02cd      	lsls	r5, r1, #11
 8005c10:	d50a      	bpl.n	8005c28 <__ieee754_sqrt+0x154>
 8005c12:	f1c2 0420 	rsb	r4, r2, #32
 8005c16:	fa23 f404 	lsr.w	r4, r3, r4
 8005c1a:	1e55      	subs	r5, r2, #1
 8005c1c:	4093      	lsls	r3, r2
 8005c1e:	4321      	orrs	r1, r4
 8005c20:	1b42      	subs	r2, r0, r5
 8005c22:	e78a      	b.n	8005b3a <__ieee754_sqrt+0x66>
 8005c24:	4610      	mov	r0, r2
 8005c26:	e7f0      	b.n	8005c0a <__ieee754_sqrt+0x136>
 8005c28:	0049      	lsls	r1, r1, #1
 8005c2a:	3201      	adds	r2, #1
 8005c2c:	e7ef      	b.n	8005c0e <__ieee754_sqrt+0x13a>
 8005c2e:	4680      	mov	r8, r0
 8005c30:	e7bd      	b.n	8005bae <__ieee754_sqrt+0xda>
 8005c32:	bf00      	nop
 8005c34:	7ff00000 	.word	0x7ff00000

08005c38 <with_errno>:
 8005c38:	b570      	push	{r4, r5, r6, lr}
 8005c3a:	4604      	mov	r4, r0
 8005c3c:	460d      	mov	r5, r1
 8005c3e:	4616      	mov	r6, r2
 8005c40:	f7fe fcf8 	bl	8004634 <__errno>
 8005c44:	4629      	mov	r1, r5
 8005c46:	6006      	str	r6, [r0, #0]
 8005c48:	4620      	mov	r0, r4
 8005c4a:	bd70      	pop	{r4, r5, r6, pc}

08005c4c <xflow>:
 8005c4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c4e:	4614      	mov	r4, r2
 8005c50:	461d      	mov	r5, r3
 8005c52:	b108      	cbz	r0, 8005c58 <xflow+0xc>
 8005c54:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005c58:	e9cd 2300 	strd	r2, r3, [sp]
 8005c5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c60:	4620      	mov	r0, r4
 8005c62:	4629      	mov	r1, r5
 8005c64:	f7fa fce0 	bl	8000628 <__aeabi_dmul>
 8005c68:	2222      	movs	r2, #34	; 0x22
 8005c6a:	b003      	add	sp, #12
 8005c6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c70:	f7ff bfe2 	b.w	8005c38 <with_errno>

08005c74 <__math_uflow>:
 8005c74:	b508      	push	{r3, lr}
 8005c76:	2200      	movs	r2, #0
 8005c78:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005c7c:	f7ff ffe6 	bl	8005c4c <xflow>
 8005c80:	ec41 0b10 	vmov	d0, r0, r1
 8005c84:	bd08      	pop	{r3, pc}

08005c86 <__math_oflow>:
 8005c86:	b508      	push	{r3, lr}
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005c8e:	f7ff ffdd 	bl	8005c4c <xflow>
 8005c92:	ec41 0b10 	vmov	d0, r0, r1
 8005c96:	bd08      	pop	{r3, pc}

08005c98 <fabs>:
 8005c98:	ec51 0b10 	vmov	r0, r1, d0
 8005c9c:	ee10 2a10 	vmov	r2, s0
 8005ca0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005ca4:	ec43 2b10 	vmov	d0, r2, r3
 8005ca8:	4770      	bx	lr

08005caa <finite>:
 8005caa:	b082      	sub	sp, #8
 8005cac:	ed8d 0b00 	vstr	d0, [sp]
 8005cb0:	9801      	ldr	r0, [sp, #4]
 8005cb2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005cb6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005cba:	0fc0      	lsrs	r0, r0, #31
 8005cbc:	b002      	add	sp, #8
 8005cbe:	4770      	bx	lr

08005cc0 <scalbn>:
 8005cc0:	b570      	push	{r4, r5, r6, lr}
 8005cc2:	ec55 4b10 	vmov	r4, r5, d0
 8005cc6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005cca:	4606      	mov	r6, r0
 8005ccc:	462b      	mov	r3, r5
 8005cce:	b99a      	cbnz	r2, 8005cf8 <scalbn+0x38>
 8005cd0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005cd4:	4323      	orrs	r3, r4
 8005cd6:	d036      	beq.n	8005d46 <scalbn+0x86>
 8005cd8:	4b39      	ldr	r3, [pc, #228]	; (8005dc0 <scalbn+0x100>)
 8005cda:	4629      	mov	r1, r5
 8005cdc:	ee10 0a10 	vmov	r0, s0
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f7fa fca1 	bl	8000628 <__aeabi_dmul>
 8005ce6:	4b37      	ldr	r3, [pc, #220]	; (8005dc4 <scalbn+0x104>)
 8005ce8:	429e      	cmp	r6, r3
 8005cea:	4604      	mov	r4, r0
 8005cec:	460d      	mov	r5, r1
 8005cee:	da10      	bge.n	8005d12 <scalbn+0x52>
 8005cf0:	a32b      	add	r3, pc, #172	; (adr r3, 8005da0 <scalbn+0xe0>)
 8005cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf6:	e03a      	b.n	8005d6e <scalbn+0xae>
 8005cf8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005cfc:	428a      	cmp	r2, r1
 8005cfe:	d10c      	bne.n	8005d1a <scalbn+0x5a>
 8005d00:	ee10 2a10 	vmov	r2, s0
 8005d04:	4620      	mov	r0, r4
 8005d06:	4629      	mov	r1, r5
 8005d08:	f7fa fad8 	bl	80002bc <__adddf3>
 8005d0c:	4604      	mov	r4, r0
 8005d0e:	460d      	mov	r5, r1
 8005d10:	e019      	b.n	8005d46 <scalbn+0x86>
 8005d12:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005d16:	460b      	mov	r3, r1
 8005d18:	3a36      	subs	r2, #54	; 0x36
 8005d1a:	4432      	add	r2, r6
 8005d1c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005d20:	428a      	cmp	r2, r1
 8005d22:	dd08      	ble.n	8005d36 <scalbn+0x76>
 8005d24:	2d00      	cmp	r5, #0
 8005d26:	a120      	add	r1, pc, #128	; (adr r1, 8005da8 <scalbn+0xe8>)
 8005d28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d2c:	da1c      	bge.n	8005d68 <scalbn+0xa8>
 8005d2e:	a120      	add	r1, pc, #128	; (adr r1, 8005db0 <scalbn+0xf0>)
 8005d30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d34:	e018      	b.n	8005d68 <scalbn+0xa8>
 8005d36:	2a00      	cmp	r2, #0
 8005d38:	dd08      	ble.n	8005d4c <scalbn+0x8c>
 8005d3a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005d3e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005d42:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005d46:	ec45 4b10 	vmov	d0, r4, r5
 8005d4a:	bd70      	pop	{r4, r5, r6, pc}
 8005d4c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005d50:	da19      	bge.n	8005d86 <scalbn+0xc6>
 8005d52:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005d56:	429e      	cmp	r6, r3
 8005d58:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8005d5c:	dd0a      	ble.n	8005d74 <scalbn+0xb4>
 8005d5e:	a112      	add	r1, pc, #72	; (adr r1, 8005da8 <scalbn+0xe8>)
 8005d60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d1e2      	bne.n	8005d2e <scalbn+0x6e>
 8005d68:	a30f      	add	r3, pc, #60	; (adr r3, 8005da8 <scalbn+0xe8>)
 8005d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d6e:	f7fa fc5b 	bl	8000628 <__aeabi_dmul>
 8005d72:	e7cb      	b.n	8005d0c <scalbn+0x4c>
 8005d74:	a10a      	add	r1, pc, #40	; (adr r1, 8005da0 <scalbn+0xe0>)
 8005d76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d0b8      	beq.n	8005cf0 <scalbn+0x30>
 8005d7e:	a10e      	add	r1, pc, #56	; (adr r1, 8005db8 <scalbn+0xf8>)
 8005d80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d84:	e7b4      	b.n	8005cf0 <scalbn+0x30>
 8005d86:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005d8a:	3236      	adds	r2, #54	; 0x36
 8005d8c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005d90:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8005d94:	4620      	mov	r0, r4
 8005d96:	4b0c      	ldr	r3, [pc, #48]	; (8005dc8 <scalbn+0x108>)
 8005d98:	2200      	movs	r2, #0
 8005d9a:	e7e8      	b.n	8005d6e <scalbn+0xae>
 8005d9c:	f3af 8000 	nop.w
 8005da0:	c2f8f359 	.word	0xc2f8f359
 8005da4:	01a56e1f 	.word	0x01a56e1f
 8005da8:	8800759c 	.word	0x8800759c
 8005dac:	7e37e43c 	.word	0x7e37e43c
 8005db0:	8800759c 	.word	0x8800759c
 8005db4:	fe37e43c 	.word	0xfe37e43c
 8005db8:	c2f8f359 	.word	0xc2f8f359
 8005dbc:	81a56e1f 	.word	0x81a56e1f
 8005dc0:	43500000 	.word	0x43500000
 8005dc4:	ffff3cb0 	.word	0xffff3cb0
 8005dc8:	3c900000 	.word	0x3c900000

08005dcc <_init>:
 8005dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dce:	bf00      	nop
 8005dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dd2:	bc08      	pop	{r3}
 8005dd4:	469e      	mov	lr, r3
 8005dd6:	4770      	bx	lr

08005dd8 <_fini>:
 8005dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dda:	bf00      	nop
 8005ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dde:	bc08      	pop	{r3}
 8005de0:	469e      	mov	lr, r3
 8005de2:	4770      	bx	lr
