clk 1 bit bool
rst 1 bit sc_logic
vec_rsc_0_0_adra 9 bit_vector sc_lv
vec_rsc_0_0_da 64 bit_vector sc_lv
vec_rsc_0_0_wea 1 bit sc_logic
vec_rsc_0_0_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_0_lz 1 bit sc_logic
vec_rsc_0_1_adra 9 bit_vector sc_lv
vec_rsc_0_1_da 64 bit_vector sc_lv
vec_rsc_0_1_wea 1 bit sc_logic
vec_rsc_0_1_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_1_lz 1 bit sc_logic
p_rsc_dat 64 bit_vector sc_lv
p_rsc_triosy_lz 1 bit sc_logic
r_rsc_dat 64 bit_vector sc_lv
r_rsc_triosy_lz 1 bit sc_logic
