{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745883931032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745883931032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 17:45:30 2025 " "Processing started: Mon Apr 28 17:45:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745883931032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883931032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_Decryption -c AES_Decryption " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_Decryption -c AES_Decryption" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883931033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745883931616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745883931616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_tb-behavior " "Found design unit 1: Top_tb-behavior" {  } { { "Top_tb.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Top_tb.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_tb " "Found entity 1: Top_tb" {  } { { "Top_tb.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Top_tb.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-structure " "Found design unit 1: Top-structure" {  } { { "Top.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Top.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940218 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Top.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbyteskey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subbyteskey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubBytesKey-Behavioral " "Found design unit 1: SubBytesKey-Behavioral" {  } { { "SubBytesKey.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/SubBytesKey.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940220 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubBytesKey " "Found entity 1: SubBytesKey" {  } { { "SubBytesKey.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/SubBytesKey.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemach.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemach.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMach-Behavioral " "Found design unit 1: StateMach-Behavioral" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 223 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940222 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMach " "Found entity 1: StateMach" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBox-Behavioral " "Found design unit 1: SBox-Behavioral" {  } { { "SBox.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/SBox.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940224 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBox " "Found entity 1: SBox" {  } { { "SBox.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/SBox.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcon-Behavioral " "Found design unit 1: Rcon-Behavioral" {  } { { "Rcon.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Rcon.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940226 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcon " "Found entity 1: Rcon" {  } { { "Rcon.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Rcon.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2to1-rtl " "Found design unit 1: Mux2to1-rtl" {  } { { "Mux2to1.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Mux2to1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940228 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Mux2to1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940228 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Mux.vhd" 30 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1745883940231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-Behavioral " "Found design unit 1: Mux-Behavioral" {  } { { "Mux.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Mux.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940231 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Mux.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyschedule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyschedule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeySchedule-Behavioral " "Found design unit 1: KeySchedule-Behavioral" {  } { { "KeySchedule.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/KeySchedule.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940233 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeySchedule " "Found entity 1: KeySchedule" {  } { { "KeySchedule.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/KeySchedule.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyprocessor-Behavioral " "Found design unit 1: Keyprocessor-Behavioral" {  } { { "Keyprocessor.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Keyprocessor.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940235 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyprocessor " "Found entity 1: Keyprocessor" {  } { { "Keyprocessor.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Keyprocessor.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keymem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keymem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keymem-Behavioral " "Found design unit 1: Keymem-Behavioral" {  } { { "Keymem.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Keymem.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940237 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keymem " "Found entity 1: Keymem" {  } { { "Keymem.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Keymem.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invsubbytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file invsubbytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InvSubBytes-behavioral " "Found design unit 1: InvSubBytes-behavioral" {  } { { "InvSubBytes.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/InvSubBytes.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940239 ""} { "Info" "ISGN_ENTITY_NAME" "1 InvSubBytes " "Found entity 1: InvSubBytes" {  } { { "InvSubBytes.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/InvSubBytes.vhd" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invshiftrows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file invshiftrows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InvShiftRows-rtl " "Found design unit 1: InvShiftRows-rtl" {  } { { "InvShiftRows.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/InvShiftRows.vhd" 216 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940241 ""} { "Info" "ISGN_ENTITY_NAME" "1 InvShiftRows " "Found entity 1: InvShiftRows" {  } { { "InvShiftRows.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/InvShiftRows.vhd" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invmixcolumns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file invmixcolumns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InvMixColumns-Behavioral " "Found design unit 1: InvMixColumns-Behavioral" {  } { { "InvMixColumns.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/InvMixColumns.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940243 ""} { "Info" "ISGN_ENTITY_NAME" "1 InvMixColumns " "Found entity 1: InvMixColumns" {  } { { "InvMixColumns.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/InvMixColumns.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "galoispackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file galoispackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GaloisPackage " "Found design unit 1: GaloisPackage" {  } { { "GaloisPackage.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/GaloisPackage.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940246 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 GaloisPackage-body " "Found design unit 2: GaloisPackage-body" {  } { { "GaloisPackage.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/GaloisPackage.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeMux-Behavioral " "Found design unit 1: DeMux-Behavioral" {  } { { "DeMux.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/DeMux.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940248 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeMux " "Found entity 1: DeMux" {  } { { "DeMux.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/DeMux.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addroundkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddRoundKey-Behavioral " "Found design unit 1: AddRoundKey-Behavioral" {  } { { "AddRoundKey.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/AddRoundKey.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940250 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/AddRoundKey.vhd" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745883940250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745883940298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey AddRoundKey:u0 " "Elaborating entity \"AddRoundKey\" for hierarchy \"AddRoundKey:u0\"" {  } { { "Top.vhd" "u0" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Top.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745883940304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:u8 " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:u8\"" {  } { { "Top.vhd" "u8" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Top.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745883940309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeySchedule KeySchedule:u9 " "Elaborating entity \"KeySchedule\" for hierarchy \"KeySchedule:u9\"" {  } { { "Top.vhd" "u9" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Top.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745883940311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyprocessor KeySchedule:u9\|Keyprocessor:U01 " "Elaborating entity \"Keyprocessor\" for hierarchy \"KeySchedule:u9\|Keyprocessor:U01\"" {  } { { "KeySchedule.vhd" "U01" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/KeySchedule.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745883940313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keymem KeySchedule:u9\|Keymem:U02 " "Elaborating entity \"Keymem\" for hierarchy \"KeySchedule:u9\|Keymem:U02\"" {  } { { "KeySchedule.vhd" "U02" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/KeySchedule.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745883940325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcon KeySchedule:u9\|Rcon:U03 " "Elaborating entity \"Rcon\" for hierarchy \"KeySchedule:u9\|Rcon:U03\"" {  } { { "KeySchedule.vhd" "U03" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/KeySchedule.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745883940327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytesKey KeySchedule:u9\|SubBytesKey:U04 " "Elaborating entity \"SubBytesKey\" for hierarchy \"KeySchedule:u9\|SubBytesKey:U04\"" {  } { { "KeySchedule.vhd" "U04" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/KeySchedule.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745883940328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMach StateMach:u10 " "Elaborating entity \"StateMach\" for hierarchy \"StateMach:u10\"" {  } { { "Top.vhd" "u10" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Top.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745883940332 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_SelectKey StateMach.vhd(301) " "VHDL Process Statement warning at StateMach.vhd(301): signal \"s_SelectKey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1745883940335 "|Top|StateMach:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_SelectKey StateMach.vhd(307) " "VHDL Process Statement warning at StateMach.vhd(307): signal \"s_SelectKey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1745883940336 "|Top|StateMach:u10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_SelectKey StateMach.vhd(278) " "VHDL Process Statement warning at StateMach.vhd(278): inferring latch(es) for signal or variable \"s_SelectKey\", which holds its previous value in one or more paths through the process" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1745883940337 "|Top|StateMach:u10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIGEST StateMach.vhd(278) " "VHDL Process Statement warning at StateMach.vhd(278): inferring latch(es) for signal or variable \"SIGEST\", which holds its previous value in one or more paths through the process" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1745883940337 "|Top|StateMach:u10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MuxSel StateMach.vhd(278) " "VHDL Process Statement warning at StateMach.vhd(278): inferring latch(es) for signal or variable \"MuxSel\", which holds its previous value in one or more paths through the process" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1745883940337 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxSel StateMach.vhd(278) " "Inferred latch for \"MuxSel\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940338 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.Fin StateMach.vhd(278) " "Inferred latch for \"SIGEST.Fin\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940338 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.ARK3 StateMach.vhd(278) " "Inferred latch for \"SIGEST.ARK3\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940338 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.InvSB2 StateMach.vhd(278) " "Inferred latch for \"SIGEST.InvSB2\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940339 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.InvSR2 StateMach.vhd(278) " "Inferred latch for \"SIGEST.InvSR2\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940339 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.ARK2 StateMach.vhd(278) " "Inferred latch for \"SIGEST.ARK2\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940339 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.InvMC StateMach.vhd(278) " "Inferred latch for \"SIGEST.InvMC\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940339 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.InvSR1 StateMach.vhd(278) " "Inferred latch for \"SIGEST.InvSR1\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940339 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.InvSB1 StateMach.vhd(278) " "Inferred latch for \"SIGEST.InvSB1\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940339 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.ARK1 StateMach.vhd(278) " "Inferred latch for \"SIGEST.ARK1\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940339 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.KS StateMach.vhd(278) " "Inferred latch for \"SIGEST.KS\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940339 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SelectKey\[0\] StateMach.vhd(278) " "Inferred latch for \"s_SelectKey\[0\]\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940340 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SelectKey\[1\] StateMach.vhd(278) " "Inferred latch for \"s_SelectKey\[1\]\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940340 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SelectKey\[2\] StateMach.vhd(278) " "Inferred latch for \"s_SelectKey\[2\]\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940340 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SelectKey\[3\] StateMach.vhd(278) " "Inferred latch for \"s_SelectKey\[3\]\" at StateMach.vhd(278)" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883940340 "|Top|StateMach:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSubBytes InvSubBytes:u1 " "Elaborating entity \"InvSubBytes\" for hierarchy \"InvSubBytes:u1\"" {  } { { "Top.vhd" "u1" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Top.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745883940356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvShiftRows InvShiftRows:u2 " "Elaborating entity \"InvShiftRows\" for hierarchy \"InvShiftRows:u2\"" {  } { { "Top.vhd" "u2" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Top.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745883940361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumns InvMixColumns:u3 " "Elaborating entity \"InvMixColumns\" for hierarchy \"InvMixColumns:u3\"" {  } { { "Top.vhd" "u3" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Top.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745883940363 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeySchedule:u9\|Keymem:U02\|KEYs " "RAM logic \"KeySchedule:u9\|Keymem:U02\|KEYs\" is uninferred due to asynchronous read logic" {  } { { "Keymem.vhd" "KEYs" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Keymem.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745883941764 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1745883941764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|s_SelectKey\[0\] " "Latch StateMach:u10\|s_SelectKey\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.InvSB1 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.InvSB1" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944175 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|s_SelectKey\[1\] " "Latch StateMach:u10\|s_SelectKey\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK3 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK3" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944175 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|s_SelectKey\[2\] " "Latch StateMach:u10\|s_SelectKey\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.InvSB1 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.InvSB1" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944175 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|s_SelectKey\[3\] " "Latch StateMach:u10\|s_SelectKey\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK3 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK3" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944175 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|MuxSel " "Latch StateMach:u10\|MuxSel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.InvMC " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.InvMC" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944175 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.ARK1_436 " "Latch StateMach:u10\|SIGEST.ARK1_436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.KS " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.KS" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944176 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.InvSB1_419 " "Latch StateMach:u10\|SIGEST.InvSB1_419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.InvSR1 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.InvSR1" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944176 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.InvSR1_402 " "Latch StateMach:u10\|SIGEST.InvSR1_402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK1 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK1" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944176 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.InvMC_385 " "Latch StateMach:u10\|SIGEST.InvMC_385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK2 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK2" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944176 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.ARK2_368 " "Latch StateMach:u10\|SIGEST.ARK2_368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.InvSB1 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.InvSB1" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944176 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.InvSB2_334 " "Latch StateMach:u10\|SIGEST.InvSB2_334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.InvSR2 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.InvSR2" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944176 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.InvSR2_351 " "Latch StateMach:u10\|SIGEST.InvSR2_351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK2 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK2" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944176 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.ARK3_317 " "Latch StateMach:u10\|SIGEST.ARK3_317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.InvSB2 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.InvSB2" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944176 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.Fin_300 " "Latch StateMach:u10\|SIGEST.Fin_300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK3 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK3" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 240 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745883944176 ""}  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/StateMach.vhd" 278 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745883944176 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Keyprocessor.vhd" "" { Text "C:/Users/matia/Documents/TE2002B/PROYECTOS_FINALES/Encryptor_Decryptor/TE2002B/Decryptor/Keyprocessor.vhd" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1745883944216 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1745883944216 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745883946734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745883965032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745883965032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7965 " "Implemented 7965 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "258 " "Implemented 258 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745883965756 ""} { "Info" "ICUT_CUT_TM_OPINS" "142 " "Implemented 142 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745883965756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7565 " "Implemented 7565 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745883965756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745883965756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745883965792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 17:46:05 2025 " "Processing ended: Mon Apr 28 17:46:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745883965792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745883965792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745883965792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745883965792 ""}
