library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity multiple is
  generic (
    DATA_WIDTH : integer := 16
  );
  port (
    x_in  : in  signed(DATA_WIDTH-1 downto 0);      -- 16bit
    w_in  : in  signed(DATA_WIDTH-1 downto 0);      -- 16bit
    p_out : out signed((DATA_WIDTH*2)-1 downto 0)   -- 32bit (ä¸¸ã‚ãªã—ã?®å®Œå?¨ãªç©?)
  );
end entity;

architecture rtl of multiple is
begin
  -- å˜ç´”ãªæ›ã‘ç®—ã‚’è¡Œã„ã€?32bitã®çµæœã‚’ãã®ã¾ã¾å‡ºã?
  p_out <= x_in * w_in;
end architecture;