{"Shih-Chieh Chang": [2.970255916223685e-10, ["Perturb and simplify: multi-level boolean network optimizer", ["Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.1994.629734", 4, "iccad", 1994]], "Malgorzata Marek-Sadowska": [0, ["Perturb and simplify: multi-level boolean network optimizer", ["Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.1994.629734", 4, "iccad", 1994], ["Universal logic gate for FPGA design", ["Chih-Chang Lin", "Malgorzata Marek-Sadowska", "Duane Gatlin"], "https://doi.org/10.1109/ICCAD.1994.629760", 5, "iccad", 1994]], "Wolfgang Kunz": [0, ["Multi-level logic optimization by implication analysis", ["Wolfgang Kunz", "Premachandran R. Menon"], "https://doi.org/10.1109/ICCAD.1994.629735", 8, "iccad", 1994]], "Premachandran R. Menon": [0, ["Multi-level logic optimization by implication analysis", ["Wolfgang Kunz", "Premachandran R. Menon"], "https://doi.org/10.1109/ICCAD.1994.629735", 8, "iccad", 1994]], "Daniel Brand": [0, ["Incremental synthesis", ["Daniel Brand", "Anthony D. Drumm", "Sandip Kundu", "Prakash Narain"], "https://doi.org/10.1109/ICCAD.1994.629736", 5, "iccad", 1994]], "Anthony D. Drumm": [0, ["Incremental synthesis", ["Daniel Brand", "Anthony D. Drumm", "Sandip Kundu", "Prakash Narain"], "https://doi.org/10.1109/ICCAD.1994.629736", 5, "iccad", 1994]], "Sandip Kundu": [0, ["Incremental synthesis", ["Daniel Brand", "Anthony D. Drumm", "Sandip Kundu", "Prakash Narain"], "https://doi.org/10.1109/ICCAD.1994.629736", 5, "iccad", 1994]], "Prakash Narain": [0, ["Incremental synthesis", ["Daniel Brand", "Anthony D. Drumm", "Sandip Kundu", "Prakash Narain"], "https://doi.org/10.1109/ICCAD.1994.629736", 5, "iccad", 1994]], "David Karchmer": [0, ["Definition and solution of the memory packing problem for field-programmable systems", ["David Karchmer", "Jonathan Rose"], "https://doi.org/10.1109/ICCAD.1994.629737", 7, "iccad", 1994]], "Jonathan Rose": [0, ["Definition and solution of the memory packing problem for field-programmable systems", ["David Karchmer", "Jonathan Rose"], "https://doi.org/10.1109/ICCAD.1994.629737", 7, "iccad", 1994]], "David J. Kolson": [0, ["Integrating program transformations in the memory-based synthesis of image and video algorithms", ["David J. Kolson", "Alexandru Nicolau", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.1994.629738", 4, "iccad", 1994]], "Alexandru Nicolau": [0, ["Integrating program transformations in the memory-based synthesis of image and video algorithms", ["David J. Kolson", "Alexandru Nicolau", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.1994.629738", 4, "iccad", 1994]], "Nikil D. Dutt": [0, ["Integrating program transformations in the memory-based synthesis of image and video algorithms", ["David J. Kolson", "Alexandru Nicolau", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.1994.629738", 4, "iccad", 1994], ["Comprehensive lower bound estimation from behavioral descriptions", ["Seong Yong Ohm", "Fadi J. Kurdahi", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.1994.629763", 6, "iccad", 1994]], "Florin Balasa": [0, ["Dataflow-driven memory allocation for multi-dimensional signal processing systems", ["Florin Balasa", "Francky Catthoor", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1994.629739", 4, "iccad", 1994]], "Francky Catthoor": [0, ["Dataflow-driven memory allocation for multi-dimensional signal processing systems", ["Florin Balasa", "Francky Catthoor", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1994.629739", 4, "iccad", 1994], ["Design of heterogeneous ICs for mobile and personal communication systems", ["Gert Goossens", "Ivo Bolsens", "Bill Lin", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.1994.629872", 8, "iccad", 1994]], "Hugo De Man": [0, ["Dataflow-driven memory allocation for multi-dimensional signal processing systems", ["Florin Balasa", "Francky Catthoor", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1994.629739", 4, "iccad", 1994]], "Uwe Glaser": [0, ["Test generation for bridging faults in CMOS ICs based on current monitoring versus signal propagation", ["Uwe Glaser", "Heinrich Theodor Vierhaus", "M. Kley", "A. Wiederhold"], "https://doi.org/10.1109/ICCAD.1994.629740", 4, "iccad", 1994]], "Heinrich Theodor Vierhaus": [0, ["Test generation for bridging faults in CMOS ICs based on current monitoring versus signal propagation", ["Uwe Glaser", "Heinrich Theodor Vierhaus", "M. Kley", "A. Wiederhold"], "https://doi.org/10.1109/ICCAD.1994.629740", 4, "iccad", 1994]], "M. Kley": [0, ["Test generation for bridging faults in CMOS ICs based on current monitoring versus signal propagation", ["Uwe Glaser", "Heinrich Theodor Vierhaus", "M. Kley", "A. Wiederhold"], "https://doi.org/10.1109/ICCAD.1994.629740", 4, "iccad", 1994]], "A. Wiederhold": [0, ["Test generation for bridging faults in CMOS ICs based on current monitoring versus signal propagation", ["Uwe Glaser", "Heinrich Theodor Vierhaus", "M. Kley", "A. Wiederhold"], "https://doi.org/10.1109/ICCAD.1994.629740", 4, "iccad", 1994]], "Daniel G. Saab": [0, ["Iterative [simulation-based genetics + deterministic techniques]= complete ATPG0", ["Daniel G. Saab", "Youssef Saab", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1994.629741", 4, "iccad", 1994]], "Youssef Saab": [0, ["Iterative [simulation-based genetics + deterministic techniques]= complete ATPG0", ["Daniel G. Saab", "Youssef Saab", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1994.629741", 4, "iccad", 1994]], "Jacob A. Abraham": [0, ["Iterative [simulation-based genetics + deterministic techniques]= complete ATPG0", ["Daniel G. Saab", "Youssef Saab", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1994.629741", 4, "iccad", 1994], ["RAFT191486: a novel program for rapid-fire test and diagnosis of digital logic for marginal delays and delay faults", ["Abhijit Chatterjee", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1994.629814", 4, "iccad", 1994]], "Giri Devarayanadurg": [0, ["Analytical fault modeling and static test generation for analog ICs", ["Giri Devarayanadurg", "Mani Soma"], "https://doi.org/10.1109/ICCAD.1994.629742", 4, "iccad", 1994]], "Mani Soma": [0, ["Analytical fault modeling and static test generation for analog ICs", ["Giri Devarayanadurg", "Mani Soma"], "https://doi.org/10.1109/ICCAD.1994.629742", 4, "iccad", 1994]], "Honghua Yang": [2.056134735539672e-05, ["Efficient network flow based min-cut balanced partitioning", ["Honghua Yang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629743", 6, "iccad", 1994]], "D. F. Wong": [0, ["Efficient network flow based min-cut balanced partitioning", ["Honghua Yang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629743", 6, "iccad", 1994], ["Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs", ["Hannah Honghua Yang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629758", 6, "iccad", 1994], ["Simultaneous functional-unit binding and floorplanning", ["Yung-Ming Fang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629787", 5, "iccad", 1994], ["A new global routing algorithm for FPGAs", ["Yao-Wen Chang", "Shashidhar Thakur", "Kai Zhu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629817", 6, "iccad", 1994], ["Layer assignment for high-performance multi-chip modules", ["Kai-Yuan Chao", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629895", 6, "iccad", 1994]], "Jason Cong": [0, ["Multi-way VLSI circuit partitioning based on dual net representation", ["Jason Cong", "Wilburt Labio", "Narayanan Shivakumar"], "https://doi.org/10.1109/ICCAD.1994.629744", 7, "iccad", 1994], ["Simultaneous driver and wire sizing for performance and power optimization", ["Jason Cong", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.1994.629767", 7, "iccad", 1994]], "Wilburt Labio": [0, ["Multi-way VLSI circuit partitioning based on dual net representation", ["Jason Cong", "Wilburt Labio", "Narayanan Shivakumar"], "https://doi.org/10.1109/ICCAD.1994.629744", 7, "iccad", 1994]], "Narayanan Shivakumar": [0, ["Multi-way VLSI circuit partitioning based on dual net representation", ["Jason Cong", "Wilburt Labio", "Narayanan Shivakumar"], "https://doi.org/10.1109/ICCAD.1994.629744", 7, "iccad", 1994]], "Charles J. Alpert": [0, ["A general framework for vertex orderings, with applications to netlist clustering", ["Charles J. Alpert", "Andrew B. Kahng"], "https://doi.org/10.1109/ICCAD.1994.629745", 5, "iccad", 1994]], "Andrew B. Kahng": [8.938514595158153e-09, ["A general framework for vertex orderings, with applications to netlist clustering", ["Charles J. Alpert", "Andrew B. Kahng"], "https://doi.org/10.1109/ICCAD.1994.629745", 5, "iccad", 1994], ["Low-cost single-layer clock trees with exact zero Elmore delay skew", ["Andrew B. Kahng", "Chung-Wen Albert Tsao"], "https://doi.org/10.1109/ICCAD.1994.629768", 6, "iccad", 1994]], "Gary D. Hachtel": [0, ["Re-encoding sequential circuits to reduce power dissipation", ["Gary D. Hachtel", "Mariano Hermida de la Rica", "Abelardo Pardo", "Massimo Poncino", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1994.629746", 4, "iccad", 1994], ["A symbolic method to reduce power consumption of circuits containing false paths", ["R. Iris Bahar", "Gary D. Hachtel", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1994.629820", 4, "iccad", 1994]], "Mariano Hermida de la Rica": [0, ["Re-encoding sequential circuits to reduce power dissipation", ["Gary D. Hachtel", "Mariano Hermida de la Rica", "Abelardo Pardo", "Massimo Poncino", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1994.629746", 4, "iccad", 1994]], "Abelardo Pardo": [0, ["Re-encoding sequential circuits to reduce power dissipation", ["Gary D. Hachtel", "Mariano Hermida de la Rica", "Abelardo Pardo", "Massimo Poncino", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1994.629746", 4, "iccad", 1994]], "Massimo Poncino": [0, ["Re-encoding sequential circuits to reduce power dissipation", ["Gary D. Hachtel", "Mariano Hermida de la Rica", "Abelardo Pardo", "Massimo Poncino", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1994.629746", 4, "iccad", 1994]], "Fabio Somenzi": [0, ["Re-encoding sequential circuits to reduce power dissipation", ["Gary D. Hachtel", "Mariano Hermida de la Rica", "Abelardo Pardo", "Massimo Poncino", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1994.629746", 4, "iccad", 1994], ["A symbolic method to reduce power consumption of circuits containing false paths", ["R. Iris Bahar", "Gary D. Hachtel", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1994.629820", 4, "iccad", 1994], ["Symmetry detection and dynamic variable ordering of decision diagrams", ["Shipra Panda", "Fabio Somenzi", "Bernard Plessier"], "https://doi.org/10.1109/ICCAD.1994.629887", 4, "iccad", 1994]], "Mazhar Alidina": [0, ["Precomputation-based sequential logic optimization for low power", ["Mazhar Alidina", "Jose C. Monteiro", "Srinivas Devadas", "Abhijit Ghosh", "Marios C. Papaefthymiou"], "https://doi.org/10.1109/ICCAD.1994.629747", 8, "iccad", 1994]], "Jose C. Monteiro": [0, ["Precomputation-based sequential logic optimization for low power", ["Mazhar Alidina", "Jose C. Monteiro", "Srinivas Devadas", "Abhijit Ghosh", "Marios C. Papaefthymiou"], "https://doi.org/10.1109/ICCAD.1994.629747", 8, "iccad", 1994]], "Srinivas Devadas": [0, ["Precomputation-based sequential logic optimization for low power", ["Mazhar Alidina", "Jose C. Monteiro", "Srinivas Devadas", "Abhijit Ghosh", "Marios C. Papaefthymiou"], "https://doi.org/10.1109/ICCAD.1994.629747", 8, "iccad", 1994], ["Synthesis of hazard-free multi-level logic under multiple-input changes from binary decision diagrams", ["Bill Lin", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1994.629874", 8, "iccad", 1994], ["Performance-driven synthesis of asynchronous controllers", ["Kenneth Y. Yun", "Bill Lin", "David L. Dill", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1994.629875", 8, "iccad", 1994]], "Abhijit Ghosh": [0, ["Precomputation-based sequential logic optimization for low power", ["Mazhar Alidina", "Jose C. Monteiro", "Srinivas Devadas", "Abhijit Ghosh", "Marios C. Papaefthymiou"], "https://doi.org/10.1109/ICCAD.1994.629747", 8, "iccad", 1994]], "Marios C. Papaefthymiou": [0, ["Precomputation-based sequential logic optimization for low power", ["Mazhar Alidina", "Jose C. Monteiro", "Srinivas Devadas", "Abhijit Ghosh", "Marios C. Papaefthymiou"], "https://doi.org/10.1109/ICCAD.1994.629747", 8, "iccad", 1994]], "Chi-Ying Tsui": [0, ["Low power state assignment targeting two-and multi-level logic implementations", ["Chi-Ying Tsui", "Massoud Pedram", "Chih-Ang Chen", "Alvin M. Despain"], "https://doi.org/10.1109/ICCAD.1994.629748", 6, "iccad", 1994]], "Massoud Pedram": [0, ["Low power state assignment targeting two-and multi-level logic implementations", ["Chi-Ying Tsui", "Massoud Pedram", "Chih-Ang Chen", "Alvin M. Despain"], "https://doi.org/10.1109/ICCAD.1994.629748", 6, "iccad", 1994], ["Switching activity analysis considering spatiotemporal correlations", ["Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1994.629783", 6, "iccad", 1994], ["Multi-level network optimization for low power", ["Sasan Iman", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1994.629821", 6, "iccad", 1994]], "Chih-Ang Chen": [0, ["Low power state assignment targeting two-and multi-level logic implementations", ["Chi-Ying Tsui", "Massoud Pedram", "Chih-Ang Chen", "Alvin M. Despain"], "https://doi.org/10.1109/ICCAD.1994.629748", 6, "iccad", 1994]], "Alvin M. Despain": [0, ["Low power state assignment targeting two-and multi-level logic implementations", ["Chi-Ying Tsui", "Massoud Pedram", "Chih-Ang Chen", "Alvin M. Despain"], "https://doi.org/10.1109/ICCAD.1994.629748", 6, "iccad", 1994], ["Generating instruction sets and microarchitectures from applications", ["Ing-Jer Huang", "Alvin M. Despain"], "https://doi.org/10.1109/ICCAD.1994.629826", 6, "iccad", 1994]], "Miodrag Potkonjak": [0, ["Algorithm selection: a quantitative computation-intensive optimization approach", ["Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1994.629749", 6, "iccad", 1994], ["Non-scan design-for-testability of RT-level data paths", ["Sujit Dey", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1994.629889", 6, "iccad", 1994]], "Jan M. Rabaey": [0, ["Algorithm selection: a quantitative computation-intensive optimization approach", ["Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1994.629749", 6, "iccad", 1994]], "Jorg Henkel": [0, ["Adaptation of partitioning and high-level synthesis in hardware/software co-synthesis", ["Jorg Henkel", "Rolf Ernst", "Ulrich Holtmann", "Thomas Benner"], "https://doi.org/10.1109/ICCAD.1994.629750", 5, "iccad", 1994]], "Rolf Ernst": [0, ["Adaptation of partitioning and high-level synthesis in hardware/software co-synthesis", ["Jorg Henkel", "Rolf Ernst", "Ulrich Holtmann", "Thomas Benner"], "https://doi.org/10.1109/ICCAD.1994.629750", 5, "iccad", 1994]], "Ulrich Holtmann": [0, ["Adaptation of partitioning and high-level synthesis in hardware/software co-synthesis", ["Jorg Henkel", "Rolf Ernst", "Ulrich Holtmann", "Thomas Benner"], "https://doi.org/10.1109/ICCAD.1994.629750", 5, "iccad", 1994]], "Thomas Benner": [0, ["Adaptation of partitioning and high-level synthesis in hardware/software co-synthesis", ["Jorg Henkel", "Rolf Ernst", "Ulrich Holtmann", "Thomas Benner"], "https://doi.org/10.1109/ICCAD.1994.629750", 5, "iccad", 1994]], "Bill Lin": [0, ["Synthesis of concurrent system interface modules with automatic protocol conversion generation", ["Bill Lin", "Steven Vercauteren"], "https://doi.org/10.1109/ICCAD.1994.629751", 8, "iccad", 1994], ["Design of heterogeneous ICs for mobile and personal communication systems", ["Gert Goossens", "Ivo Bolsens", "Bill Lin", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.1994.629872", 8, "iccad", 1994], ["Synthesis of hazard-free multi-level logic under multiple-input changes from binary decision diagrams", ["Bill Lin", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1994.629874", 8, "iccad", 1994], ["Performance-driven synthesis of asynchronous controllers", ["Kenneth Y. Yun", "Bill Lin", "David L. Dill", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1994.629875", 8, "iccad", 1994]], "Steven Vercauteren": [0, ["Synthesis of concurrent system interface modules with automatic protocol conversion generation", ["Bill Lin", "Steven Vercauteren"], "https://doi.org/10.1109/ICCAD.1994.629751", 8, "iccad", 1994]], "Sybille Hellebrand": [0, ["An efficient procedure for the synthesis of fast self-testable controller structures", ["Sybille Hellebrand", "Hans-Joachim Wunderlich"], "https://doi.org/10.1109/ICCAD.1994.629752", 7, "iccad", 1994]], "Hans-Joachim Wunderlich": [0, ["An efficient procedure for the synthesis of fast self-testable controller structures", ["Sybille Hellebrand", "Hans-Joachim Wunderlich"], "https://doi.org/10.1109/ICCAD.1994.629752", 7, "iccad", 1994]], "Sanjay Gupta": [0, ["Test pattern generation based on arithmetic operations", ["Sanjay Gupta", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1109/ICCAD.1994.629753", 8, "iccad", 1994]], "Janusz Rajski": [0, ["Test pattern generation based on arithmetic operations", ["Sanjay Gupta", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1109/ICCAD.1994.629753", 8, "iccad", 1994]], "Jerzy Tyszer": [0, ["Test pattern generation based on arithmetic operations", ["Sanjay Gupta", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1109/ICCAD.1994.629753", 8, "iccad", 1994]], "Chen-Huan Chiang": [0, ["Random pattern testable logic synthesis", ["Chen-Huan Chiang", "Sandeep K. Gupta"], "https://doi.org/10.1109/ICCAD.1994.629754", 4, "iccad", 1994]], "Sandeep K. Gupta": [0, ["Random pattern testable logic synthesis", ["Chen-Huan Chiang", "Sandeep K. Gupta"], "https://doi.org/10.1109/ICCAD.1994.629754", 4, "iccad", 1994]], "Anmol Mathur": [0, ["Compression-relaxation: a new approach to performance driven placement for regular architectures", ["Anmol Mathur", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1994.629755", 7, "iccad", 1994]], "C. L. Liu": [0, ["Compression-relaxation: a new approach to performance driven placement for regular architectures", ["Anmol Mathur", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1994.629755", 7, "iccad", 1994], ["Area minimization for hierarchical floorplans", ["Peichen Pan", "Weiping Shi", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1994.629840", 5, "iccad", 1994], ["Minimum crosstalk switchbox routing", ["Tong Gao", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1994.629884", 6, "iccad", 1994]], "Wern-Jieh Sun": [7.44244466055477e-09, ["A loosely coupled parallel algorithm for standard cell placement", ["Wern-Jieh Sun", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1994.629756", 8, "iccad", 1994]], "Carl Sechen": [0, ["A loosely coupled parallel algorithm for standard cell placement", ["Wern-Jieh Sun", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1994.629756", 8, "iccad", 1994], ["Approximate symbolic analysis of large analog integrated circuits", ["Qicheng Yu", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1994.629893", 8, "iccad", 1994]], "Weitong Chuang": [0, ["Delay and area optimization for compact placement by gate resizing and relocation", ["Weitong Chuang", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1994.629757", 4, "iccad", 1994]], "Ibrahim N. Hajj": [0, ["Delay and area optimization for compact placement by gate resizing and relocation", ["Weitong Chuang", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1994.629757", 4, "iccad", 1994]], "Hannah Honghua Yang": [2.344481409011223e-08, ["Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs", ["Hannah Honghua Yang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629758", 6, "iccad", 1994]], "Nozomu Togawa": [0, ["A simultaneous technology mapping, placement, and global routing algorithm for field-programmable gate arrays", ["Nozomu Togawa", "Masao Sato", "Tatsuo Ohtsuki"], "https://doi.org/10.1109/ICCAD.1994.629759", 8, "iccad", 1994]], "Masao Sato": [0, ["A simultaneous technology mapping, placement, and global routing algorithm for field-programmable gate arrays", ["Nozomu Togawa", "Masao Sato", "Tatsuo Ohtsuki"], "https://doi.org/10.1109/ICCAD.1994.629759", 8, "iccad", 1994]], "Tatsuo Ohtsuki": [0, ["A simultaneous technology mapping, placement, and global routing algorithm for field-programmable gate arrays", ["Nozomu Togawa", "Masao Sato", "Tatsuo Ohtsuki"], "https://doi.org/10.1109/ICCAD.1994.629759", 8, "iccad", 1994]], "Chih-Chang Lin": [0, ["Universal logic gate for FPGA design", ["Chih-Chang Lin", "Malgorzata Marek-Sadowska", "Duane Gatlin"], "https://doi.org/10.1109/ICCAD.1994.629760", 5, "iccad", 1994]], "Duane Gatlin": [0, ["Universal logic gate for FPGA design", ["Chih-Chang Lin", "Malgorzata Marek-Sadowska", "Duane Gatlin"], "https://doi.org/10.1109/ICCAD.1994.629760", 5, "iccad", 1994]], "Hsiao-Ping Juan": [0, ["Condition graphs for high-quality behavioral synthesis", ["Hsiao-Ping Juan", "Viraphol Chaiyakul", "Daniel D. Gajski"], "https://doi.org/10.1109/ICCAD.1994.629761", 5, "iccad", 1994]], "Viraphol Chaiyakul": [0, ["Condition graphs for high-quality behavioral synthesis", ["Hsiao-Ping Juan", "Viraphol Chaiyakul", "Daniel D. Gajski"], "https://doi.org/10.1109/ICCAD.1994.629761", 5, "iccad", 1994]], "Daniel D. Gajski": [0, ["Condition graphs for high-quality behavioral synthesis", ["Hsiao-Ping Juan", "Viraphol Chaiyakul", "Daniel D. Gajski"], "https://doi.org/10.1109/ICCAD.1994.629761", 5, "iccad", 1994], ["Design exploration for high-performance pipelines", ["Smita Bakshi", "Daniel D. Gajski"], "https://doi.org/10.1109/ICCAD.1994.629786", 5, "iccad", 1994]], "Claudionor Jose Nunes Coelho Jr.": [0, ["Dynamic scheduling and synchronization synthesis of concurrent digital systems under system-level constraints", ["Claudionor Jose Nunes Coelho Jr.", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1994.629762", 7, "iccad", 1994]], "Giovanni De Micheli": [0, ["Dynamic scheduling and synchronization synthesis of concurrent digital systems under system-level constraints", ["Claudionor Jose Nunes Coelho Jr.", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1994.629762", 7, "iccad", 1994], ["Decomposition methods for library binding of speed-independent asynchronous designs", ["Polly Siegel", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1994.629876", 8, "iccad", 1994]], "Seong Yong Ohm": [0, ["Comprehensive lower bound estimation from behavioral descriptions", ["Seong Yong Ohm", "Fadi J. Kurdahi", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.1994.629763", 6, "iccad", 1994]], "Fadi J. Kurdahi": [0, ["Comprehensive lower bound estimation from behavioral descriptions", ["Seong Yong Ohm", "Fadi J. Kurdahi", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.1994.629763", 6, "iccad", 1994]], "Abhijit Dharchoudhury": [0, ["Fast and accurate timing simulation with regionwise quadratic models of MOS I-V characteristics", ["Abhijit Dharchoudhury", "Sung-Mo Kang", "K. H. Kane Kim", "S. H. Lee"], "https://doi.org/10.1109/ICCAD.1994.629764", 5, "iccad", 1994], ["Fast timing simulation of transient faults in digital circuits", ["Abhijit Dharchoudhury", "Sung-Mo Kang", "Hungse Cha", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1994.629902", 4, "iccad", 1994]], "Sung-Mo Kang": [0.8804953843355179, ["Fast and accurate timing simulation with regionwise quadratic models of MOS I-V characteristics", ["Abhijit Dharchoudhury", "Sung-Mo Kang", "K. H. Kane Kim", "S. H. Lee"], "https://doi.org/10.1109/ICCAD.1994.629764", 5, "iccad", 1994], ["Fast timing simulation of transient faults in digital circuits", ["Abhijit Dharchoudhury", "Sung-Mo Kang", "Hungse Cha", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1994.629902", 4, "iccad", 1994]], "K. H. Kane Kim": [0.07199588790535927, ["Fast and accurate timing simulation with regionwise quadratic models of MOS I-V characteristics", ["Abhijit Dharchoudhury", "Sung-Mo Kang", "K. H. Kane Kim", "S. H. Lee"], "https://doi.org/10.1109/ICCAD.1994.629764", 5, "iccad", 1994]], "S. H. Lee": [0.5, ["Fast and accurate timing simulation with regionwise quadratic models of MOS I-V characteristics", ["Abhijit Dharchoudhury", "Sung-Mo Kang", "K. H. Kane Kim", "S. H. Lee"], "https://doi.org/10.1109/ICCAD.1994.629764", 5, "iccad", 1994]], "Meng-Lin Yu": [0.0008053848578128964, ["VLSI timing simulation with selective dynamic regionization", ["Meng-Lin Yu", "Bryan D. Ackland"], "https://doi.org/10.1109/ICCAD.1994.629765", 5, "iccad", 1994]], "Bryan D. Ackland": [0, ["VLSI timing simulation with selective dynamic regionization", ["Meng-Lin Yu", "Bryan D. Ackland"], "https://doi.org/10.1109/ICCAD.1994.629765", 5, "iccad", 1994]], "Syed A. Aftab": [0, ["A new efficient approach to statistical delay modeling of CMOS digital combinational circuits", ["Syed A. Aftab", "M. A. Styblinski"], "https://doi.org/10.1109/ICCAD.1994.629766", 4, "iccad", 1994]], "M. A. Styblinski": [0, ["A new efficient approach to statistical delay modeling of CMOS digital combinational circuits", ["Syed A. Aftab", "M. A. Styblinski"], "https://doi.org/10.1109/ICCAD.1994.629766", 4, "iccad", 1994]], "Cheng-Kok Koh": [0.0002752652144408785, ["Simultaneous driver and wire sizing for performance and power optimization", ["Jason Cong", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.1994.629767", 7, "iccad", 1994]], "Chung-Wen Albert Tsao": [0, ["Low-cost single-layer clock trees with exact zero Elmore delay skew", ["Andrew B. Kahng", "Chung-Wen Albert Tsao"], "https://doi.org/10.1109/ICCAD.1994.629768", 6, "iccad", 1994]], "Gustavo E. Tellez": [0, ["Clock period constrained minimal buffer insertion in clock trees", ["Gustavo E. Tellez", "Majid Sarrafzadeh"], "https://dl.acm.org/citation.cfm?id=191413", 5, "iccad", 1994]], "Majid Sarrafzadeh": [0, ["Clock period constrained minimal buffer insertion in clock trees", ["Gustavo E. Tellez", "Majid Sarrafzadeh"], "https://dl.acm.org/citation.cfm?id=191413", 5, "iccad", 1994], ["The reproducing placement problem with applications", ["Wei-Liang Lin", "Majid Sarrafzadeh", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1994.629896", 4, "iccad", 1994]], "Narendra V. Shenoy": [0, ["Efficient implementation of retiming", ["Narendra V. Shenoy", "Richard L. Rudell"], "https://doi.org/10.1109/ICCAD.1994.629770", 8, "iccad", 1994]], "Richard L. Rudell": [0, ["Efficient implementation of retiming", ["Narendra V. Shenoy", "Richard L. Rudell"], "https://doi.org/10.1109/ICCAD.1994.629770", 8, "iccad", 1994]], "Tolga Soyata": [0, ["Retiming with non-zero clock skew, variable register, and interconnect delay", ["Tolga Soyata", "Eby G. Friedman"], "https://doi.org/10.1109/ICCAD.1994.629771", 8, "iccad", 1994]], "Eby G. Friedman": [0, ["Retiming with non-zero clock skew, variable register, and interconnect delay", ["Tolga Soyata", "Eby G. Friedman"], "https://doi.org/10.1109/ICCAD.1994.629771", 8, "iccad", 1994]], "Joel Grodstein": [0, ["Optimal latch mapping and retiming within a tree", ["Joel Grodstein", "Eric Lehman", "Heather Harkness", "Herve J. Touati", "Bill Grundmann"], "https://doi.org/10.1109/ICCAD.1994.629772", 4, "iccad", 1994]], "Eric Lehman": [0, ["Optimal latch mapping and retiming within a tree", ["Joel Grodstein", "Eric Lehman", "Heather Harkness", "Herve J. Touati", "Bill Grundmann"], "https://doi.org/10.1109/ICCAD.1994.629772", 4, "iccad", 1994]], "Heather Harkness": [0, ["Optimal latch mapping and retiming within a tree", ["Joel Grodstein", "Eric Lehman", "Heather Harkness", "Herve J. Touati", "Bill Grundmann"], "https://doi.org/10.1109/ICCAD.1994.629772", 4, "iccad", 1994]], "Herve J. Touati": [0, ["Optimal latch mapping and retiming within a tree", ["Joel Grodstein", "Eric Lehman", "Heather Harkness", "Herve J. Touati", "Bill Grundmann"], "https://doi.org/10.1109/ICCAD.1994.629772", 4, "iccad", 1994]], "Bill Grundmann": [0, ["Optimal latch mapping and retiming within a tree", ["Joel Grodstein", "Eric Lehman", "Heather Harkness", "Herve J. Touati", "Bill Grundmann"], "https://doi.org/10.1109/ICCAD.1994.629772", 4, "iccad", 1994]], "Mark H. Linderman": [0, ["Simulation of digital circuits in the presence of uncertainty", ["Mark H. Linderman", "Miriam Leeser"], "https://doi.org/10.1109/ICCAD.1994.629774", 4, "iccad", 1994]], "Miriam Leeser": [0, ["Simulation of digital circuits in the presence of uncertainty", ["Mark H. Linderman", "Miriam Leeser"], "https://doi.org/10.1109/ICCAD.1994.629774", 4, "iccad", 1994]], "Wolfgang T. Eisenmann": [0, ["Fast transient power and noise estimation for VLSI circuits", ["Wolfgang T. Eisenmann", "Helmut E. Graeb"], "https://doi.org/10.1109/ICCAD.1994.629775", 6, "iccad", 1994]], "Helmut E. Graeb": [0, ["Fast transient power and noise estimation for VLSI circuits", ["Wolfgang T. Eisenmann", "Helmut E. Graeb"], "https://doi.org/10.1109/ICCAD.1994.629775", 6, "iccad", 1994]], "Peter M. Maurer": [0, ["The Inversion Algorithm for digital simulation", ["Peter M. Maurer"], "https://doi.org/10.1109/ICCAD.1994.629776", 4, "iccad", 1994]], "Mitiko Miura-Mattausch": [0, ["Unified complete MOSFET model for analysis of digital and analog circuits", ["Mitiko Miura-Mattausch", "Ute Feldmann", "Alexander Rahm", "Michael Bollu", "Dominique Savignac"], "https://doi.org/10.1109/ICCAD.1994.629777", 4, "iccad", 1994]], "Ute Feldmann": [0, ["Unified complete MOSFET model for analysis of digital and analog circuits", ["Mitiko Miura-Mattausch", "Ute Feldmann", "Alexander Rahm", "Michael Bollu", "Dominique Savignac"], "https://doi.org/10.1109/ICCAD.1994.629777", 4, "iccad", 1994]], "Alexander Rahm": [0, ["Unified complete MOSFET model for analysis of digital and analog circuits", ["Mitiko Miura-Mattausch", "Ute Feldmann", "Alexander Rahm", "Michael Bollu", "Dominique Savignac"], "https://doi.org/10.1109/ICCAD.1994.629777", 4, "iccad", 1994]], "Michael Bollu": [0, ["Unified complete MOSFET model for analysis of digital and analog circuits", ["Mitiko Miura-Mattausch", "Ute Feldmann", "Alexander Rahm", "Michael Bollu", "Dominique Savignac"], "https://doi.org/10.1109/ICCAD.1994.629777", 4, "iccad", 1994]], "Dominique Savignac": [0, ["Unified complete MOSFET model for analysis of digital and analog circuits", ["Mitiko Miura-Mattausch", "Ute Feldmann", "Alexander Rahm", "Michael Bollu", "Dominique Savignac"], "https://doi.org/10.1109/ICCAD.1994.629777", 4, "iccad", 1994]], "J. R. Phillips": [0, ["A precorrected-FFT method for capacitance extraction of complicated 3-D structures", ["J. R. Phillips", "J. White"], "https://doi.org/10.1109/ICCAD.1994.629778", 4, "iccad", 1994]], "J. White": [0, ["A precorrected-FFT method for capacitance extraction of complicated 3-D structures", ["J. R. Phillips", "J. White"], "https://doi.org/10.1109/ICCAD.1994.629778", 4, "iccad", 1994]], "Eric Felt": [0, ["Measurement and modeling of MOS transistor current mismatch in analog IC's", ["Eric Felt", "Amit Narayan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629779", 6, "iccad", 1994], ["Testing of analog systems using behavioral models and optimal experimental design techniques", ["Eric Felt", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629894", 7, "iccad", 1994]], "Amit Narayan": [0, ["Measurement and modeling of MOS transistor current mismatch in analog IC's", ["Eric Felt", "Amit Narayan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629779", 6, "iccad", 1994]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Measurement and modeling of MOS transistor current mismatch in analog IC's", ["Eric Felt", "Amit Narayan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629779", 6, "iccad", 1994], ["Iterative algorithms for formal verification of embedded real-time systems", ["Felice Balarin", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629842", 8, "iccad", 1994], ["Time-domain non-Monte Carlo noise simulation for nonlinear dynamic circuits with arbitrary excitations", ["Alper Demir", "Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629882", 6, "iccad", 1994], ["Techniques for crosstalk avoidance in the physical design of high-performance digital systems", ["Desmond Kirkpatrick", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629885", 4, "iccad", 1994], ["Testing of analog systems using behavioral models and optimal experimental design techniques", ["Eric Felt", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629894", 7, "iccad", 1994]], "Jae Chung": [0.6876380741596222, ["Skew sensitivity minimization of buffered clock tree", ["Jae Chung", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1994.629780", 4, "iccad", 1994]], "Chung-Kuan Cheng": [0, ["Skew sensitivity minimization of buffered clock tree", ["Jae Chung", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1994.629780", 4, "iccad", 1994]], "Shen Lin": [0, ["Process-variation-tolerant clock skew minimization", ["Shen Lin", "C. K. Wong"], "https://doi.org/10.1109/ICCAD.1994.629781", 5, "iccad", 1994]], "C. K. Wong": [0, ["Process-variation-tolerant clock skew minimization", ["Shen Lin", "C. K. Wong"], "https://doi.org/10.1109/ICCAD.1994.629781", 5, "iccad", 1994], ["A timing analysis algorithm for circuits with level-sensitive latches", ["Jin-fuw Lee", "Donald T. Tang", "C. K. Wong"], "https://doi.org/10.1109/ICCAD.1994.629906", 6, "iccad", 1994]], "Mitsuho Seki": [0, ["A specified delay accomplishing clock router using multiple layers", ["Mitsuho Seki", "Kenji Inoue", "Kazuo Kato", "Kouki Tsurusaki", "Shinichi Fukasawa", "Hitoshi Sasaki", "Mutsuhito Aizawa"], "https://doi.org/10.1109/ICCAD.1994.629782", 4, "iccad", 1994]], "Kenji Inoue": [0, ["A specified delay accomplishing clock router using multiple layers", ["Mitsuho Seki", "Kenji Inoue", "Kazuo Kato", "Kouki Tsurusaki", "Shinichi Fukasawa", "Hitoshi Sasaki", "Mutsuhito Aizawa"], "https://doi.org/10.1109/ICCAD.1994.629782", 4, "iccad", 1994]], "Kazuo Kato": [0, ["A specified delay accomplishing clock router using multiple layers", ["Mitsuho Seki", "Kenji Inoue", "Kazuo Kato", "Kouki Tsurusaki", "Shinichi Fukasawa", "Hitoshi Sasaki", "Mutsuhito Aizawa"], "https://doi.org/10.1109/ICCAD.1994.629782", 4, "iccad", 1994]], "Kouki Tsurusaki": [0, ["A specified delay accomplishing clock router using multiple layers", ["Mitsuho Seki", "Kenji Inoue", "Kazuo Kato", "Kouki Tsurusaki", "Shinichi Fukasawa", "Hitoshi Sasaki", "Mutsuhito Aizawa"], "https://doi.org/10.1109/ICCAD.1994.629782", 4, "iccad", 1994]], "Shinichi Fukasawa": [0, ["A specified delay accomplishing clock router using multiple layers", ["Mitsuho Seki", "Kenji Inoue", "Kazuo Kato", "Kouki Tsurusaki", "Shinichi Fukasawa", "Hitoshi Sasaki", "Mutsuhito Aizawa"], "https://doi.org/10.1109/ICCAD.1994.629782", 4, "iccad", 1994]], "Hitoshi Sasaki": [0, ["A specified delay accomplishing clock router using multiple layers", ["Mitsuho Seki", "Kenji Inoue", "Kazuo Kato", "Kouki Tsurusaki", "Shinichi Fukasawa", "Hitoshi Sasaki", "Mutsuhito Aizawa"], "https://doi.org/10.1109/ICCAD.1994.629782", 4, "iccad", 1994]], "Mutsuhito Aizawa": [0, ["A specified delay accomplishing clock router using multiple layers", ["Mitsuho Seki", "Kenji Inoue", "Kazuo Kato", "Kouki Tsurusaki", "Shinichi Fukasawa", "Hitoshi Sasaki", "Mutsuhito Aizawa"], "https://doi.org/10.1109/ICCAD.1994.629782", 4, "iccad", 1994]], "Radu Marculescu": [0, ["Switching activity analysis considering spatiotemporal correlations", ["Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1994.629783", 6, "iccad", 1994]], "Diana Marculescu": [0, ["Switching activity analysis considering spatiotemporal correlations", ["Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1994.629783", 6, "iccad", 1994]], "Tan-Li Chou": [0, ["Estimation of circuit activity considering signal correlations and simultaneous switching", ["Tan-Li Chou", "Kaushik Roy", "Sharat Prasad"], "https://doi.org/10.1109/ICCAD.1994.629784", 4, "iccad", 1994]], "Kaushik Roy": [0, ["Estimation of circuit activity considering signal correlations and simultaneous switching", ["Tan-Li Chou", "Kaushik Roy", "Sharat Prasad"], "https://doi.org/10.1109/ICCAD.1994.629784", 4, "iccad", 1994]], "Sharat Prasad": [0, ["Estimation of circuit activity considering signal correlations and simultaneous switching", ["Tan-Li Chou", "Kaushik Roy", "Sharat Prasad"], "https://doi.org/10.1109/ICCAD.1994.629784", 4, "iccad", 1994]], "Jiing-Yuan Lin": [0, ["A cell-based power estimation in CMOS combinational circuits", ["Jiing-Yuan Lin", "Tai-Chien Liu", "Wen-Zen Shen"], "https://doi.org/10.1109/ICCAD.1994.629785", 6, "iccad", 1994]], "Tai-Chien Liu": [0, ["A cell-based power estimation in CMOS combinational circuits", ["Jiing-Yuan Lin", "Tai-Chien Liu", "Wen-Zen Shen"], "https://doi.org/10.1109/ICCAD.1994.629785", 6, "iccad", 1994]], "Wen-Zen Shen": [0, ["A cell-based power estimation in CMOS combinational circuits", ["Jiing-Yuan Lin", "Tai-Chien Liu", "Wen-Zen Shen"], "https://doi.org/10.1109/ICCAD.1994.629785", 6, "iccad", 1994]], "Smita Bakshi": [0, ["Design exploration for high-performance pipelines", ["Smita Bakshi", "Daniel D. Gajski"], "https://doi.org/10.1109/ICCAD.1994.629786", 5, "iccad", 1994]], "Yung-Ming Fang": [0, ["Simultaneous functional-unit binding and floorplanning", ["Yung-Ming Fang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629787", 5, "iccad", 1994]], "Kazuhito Ito": [0, ["Module selection and data format conversion for cost-optimal DSP synthesis", ["Kazuhito Ito", "Lori E. Lucke", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.1994.629788", 8, "iccad", 1994]], "Lori E. Lucke": [0, ["Module selection and data format conversion for cost-optimal DSP synthesis", ["Kazuhito Ito", "Lori E. Lucke", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.1994.629788", 8, "iccad", 1994]], "Keshab K. Parhi": [0, ["Module selection and data format conversion for cost-optimal DSP synthesis", ["Kazuhito Ito", "Lori E. Lucke", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.1994.629788", 8, "iccad", 1994]], "Irith Pomeranz": [0, ["On testing delay faults in macro-based combinational circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1994.629813", 8, "iccad", 1994], ["On error correction in macro-based circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1994.629877", 8, "iccad", 1994]], "Sudhakar M. Reddy": [0, ["On testing delay faults in macro-based combinational circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1994.629813", 8, "iccad", 1994], ["On error correction in macro-based circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1994.629877", 8, "iccad", 1994]], "Abhijit Chatterjee": [0, ["RAFT191486: a novel program for rapid-fire test and diagnosis of digital logic for marginal delays and delay faults", ["Abhijit Chatterjee", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1994.629814", 4, "iccad", 1994]], "Chen-Yang Pan": [0, ["A comprehensive fault macromodel for opamps", ["Chen-Yang Pan", "Kwang-Ting Cheng", "Sandeep Gupta"], "https://doi.org/10.1109/ICCAD.1994.629815", 5, "iccad", 1994]], "Kwang-Ting Cheng": [0, ["A comprehensive fault macromodel for opamps", ["Chen-Yang Pan", "Kwang-Ting Cheng", "Sandeep Gupta"], "https://doi.org/10.1109/ICCAD.1994.629815", 5, "iccad", 1994]], "Sandeep Gupta": [0, ["A comprehensive fault macromodel for opamps", ["Chen-Yang Pan", "Kwang-Ting Cheng", "Sandeep Gupta"], "https://doi.org/10.1109/ICCAD.1994.629815", 5, "iccad", 1994]], "Shigetoshi Nakatake": [0, ["Channel-driven global routing with consistent placement (extended abstract)", ["Shigetoshi Nakatake", "Yoji Kajitani"], "https://doi.org/10.1109/ICCAD.1994.629816", 6, "iccad", 1994]], "Yoji Kajitani": [0, ["Channel-driven global routing with consistent placement (extended abstract)", ["Shigetoshi Nakatake", "Yoji Kajitani"], "https://doi.org/10.1109/ICCAD.1994.629816", 6, "iccad", 1994]], "Yao-Wen Chang": [4.2530515109717726e-08, ["A new global routing algorithm for FPGAs", ["Yao-Wen Chang", "Shashidhar Thakur", "Kai Zhu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629817", 6, "iccad", 1994]], "Shashidhar Thakur": [0, ["A new global routing algorithm for FPGAs", ["Yao-Wen Chang", "Shashidhar Thakur", "Kai Zhu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629817", 6, "iccad", 1994]], "Kai Zhu": [0, ["A new global routing algorithm for FPGAs", ["Yao-Wen Chang", "Shashidhar Thakur", "Kai Zhu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629817", 6, "iccad", 1994]], "Yu-Liang Wu": [0.00020033385953865945, ["On the NP-completeness of regular 2-D FPGA routing architectures and a novel solution", ["Yu-Liang Wu", "Douglas Chang"], "https://doi.org/10.1109/ICCAD.1994.629819", 5, "iccad", 1994]], "Douglas Chang": [2.816845849906713e-07, ["On the NP-completeness of regular 2-D FPGA routing architectures and a novel solution", ["Yu-Liang Wu", "Douglas Chang"], "https://doi.org/10.1109/ICCAD.1994.629819", 5, "iccad", 1994]], "R. Iris Bahar": [0, ["A symbolic method to reduce power consumption of circuits containing false paths", ["R. Iris Bahar", "Gary D. Hachtel", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1994.629820", 4, "iccad", 1994]], "Enrico Macii": [0, ["A symbolic method to reduce power consumption of circuits containing false paths", ["R. Iris Bahar", "Gary D. Hachtel", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1994.629820", 4, "iccad", 1994]], "Sasan Iman": [0, ["Multi-level network optimization for low power", ["Sasan Iman", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1994.629821", 6, "iccad", 1994]], "Yutaka Tamiya": [0, ["LP based cell selection with constraints of timing, area, and power consumption", ["Yutaka Tamiya", "Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1994.629822", 4, "iccad", 1994]], "Yusuke Matsunaga": [0, ["LP based cell selection with constraints of timing, area, and power consumption", ["Yutaka Tamiya", "Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1994.629822", 4, "iccad", 1994]], "Masahiro Fujita": [0, ["LP based cell selection with constraints of timing, area, and power consumption", ["Yutaka Tamiya", "Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1994.629822", 4, "iccad", 1994], ["A redesign technique for combinational circuits based on gate reconnections", ["Yuji Kukimoto", "Masahiro Fujita", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1994.629888", 6, "iccad", 1994]], "Vivek Tiwari": [0, ["Power analysis of embedded software: a first step towards software power minimization", ["Vivek Tiwari", "Sharad Malik", "Andrew Wolfe"], "https://doi.org/10.1109/ICCAD.1994.629825", 7, "iccad", 1994]], "Sharad Malik": [0, ["Power analysis of embedded software: a first step towards software power minimization", ["Vivek Tiwari", "Sharad Malik", "Andrew Wolfe"], "https://doi.org/10.1109/ICCAD.1994.629825", 7, "iccad", 1994]], "Andrew Wolfe": [0, ["Power analysis of embedded software: a first step towards software power minimization", ["Vivek Tiwari", "Sharad Malik", "Andrew Wolfe"], "https://doi.org/10.1109/ICCAD.1994.629825", 7, "iccad", 1994]], "Ing-Jer Huang": [0, ["Generating instruction sets and microarchitectures from applications", ["Ing-Jer Huang", "Alvin M. Despain"], "https://doi.org/10.1109/ICCAD.1994.629826", 6, "iccad", 1994]], "Clifford Liem": [0, ["Register assignment through resource classification for ASIP microcode generation", ["Clifford Liem", "Trevor C. May", "Pierre G. Paulin"], "https://doi.org/10.1109/ICCAD.1994.629828", 6, "iccad", 1994]], "Trevor C. May": [0, ["Register assignment through resource classification for ASIP microcode generation", ["Clifford Liem", "Trevor C. May", "Pierre G. Paulin"], "https://doi.org/10.1109/ICCAD.1994.629828", 6, "iccad", 1994]], "Pierre G. Paulin": [0, ["Register assignment through resource classification for ASIP microcode generation", ["Clifford Liem", "Trevor C. May", "Pierre G. Paulin"], "https://doi.org/10.1109/ICCAD.1994.629828", 6, "iccad", 1994]], "Roland W. Freund": [0, ["Efficient small-signal circuit analysis and sensitivity computations with the PVL algorithm", ["Roland W. Freund", "Peter Feldmann"], "https://doi.org/10.1109/ICCAD.1994.629833", 8, "iccad", 1994]], "Peter Feldmann": [0, ["Efficient small-signal circuit analysis and sensitivity computations with the PVL algorithm", ["Roland W. Freund", "Peter Feldmann"], "https://doi.org/10.1109/ICCAD.1994.629833", 8, "iccad", 1994]], "Haifang Liao": [0, ["Capturing time-of-flight delay for transient analysis based on scattering parameter macromodel", ["Haifang Liao", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1994.629836", 6, "iccad", 1994]], "Wayne Wei-Ming Dai": [0, ["Capturing time-of-flight delay for transient analysis based on scattering parameter macromodel", ["Haifang Liao", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1994.629836", 6, "iccad", 1994]], "Noel Menezes": [0, ["RC interconnect synthesis-a moment fitting approach", ["Noel Menezes", "Satyamurthy Pullela", "Florentin Dartu", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1994.629837", 8, "iccad", 1994]], "Satyamurthy Pullela": [0, ["RC interconnect synthesis-a moment fitting approach", ["Noel Menezes", "Satyamurthy Pullela", "Florentin Dartu", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1994.629837", 8, "iccad", 1994]], "Florentin Dartu": [0, ["RC interconnect synthesis-a moment fitting approach", ["Noel Menezes", "Satyamurthy Pullela", "Florentin Dartu", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1994.629837", 8, "iccad", 1994]], "Lawrence T. Pillage": [0, ["RC interconnect synthesis-a moment fitting approach", ["Noel Menezes", "Satyamurthy Pullela", "Florentin Dartu", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1994.629837", 8, "iccad", 1994]], "Kazuhiro Takahashi": [0, ["Adaptive cut line selection in min-cut placement for large scale sea-of-gates arrays", ["Kazuhiro Takahashi", "Kazuo Nakajima", "Masayuki Terai", "Koji Sato"], "https://doi.org/10.1109/ICCAD.1994.629838", 4, "iccad", 1994]], "Kazuo Nakajima": [0, ["Adaptive cut line selection in min-cut placement for large scale sea-of-gates arrays", ["Kazuhiro Takahashi", "Kazuo Nakajima", "Masayuki Terai", "Koji Sato"], "https://doi.org/10.1109/ICCAD.1994.629838", 4, "iccad", 1994]], "Masayuki Terai": [0, ["Adaptive cut line selection in min-cut placement for large scale sea-of-gates arrays", ["Kazuhiro Takahashi", "Kazuo Nakajima", "Masayuki Terai", "Koji Sato"], "https://doi.org/10.1109/ICCAD.1994.629838", 4, "iccad", 1994]], "Koji Sato": [0, ["Adaptive cut line selection in min-cut placement for large scale sea-of-gates arrays", ["Kazuhiro Takahashi", "Kazuo Nakajima", "Masayuki Terai", "Koji Sato"], "https://doi.org/10.1109/ICCAD.1994.629838", 4, "iccad", 1994]], "Venkat Thanvantri": [0, ["Folding a stack of equal width components", ["Venkat Thanvantri", "Sartaj K. Sahni"], "https://doi.org/10.1109/ICCAD.1994.629839", 4, "iccad", 1994]], "Sartaj K. Sahni": [0, ["Folding a stack of equal width components", ["Venkat Thanvantri", "Sartaj K. Sahni"], "https://doi.org/10.1109/ICCAD.1994.629839", 4, "iccad", 1994]], "Peichen Pan": [0, ["Area minimization for hierarchical floorplans", ["Peichen Pan", "Weiping Shi", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1994.629840", 5, "iccad", 1994]], "Weiping Shi": [0, ["Area minimization for hierarchical floorplans", ["Peichen Pan", "Weiping Shi", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1994.629840", 5, "iccad", 1994]], "Carl Pixley": [0, ["Multi-level synthesis for safe replaceability", ["Carl Pixley", "Vigyan Singhal", "Adnan Aziz", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1994.629841", 8, "iccad", 1994]], "Vigyan Singhal": [0, ["Multi-level synthesis for safe replaceability", ["Carl Pixley", "Vigyan Singhal", "Adnan Aziz", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1994.629841", 8, "iccad", 1994]], "Adnan Aziz": [0, ["Multi-level synthesis for safe replaceability", ["Carl Pixley", "Vigyan Singhal", "Adnan Aziz", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1994.629841", 8, "iccad", 1994]], "Robert K. Brayton": [0, ["Multi-level synthesis for safe replaceability", ["Carl Pixley", "Vigyan Singhal", "Adnan Aziz", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1994.629841", 8, "iccad", 1994], ["Incremental formal design verification", ["Gitanjali Swamy", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1994.629843", 8, "iccad", 1994], ["A redesign technique for combinational circuits based on gate reconnections", ["Yuji Kukimoto", "Masahiro Fujita", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1994.629888", 6, "iccad", 1994]], "Felice Balarin": [0, ["Iterative algorithms for formal verification of embedded real-time systems", ["Felice Balarin", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629842", 8, "iccad", 1994]], "Gitanjali Swamy": [0, ["Incremental formal design verification", ["Gitanjali Swamy", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1994.629843", 8, "iccad", 1994]], "Timothy M. Burks": [0, ["Optimization of critical paths in circuits with level-sensitive latches", ["Timothy M. Burks", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1994.629849", 6, "iccad", 1994]], "Karem A. Sakallah": [0, ["Optimization of critical paths in circuits with level-sensitive latches", ["Timothy M. Burks", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1994.629849", 6, "iccad", 1994]], "Michel R. C. M. Berkelaar": [0, ["Computing the entire active area/power consumption versus delay trade-off curve for gate sizing with a piecewise linear simulator", ["Michel R. C. M. Berkelaar", "Pim H. W. Buurman", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.1994.629853", 7, "iccad", 1994]], "Pim H. W. Buurman": [0, ["Computing the entire active area/power consumption versus delay trade-off curve for gate sizing with a piecewise linear simulator", ["Michel R. C. M. Berkelaar", "Pim H. W. Buurman", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.1994.629853", 7, "iccad", 1994]], "Jochen A. G. Jess": [0, ["Computing the entire active area/power consumption versus delay trade-off curve for gate sizing with a piecewise linear simulator", ["Michel R. C. M. Berkelaar", "Pim H. W. Buurman", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.1994.629853", 7, "iccad", 1994]], "How-Rern Lin": [0, ["Dynamical identification of critical paths for iterative gate sizing", ["How-Rern Lin", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.1994.629855", 4, "iccad", 1994]], "TingTing Hwang": [2.0288515659161455e-11, ["Dynamical identification of critical paths for iterative gate sizing", ["How-Rern Lin", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.1994.629855", 4, "iccad", 1994]], "Salvador Mir": [0, ["Built-in self-test and fault diagnosis of fully differential analogue circuits", ["Salvador Mir", "Vladimir Kolarik", "Marcelo Lubaszewski", "C. Nielsen", "Bernard Courtois"], "https://doi.org/10.1109/ICCAD.1994.629857", 5, "iccad", 1994]], "Vladimir Kolarik": [0, ["Built-in self-test and fault diagnosis of fully differential analogue circuits", ["Salvador Mir", "Vladimir Kolarik", "Marcelo Lubaszewski", "C. Nielsen", "Bernard Courtois"], "https://doi.org/10.1109/ICCAD.1994.629857", 5, "iccad", 1994]], "Marcelo Lubaszewski": [0, ["Built-in self-test and fault diagnosis of fully differential analogue circuits", ["Salvador Mir", "Vladimir Kolarik", "Marcelo Lubaszewski", "C. Nielsen", "Bernard Courtois"], "https://doi.org/10.1109/ICCAD.1994.629857", 5, "iccad", 1994]], "C. Nielsen": [0, ["Built-in self-test and fault diagnosis of fully differential analogue circuits", ["Salvador Mir", "Vladimir Kolarik", "Marcelo Lubaszewski", "C. Nielsen", "Bernard Courtois"], "https://doi.org/10.1109/ICCAD.1994.629857", 5, "iccad", 1994]], "Bernard Courtois": [0, ["Built-in self-test and fault diagnosis of fully differential analogue circuits", ["Salvador Mir", "Vladimir Kolarik", "Marcelo Lubaszewski", "C. Nielsen", "Bernard Courtois"], "https://doi.org/10.1109/ICCAD.1994.629857", 5, "iccad", 1994]], "Karim Arabi": [0, ["A new built-in self-test approach for digital-to-analog and analog-to-digital converters", ["Karim Arabi", "Bozena Kaminska", "Janusz Rzeszut"], "https://doi.org/10.1109/ICCAD.1994.629860", 4, "iccad", 1994]], "Bozena Kaminska": [0, ["A new built-in self-test approach for digital-to-analog and analog-to-digital converters", ["Karim Arabi", "Bozena Kaminska", "Janusz Rzeszut"], "https://doi.org/10.1109/ICCAD.1994.629860", 4, "iccad", 1994]], "Janusz Rzeszut": [0, ["A new built-in self-test approach for digital-to-analog and analog-to-digital converters", ["Karim Arabi", "Bozena Kaminska", "Janusz Rzeszut"], "https://doi.org/10.1109/ICCAD.1994.629860", 4, "iccad", 1994]], "Georges G. E. Gielen": [0, ["Fault detection and input stimulus determination for the testing of analog integrated circuits based on power-supply current monitoring", ["Georges G. E. Gielen", "Zhihua Wang", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.1994.629866", 4, "iccad", 1994]], "Zhihua Wang": [4.619261306793021e-09, ["Fault detection and input stimulus determination for the testing of analog integrated circuits based on power-supply current monitoring", ["Georges G. E. Gielen", "Zhihua Wang", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.1994.629866", 4, "iccad", 1994]], "Willy M. C. Sansen": [0, ["Fault detection and input stimulus determination for the testing of analog integrated circuits based on power-supply current monitoring", ["Georges G. E. Gielen", "Zhihua Wang", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.1994.629866", 4, "iccad", 1994]], "Pieter van der Wolf": [0, ["An enhanced flow model for constraint handling in hierarchical multi-view design environments", ["Pieter van der Wolf", "K. Olav ten Bosch", "Alfred van der Hoeven"], "https://doi.org/10.1109/ICCAD.1994.629868", 8, "iccad", 1994]], "K. Olav ten Bosch": [0, ["An enhanced flow model for constraint handling in hierarchical multi-view design environments", ["Pieter van der Wolf", "K. Olav ten Bosch", "Alfred van der Hoeven"], "https://doi.org/10.1109/ICCAD.1994.629868", 8, "iccad", 1994]], "Alfred van der Hoeven": [0, ["An enhanced flow model for constraint handling in hierarchical multi-view design environments", ["Pieter van der Wolf", "K. Olav ten Bosch", "Alfred van der Hoeven"], "https://doi.org/10.1109/ICCAD.1994.629868", 8, "iccad", 1994]], "Bernd Schurmann": [0, ["On modeling top-down VLSI design", ["Bernd Schurmann", "Joachim Altmeyer", "Martin Schutze"], "https://doi.org/10.1109/ICCAD.1994.629870", 8, "iccad", 1994], ["Reuse of design objects in CAD frameworks", ["Joachim Altmeyer", "Stefan Ohnsorge", "Bernd Schurmann"], "https://doi.org/10.1109/ICCAD.1994.629908", 8, "iccad", 1994]], "Joachim Altmeyer": [0, ["On modeling top-down VLSI design", ["Bernd Schurmann", "Joachim Altmeyer", "Martin Schutze"], "https://doi.org/10.1109/ICCAD.1994.629870", 8, "iccad", 1994], ["Reuse of design objects in CAD frameworks", ["Joachim Altmeyer", "Stefan Ohnsorge", "Bernd Schurmann"], "https://doi.org/10.1109/ICCAD.1994.629908", 8, "iccad", 1994]], "Martin Schutze": [0, ["On modeling top-down VLSI design", ["Bernd Schurmann", "Joachim Altmeyer", "Martin Schutze"], "https://doi.org/10.1109/ICCAD.1994.629870", 8, "iccad", 1994]], "Margarida F. Jacome": [0, ["A formal basis for design process planning and management", ["Margarida F. Jacome", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1994.629871", 6, "iccad", 1994]], "Stephen W. Director": [0, ["A formal basis for design process planning and management", ["Margarida F. Jacome", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1994.629871", 6, "iccad", 1994]], "Gert Goossens": [0, ["Design of heterogeneous ICs for mobile and personal communication systems", ["Gert Goossens", "Ivo Bolsens", "Bill Lin", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.1994.629872", 8, "iccad", 1994]], "Ivo Bolsens": [0, ["Design of heterogeneous ICs for mobile and personal communication systems", ["Gert Goossens", "Ivo Bolsens", "Bill Lin", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.1994.629872", 8, "iccad", 1994]], "Michael A. Schuette": [0, ["Embedded systems design for low energy consumption", ["Michael A. Schuette", "John R. Barr"], "https://doi.org/10.1109/ICCAD.1994.629873", 7, "iccad", 1994]], "John R. Barr": [0, ["Embedded systems design for low energy consumption", ["Michael A. Schuette", "John R. Barr"], "https://doi.org/10.1109/ICCAD.1994.629873", 7, "iccad", 1994]], "Kenneth Y. Yun": [1.572975812103028e-10, ["Performance-driven synthesis of asynchronous controllers", ["Kenneth Y. Yun", "Bill Lin", "David L. Dill", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1994.629875", 8, "iccad", 1994]], "David L. Dill": [0, ["Performance-driven synthesis of asynchronous controllers", ["Kenneth Y. Yun", "Bill Lin", "David L. Dill", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1994.629875", 8, "iccad", 1994]], "Polly Siegel": [0, ["Decomposition methods for library binding of speed-independent asynchronous designs", ["Polly Siegel", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1994.629876", 8, "iccad", 1994]], "Vamsi Boppana": [0, ["Fault dictionary compaction by output sequence removal", ["Vamsi Boppana", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1994.629878", 4, "iccad", 1994]], "W. Kent Fuchs": [0, ["Fault dictionary compaction by output sequence removal", ["Vamsi Boppana", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1994.629878", 4, "iccad", 1994]], "Hiroaki Iwashita": [0, ["Automatic test program generation for pipelined processors", ["Hiroaki Iwashita", "Satoshi Kowatari", "Tsuneo Nakata", "Fumiyasu Hirose"], "https://doi.org/10.1109/ICCAD.1994.629879", 4, "iccad", 1994]], "Satoshi Kowatari": [0, ["Automatic test program generation for pipelined processors", ["Hiroaki Iwashita", "Satoshi Kowatari", "Tsuneo Nakata", "Fumiyasu Hirose"], "https://doi.org/10.1109/ICCAD.1994.629879", 4, "iccad", 1994]], "Tsuneo Nakata": [0, ["Automatic test program generation for pipelined processors", ["Hiroaki Iwashita", "Satoshi Kowatari", "Tsuneo Nakata", "Fumiyasu Hirose"], "https://doi.org/10.1109/ICCAD.1994.629879", 4, "iccad", 1994]], "Fumiyasu Hirose": [0, ["Automatic test program generation for pipelined processors", ["Hiroaki Iwashita", "Satoshi Kowatari", "Tsuneo Nakata", "Fumiyasu Hirose"], "https://doi.org/10.1109/ICCAD.1994.629879", 4, "iccad", 1994]], "Tamal Mukherjee": [0, ["Synthesis of manufacturable analog circuits", ["Tamal Mukherjee", "L. Richard Carley", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.1994.629880", 8, "iccad", 1994]], "L. Richard Carley": [0, ["Synthesis of manufacturable analog circuits", ["Tamal Mukherjee", "L. Richard Carley", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.1994.629880", 8, "iccad", 1994]], "Rob A. Rutenbar": [0, ["Synthesis of manufacturable analog circuits", ["Tamal Mukherjee", "L. Richard Carley", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.1994.629880", 8, "iccad", 1994]], "Fernando Medeiro": [0, ["A statistical optimization-based approach for automated sizing of analog cells", ["Fernando Medeiro", "Francisco V. Fernandez", "Rafael Dominguez-Castro", "Angel Rodriguez-Vazquez"], "https://doi.org/10.1109/ICCAD.1994.629881", 4, "iccad", 1994]], "Francisco V. Fernandez": [0, ["A statistical optimization-based approach for automated sizing of analog cells", ["Fernando Medeiro", "Francisco V. Fernandez", "Rafael Dominguez-Castro", "Angel Rodriguez-Vazquez"], "https://doi.org/10.1109/ICCAD.1994.629881", 4, "iccad", 1994]], "Rafael Dominguez-Castro": [0, ["A statistical optimization-based approach for automated sizing of analog cells", ["Fernando Medeiro", "Francisco V. Fernandez", "Rafael Dominguez-Castro", "Angel Rodriguez-Vazquez"], "https://doi.org/10.1109/ICCAD.1994.629881", 4, "iccad", 1994]], "Angel Rodriguez-Vazquez": [0, ["A statistical optimization-based approach for automated sizing of analog cells", ["Fernando Medeiro", "Francisco V. Fernandez", "Rafael Dominguez-Castro", "Angel Rodriguez-Vazquez"], "https://doi.org/10.1109/ICCAD.1994.629881", 4, "iccad", 1994]], "Alper Demir": [0, ["Time-domain non-Monte Carlo noise simulation for nonlinear dynamic circuits with arbitrary excitations", ["Alper Demir", "Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629882", 6, "iccad", 1994]], "Edward W. Y. Liu": [0, ["Time-domain non-Monte Carlo noise simulation for nonlinear dynamic circuits with arbitrary excitations", ["Alper Demir", "Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629882", 6, "iccad", 1994]], "Xiaolin Liu": [0, ["Improving over-the-cell channel routing in standard cell design", ["Xiaolin Liu", "Ioannis G. Tollis"], "https://doi.org/10.1109/ICCAD.1994.629883", 4, "iccad", 1994]], "Ioannis G. Tollis": [0, ["Improving over-the-cell channel routing in standard cell design", ["Xiaolin Liu", "Ioannis G. Tollis"], "https://doi.org/10.1109/ICCAD.1994.629883", 4, "iccad", 1994]], "Tong Gao": [0, ["Minimum crosstalk switchbox routing", ["Tong Gao", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1994.629884", 6, "iccad", 1994]], "Desmond Kirkpatrick": [0, ["Techniques for crosstalk avoidance in the physical design of high-performance digital systems", ["Desmond Kirkpatrick", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1994.629885", 4, "iccad", 1994]], "Pranav Ashar": [0, ["Efficient breadth-first manipulation of binary decision diagrams", ["Pranav Ashar", "Matthew Cheong"], "https://doi.org/10.1109/ICCAD.1994.629886", 6, "iccad", 1994]], "Matthew Cheong": [9.920609400637659e-08, ["Efficient breadth-first manipulation of binary decision diagrams", ["Pranav Ashar", "Matthew Cheong"], "https://doi.org/10.1109/ICCAD.1994.629886", 6, "iccad", 1994]], "Shipra Panda": [0, ["Symmetry detection and dynamic variable ordering of decision diagrams", ["Shipra Panda", "Fabio Somenzi", "Bernard Plessier"], "https://doi.org/10.1109/ICCAD.1994.629887", 4, "iccad", 1994]], "Bernard Plessier": [0, ["Symmetry detection and dynamic variable ordering of decision diagrams", ["Shipra Panda", "Fabio Somenzi", "Bernard Plessier"], "https://doi.org/10.1109/ICCAD.1994.629887", 4, "iccad", 1994]], "Yuji Kukimoto": [0, ["A redesign technique for combinational circuits based on gate reconnections", ["Yuji Kukimoto", "Masahiro Fujita", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1994.629888", 6, "iccad", 1994]], "Sujit Dey": [0, ["Non-scan design-for-testability of RT-level data paths", ["Sujit Dey", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1994.629889", 6, "iccad", 1994], ["Provably correct high-level timing analysis without path sensitization", ["Subhrajit Bhattacharya", "Sujit Dey", "Franc Brglez"], "https://doi.org/10.1109/ICCAD.1994.629905", 7, "iccad", 1994]], "Toshinobu Ono": [0, ["Selecting partial scan flip-flops for circuit partitioning", ["Toshinobu Ono"], "https://doi.org/10.1109/ICCAD.1994.629890", 5, "iccad", 1994]], "Nur A. Touba": [0, ["Logic synthesis techniques for reduced area implementation of multilevel circuits with concurrent error detection", ["Nur A. Touba", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1994.629891", 4, "iccad", 1994]], "Edward J. McCluskey": [0, ["Logic synthesis techniques for reduced area implementation of multilevel circuits with concurrent error detection", ["Nur A. Touba", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1994.629891", 4, "iccad", 1994]], "Jianfeng Shao": [0, ["Macromodeling of analog circuits for hierarchical circuit design", ["Jianfeng Shao", "Ramesh Harjani"], "https://doi.org/10.1109/ICCAD.1994.629892", 8, "iccad", 1994]], "Ramesh Harjani": [0, ["Macromodeling of analog circuits for hierarchical circuit design", ["Jianfeng Shao", "Ramesh Harjani"], "https://doi.org/10.1109/ICCAD.1994.629892", 8, "iccad", 1994]], "Qicheng Yu": [1.5455150332854828e-05, ["Approximate symbolic analysis of large analog integrated circuits", ["Qicheng Yu", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1994.629893", 8, "iccad", 1994]], "Kai-Yuan Chao": [0, ["Layer assignment for high-performance multi-chip modules", ["Kai-Yuan Chao", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1994.629895", 6, "iccad", 1994]], "Wei-Liang Lin": [0, ["The reproducing placement problem with applications", ["Wei-Liang Lin", "Majid Sarrafzadeh", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1994.629896", 4, "iccad", 1994]], "Chak-Kuen Wong": [0, ["The reproducing placement problem with applications", ["Wei-Liang Lin", "Majid Sarrafzadeh", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1994.629896", 4, "iccad", 1994]], "Chih-Liang Eric Cheng": [0, ["RISA: accurate and efficient placement routability modeling", ["Chih-Liang Eric Cheng"], "https://doi.org/10.1109/ICCAD.1994.629897", 6, "iccad", 1994]], "Chunduri Rama Mohan": [0, ["A new approach for factorizing FSM's", ["Chunduri Rama Mohan", "Partha Pratim Chakrabarti"], "https://doi.org/10.1109/ICCAD.1994.629898", 4, "iccad", 1994]], "Partha Pratim Chakrabarti": [0, ["A new approach for factorizing FSM's", ["Chunduri Rama Mohan", "Partha Pratim Chakrabarti"], "https://doi.org/10.1109/ICCAD.1994.629898", 4, "iccad", 1994]], "Ney Laert Vilar Calazans": [0, ["Boolean constrained encoding: a new formulation and a case study", ["Ney Laert Vilar Calazans"], "https://doi.org/10.1109/ICCAD.1994.629899", 5, "iccad", 1994]], "Heinz-Josef Eikerling": [0, ["Optimization of hierarchical designs using partitioning and resynthesis", ["Heinz-Josef Eikerling", "Ralf Hunstock", "Raul Camposano"], "https://doi.org/10.1109/ICCAD.1994.629900", 6, "iccad", 1994]], "Ralf Hunstock": [0, ["Optimization of hierarchical designs using partitioning and resynthesis", ["Heinz-Josef Eikerling", "Ralf Hunstock", "Raul Camposano"], "https://doi.org/10.1109/ICCAD.1994.629900", 6, "iccad", 1994]], "Raul Camposano": [0, ["Optimization of hierarchical designs using partitioning and resynthesis", ["Heinz-Josef Eikerling", "Ralf Hunstock", "Raul Camposano"], "https://doi.org/10.1109/ICCAD.1994.629900", 6, "iccad", 1994]], "Chen-Pin Kung": [6.105189100935604e-07, ["HyHOPE: a fast fault simulator with efficient simulation of hypertrophic faults", ["Chen-Pin Kung", "Chen-Shang Lin"], "https://doi.org/10.1109/ICCAD.1994.629901", 5, "iccad", 1994]], "Chen-Shang Lin": [0, ["HyHOPE: a fast fault simulator with efficient simulation of hypertrophic faults", ["Chen-Pin Kung", "Chen-Shang Lin"], "https://doi.org/10.1109/ICCAD.1994.629901", 5, "iccad", 1994]], "Hungse Cha": [0.7765774428844452, ["Fast timing simulation of transient faults in digital circuits", ["Abhijit Dharchoudhury", "Sung-Mo Kang", "Hungse Cha", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1994.629902", 4, "iccad", 1994]], "Janak H. Patel": [0, ["Fast timing simulation of transient faults in digital circuits", ["Abhijit Dharchoudhury", "Sung-Mo Kang", "Hungse Cha", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1994.629902", 4, "iccad", 1994]], "Jer-Min Jou": [0, ["A fast and memory-efficient diagnostic fault simulation for sequential circuits", ["Jer-Min Jou", "Shung-Chih Chen"], "https://doi.org/10.1109/ICCAD.1994.629903", 4, "iccad", 1994]], "Shung-Chih Chen": [0, ["A fast and memory-efficient diagnostic fault simulation for sequential circuits", ["Jer-Min Jou", "Shung-Chih Chen"], "https://doi.org/10.1109/ICCAD.1994.629903", 4, "iccad", 1994]], "John R. Feehrer": [0, ["Timing uncertainty analysis for time-of-flight systems", ["John R. Feehrer", "Harry F. Jordan"], "https://doi.org/10.1109/ICCAD.1994.629904", 8, "iccad", 1994]], "Harry F. Jordan": [0, ["Timing uncertainty analysis for time-of-flight systems", ["John R. Feehrer", "Harry F. Jordan"], "https://doi.org/10.1109/ICCAD.1994.629904", 8, "iccad", 1994]], "Subhrajit Bhattacharya": [0, ["Provably correct high-level timing analysis without path sensitization", ["Subhrajit Bhattacharya", "Sujit Dey", "Franc Brglez"], "https://doi.org/10.1109/ICCAD.1994.629905", 7, "iccad", 1994]], "Franc Brglez": [0, ["Provably correct high-level timing analysis without path sensitization", ["Subhrajit Bhattacharya", "Sujit Dey", "Franc Brglez"], "https://doi.org/10.1109/ICCAD.1994.629905", 7, "iccad", 1994]], "Jin-fuw Lee": [0.013474725186824799, ["A timing analysis algorithm for circuits with level-sensitive latches", ["Jin-fuw Lee", "Donald T. Tang", "C. K. Wong"], "https://doi.org/10.1109/ICCAD.1994.629906", 6, "iccad", 1994]], "Donald T. Tang": [0, ["A timing analysis algorithm for circuits with level-sensitive latches", ["Jin-fuw Lee", "Donald T. Tang", "C. K. Wong"], "https://doi.org/10.1109/ICCAD.1994.629906", 6, "iccad", 1994]], "Naresh Sehgal": [0, ["An object-oriented cell library manager", ["Naresh Sehgal", "C. Y. Roger Chen", "John M. Acken"], "https://doi.org/10.1109/ICCAD.1994.629907", 4, "iccad", 1994]], "C. Y. Roger Chen": [0, ["An object-oriented cell library manager", ["Naresh Sehgal", "C. Y. Roger Chen", "John M. Acken"], "https://doi.org/10.1109/ICCAD.1994.629907", 4, "iccad", 1994]], "John M. Acken": [0, ["An object-oriented cell library manager", ["Naresh Sehgal", "C. Y. Roger Chen", "John M. Acken"], "https://doi.org/10.1109/ICCAD.1994.629907", 4, "iccad", 1994]], "Stefan Ohnsorge": [0, ["Reuse of design objects in CAD frameworks", ["Joachim Altmeyer", "Stefan Ohnsorge", "Bernd Schurmann"], "https://doi.org/10.1109/ICCAD.1994.629908", 8, "iccad", 1994]], "Olav Schettler": [0, ["Towards support for design description languages in EDA framework", ["Olav Schettler", "Susanne Heymann"], "https://dl.acm.org/citation.cfm?id=191665", 6, "iccad", 1994]], "Susanne Heymann": [0, ["Towards support for design description languages in EDA framework", ["Olav Schettler", "Susanne Heymann"], "https://dl.acm.org/citation.cfm?id=191665", 6, "iccad", 1994]]}