==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_rtl -register_reset_num=3
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1539] 'factor' in '#pragma HLS array_partition' is ignored: pip_kernel.cpp:17:60
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (pip_kernel.cpp:16:189)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:16:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2510 ; free virtual = 18700
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2510 ; free virtual = 18700
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2500 ; free virtual = 18692
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2490 ; free virtual = 18683
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:17) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:17) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:17) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:10:9) in function 'pip_crossing'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:16)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2447 ; free virtual = 18641
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2438 ; free virtual = 18632
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12 seconds; current allocated memory: 148.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:16) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 250.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 154.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 163.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 165.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 6150 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 174.908 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1532.199 ; gain = 1099.777 ; free physical = 2374 ; free virtual = 18592
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1539] 'factor' in '#pragma HLS array_partition' is ignored: pip_kernel.cpp:17:60
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-181] If array_partition pragma on TOP function argument, currently we can only support 1-dim complete/cyclic/block partition, in 'call' (pip_kernel.cpp:16:189)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:16:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2365 ; free virtual = 18556
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2365 ; free virtual = 18556
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2357 ; free virtual = 18550
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2348 ; free virtual = 18542
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:17) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:17) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:17) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:10:9) in function 'pip_crossing'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:16)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2317 ; free virtual = 18512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2307 ; free virtual = 18503
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.14 seconds; current allocated memory: 148.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 209, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 213, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 215, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 216, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 217, Depth = 220.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 153.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 161.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1132 ; free virtual = 17319
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1132 ; free virtual = 17319
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1124 ; free virtual = 17313
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pip_kernel' (pip_kernel.cpp:27) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1114 ; free virtual = 17304
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1084 ; free virtual = 17275
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1090 ; free virtual = 17282
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.35 seconds; current allocated memory: 133.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 133.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1154 ; free virtual = 17339
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1154 ; free virtual = 17339
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1149 ; free virtual = 17335
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1140 ; free virtual = 17327
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:25:1) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1107 ; free virtual = 17296
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1096 ; free virtual = 17285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 104.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.05 seconds; current allocated memory: 148.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 149.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'call' operation ('_ln38', pip_kernel.cpp:38) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:35:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1100 ; free virtual = 17298
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1100 ; free virtual = 17298
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1092 ; free virtual = 17291
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1083 ; free virtual = 17283
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:25:1) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1053 ; free virtual = 17255
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1042 ; free virtual = 17244
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 104.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.3 seconds; current allocated memory: 148.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 149.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'call' operation ('_ln41', pip_kernel.cpp:41) to 'pip_crossing2' and bus request on port 'gmem' (pip_kernel.cpp:27).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:35:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1062 ; free virtual = 17265
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1062 ; free virtual = 17265
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1056 ; free virtual = 17260
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pip_kernel' (pip_kernel.cpp:27) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1047 ; free virtual = 17253
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1020 ; free virtual = 17227
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1027 ; free virtual = 17234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.12 seconds; current allocated memory: 128.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 128.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'pip_kernel/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pip_kernel/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:36:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1037 ; free virtual = 17234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1037 ; free virtual = 17234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1029 ; free virtual = 17227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1019 ; free virtual = 17219
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 987 ; free virtual = 17188
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 977 ; free virtual = 17179
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.72 seconds; current allocated memory: 149.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 250.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 154.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 163.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 164.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 6150 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 174.626 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 965 ; free virtual = 17191
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:36:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1033 ; free virtual = 17218
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1033 ; free virtual = 17218
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1025 ; free virtual = 17211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1015 ; free virtual = 17203
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 983 ; free virtual = 17172
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 974 ; free virtual = 17164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.14 seconds; current allocated memory: 149.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 250.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 154.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 163.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 164.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 6150 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 174.627 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 908 ; free virtual = 17120
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:33:22
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:36:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1026 ; free virtual = 17212
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1026 ; free virtual = 17212
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1018 ; free virtual = 17205
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1009 ; free virtual = 17197
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 977 ; free virtual = 17166
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 969 ; free virtual = 17159
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.06 seconds; current allocated memory: 149.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 250.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 154.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 163.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 164.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 6150 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 174.627 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 900 ; free virtual = 17113
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:36:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 905 ; free virtual = 17092
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 905 ; free virtual = 17092
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 896 ; free virtual = 17085
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 887 ; free virtual = 17076
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 855 ; free virtual = 17046
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 845 ; free virtual = 17036
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.78 seconds; current allocated memory: 149.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 250.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 154.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 163.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 164.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 5912 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 174.591 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 776 ; free virtual = 16991
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'false' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:34:52
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 214-115] Burst write of length 25 and bit width 32 has been inferred on port 'gmem' (pip_kernel.cpp:32:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 888 ; free virtual = 17084
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 888 ; free virtual = 17084
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 879 ; free virtual = 17077
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 870 ; free virtual = 17068
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 838 ; free virtual = 17038
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 830 ; free virtual = 17030
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.24 seconds; current allocated memory: 148.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 149.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 151.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 153.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 161.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 162.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 170.352 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 777 ; free virtual = 16993
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total elapsed time: 16.08 seconds; peak allocated memory: 170.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:28:9)
INFO: [HLS 214-115] Burst write of length 25 and bit width 32 has been inferred on port 'gmem' (pip_kernel.cpp:32:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 17122
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 17122
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 875 ; free virtual = 17115
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 865 ; free virtual = 17107
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 835 ; free virtual = 17078
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 824 ; free virtual = 17068
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.43 seconds; current allocated memory: 148.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 151.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 153.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 161.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 162.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 170.304 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 766 ; free virtual = 17030
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:33:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:189)
INFO: [HLS 214-115] Burst write of length 25 and bit width 32 has been inferred on port 'gmem' (pip_kernel.cpp:32:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 870 ; free virtual = 17107
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 870 ; free virtual = 17107
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 861 ; free virtual = 17101
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 852 ; free virtual = 17092
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 820 ; free virtual = 17061
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 809 ; free virtual = 17051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.01 seconds; current allocated memory: 148.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 151.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 153.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 161.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 162.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 170.366 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 760 ; free virtual = 17020
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:33:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-115] Burst write of length 25 and bit width 32 has been inferred on port 'gmem' (pip_kernel.cpp:32:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 893 ; free virtual = 17111
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 893 ; free virtual = 17111
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 885 ; free virtual = 17105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 876 ; free virtual = 17096
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 843 ; free virtual = 17065
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 834 ; free virtual = 17057
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.05 seconds; current allocated memory: 148.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 151.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 153.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 161.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 162.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 170.334 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 779 ; free virtual = 17024
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total elapsed time: 16.89 seconds; peak allocated memory: 170.334 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:33:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:32:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 894 ; free virtual = 17112
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 894 ; free virtual = 17112
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 885 ; free virtual = 17106
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 876 ; free virtual = 17098
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 845 ; free virtual = 17069
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 834 ; free virtual = 17059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.99 seconds; current allocated memory: 149.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 151.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 153.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 161.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 163.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 170.973 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 772 ; free virtual = 17018
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total elapsed time: 16.74 seconds; peak allocated memory: 170.973 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:33:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:27:185)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:28:9)
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:32:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 898 ; free virtual = 17119
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 898 ; free virtual = 17119
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 890 ; free virtual = 17112
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 880 ; free virtual = 17103
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:30) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_J' (pip_kernel.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:30) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:24:5) in function 'pip_crossing2'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:27)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 848 ; free virtual = 17073
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 839 ; free virtual = 17065
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.15 seconds; current allocated memory: 149.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 149.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 151.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 153.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 161.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 163.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 170.975 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pip_kernel_sdiv_28s_19s_28_32_0_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 780 ; free virtual = 17027
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:56:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:50:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:51:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(ap_uint<8>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 887 ; free virtual = 17040
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 887 ; free virtual = 17040
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 872 ; free virtual = 17027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 854 ; free virtual = 17011
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 814 ; free virtual = 16974
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_I' (pip_kernel.cpp:53:6) in function 'pip_kernel' the outer loop is not a perfect loop.
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 798 ; free virtual = 16959
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.83 seconds; current allocated memory: 174.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 175.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_J'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:63) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 153.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 176.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 178.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 179.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'points', 'edges' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:56:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:50:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:51:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_int<18>)' into 'fast_div(ap_int<18>, ap_int<18>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_int<18>, ap_int<18>)' into 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:55:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2648 ; free virtual = 18190
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2648 ; free virtual = 18190
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2640 ; free virtual = 18183
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2631 ; free virtual = 18175
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:53) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:53) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:53) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:53:6) in function 'pip_kernel'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:49)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2599 ; free virtual = 18144
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2598 ; free virtual = 18144
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 120.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.05 seconds; current allocated memory: 145.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 152.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:56:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:50:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:51:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_int<18>)' into 'fast_div(ap_int<18>, ap_int<18>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_int<18>, ap_int<18>)' into 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:55:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2607 ; free virtual = 18150
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2607 ; free virtual = 18150
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2599 ; free virtual = 18143
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2590 ; free virtual = 18135
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:53) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:53) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:53) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:53:6) in function 'pip_kernel'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:49)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2558 ; free virtual = 18105
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2566 ; free virtual = 18113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:49) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 120.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.19 seconds; current allocated memory: 145.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 152.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:56:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:50:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:51:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_int<18>)' into 'fast_div(ap_int<18>, ap_int<18>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_int<18>, ap_int<18>)' into 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:49:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2655 ; free virtual = 18197
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2655 ; free virtual = 18197
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2647 ; free virtual = 18190
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2637 ; free virtual = 18182
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:53) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:53) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:53) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:53:6) in function 'pip_kernel'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:49)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2605 ; free virtual = 18151
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 2605 ; free virtual = 18151
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem' (pip_kernel.cpp:57).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem' (pip_kernel.cpp:57).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem' (pip_kernel.cpp:57).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem' (pip_kernel.cpp:57).
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus access on port 'gmem' and bus request on port 'gmem' (pip_kernel.cpp:57).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'dataflow': pip_kernel.cpp:71:22
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_int<18>)' into 'fast_div(ap_int<18>, ap_int<18>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_int<18>, ap_int<18>)' into 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:61:0)
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:70:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 2483 ; free virtual = 18038
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 2483 ; free virtual = 18038
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 2475 ; free virtual = 18031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 2466 ; free virtual = 18023
INFO: [XFORM 203-510] Pipelining loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:66) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:66:7) in function 'pip_kernel'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:61)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 2434 ; free virtual = 17993
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 2433 ; free virtual = 17992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 42, Depth = 120.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.18 seconds; current allocated memory: 145.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 152.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:61:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_int<18>)' into 'fast_div(ap_int<18>, ap_int<18>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_int<18>, ap_int<18>)' into 'pip_crossing2(ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>, ap_int<18>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(ap_uint<8>*, ap_int<18>*, ap_int<18>*, ap_int<18>*)' (pip_kernel.cpp:60:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1738 ; free virtual = 17682
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1738 ; free virtual = 17682
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1727 ; free virtual = 17673
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'pip_crossing2' into 'pip_kernel' (pip_kernel.cpp:76) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1713 ; free virtual = 17660
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:66) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:60)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1679 ; free virtual = 17628
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
WARNING: [HLS 200-954] Cannot Rewind function pip_kernel because there are multiple loops inside the region (pip_kernel.cpp:60)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1668 ; free virtual = 17617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.64 seconds; current allocated memory: 158.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 158.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_2', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_3', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_3', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_3', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 52, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_7', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 66, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_9', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 69, distance = 1, offset = 1) between 'call' operation ('ref_tmp_0_9', pip_kernel.cpp:76) to 'pip_crossing2' and 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 20, Final II = 70, Depth = 216.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:61:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:68:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1741 ; free virtual = 17686
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1741 ; free virtual = 17686
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1730 ; free virtual = 17677
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'pip_crossing' into 'pip_kernel' (pip_kernel.cpp:76) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1717 ; free virtual = 17665
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:66) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:60)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1683 ; free virtual = 17632
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [XFORM 203-531] Rewinding loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1675 ; free virtual = 17626
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=sub_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.05 seconds; current allocated memory: 157.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 158.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 20 cycles (II = 20).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 20 cycles (II = 20).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (pip_kernel.cpp:78) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-875] II = 21 is infeasible due to multiple pipeline iteration latency = 26 and incompatible II = 2 of 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 22 cycles (II = 22).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 22 cycles (II = 22).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [HLS 200-875] II = 23 is infeasible due to multiple pipeline iteration latency = 26 and incompatible II = 2 of 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 24 cycles (II = 24).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 24 cycles (II = 24).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [HLS 200-875] II = 25 is infeasible due to multiple pipeline iteration latency = 26 and incompatible II = 2 of 'call' operation ('ref_tmp', pip_kernel.cpp:76) to 'pip_crossing'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 26 cycles (II = 26).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 26 cycles (II = 26).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' (pip_kernel.cpp:78) within the first 83 cycles (II = 83).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 54 cycles (II = 54).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 54 cycles (II = 54).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:61:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-115] Burst write of length 5 and bit width 64 has been inferred on port 'gmem' (pip_kernel.cpp:68:9)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1714 ; free virtual = 17659
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1714 ; free virtual = 17659
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1705 ; free virtual = 17651
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'pip_crossing' into 'pip_kernel' (pip_kernel.cpp:76) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1693 ; free virtual = 17641
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:66) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:60)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1659 ; free virtual = 17609
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'gmem'.
INFO: [XFORM 203-531] Rewinding loop 'LOOP_I' (pip_kernel.cpp:66) in function 'pip_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1647 ; free virtual = 17598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
WARNING: [SYN 201-107] Renaming port name 'pip_kernel/out' to 'pip_kernel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=sub_ln69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.01 seconds; current allocated memory: 157.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 158.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first cycle (II = 1).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last cycle (II = 1).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 2 cycles (II = 2).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 2 cycles (II = 2).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 3 cycles (II = 3).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 3 cycles (II = 3).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 4 cycles (II = 4).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 4 cycles (II = 4).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 67 cycles (II = 67).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 67 cycles (II = 67).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 35 cycles (II = 35).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus write on port 'gmem' within the last 35 cycles (II = 35).
Please consider 1) removing the 'rewind' option in the pipeline, or 2) increasing the initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 51 cycles (II = 51).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:85:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*)' (pip_kernel.cpp:104:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*)' (pip_kernel.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*)' (pip_kernel.cpp:98:14)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 930 ; free virtual = 16896
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 930 ; free virtual = 16896
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 917 ; free virtual = 16885
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 902 ; free virtual = 16872
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_I' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_J' (pip_kernel.cpp:90) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:10:9) in function 'pip_crossing'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:84)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 865 ; free virtual = 16837
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'out_V' (pip_kernel.cpp:84).
INFO: [XFORM 203-531] Rewinding loop 'LOOP_I' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0) in function 'pip_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 854 ; free virtual = 16827
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.28 seconds; current allocated memory: 165.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 165.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_I): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read on port 'points_V' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) and axis read on port 'points_V' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 2 cycles (II = 2).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 3 cycles (II = 3).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 4 cycles (II = 4).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 67 cycles (II = 67).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 35 cycles (II = 35).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem' within the first 51 cycles (II = 51).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:86:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:104:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:98:14)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 884 ; free virtual = 16580
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 884 ; free virtual = 16580
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 872 ; free virtual = 16570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 854 ; free virtual = 16555
INFO: [XFORM 203-510] Pipelining loop 'LOOP_STREAM' (pip_kernel.cpp:91) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:91) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:91) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:10:9) in function 'pip_crossing'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 817 ; free virtual = 16520
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'out_V' (pip_kernel.cpp:85).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 805 ; free virtual = 16508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.31 seconds; current allocated memory: 165.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 165.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read on port 'points_V' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) and axis read on port 'points_V' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 40, Depth = 149.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 169.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 176.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 178.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:86:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:104:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:98:14)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 922 ; free virtual = 16555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 922 ; free virtual = 16555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 909 ; free virtual = 16545
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 892 ; free virtual = 16529
INFO: [XFORM 203-510] Pipelining loop 'LOOP_STREAM' (pip_kernel.cpp:91) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:91) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:91) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:10:9) in function 'pip_crossing'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 854 ; free virtual = 16494
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'out_V' (pip_kernel.cpp:85).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 842 ; free virtual = 16483
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.16 seconds; current allocated memory: 165.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 165.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read on port 'points_V' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) and axis read on port 'points_V' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 40, Depth = 149.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 169.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 176.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_28s_19s_28_32_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 178.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
WARNING: [HLS 207-1536] 'true' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: pip_kernel.cpp:86:24
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:104:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:98:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 905 ; free virtual = 16542
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 905 ; free virtual = 16542
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 889 ; free virtual = 16529
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 871 ; free virtual = 16513
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' in function 'pip_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_STREAM' (pip_kernel.cpp:91) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:91) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:91) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 832 ; free virtual = 16477
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'out_V' (pip_kernel.cpp:85).
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 817 ; free virtual = 16463
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.59 seconds; current allocated memory: 176.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 177.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:100) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:100) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:100) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:100) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:100) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:100) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:102:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 787 ; free virtual = 16192
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 787 ; free virtual = 16192
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 771 ; free virtual = 16179
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 753 ; free virtual = 16162
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' in function 'pip_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 712 ; free virtual = 16124
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 698 ; free virtual = 16111
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.6 seconds; current allocated memory: 176.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 177.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:98) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:98) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:98) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:98) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:98) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:98) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:102:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 937 ; free virtual = 16229
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 937 ; free virtual = 16229
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 921 ; free virtual = 16216
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 904 ; free virtual = 16201
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 865 ; free virtual = 16164
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 849 ; free virtual = 16150
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.69 seconds; current allocated memory: 176.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 177.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:98) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:98) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:98) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:98) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_1', pip_kernel.cpp:98) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:98) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:103:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:97:13) in function 'pip_kernel' completely with a factor of 10 (pip_kernel.cpp:97:13)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 888 ; free virtual = 15936
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 888 ; free virtual = 15936
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 877 ; free virtual = 15924
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 860 ; free virtual = 15909
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 815 ; free virtual = 15868
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 799 ; free virtual = 15853
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.97 seconds; current allocated memory: 187.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 187.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:103:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:97:13) in function 'pip_kernel' completely with a factor of 10 (pip_kernel.cpp:97:13)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 884 ; free virtual = 15658
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 884 ; free virtual = 15658
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 871 ; free virtual = 15649
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 848 ; free virtual = 15627
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 807 ; free virtual = 15589
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 792 ; free virtual = 15575
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.68 seconds; current allocated memory: 182.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 182.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_assign_1', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4_assign_s', pip_kernel.cpp:99) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:103:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:97:13) in function 'pip_kernel' completely with a factor of 10 (pip_kernel.cpp:97:13)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 847 ; free virtual = 15431
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 847 ; free virtual = 15431
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 845 ; free virtual = 15432
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 810 ; free virtual = 15399
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 776 ; free virtual = 15367
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 760 ; free virtual = 15353
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.71 seconds; current allocated memory: 182.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 182.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 155.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 185.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 190.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:103:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 15468
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 15468
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 861 ; free virtual = 15450
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 844 ; free virtual = 15434
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...127 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 798 ; free virtual = 15391
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 772 ; free virtual = 15366
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.75 seconds; current allocated memory: 194.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 195.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 128, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_15', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:99) to 'pip_crossing2'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 129, distance = 1, offset = 1) between 'call' operation ('ref_tmp4_0_15', pip_kernel.cpp:99) to 'pip_crossing2' and 'call' operation ('ref_tmp4', pip_kernel.cpp:99) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:105:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 864 ; free virtual = 15424
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 864 ; free virtual = 15424
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 848 ; free virtual = 15411
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 835 ; free virtual = 15400
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 787 ; free virtual = 15355
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 770 ; free virtual = 15340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.61 seconds; current allocated memory: 178.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 178.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 184.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 194.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:105:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0> volatile*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 849 ; free virtual = 15402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 849 ; free virtual = 15402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 833 ; free virtual = 15389
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 820 ; free virtual = 15378
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 780 ; free virtual = 15341
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 762 ; free virtual = 15323
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.96 seconds; current allocated memory: 178.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 178.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 184.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:105:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 868 ; free virtual = 15387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 868 ; free virtual = 15387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 854 ; free virtual = 15375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 835 ; free virtual = 15358
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 795 ; free virtual = 15321
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 779 ; free virtual = 15306
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.87 seconds; current allocated memory: 177.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 178.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 184.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 194.225 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:105:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 866 ; free virtual = 15385
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 866 ; free virtual = 15385
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 850 ; free virtual = 15372
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 833 ; free virtual = 15357
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 793 ; free virtual = 15320
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 779 ; free virtual = 15306
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.33 seconds; current allocated memory: 177.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 178.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 184.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 194.220 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:105:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 849 ; free virtual = 15247
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 849 ; free virtual = 15247
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 833 ; free virtual = 15234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 816 ; free virtual = 15219
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LOOP_PIP' (pip_kernel.cpp:89) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 776 ; free virtual = 15181
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 760 ; free virtual = 15167
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.28 seconds; current allocated memory: 177.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 178.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 184.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 194.179 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:106:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:96:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:85:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 880 ; free virtual = 15231
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 880 ; free virtual = 15231
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 864 ; free virtual = 15219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 847 ; free virtual = 15204
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:89) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:89) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:85)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 807 ; free virtual = 15166
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 792 ; free virtual = 15152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.61 seconds; current allocated memory: 177.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 178.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 184.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 194.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:108:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:109:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:99:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 892 ; free virtual = 15213
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 892 ; free virtual = 15213
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 876 ; free virtual = 15200
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 858 ; free virtual = 15184
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:103) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:99)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 817 ; free virtual = 15146
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 802 ; free virtual = 15131
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.78 seconds; current allocated memory: 177.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 178.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 184.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:108:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:109:14)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:99:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 903 ; free virtual = 15221
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 903 ; free virtual = 15221
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 887 ; free virtual = 15208
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 869 ; free virtual = 15191
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:103) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:99)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 828 ; free virtual = 15153
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 823 ; free virtual = 15149
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.72 seconds; current allocated memory: 177.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 178.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 184.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 928 ; free virtual = 15246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 928 ; free virtual = 15246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 911 ; free virtual = 15232
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 892 ; free virtual = 15215
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 854 ; free virtual = 15180
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 838 ; free virtual = 15165
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.22 seconds; current allocated memory: 177.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 178.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 909 ; free virtual = 15227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 909 ; free virtual = 15227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 893 ; free virtual = 15214
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 874 ; free virtual = 15198
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 834 ; free virtual = 15160
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 818 ; free virtual = 15145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.72 seconds; current allocated memory: 177.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 178.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1) between 'call' operation ('ref_tmp_i_0_11', pip_kernel.cpp:95) to 'pip_crossing2' and 'call' operation ('ref_tmp_i', pip_kernel.cpp:95) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 844 ; free virtual = 15169
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 844 ; free virtual = 15169
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 828 ; free virtual = 15156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 809 ; free virtual = 15140
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 770 ; free virtual = 15103
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 755 ; free virtual = 15089
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.65 seconds; current allocated memory: 177.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 178.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1) between 'call' operation ('ref_tmp_i_0_11', pip_kernel.cpp:95) to 'pip_crossing2' and 'call' operation ('ref_tmp_i', pip_kernel.cpp:95) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 15202
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 15202
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 867 ; free virtual = 15190
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 849 ; free virtual = 15173
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 809 ; free virtual = 15136
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 793 ; free virtual = 15121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.8 seconds; current allocated memory: 177.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 178.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 205.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:111:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:114:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 867 ; free virtual = 15187
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 867 ; free virtual = 15187
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 851 ; free virtual = 15173
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 834 ; free virtual = 15158
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 793 ; free virtual = 15120
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 778 ; free virtual = 15106
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.99 seconds; current allocated memory: 181.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 181.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'pip_kernel' (Loop: LOOP_STREAM): Unable to enforce a carried dependence constraint (II = 128, distance = 1, offset = 1) between 'call' operation ('ref_tmp_i_0_15', pip_kernel.cpp:95) to 'pip_crossing2' and 'call' operation ('ref_tmp_i', pip_kernel.cpp:95) to 'pip_crossing2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 15140
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 883 ; free virtual = 15140
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 868 ; free virtual = 15128
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 850 ; free virtual = 15112
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 808 ; free virtual = 15072
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 793 ; free virtual = 15058
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.78 seconds; current allocated memory: 181.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 181.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 333.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 871 ; free virtual = 15125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 871 ; free virtual = 15125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 855 ; free virtual = 15112
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 836 ; free virtual = 15095
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...127 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 785 ; free virtual = 15046
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 758 ; free virtual = 15020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.02 seconds; current allocated memory: 200.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 821 ; free virtual = 15081
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 821 ; free virtual = 15081
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 805 ; free virtual = 15068
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 787 ; free virtual = 15052
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 96.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...95 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 739 ; free virtual = 15007
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 678 ; free virtual = 14964
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.34 seconds; current allocated memory: 193.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 194.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 974 ; free virtual = 15253
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 974 ; free virtual = 15253
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 959 ; free virtual = 15241
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 941 ; free virtual = 15224
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 971 ; free virtual = 15246
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 957 ; free virtual = 15224
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.14 seconds; current allocated memory: 187.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 188.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 972 ; free virtual = 15234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 972 ; free virtual = 15234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 956 ; free virtual = 15221
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 937 ; free virtual = 15205
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 907 ; free virtual = 15177
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1660.199 ; gain = 1291.777 ; free physical = 892 ; free virtual = 15164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.95 seconds; current allocated memory: 187.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 188.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1042 ; free virtual = 15313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1042 ; free virtual = 15313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1024 ; free virtual = 15298
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 1005 ; free virtual = 15280
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...127 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 950 ; free virtual = 15231
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 920 ; free virtual = 15200
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.93 seconds; current allocated memory: 200.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+'.
WARNING: [HLS 200-40] Cannot find library '/mnt/G/Xilinx/Vitis/2020.1/common/technology/xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex UltraScale+/Virtex UltraScale+_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>&)' into 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (/mnt/G/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:6)
INFO: [HLS 214-131] Inlining function 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:115:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>::read()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:113:14)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:101:3)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (pip_kernel.cpp:103:9)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:100:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 927 ; free virtual = 13583
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 927 ; free virtual = 13583
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 910 ; free virtual = 13569
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 891 ; free virtual = 13552
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_STREAM' (pip_kernel.cpp:106) in function 'pip_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:85) in function 'pip_kernel' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:45:5) in function 'pip_crossing2'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pip_kernel.cpp:28:35) to (pip_kernel.cpp:34:2) in function 'fast_div'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fast_div' into 'pip_crossing2' (pip_kernel.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_kernel' (pip_kernel.cpp:100)...127 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 840 ; free virtual = 13504
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1660.199 ; gain = 1227.777 ; free physical = 685 ; free virtual = 13352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.77 seconds; current allocated memory: 200.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
