============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           May 01 2022  07:25:47 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-17 ps) Setup Check with Pin Z_reg[7]/CLK->SI
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=      34                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      36                  
             Slack:=     -17                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_15_line_9_329_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                  7 10.2     0     0      15    (-,-) 
  g1680/Y        -       A->Y  F     NOR2x1p5_ASAP7_75t_SL      1  1.5     7     5      20    (-,-) 
  g78/Y          -       B->Y  R     NOR2x1_ASAP7_75t_SL        1  1.0     8     5      25    (-,-) 
  g75/Y          -       A->Y  R     OR3x2_ASAP7_75t_SL         4  3.9    12    12      37    (-,-) 
  g1672/Y        -       A2->Y F     AOI21x1_ASAP7_75t_SL       2  2.5    17     8      45    (-,-) 
  g1114/Y        -       A->Y  R     INVx2_ASAP7_75t_SL         2  1.8     9     6      51    (-,-) 
  Z_reg[7]/SI    <<<     -     R     SDFHx2_ASAP7_75t_SL        2    -     -     0      51    (-,-) 
#---------------------------------------------------------------------------------------------------

