Haitham Akkary , Srikanth T. Srinivasan , Rajendar Koltur , Yogesh Patil , Wael Refaai, Perceptron-Based Branch Confidence Estimation, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.265, February 14-18, 2004[doi>10.1109/HPCA.2004.10002]
Block, H. D. 1962. The perceptron: A model for brain functioning. Rev. Mod. Phys. 34, 123--135.
Edward Brekelbaum , Jeff Rupley , Chris Wilkerson , Bryan Black, Hierarchical Scheduling Windows, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Burger, D. and Austin, T. M. 1997. The SimpleScalar tool set version 2.0. Tech. rep. 1342, Computer Sciences Department, University of Wisconsin.
I-Cheng K. Chen , John T. Coffey , Trevor N. Mudge, Analysis of branch prediction via data compression, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.128-137, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237171]
Eriksson, H., Henriksson, T., and Larsson-Edefors, P. 2002. Full-custom vs. standard-cell based design—an adder comparison. In Proceedings of the Swedish System-on-Chip Conference.
Marius Evers , Sanjay J. Patel , Robert S. Chappell , Yale N. Patt, An analysis of correlation and predictability: what makes two-level branch predictors work, Proceedings of the 25th annual international symposium on Computer architecture, p.52-61, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279368]
Ayose Falcon , Jared Stark , Alex Ramirez , Konrad Lai , Mateo Valero, Prophet/Critic Hybrid Branch Prediction, Proceedings of the 31st annual international symposium on Computer architecture, p.250, June 19-23, 2004, München, Germany
Daniel A. Jiménez, Reconsidering Complex Branch Predictors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.43, February 08-12, 2003
Daniel A. Jiménez, Fast Path-Based Neural Branch Prediction, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.243, December 03-05, 2003
Jiménez, D. A. 2005. Idealized piecewise linear branch prediction. J. Instruct.-Level Parall. (JILP) 7.
Daniel A. Jiménez , Stephen W. Keckler , Calvin Lin, The impact of delay on the design of branch predictors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.67-76, December 2000, Monterey, California, USA[doi>10.1145/360128.360137]
Daniel A. Jiménez , Calvin Lin, Dynamic Branch Prediction with Perceptrons, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.197, January 20-24, 2001
Daniel A. Jiménez , Calvin Lin, Neural methods for dynamic branch prediction, ACM Transactions on Computer Systems (TOCS), v.20 n.4, p.369-397, November 2002[doi>10.1145/571637.571639]
Larson, E., Chatterjee, S., and Austin, T. 2001. MASE: A novel infrastructure for detailed microarchitectural modeling. In Proceedings of the International Symposium on Performance Analysis of Systems and Software. IEEE, Los Alamitos, CA.
Gabriel H. Loh , Dana S. Henry, Predicting Conditional Branches With Fusion-Based Hybrid Predictors, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.165, September 22-25, 2002
McFarling, S. 1993. Combining branch predictors. Tech. rep. TN-36m, Digital Western Research Laboratory.
Seznec, A. 2005. Genesis of the o-gehl branch predictor. J. Instruct.-Level Parall. 7.
André Seznec , Stephen Felix , Venkata Krishnan , Yiannakis Sazeides, Design tradeoffs for the Alpha EV8 conditional branch predictor, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
André Seznec , Antony Fraboulet, Effective ahead pipelining of instruction block address generation, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859646]
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Shivakumar, P. and Jouppi, N. P. 2001. Cacti 3.0: An integrated cache timing, power and area model. Tech. rep. 2001/2, Compaq Computer Corporation.
Eric Sprangle , Doug Carmean, Increasing processor performance by implementing deeper pipelines, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Tarjan, D., Skadron, K., and Stan, M. 2004. An ahead pipelined alloyed perceptron with single cycle access time. In Proceedings of the Workshop on Complexity Effective Design (WCED).
Tse-Yu Yeh , Yale N. Patt, A comparison of dynamic branch predictors that use two levels of branch history, Proceedings of the 20th annual international symposium on computer architecture, p.257-266, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165161]
