Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Oct 23 15:30:27 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

Logical Constraint:
+-----------------------------------------------------------------------------------------------+
| Object                                           | Attribute                     | Value     
+-----------------------------------------------------------------------------------------------+
| i:u_CORES/u_jtag_hub/N3                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N4                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_5                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_7                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_8                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_9                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_10                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N99_49                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N140_4                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N142                        | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N145_0                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N178_0                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N180                        | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/_N234_1_inv                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/cs.conf_sel[0]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/cs.conf_sel[1]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/d_ctrl.data_ctrl            | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[0]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[1]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[2]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[3]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[4]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[0]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[1]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[2]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[3]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[4]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[5]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[6]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[7]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_0      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_1      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_3      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_4      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_5      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_6      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_7      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_9      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_10     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift_dr_d                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| n:u_CORES/drck_o                                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
+-----------------------------------------------------------------------------------------------+

IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME        | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| lcd_rgb[0]      | inout             | H3      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[1]      | inout             | H4      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[2]      | inout             | F1      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[3]      | inout             | F2      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[4]      | inout             | K1      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[5]      | inout             | K2      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[6]      | inout             | F5      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[7]      | inout             | K5      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[8]      | inout             | E1      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[9]      | inout             | E3      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[10]     | inout             | L3      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[11]     | inout             | L4      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[12]     | inout             | K3      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[13]     | inout             | K4      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[14]     | inout             | K6      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[15]     | inout             | L7      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[16]     | inout             | H1      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[17]     | inout             | H2      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[18]     | inout             | D3      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[19]     | inout             | E4      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[20]     | inout             | G6      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[21]     | inout             | H7      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[22]     | inout             | G1      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[23]     | inout             | G3      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| touch_int       | inout             | F3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| touch_sda       | inout             | J3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_bl          | output            | J7      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_clk         | output            | L5      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_de          | output            | J6      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_hs          | output            | D1      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rst_n       | output            | F4      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_vs          | output            | D2      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| touch_rst_n     | output            | J1      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| touch_scl       | output            | H6      | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk         | input             | V9      | 3.3       | LVCMOS33       |           | PULLUP         |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n       | input             | C4      | 1.8       | LVCMOS18       |           | PULLUP         |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+----------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                | Clk_Inst_Name     | Net_Name        | Fanout     
+----------------------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf                   | clkbufg_3         | ntclkbufg_0     | 1744       
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_4         | ntclkbufg_1     | 502        
+----------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 660        
| u_CORES/u_debug_core_1/N1                       | u_CORES/u_debug_core_1/N1                       | 805        
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| u_lcd_rgb_char/u_binary2bcd_x/N0                | u_lcd_rgb_char/u_binary2bcd_x/N0                | 400        
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 164        
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 72         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
| u_CORES/u_debug_core_1/u_hub_data_decode/N0     | u_CORES/u_debug_core_1/u_hub_data_decode/N0     | 70         
| u_CORES/u_debug_core_1/u_rd_addr_gen/N52        | u_CORES/u_debug_core_1/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N178                                            | u_CORES/u_jtag_hub/N178_0                                              | 9          
| u_lcd_rgb_char/u_binary2bcd_x/N73                                  | u_lcd_rgb_char/u_binary2bcd_x/N73_7                                    | 16         
| u_lcd_rgb_char/u_binary2bcd_x/shift_flag                           | u_lcd_rgb_char/u_binary2bcd_x/shift_flag                               | 10         
| u_lcd_rgb_char/u_binary2bcd_x/N94                                  | u_lcd_rgb_char/u_binary2bcd_x/N97_1                                    | 16         
| u_lcd_rgb_char/u_binary2bcd_x/N97                                  | u_lcd_rgb_char/u_binary2bcd_x/N17_mux4_inv                             | 16         
| u_lcd_rgb_char/u_binary2bcd_y/N73                                  | u_lcd_rgb_char/u_binary2bcd_y/N73_7                                    | 12         
| u_lcd_rgb_char/u_binary2bcd_y/N94                                  | u_lcd_rgb_char/u_binary2bcd_y/N97_1                                    | 16         
| u_lcd_rgb_char/u_binary2bcd_y/N97                                  | u_lcd_rgb_char/u_binary2bcd_y/N17_mux4_inv                             | 12         
| u_lcd_rgb_char/u_lcd_driver/N125                                   | u_lcd_rgb_char/u_lcd_driver/N125.eq_5                                  | 11         
| u_lcd_rgb_char/u_rd_id/N27                                         | u_lcd_rgb_char/u_rd_id/N27                                             | 11         
| u_touch_top/u_i2c_dri/N2434                                        | u_touch_top/u_i2c_dri/N2434_6                                          | 1          
| u_touch_top/u_i2c_dri/N2925                                        | u_touch_top/u_i2c_dri/N2925                                            | 9          
| u_touch_top/u_i2c_dri/N2868                                        | u_touch_top/u_i2c_dri/N2868                                            | 1          
| u_touch_top/u_i2c_dri/N3352                                        | u_touch_top/u_i2c_dri/N3352                                            | 1          
| u_touch_top/u_i2c_dri/N3302                                        | u_touch_top/u_i2c_dri/N3302                                            | 1          
| u_touch_top/u_i2c_dri/N3252                                        | u_touch_top/u_i2c_dri/N3252                                            | 1          
| u_touch_top/u_i2c_dri/N3202                                        | u_touch_top/u_i2c_dri/N3202                                            | 1          
| u_touch_top/u_i2c_dri/N3152                                        | u_touch_top/u_i2c_dri/N3152                                            | 1          
| u_touch_top/u_i2c_dri/N3102                                        | u_touch_top/u_i2c_dri/N3102                                            | 1          
| u_touch_top/u_i2c_dri/N3052                                        | u_touch_top/u_i2c_dri/N3052                                            | 1          
| u_touch_top/u_i2c_dri/N3005                                        | u_touch_top/u_i2c_dri/N3005                                            | 3          
| u_touch_top/u_i2c_dri/N2917                                        | u_touch_top/u_i2c_dri/N2917                                            | 8          
| u_touch_top/u_i2c_dri/N814                                         | u_touch_top/u_i2c_dri/N814                                             | 8          
| u_touch_top/u_i2c_dri/N1227                                        | u_touch_top/u_i2c_dri/N1227_1_6                                        | 1          
| u_touch_top/u_touch_dri/N1074                                      | u_touch_top/u_touch_dri/N1074                                          | 3          
| u_touch_top/u_touch_dri/N1569                                      | u_touch_top/u_touch_dri/N1569                                          | 8          
| u_touch_top/u_touch_dri/N1529                                      | u_touch_top/u_touch_dri/N1529                                          | 8          
| u_touch_top/u_touch_dri/N666                                       | u_touch_top/u_touch_dri/N666                                           | 3          
| u_touch_top/u_touch_dri/touch_valid                                | u_touch_top/u_touch_dri/touch_valid                                    | 32         
| u_touch_top/u_touch_dri/N961                                       | u_touch_top/u_touch_dri/N961                                           | 8          
| u_touch_top/u_touch_dri/N1297                                      | u_touch_top/u_touch_dri/N1297_4                                        | 8          
| u_touch_top/u_touch_dri/N1216                                      | u_touch_top/u_touch_dri/N1450_1                                        | 3          
| u_touch_top/u_touch_dri/N1450                                      | u_touch_top/u_touch_dri/N1450_5                                        | 4          
| u_touch_top/u_touch_dri/N1494                                      | u_touch_top/u_touch_dri/N1494                                          | 1          
| u_touch_top/u_touch_dri/next_state [6]                             | u_touch_top/u_touch_dri/N54_10[6]_4                                    | 32         
| u_touch_top/u_touch_dri/N716                                       | u_touch_top/u_touch_dri/N716                                           | 8          
| u_touch_top/u_touch_dri/N739                                       | u_touch_top/u_touch_dri/N739                                           | 8          
| u_touch_top/u_touch_dri/N948                                       | u_touch_top/u_touch_dri/N948                                           | 8          
| u_touch_top/u_touch_dri/N614                                       | u_touch_top/u_touch_dri/N614_2                                         | 8          
| u_CORES/u_debug_core_0/u0_trig_unit/N1703                          | u_CORES/u_debug_core_0/u0_trig_unit/N1703                              | 103        
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 164        
| u_CORES/u_debug_core_0/u_Storage_Condition/N459                    | u_CORES/u_debug_core_0/u_Storage_Condition/N459                        | 15         
| u_CORES/u_debug_core_0/u_Storage_Condition/N463                    | u_CORES/u_debug_core_0/u_Storage_Condition/N463                        | 19         
| u_CORES/u_debug_core_0/u_Storage_Condition/N475                    | u_CORES/u_debug_core_0/u_Storage_Condition/N475_3                      | 15         
| u_CORES/u_debug_core_0/u_Storage_Condition/N467                    | u_CORES/u_debug_core_0/u_Storage_Condition/N467                        | 14         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N147                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N147                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                      | u_CORES/u_debug_core_0/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490                              | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                              | 15         
| u_CORES/u_debug_core_1/u0_trig_unit/N2128                          | u_CORES/u_debug_core_1/u0_trig_unit/N2128                              | 133        
| u_CORES/u_debug_core_1/u_Storage_Condition/N454                    | u_CORES/u_debug_core_1/u_Storage_Condition/N454                        | 14         
| u_CORES/u_debug_core_1/u_Storage_Condition/N458                    | u_CORES/u_debug_core_1/u_Storage_Condition/N458                        | 18         
| u_CORES/u_debug_core_1/u_Storage_Condition/N470                    | u_CORES/u_debug_core_1/u_Storage_Condition/N470_3                      | 14         
| u_CORES/u_debug_core_1/u_Storage_Condition/N462                    | u_CORES/u_debug_core_1/u_Storage_Condition/N462                        | 13         
| u_CORES/u_debug_core_1/u_Trigger_Condition/N147                    | u_CORES/u_debug_core_1/u_Trigger_Condition/N147                        | 3          
| u_CORES/u_debug_core_1/u_hub_data_decode/N368                      | u_CORES/u_debug_core_1/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [1]                                               | u_CORES/u_jtag_hub/cs.conf_sel[1]                                      | 5          
| u_CORES/u_debug_core_1/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_1/u_rd_addr_gen/N490_3                            | 13         
| u_CORES/u_debug_core_1/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_1/u_rd_addr_gen/N498                              | 14         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N508            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N508_inv            | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N332     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N332_inv     | 5          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182_inv     | 2          
| u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/N679            | u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/N679_inv            | 8          
| u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/N332     | u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/N332_inv     | 5          
| u_CORES/u_debug_core_1/u_Trigger_Condition/u_cfg_reg_file/N182     | u_CORES/u_debug_core_1/u_Trigger_Condition/u_cfg_reg_file/N182_inv     | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | Driver                                                                                 | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                        | clkbufg_3                                                                              | 1744       
| u_CORES/u_debug_core_1/N1                                          | u_CORES/u_debug_core_1/N1                                                              | 805        
| u_CORES/u_debug_core_0/N1                                          | u_CORES/u_debug_core_0/N1                                                              | 660        
| u_lcd_rgb_char/pixel_xpos_w [0]                                    | u_lcd_rgb_char/u_lcd_driver/pixel_xpos[0]                                              | 581        
| u_lcd_rgb_char/u_lcd_display/N59 [5]                               | u_lcd_rgb_char/u_lcd_display/N59_1.fsub_2                                              | 565        
| ntclkbufg_1                                                        | clkbufg_4                                                                              | 502        
| u_lcd_rgb_char/u_binary2bcd_x/N0                                   | u_lcd_rgb_char/u_binary2bcd_x/N0                                                       | 400        
| u_lcd_rgb_char/pixel_xpos_w [2]                                    | u_lcd_rgb_char/u_lcd_driver/pixel_xpos[2]                                              | 365        
| u_CORES/u_debug_core_1/data_start_d1                               | u_CORES/u_debug_core_1/data_start_d1                                                   | 330        
| u_lcd_rgb_char/u_lcd_display/N59 [8]                               | u_lcd_rgb_char/u_lcd_display/N59_1.fsub_5                                              | 313        
| u_lcd_rgb_char/u_lcd_display/N59 [4]                               | u_lcd_rgb_char/u_lcd_display/N59_1.fsub_1                                              | 311        
| u_CORES/u_debug_core_0/data_start_d1                               | u_CORES/u_debug_core_0/data_start_d1                                                   | 255        
| u_touch_top/dri_clk                                                | u_touch_top/u_i2c_dri/dri_clk                                                          | 235        
| u_lcd_rgb_char/pixel_xpos_w [1]                                    | u_lcd_rgb_char/u_lcd_driver/pixel_xpos[1]                                              | 183        
| u_CORES/u_debug_core_1/conf_rst                                    | u_CORES/u_debug_core_1/u_hub_data_decode/newrst.conf_rst                               | 165        
| u_CORES/u_debug_core_0/conf_rst                                    | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                               | 137        
| u_CORES/u_debug_core_1/u0_trig_unit/N2128                          | u_CORES/u_debug_core_1/u0_trig_unit/N2128                                              | 133        
| u_CORES/u_debug_core_0/u0_trig_unit/N1703                          | u_CORES/u_debug_core_0/u0_trig_unit/N1703                                              | 103        
| u_lcd_rgb_char/bcd_data_x [15]                                     | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[15]                                             | 89         
| u_lcd_rgb_char/bcd_data_x [11]                                     | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[11]                                             | 89         
| u_lcd_rgb_char/bcd_data_y [3]                                      | u_lcd_rgb_char/u_binary2bcd_y/bcd_data[3]                                              | 89         
| u_lcd_rgb_char/bcd_data_x [3]                                      | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[3]                                              | 89         
| u_lcd_rgb_char/bcd_data_y [11]                                     | u_lcd_rgb_char/u_binary2bcd_y/bcd_data[11]                                             | 89         
| u_lcd_rgb_char/bcd_data_y [7]                                      | u_lcd_rgb_char/u_binary2bcd_y/bcd_data[7]                                              | 89         
| u_lcd_rgb_char/bcd_data_x [7]                                      | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[7]                                              | 89         
| u_lcd_rgb_char/u_lcd_display/N59 [7]                               | u_lcd_rgb_char/u_lcd_display/N59_1.fsub_4                                              | 87         
| u_lcd_rgb_char/bcd_data_y [9]                                      | u_lcd_rgb_char/u_binary2bcd_y/bcd_data[9]                                              | 83         
| u_lcd_rgb_char/bcd_data_x [5]                                      | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[5]                                              | 83         
| u_lcd_rgb_char/bcd_data_y [5]                                      | u_lcd_rgb_char/u_binary2bcd_y/bcd_data[5]                                              | 83         
| u_lcd_rgb_char/bcd_data_y [1]                                      | u_lcd_rgb_char/u_binary2bcd_y/bcd_data[1]                                              | 83         
| u_lcd_rgb_char/bcd_data_x [9]                                      | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[9]                                              | 83         
| u_lcd_rgb_char/bcd_data_x [1]                                      | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[1]                                              | 83         
| u_lcd_rgb_char/bcd_data_x [13]                                     | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[13]                                             | 83         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                        | u_CORES/u_debug_core_0/u_hub_data_decode/N0                                            | 72         
| u_CORES/u_debug_core_1/u_hub_data_decode/N0                        | u_CORES/u_debug_core_1/u_hub_data_decode/N0                                            | 70         
| u_CORES/u_debug_core_1/u_Data_Capture_Memory/_N71                  | u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_1_1_decode_breg[0]     | 63         
| u_CORES/u_debug_core_1/u_Data_Capture_Memory/_N72                  | u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_1_1_decode_breg[1]     | 63         
| u_lcd_rgb_char/bcd_data_x [12]                                     | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[12]                                             | 59         
| u_lcd_rgb_char/bcd_data_x [8]                                      | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[8]                                              | 59         
| u_lcd_rgb_char/bcd_data_y [4]                                      | u_lcd_rgb_char/u_binary2bcd_y/bcd_data[4]                                              | 59         
| u_lcd_rgb_char/bcd_data_x [4]                                      | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[4]                                              | 59         
| u_lcd_rgb_char/bcd_data_y [0]                                      | u_lcd_rgb_char/u_binary2bcd_y/bcd_data[0]                                              | 59         
| u_lcd_rgb_char/bcd_data_x [0]                                      | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[0]                                              | 59         
| u_lcd_rgb_char/bcd_data_y [8]                                      | u_lcd_rgb_char/u_binary2bcd_y/bcd_data[8]                                              | 59         
| u_lcd_rgb_char/bcd_data_x [2]                                      | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[2]                                              | 57         
| u_lcd_rgb_char/bcd_data_x [14]                                     | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[14]                                             | 57         
| u_lcd_rgb_char/bcd_data_y [2]                                      | u_lcd_rgb_char/u_binary2bcd_y/bcd_data[2]                                              | 57         
| u_lcd_rgb_char/bcd_data_x [6]                                      | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[6]                                              | 57         
| u_lcd_rgb_char/bcd_data_y [6]                                      | u_lcd_rgb_char/u_binary2bcd_y/bcd_data[6]                                              | 57         
| u_lcd_rgb_char/bcd_data_x [10]                                     | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[10]                                             | 57         
| u_lcd_rgb_char/bcd_data_y [10]                                     | u_lcd_rgb_char/u_binary2bcd_y/bcd_data[10]                                             | 57         
| u_CORES/u_debug_core_0/ram_radr [0]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]                       | 55         
| u_CORES/u_debug_core_0/ram_radr [1]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]                       | 54         
| u_CORES/u_debug_core_0/ram_radr [11]                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]                      | 53         
| u_CORES/u_debug_core_0/ram_radr [10]                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]                      | 53         
| u_CORES/u_debug_core_0/ram_radr [9]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]                       | 53         
| u_CORES/u_debug_core_0/ram_radr [8]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]                       | 53         
| u_CORES/u_debug_core_0/ram_radr [12]                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]                      | 53         
| u_CORES/u_debug_core_0/ram_radr [6]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]                       | 53         
| u_CORES/u_debug_core_0/ram_radr [5]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]                       | 53         
| u_CORES/u_debug_core_0/ram_radr [4]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]                       | 53         
| u_CORES/u_debug_core_0/ram_radr [3]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]                       | 53         
| u_CORES/u_debug_core_0/ram_radr [2]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]                       | 53         
| u_CORES/u_debug_core_0/ram_radr [7]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]                       | 53         
| u_CORES/u_debug_core_0/ram_radr [13]                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[13]                      | 53         
| u_CORES/u_debug_core_0/ram_wadr [0]                                | u_CORES/u_debug_core_0/ram_wadr[0]                                                     | 52         
| u_CORES/u_debug_core_0/ram_wadr [13]                               | u_CORES/u_debug_core_0/ram_wadr[13]                                                    | 52         
| u_CORES/u_debug_core_0/ram_wadr [12]                               | u_CORES/u_debug_core_0/ram_wadr[12]                                                    | 52         
| u_CORES/u_debug_core_0/ram_wadr [11]                               | u_CORES/u_debug_core_0/ram_wadr[11]                                                    | 52         
| u_CORES/u_debug_core_0/ram_wadr [10]                               | u_CORES/u_debug_core_0/ram_wadr[10]                                                    | 52         
| u_CORES/u_debug_core_0/ram_wadr [9]                                | u_CORES/u_debug_core_0/ram_wadr[9]                                                     | 52         
| u_CORES/u_debug_core_0/ram_wadr [8]                                | u_CORES/u_debug_core_0/ram_wadr[8]                                                     | 52         
| u_CORES/u_debug_core_0/ram_wadr [7]                                | u_CORES/u_debug_core_0/ram_wadr[7]                                                     | 52         
| u_CORES/u_debug_core_0/ram_wadr [6]                                | u_CORES/u_debug_core_0/ram_wadr[6]                                                     | 52         
| u_CORES/u_debug_core_0/ram_wadr [5]                                | u_CORES/u_debug_core_0/ram_wadr[5]                                                     | 52         
| u_CORES/u_debug_core_0/ram_wadr [4]                                | u_CORES/u_debug_core_0/ram_wadr[4]                                                     | 52         
| u_CORES/u_debug_core_0/ram_wadr [3]                                | u_CORES/u_debug_core_0/ram_wadr[3]                                                     | 52         
| u_CORES/u_debug_core_0/ram_wadr [2]                                | u_CORES/u_debug_core_0/ram_wadr[2]                                                     | 52         
| u_CORES/u_debug_core_0/ram_wadr [1]                                | u_CORES/u_debug_core_0/ram_wadr[1]                                                     | 52         
| u_CORES/u_debug_core_0/ram_wren                                    | u_CORES/u_debug_core_0/ram_wren                                                        | 52         
| u_CORES/u_debug_core_0/rst_trig [1]                                | u_CORES/u_debug_core_0/rst_trig[1]                                                     | 51         
| u_CORES/u_debug_core_1/rst_trig [1]                                | u_CORES/u_debug_core_1/rst_trig[1]                                                     | 48         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [17]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]                                | 48         
| nt_lcd_clk                                                         | u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3                                              | 48         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [18]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[18]                                | 48         
| u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg [17]           | u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg[17]                                | 45         
| u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg [16]           | u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg[16]                                | 45         
| u_touch_top/u_touch_dri/ft_flag                                    | u_touch_top/u_touch_dri/ft_flag                                                        | 44         
| u_lcd_rgb_char/u_binary2bcd_x/shift_flag                           | u_lcd_rgb_char/u_binary2bcd_x/shift_flag                                               | 42         
| u_touch_top/once_byte_done                                         | u_touch_top/u_i2c_dri/once_byte_done                                                   | 41         
| u_touch_top/u_i2c_dri/cnt [2]                                      | u_touch_top/u_i2c_dri/cnt[2]                                                           | 40         
| u_touch_top/i2c_ack                                                | u_touch_top/u_i2c_dri/ack                                                              | 40         
| u_lcd_rgb_char/u_lcd_display/N59 [6]                               | u_lcd_rgb_char/u_lcd_display/N59_1.fsub_3                                              | 39         
| u_CORES/u_debug_core_1/u_rd_addr_gen/counter [0]                   | u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[0]                            | 38         
| u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]     | u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]                          | 38         
| u_touch_top/u_touch_dri/next_state [6]                             | u_touch_top/u_touch_dri/N54_10[6]_4                                                    | 37         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]                            | 37         
| u_touch_top/u_touch_dri/touch_valid                                | u_touch_top/u_touch_dri/touch_valid                                                    | 36         
| u_touch_top/u_i2c_dri/cnt [0]                                      | u_touch_top/u_i2c_dri/cnt[0]                                                           | 36         
| u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]     | u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]                          | 35         
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 2391     | 64200         | 4                  
| LUT                   | 3479     | 42800         | 9                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 82       | 134           | 62                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 36       | 218           | 17                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 5             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.48 sec.


Inputs and Outputs :
+----------------------------------------------------------------------------------------+
| Type       | File Name                                                                
+----------------------------------------------------------------------------------------+
| Input      | D:/Desktop/50G/29_top_lcd_touch/prj/synthesize/top_lcd_touch_syn.adf     
|            | D:/Desktop/50G/29_top_lcd_touch/prj/synthesize/top_lcd_touch_syn.fic     
| Output     | D:/Desktop/50G/29_top_lcd_touch/prj/device_map/top_lcd_touch_map.adf     
|            | D:/Desktop/50G/29_top_lcd_touch/prj/device_map/top_lcd_touch_dmr.prt     
|            | D:/Desktop/50G/29_top_lcd_touch/prj/device_map/top_lcd_touch.dmr         
|            | D:/Desktop/50G/29_top_lcd_touch/prj/device_map/dmr.db                    
+----------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 290 MB
Total CPU time to dev_map completion : 0h:0m:4s
Process Total CPU time to dev_map completion : 0h:0m:4s
Total real time to dev_map completion : 0h:0m:19s
