/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Aug 15 15:20:54 2014
 *                 Full Compile MD5 Checksum  a68bc62e9dd3be19fcad480c369d60fd
 *                     (minus title and desc)
 *                 MD5 Checksum               14382795d76d8497c2dd1bcf3f5d36da
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SDADC_H__
#define BCHP_SDADC_H__

/***************************************************************************
 *SDADC - UFE SDADC Register Set
 ***************************************************************************/
#define BCHP_SDADC_CTRL0                         0x012b0200 /* [RW] Bias and BG controls */
#define BCHP_SDADC_CTRL1                         0x012b0204 /* [RW] Power-up, reset, clkgen and calibration controls */
#define BCHP_SDADC_CTRL2                         0x012b0208 /* [RW] SAR sub-ADC controls */
#define BCHP_SDADC_CTRL3                         0x012b020c /* [RW] RC network and misc. top level controls */
#define BCHP_SDADC_STATUS                        0x012b0210 /* [RO] SAR status */

/***************************************************************************
 *CTRL0 - Bias and BG controls
 ***************************************************************************/
/* SDADC :: CTRL0 :: i_ctrl_bg [31:16] */
#define BCHP_SDADC_CTRL0_i_ctrl_bg_MASK                            0xffff0000
#define BCHP_SDADC_CTRL0_i_ctrl_bg_SHIFT                           16
#define BCHP_SDADC_CTRL0_i_ctrl_bg_DEFAULT                         0x00000000

/* SDADC :: CTRL0 :: i_ctrl_bias [15:00] */
#define BCHP_SDADC_CTRL0_i_ctrl_bias_MASK                          0x0000ffff
#define BCHP_SDADC_CTRL0_i_ctrl_bias_SHIFT                         0
#define BCHP_SDADC_CTRL0_i_ctrl_bias_DEFAULT                       0x00000000

/***************************************************************************
 *CTRL1 - Power-up, reset, clkgen and calibration controls
 ***************************************************************************/
/* SDADC :: CTRL1 :: reserved0 [31:30] */
#define BCHP_SDADC_CTRL1_reserved0_MASK                            0xc0000000
#define BCHP_SDADC_CTRL1_reserved0_SHIFT                           30

/* SDADC :: CTRL1 :: i_ctrl_cal [29:14] */
#define BCHP_SDADC_CTRL1_i_ctrl_cal_MASK                           0x3fffc000
#define BCHP_SDADC_CTRL1_i_ctrl_cal_SHIFT                          14
#define BCHP_SDADC_CTRL1_i_ctrl_cal_DEFAULT                        0x00000000

/* SDADC :: CTRL1 :: i_ctrl_clkgen [13:06] */
#define BCHP_SDADC_CTRL1_i_ctrl_clkgen_MASK                        0x00003fc0
#define BCHP_SDADC_CTRL1_i_ctrl_clkgen_SHIFT                       6
#define BCHP_SDADC_CTRL1_i_ctrl_clkgen_DEFAULT                     0x00000000

/* SDADC :: CTRL1 :: i_pwrup_rccal [05:05] */
#define BCHP_SDADC_CTRL1_i_pwrup_rccal_MASK                        0x00000020
#define BCHP_SDADC_CTRL1_i_pwrup_rccal_SHIFT                       5
#define BCHP_SDADC_CTRL1_i_pwrup_rccal_DEFAULT                     0x00000000

/* SDADC :: CTRL1 :: i_pwrup_iqadc [04:04] */
#define BCHP_SDADC_CTRL1_i_pwrup_iqadc_MASK                        0x00000010
#define BCHP_SDADC_CTRL1_i_pwrup_iqadc_SHIFT                       4
#define BCHP_SDADC_CTRL1_i_pwrup_iqadc_DEFAULT                     0x00000000

/* SDADC :: CTRL1 :: i_pwrup_bg [03:03] */
#define BCHP_SDADC_CTRL1_i_pwrup_bg_MASK                           0x00000008
#define BCHP_SDADC_CTRL1_i_pwrup_bg_SHIFT                          3
#define BCHP_SDADC_CTRL1_i_pwrup_bg_DEFAULT                        0x00000000

/* SDADC :: CTRL1 :: i_resetn_outif [02:02] */
#define BCHP_SDADC_CTRL1_i_resetn_outif_MASK                       0x00000004
#define BCHP_SDADC_CTRL1_i_resetn_outif_SHIFT                      2
#define BCHP_SDADC_CTRL1_i_resetn_outif_DEFAULT                    0x00000000

/* SDADC :: CTRL1 :: i_resetn_Q [01:01] */
#define BCHP_SDADC_CTRL1_i_resetn_Q_MASK                           0x00000002
#define BCHP_SDADC_CTRL1_i_resetn_Q_SHIFT                          1
#define BCHP_SDADC_CTRL1_i_resetn_Q_DEFAULT                        0x00000000

/* SDADC :: CTRL1 :: i_resetn_I [00:00] */
#define BCHP_SDADC_CTRL1_i_resetn_I_MASK                           0x00000001
#define BCHP_SDADC_CTRL1_i_resetn_I_SHIFT                          0
#define BCHP_SDADC_CTRL1_i_resetn_I_DEFAULT                        0x00000000

/***************************************************************************
 *CTRL2 - SAR sub-ADC controls
 ***************************************************************************/
/* SDADC :: CTRL2 :: i_ctrl_sar [31:00] */
#define BCHP_SDADC_CTRL2_i_ctrl_sar_MASK                           0xffffffff
#define BCHP_SDADC_CTRL2_i_ctrl_sar_SHIFT                          0
#define BCHP_SDADC_CTRL2_i_ctrl_sar_DEFAULT                        0x00000000

/***************************************************************************
 *CTRL3 - RC network and misc. top level controls
 ***************************************************************************/
/* SDADC :: CTRL3 :: i_ctrl_misc [31:16] */
#define BCHP_SDADC_CTRL3_i_ctrl_misc_MASK                          0xffff0000
#define BCHP_SDADC_CTRL3_i_ctrl_misc_SHIFT                         16
#define BCHP_SDADC_CTRL3_i_ctrl_misc_DEFAULT                       0x00000000

/* SDADC :: CTRL3 :: i_ctrl_rc [15:00] */
#define BCHP_SDADC_CTRL3_i_ctrl_rc_MASK                            0x0000ffff
#define BCHP_SDADC_CTRL3_i_ctrl_rc_SHIFT                           0
#define BCHP_SDADC_CTRL3_i_ctrl_rc_DEFAULT                         0x00000000

/***************************************************************************
 *STATUS - SAR status
 ***************************************************************************/
/* SDADC :: STATUS :: reserved0 [31:16] */
#define BCHP_SDADC_STATUS_reserved0_MASK                           0xffff0000
#define BCHP_SDADC_STATUS_reserved0_SHIFT                          16

/* SDADC :: STATUS :: o_status_sar [15:00] */
#define BCHP_SDADC_STATUS_o_status_sar_MASK                        0x0000ffff
#define BCHP_SDADC_STATUS_o_status_sar_SHIFT                       0
#define BCHP_SDADC_STATUS_o_status_sar_DEFAULT                     0x00000000

#endif /* #ifndef BCHP_SDADC_H__ */

/* End of File */
