

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Aug 12 18:50:24 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       Cp_apc_d2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 1.360 us | 1.360 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop  |       32|       32|        24|          3|          1|     4|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     508|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     92|    5667|    6312|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|    1416|    -|
|Register         |        0|      -|    4327|    1152|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     92|    9994|    9388|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      3|       1|       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_bkb_U1   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U2   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U3   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U4   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U5   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U6   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U7   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U8   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U9   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U10  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U11  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U12  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U13  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U14  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U15  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U16  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U17  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U18  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U19  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_dEe_U38  |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_cud_U20  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U21  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U22  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U23  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U24  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U25  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U26  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U27  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U28  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U29  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U30  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U31  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U32  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U33  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U34  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U35  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U36  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U37  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     92| 5667| 6312|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_1_fu_1004_p2     |     +    |      0|  0|  10|           1|           2|
    |add_ln26_fu_1070_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln34_1_fu_1237_p2     |     +    |      0|  0|  13|           1|           4|
    |add_ln34_fu_1300_p2       |     +    |      0|  0|  13|           2|           4|
    |add_ln8_fu_984_p2         |     +    |      0|  0|  12|           3|           1|
    |c_fu_1158_p2              |     +    |      0|  0|  10|           1|           2|
    |sub_ln34_fu_1173_p2       |     -    |      0|  0|  13|           4|           4|
    |and_ln33_1_fu_1284_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_2_fu_1347_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_1221_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_990_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_1_fu_1209_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_2_fu_1266_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_3_fu_1272_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_4_fu_1329_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_5_fu_1335_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_1203_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_978_p2        |   icmp   |      0|  0|   9|           3|           4|
    |or_ln26_2_fu_1140_p2      |    or    |      0|  0|   3|           3|           1|
    |or_ln26_3_fu_1034_p2      |    or    |      0|  0|   3|           3|           1|
    |or_ln26_fu_1103_p2        |    or    |      0|  0|   3|           3|           1|
    |or_ln33_1_fu_1278_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_2_fu_1341_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_1215_p2        |    or    |      0|  0|   2|           1|           1|
    |grp_fu_770_p3             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_780_p3             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_790_p3             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_800_p3             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_810_p3             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_820_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln33_1_fu_1290_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_2_fu_1353_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_fu_1227_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln34_1_fu_1010_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_2_fu_1062_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_3_fu_1076_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_fu_996_p3     |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln26_fu_1056_p2       |    xor   |      0|  0|   3|           2|           3|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 508|         143|         344|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter7                  |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_512_p4             |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_490_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_501_p4             |   9|          2|    2|          4|
    |c_0_reg_508                              |   9|          2|    2|          4|
    |conv_out_0_address0                      |  21|          4|    3|         12|
    |conv_out_0_d0                            |  21|          4|   32|        128|
    |conv_out_1_address0                      |  21|          4|    3|         12|
    |conv_out_1_d0                            |  21|          4|   32|        128|
    |grp_fu_519_p0                            |  15|          3|   32|         96|
    |grp_fu_519_p1                            |  21|          4|   32|        128|
    |grp_fu_524_p0                            |  15|          3|   32|         96|
    |grp_fu_524_p1                            |  21|          4|   32|        128|
    |grp_fu_529_p0                            |  15|          3|   32|         96|
    |grp_fu_529_p1                            |  21|          4|   32|        128|
    |grp_fu_537_p0                            |  15|          3|   32|         96|
    |grp_fu_537_p1                            |  21|          4|   32|        128|
    |grp_fu_542_p0                            |  15|          3|   32|         96|
    |grp_fu_542_p1                            |  21|          4|   32|        128|
    |grp_fu_547_p0                            |  15|          3|   32|         96|
    |grp_fu_547_p1                            |  21|          4|   32|        128|
    |grp_fu_555_p0                            |  15|          3|   32|         96|
    |grp_fu_555_p1                            |  21|          4|   32|        128|
    |grp_fu_560_p0                            |  15|          3|   32|         96|
    |grp_fu_560_p1                            |  21|          4|   32|        128|
    |grp_fu_565_p0                            |  15|          3|   32|         96|
    |grp_fu_565_p1                            |  21|          4|   32|        128|
    |grp_fu_573_p0                            |  15|          3|   32|         96|
    |grp_fu_573_p1                            |  21|          4|   32|        128|
    |grp_fu_578_p0                            |  15|          3|   32|         96|
    |grp_fu_578_p1                            |  21|          4|   32|        128|
    |grp_fu_583_p0                            |  15|          3|   32|         96|
    |grp_fu_583_p1                            |  21|          4|   32|        128|
    |grp_fu_591_p0                            |  15|          3|   32|         96|
    |grp_fu_591_p1                            |  21|          4|   32|        128|
    |grp_fu_596_p0                            |  15|          3|   32|         96|
    |grp_fu_596_p1                            |  21|          4|   32|        128|
    |grp_fu_601_p0                            |  15|          3|   32|         96|
    |grp_fu_601_p1                            |  21|          4|   32|        128|
    |grp_fu_609_p0                            |  15|          3|   32|         96|
    |grp_fu_609_p1                            |  21|          4|   32|        128|
    |grp_fu_614_p0                            |  15|          3|   32|         96|
    |grp_fu_614_p1                            |  21|          4|   32|        128|
    |grp_fu_619_p0                            |  15|          3|   32|         96|
    |grp_fu_619_p1                            |  21|          4|   32|        128|
    |grp_fu_627_p0                            |  21|          4|   32|        128|
    |grp_fu_627_p1                            |  21|          4|   32|        128|
    |grp_fu_635_p1                            |  21|          4|   32|        128|
    |grp_fu_641_p1                            |  21|          4|   32|        128|
    |grp_fu_646_p1                            |  21|          4|   32|        128|
    |grp_fu_651_p1                            |  21|          4|   32|        128|
    |grp_fu_656_p1                            |  21|          4|   32|        128|
    |grp_fu_661_p1                            |  21|          4|   32|        128|
    |grp_fu_666_p1                            |  21|          4|   32|        128|
    |grp_fu_672_p1                            |  21|          4|   32|        128|
    |grp_fu_677_p1                            |  21|          4|   32|        128|
    |grp_fu_682_p1                            |  21|          4|   32|        128|
    |grp_fu_687_p1                            |  21|          4|   32|        128|
    |grp_fu_692_p1                            |  21|          4|   32|        128|
    |grp_fu_697_p1                            |  21|          4|   32|        128|
    |grp_fu_703_p1                            |  21|          4|   32|        128|
    |grp_fu_708_p1                            |  21|          4|   32|        128|
    |grp_fu_713_p1                            |  21|          4|   32|        128|
    |grp_fu_718_p1                            |  21|          4|   32|        128|
    |grp_fu_723_p1                            |  21|          4|   32|        128|
    |indvar_flatten_reg_486                   |   9|          2|    3|          6|
    |input_0_address0                         |  21|          4|    3|         12|
    |input_0_address1                         |  21|          4|    3|         12|
    |input_1_address0                         |  21|          4|    3|         12|
    |input_1_address1                         |  21|          4|    3|         12|
    |input_2_address0                         |  21|          4|    3|         12|
    |input_2_address1                         |  21|          4|    3|         12|
    |input_3_address0                         |  21|          4|    3|         12|
    |input_3_address1                         |  21|          4|    3|         12|
    |r_0_reg_497                              |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |1416|        274| 1902|       7004|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln8_reg_1367                      |   3|   0|    3|          0|
    |ap_CS_fsm                             |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |c_0_reg_508                           |   2|   0|    2|          0|
    |c_reg_1534                            |   2|   0|    2|          0|
    |icmp_ln8_reg_1363                     |   1|   0|    1|          0|
    |indvar_flatten_reg_486                |   3|   0|    3|          0|
    |r_0_reg_497                           |   2|   0|    2|          0|
    |select_ln34_1_reg_1377                |   2|   0|    2|          0|
    |select_ln34_2_reg_1424                |   2|   0|    2|          0|
    |select_ln34_3_reg_1429                |   2|   0|    2|          0|
    |select_ln34_reg_1372                  |   2|   0|    2|          0|
    |sub_ln34_reg_1809                     |   4|   0|    4|          0|
    |tmp_1_0_0_0_1_reg_1529                |  32|   0|   32|          0|
    |tmp_1_0_0_1_1_reg_1544                |  32|   0|   32|          0|
    |tmp_1_0_0_1_reg_1539                  |  32|   0|   32|          0|
    |tmp_1_0_0_2_1_reg_1554                |  32|   0|   32|          0|
    |tmp_1_0_0_2_1_reg_1554_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_0_0_2_reg_1549                  |  32|   0|   32|          0|
    |tmp_1_0_0_2_reg_1549_pp0_iter1_reg    |  32|   0|   32|          0|
    |tmp_1_0_1_0_1_reg_1624                |  32|   0|   32|          0|
    |tmp_1_0_1_1_1_reg_1634                |  32|   0|   32|          0|
    |tmp_1_0_1_1_reg_1629                  |  32|   0|   32|          0|
    |tmp_1_0_1_2_1_reg_1644                |  32|   0|   32|          0|
    |tmp_1_0_1_2_reg_1639                  |  32|   0|   32|          0|
    |tmp_1_0_1_reg_1619                    |  32|   0|   32|          0|
    |tmp_1_0_1_reg_1619_pp0_iter2_reg      |  32|   0|   32|          0|
    |tmp_1_0_2_0_1_reg_1714                |  32|   0|   32|          0|
    |tmp_1_0_2_1_1_reg_1724                |  32|   0|   32|          0|
    |tmp_1_0_2_1_reg_1719                  |  32|   0|   32|          0|
    |tmp_1_0_2_2_1_reg_1734                |  32|   0|   32|          0|
    |tmp_1_0_2_2_reg_1729                  |  32|   0|   32|          0|
    |tmp_1_0_2_reg_1709                    |  32|   0|   32|          0|
    |tmp_1_1_0_0_1_reg_1564                |  32|   0|   32|          0|
    |tmp_1_1_0_1_1_reg_1574                |  32|   0|   32|          0|
    |tmp_1_1_0_1_reg_1569                  |  32|   0|   32|          0|
    |tmp_1_1_0_2_1_reg_1584                |  32|   0|   32|          0|
    |tmp_1_1_0_2_1_reg_1584_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_0_2_reg_1579                  |  32|   0|   32|          0|
    |tmp_1_1_0_2_reg_1579_pp0_iter1_reg    |  32|   0|   32|          0|
    |tmp_1_1_1_0_1_reg_1654                |  32|   0|   32|          0|
    |tmp_1_1_1_1_1_reg_1664                |  32|   0|   32|          0|
    |tmp_1_1_1_1_reg_1659                  |  32|   0|   32|          0|
    |tmp_1_1_1_2_1_reg_1674                |  32|   0|   32|          0|
    |tmp_1_1_1_2_reg_1669                  |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1649                    |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1649_pp0_iter2_reg      |  32|   0|   32|          0|
    |tmp_1_1_2_0_1_reg_1744                |  32|   0|   32|          0|
    |tmp_1_1_2_1_1_reg_1754                |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_1749                  |  32|   0|   32|          0|
    |tmp_1_1_2_2_1_reg_1764                |  32|   0|   32|          0|
    |tmp_1_1_2_2_reg_1759                  |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1739                    |  32|   0|   32|          0|
    |tmp_1_2_0_0_1_reg_1594                |  32|   0|   32|          0|
    |tmp_1_2_0_1_1_reg_1604                |  32|   0|   32|          0|
    |tmp_1_2_0_1_reg_1599                  |  32|   0|   32|          0|
    |tmp_1_2_0_2_1_reg_1614                |  32|   0|   32|          0|
    |tmp_1_2_0_2_1_reg_1614_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_2_0_2_reg_1609                  |  32|   0|   32|          0|
    |tmp_1_2_0_2_reg_1609_pp0_iter1_reg    |  32|   0|   32|          0|
    |tmp_1_2_1_0_1_reg_1684                |  32|   0|   32|          0|
    |tmp_1_2_1_1_1_reg_1694                |  32|   0|   32|          0|
    |tmp_1_2_1_1_reg_1689                  |  32|   0|   32|          0|
    |tmp_1_2_1_2_1_reg_1704                |  32|   0|   32|          0|
    |tmp_1_2_1_2_reg_1699                  |  32|   0|   32|          0|
    |tmp_1_2_1_reg_1679                    |  32|   0|   32|          0|
    |tmp_1_2_1_reg_1679_pp0_iter2_reg      |  32|   0|   32|          0|
    |tmp_1_2_2_0_1_reg_1774                |  32|   0|   32|          0|
    |tmp_1_2_2_1_1_reg_1784                |  32|   0|   32|          0|
    |tmp_1_2_2_1_reg_1779                  |  32|   0|   32|          0|
    |tmp_1_2_2_2_1_reg_1794                |  32|   0|   32|          0|
    |tmp_1_2_2_2_reg_1789                  |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1769                    |  32|   0|   32|          0|
    |trunc_ln26_reg_1434                   |   1|   0|    1|          0|
    |w_sum_3_1_2_2_1_reg_1799              |  32|   0|   32|          0|
    |w_sum_3_2_2_2_1_reg_1804              |  32|   0|   32|          0|
    |icmp_ln8_reg_1363                     |  64|  32|    1|          0|
    |select_ln34_1_reg_1377                |  64|  32|    2|          0|
    |tmp_1_0_1_0_1_reg_1624                |  64|  32|   32|          0|
    |tmp_1_0_1_1_1_reg_1634                |  64|  32|   32|          0|
    |tmp_1_0_1_1_reg_1629                  |  64|  32|   32|          0|
    |tmp_1_0_1_2_1_reg_1644                |  64|  32|   32|          0|
    |tmp_1_0_1_2_reg_1639                  |  64|  32|   32|          0|
    |tmp_1_0_2_0_1_reg_1714                |  64|  32|   32|          0|
    |tmp_1_0_2_1_1_reg_1724                |  64|  32|   32|          0|
    |tmp_1_0_2_1_reg_1719                  |  64|  32|   32|          0|
    |tmp_1_0_2_2_1_reg_1734                |  64|  32|   32|          0|
    |tmp_1_0_2_2_reg_1729                  |  64|  32|   32|          0|
    |tmp_1_0_2_reg_1709                    |  64|  32|   32|          0|
    |tmp_1_1_1_0_1_reg_1654                |  64|  32|   32|          0|
    |tmp_1_1_1_1_1_reg_1664                |  64|  32|   32|          0|
    |tmp_1_1_1_1_reg_1659                  |  64|  32|   32|          0|
    |tmp_1_1_1_2_1_reg_1674                |  64|  32|   32|          0|
    |tmp_1_1_1_2_reg_1669                  |  64|  32|   32|          0|
    |tmp_1_1_2_0_1_reg_1744                |  64|  32|   32|          0|
    |tmp_1_1_2_1_1_reg_1754                |  64|  32|   32|          0|
    |tmp_1_1_2_1_reg_1749                  |  64|  32|   32|          0|
    |tmp_1_1_2_2_1_reg_1764                |  64|  32|   32|          0|
    |tmp_1_1_2_2_reg_1759                  |  64|  32|   32|          0|
    |tmp_1_1_2_reg_1739                    |  64|  32|   32|          0|
    |tmp_1_2_1_0_1_reg_1684                |  64|  32|   32|          0|
    |tmp_1_2_1_1_1_reg_1694                |  64|  32|   32|          0|
    |tmp_1_2_1_1_reg_1689                  |  64|  32|   32|          0|
    |tmp_1_2_1_2_1_reg_1704                |  64|  32|   32|          0|
    |tmp_1_2_1_2_reg_1699                  |  64|  32|   32|          0|
    |tmp_1_2_2_0_1_reg_1774                |  64|  32|   32|          0|
    |tmp_1_2_2_1_1_reg_1784                |  64|  32|   32|          0|
    |tmp_1_2_2_1_reg_1779                  |  64|  32|   32|          0|
    |tmp_1_2_2_2_1_reg_1794                |  64|  32|   32|          0|
    |tmp_1_2_2_2_reg_1789                  |  64|  32|   32|          0|
    |tmp_1_2_2_reg_1769                    |  64|  32|   32|          0|
    |trunc_ln26_reg_1434                   |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |4327|1152| 3083|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0     | out |    3|  ap_memory |    input_0   |     array    |
|input_0_ce0          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0           |  in |   32|  ap_memory |    input_0   |     array    |
|input_0_address1     | out |    3|  ap_memory |    input_0   |     array    |
|input_0_ce1          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1           |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0     | out |    3|  ap_memory |    input_1   |     array    |
|input_1_ce0          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0           |  in |   32|  ap_memory |    input_1   |     array    |
|input_1_address1     | out |    3|  ap_memory |    input_1   |     array    |
|input_1_ce1          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1           |  in |   32|  ap_memory |    input_1   |     array    |
|input_2_address0     | out |    3|  ap_memory |    input_2   |     array    |
|input_2_ce0          | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0           |  in |   32|  ap_memory |    input_2   |     array    |
|input_2_address1     | out |    3|  ap_memory |    input_2   |     array    |
|input_2_ce1          | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q1           |  in |   32|  ap_memory |    input_2   |     array    |
|input_3_address0     | out |    3|  ap_memory |    input_3   |     array    |
|input_3_ce0          | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0           |  in |   32|  ap_memory |    input_3   |     array    |
|input_3_address1     | out |    3|  ap_memory |    input_3   |     array    |
|input_3_ce1          | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q1           |  in |   32|  ap_memory |    input_3   |     array    |
|conv_out_0_address0  | out |    3|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0  | out |    3|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0        | out |   32|  ap_memory |  conv_out_1  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

