// Seed: 3294448810
`define pp_3 0
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
endmodule
