
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.432178                       # Number of seconds simulated
sim_ticks                                432178380500                       # Number of ticks simulated
final_tick                               1371216328500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  99005                       # Simulator instruction rate (inst/s)
host_op_rate                                   149822                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42787819                       # Simulator tick rate (ticks/s)
host_mem_usage                                2220060                       # Number of bytes of host memory used
host_seconds                                 10100.50                       # Real time elapsed on the host
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1513274751                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            793984                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         178257344                       # Number of bytes read from this memory
system.physmem.bytes_read::total            179051328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       793984                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          793984                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks    174854912                       # Number of bytes written to this memory
system.physmem.bytes_written::total         174854912                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst              12406                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2785271                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2797677                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         2732108                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              2732108                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1837167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            412462428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               414299595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1837167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1837167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         404589678                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              404589678                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         404589678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1837167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           412462428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              818889273                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2781532                       # number of replacements
system.l2.tagsinuse                      16111.949367                       # Cycle average of tags in use
system.l2.total_refs                          4868151                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2797674                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.740071                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         14842.601799                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              61.007542                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1208.340025                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.905921                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.003724                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.073751                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.983395                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 4757                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              4119057                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4123814                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3476415                       # number of Writeback hits
system.l2.Writeback_hits::total               3476415                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             182743                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                182743                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  4757                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4301800                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4306557                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 4757                       # number of overall hits
system.l2.overall_hits::cpu.data              4301800                       # number of overall hits
system.l2.overall_hits::total                 4306557                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst              12406                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              53190                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 65596                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data          2732081                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2732081                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst               12406                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2785271                       # number of demand (read+write) misses
system.l2.demand_misses::total                2797677                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              12406                       # number of overall misses
system.l2.overall_misses::cpu.data            2785271                       # number of overall misses
system.l2.overall_misses::total               2797677                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    669023500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   2866972500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3535996000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data 142558961000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  142558961000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     669023500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  145425933500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     146094957000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    669023500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 145425933500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    146094957000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            17163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          4172247                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             4189410                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3476415                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3476415                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        2914824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2914824                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             17163                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           7087071                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7104234                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            17163                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          7087071                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7104234                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.722834                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.012749                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.015658                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.937306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937306                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.722834                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.393007                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.393804                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.722834                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.393007                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.393804                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53927.414154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53900.592217                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53905.664980                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52179.624616                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52179.624616                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53927.414154                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52212.489736                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52220.094385                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53927.414154                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52212.489736                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52220.094385                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2732108                       # number of writebacks
system.l2.writebacks::total                   2732108                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst         12406                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         53190                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            65596                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      2732081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2732081                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          12406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2785271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2797677                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         12406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2785271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2797677                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    517860500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   2217717500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2735578000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data 109309115000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 109309115000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    517860500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 111526832500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 112044693000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    517860500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 111526832500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 112044693000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.722834                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.012749                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.015658                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.937306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937306                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.722834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.393007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.393804                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.722834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.393007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.393804                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41742.745446                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41694.256439                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41703.427038                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40009.470803                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40009.470803                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41742.745446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40041.644960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40049.188309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41742.745446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40041.644960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40049.188309                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                48729171                       # Number of BP lookups
system.cpu.branchPred.condPredicted          48729171                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            186963                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             32161544                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                32113612                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.850965                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    8                       # Number of system calls
system.cpu.numCycles                        864356761                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           78938482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1006089035                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    48729171                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           32113612                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     420229431                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2432278                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              361804695                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  218                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1717                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  78243082                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 15944                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          863206806                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.765262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.957122                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                473490412     54.85%     54.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   730005      0.08%     54.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   980019      0.11%     55.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 30929109      3.58%     58.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                357077261     41.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            863206806                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.056376                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.163974                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                161489895                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             309922158                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 355639028                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              33923465                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2232250                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1523197711                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2232250                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                204594804                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               174226726                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            521                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 339214635                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             142937861                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1522650734                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 31538                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               10435099                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              93592957                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands          2120590209                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            5405556407                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       5400937728                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4618679                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            2107614130                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12976074                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  8                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              8                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 289059673                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            432650063                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           153799346                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          15802930                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         14190486                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1521843575                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4060                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1515714943                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1474653                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         8502065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22589699                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1272                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     863206806                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.755912                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.253368                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           191322437     22.16%     22.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           163796420     18.98%     41.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           243664545     28.23%     69.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           193104183     22.37%     91.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            71319221      8.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       863206806                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5242090     85.06%     85.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                921056     14.94%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            372105      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             928786691     61.28%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1561840      0.10%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            431503501     28.47%     89.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           153490806     10.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1515714943                       # Type of FU issued
system.cpu.iq.rate                           1.753576                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6163146                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004066                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         3897499470                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1528099894                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1513498980                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4775020                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2255718                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1889843                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1518675196                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2830788                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          9752588                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1963392                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         6054                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       446797                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         10663                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2232250                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                84168168                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2322930                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1521847635                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              9644                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             432650063                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            153799346                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 11                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 302324                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2370                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           6054                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         104080                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        95978                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               200058                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1515587133                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             431460676                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            127809                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    584918273                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 48123298                       # Number of branches executed
system.cpu.iew.exec_stores                  153457597                       # Number of stores executed
system.cpu.iew.exec_rate                     1.753428                       # Inst execution rate
system.cpu.iew.wb_sent                     1515466398                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1515388823                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1275032993                       # num instructions producing a value
system.cpu.iew.wb_consumers                2631332395                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.753198                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.484558                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         8573032                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            187126                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    860974556                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.757630                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.615294                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    252724466     29.35%     29.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    254058636     29.51%     58.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     43968492      5.11%     63.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     69612717      8.09%     72.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    240610245     27.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    860974556                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           1000000000                       # Number of instructions committed
system.cpu.commit.committedOps             1513274751                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      584039219                       # Number of memory references committed
system.cpu.commit.loads                     430686670                       # Number of loads committed
system.cpu.commit.membars                        2780                       # Number of memory barriers committed
system.cpu.commit.branches                   48058289                       # Number of branches committed
system.cpu.commit.fp_insts                    1823560                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1511909130                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             240610245                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   2142212094                       # The number of ROB reads
system.cpu.rob.rob_writes                  3045928569                       # The number of ROB writes
system.cpu.timesIdled                           31975                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1149955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated
system.cpu.committedOps                    1513274751                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total            1000000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.864357                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.864357                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.156930                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.156930                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               4697687695                       # number of integer regfile reads
system.cpu.int_regfile_writes              2108857859                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2770329                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1554908                       # number of floating regfile writes
system.cpu.misc_regfile_reads               680837386                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  16731                       # number of replacements
system.cpu.icache.tagsinuse                374.246582                       # Cycle average of tags in use
system.cpu.icache.total_refs                 78224347                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  17163                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                4557.731574                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     374.246582                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.730950                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.730950                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     78224347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        78224347                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      78224347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         78224347                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     78224347                       # number of overall hits
system.cpu.icache.overall_hits::total        78224347                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        18735                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         18735                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        18735                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          18735                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        18735                       # number of overall misses
system.cpu.icache.overall_misses::total         18735                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    824664500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    824664500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    824664500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    824664500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    824664500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    824664500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     78243082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     78243082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     78243082                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     78243082                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     78243082                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     78243082                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000239                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000239                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000239                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000239                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000239                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000239                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 44017.320523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44017.320523                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 44017.320523                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44017.320523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 44017.320523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44017.320523                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1564                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1564                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1564                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1564                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        17171                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17171                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        17171                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17171                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        17171                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17171                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    734142500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    734142500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    734142500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    734142500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    734142500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    734142500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42754.790053                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42754.790053                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42754.790053                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42754.790053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42754.790053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42754.790053                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                7086558                       # number of replacements
system.cpu.dcache.tagsinuse                511.977851                       # Cycle average of tags in use
system.cpu.dcache.total_refs                566943251                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                7087070                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  79.996847                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           939121198000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.977851                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999957                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999957                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data    416512567                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       416512567                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    150430675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      150430675                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     566943242                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        566943242                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    566943242                       # number of overall hits
system.cpu.dcache.overall_hits::total       566943242                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5189161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5189161                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2921987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2921987                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8111148                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8111148                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8111148                       # number of overall misses
system.cpu.dcache.overall_misses::total       8111148                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  66264313000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  66264313000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 153245808976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 153245808976                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 219510121976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 219510121976                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 219510121976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 219510121976                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    421701728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    421701728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    153352662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    153352662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    575054390                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    575054390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    575054390                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    575054390                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012305                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019054                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.014105                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014105                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.014105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014105                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12769.754687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12769.754687                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52445.753173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52445.753173                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 27062.768670                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27062.768670                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 27062.768670                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27062.768670                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       264494                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             21965                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.041612                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3476415                       # number of writebacks
system.cpu.dcache.writebacks::total           3476415                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1016787                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1016787                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         7282                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7282                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1024069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1024069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1024069                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1024069                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4172374                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4172374                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2914705                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2914705                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      7087079                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7087079                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      7087079                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7087079                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  48456219500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48456219500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 147336657476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 147336657476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 195792876976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 195792876976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 195792876976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 195792876976                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009894                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009894                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.019007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012324                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012324                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012324                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012324                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11613.584856                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11613.584856                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50549.423518                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50549.423518                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27626.738319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27626.738319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27626.738319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27626.738319                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
