Netlist file: wide_inv.net   Architecture file: vpr_5_8_12_12_120_x10_y10.xml
Array size: 10 x 10 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
out:top^d_out~10	0	1	0	#0
out:top^d_out~7	9	11	2	#1
out:top^d_out~6	7	11	1	#2
out:top^d_out~23	11	1	5	#3
out:top^d_out~3	7	11	6	#4
out:top^d_out~19	0	7	5	#5
out:top^d_out~9	0	1	2	#6
out:top^d_out~26	0	8	5	#7
out:top^d_out~13	0	1	6	#8
out:top^d_out~5	9	11	1	#9
out:top^d_out~27	9	0	3	#10
out:top^d_out~30	11	1	4	#11
out:top^d_out~12	0	1	3	#12
out:top^d_out~24	11	1	7	#13
out:top^d_out~0	7	11	7	#14
out:top^d_out~18	0	8	0	#15
out:top^d_out~16	0	8	3	#16
out:top^d_out~4	7	11	2	#17
out:top^d_out~28	11	1	2	#18
out:top^d_out~17	0	8	6	#19
out:top^d_out~22	0	8	1	#20
out:top^d_out~21	0	9	5	#21
out:top^d_out~14	0	1	4	#22
out:top^d_out~25	11	1	0	#23
out:top^d_out~2	9	11	0	#24
out:top^d_out~29	11	1	6	#25
out:top^d_out~15	0	1	7	#26
out:top^d_out~8	0	1	1	#27
out:top^d_out~20	0	7	6	#28
out:top^d_out~1	9	11	6	#29
out:top^d_out~11	0	1	5	#30
out:top^d_out~31	11	1	3	#31
top^d_out~2	8	10	0	#32
top^d_out~10	1	1	0	#33
top^d_out~26	1	8	0	#34
top^d_out~31	10	1	0	#35
top^d_in~30	11	1	1	#36
top^d_in~29	10	0	0	#37
top^d_in~14	1	0	3	#38
top^d_in~28	10	0	5	#39
top^d_in~27	10	0	6	#40
top^d_in~13	1	0	6	#41
top^d_in~6	8	11	7	#42
top^d_in~26	0	9	2	#43
top^d_in~25	10	0	3	#44
top^d_in~12	1	0	0	#45
top^d_in~24	10	0	2	#46
top^d_in~23	10	0	4	#47
top^d_in~11	1	0	2	#48
top^d_in~5	8	11	1	#49
top^d_in~2	8	11	6	#50
top^d_in~22	0	9	4	#51
top^d_in~21	0	8	2	#52
top^d_in~10	1	0	1	#53
top^d_in~20	0	9	6	#54
top^d_in~19	0	7	0	#55
top^d_in~9	1	0	7	#56
top^d_in~4	8	11	3	#57
top^d_in~18	0	9	1	#58
top^d_in~17	0	8	7	#59
top^d_in~8	1	0	5	#60
top^d_in~16	0	8	4	#61
top^d_in~31	10	0	7	#62
top^d_in~15	1	0	4	#63
top^d_in~7	8	11	4	#64
top^d_in~3	8	11	5	#65
top^d_in~1	8	11	0	#66
top^d_in~0	8	11	2	#67
