# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-rev-a.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-rev-a.dts"
# 14 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-rev-a.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi"
/memreserve/ 0x00000000 0x00001000;

# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 16 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "/home/livlogik/Git_Hub/Kernel--Evil_Yummy_Gumdrop/arch/arm64/boot/dts/include/dt-bindings/clock/msm-clocks-8992.h" 1
# 17 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8992";
 compatible = "qcom,msm8992";
 qcom,msm-id = <251 0>, <252 0>;
 qcom,pmic-id = <0x10009 0x1000A 0x0 0x0>;
 interrupt-parent = <&intc>;

 chosen {
  bootargs = "sched_enable_hmp=1 sched_enable_power_aware=1";
 };

 aliases {
  spi0 = &spi_0;
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  sdhc3 = &sdhc_3;
  i2c6 = &i2c_6;
  i2c2 = &i2c_2;
  i2c5 = &i2c_5;


  smd0 = &smdtty_ds;
  smd4 = &smdtty_mbalbridge;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };
    core1 {
     cpu = <&CPU1>;
    };
    core2 {
     cpu = <&CPU2>;
    };
    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };
    core1 {
     cpu = <&CPU5>;
    };
   };
  };

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc0>;
   qcom,ldo = <&ldo0>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_0>;
         qcom,dump-size = <0x0>;
   };
   L1_I_0: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_0: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc1>;
   qcom,ldo = <&ldo1>;
   next-level-cache = <&L2_0>;
   L1_I_1: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_1: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc2>;
   qcom,ldo = <&ldo2>;
   next-level-cache = <&L2_0>;
   L1_I_2: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_2: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc3>;
   qcom,ldo = <&ldo3>;
   next-level-cache = <&L2_0>;
   L1_I_3: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_3: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x100>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc4>;
   qcom,ldo = <&ldo4>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_1>;
         qcom,dump-size = <0x140040>;
   };
   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0xd840>;
   };
   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x101>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc5>;
   qcom,ldo = <&ldo5>;
   next-level-cache = <&L2_1>;
   L1_I_101: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0xd840>;
   };
   L1_D_101: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };
 };

 soc: soc { };

 memory {
  #address-cells = <2>;
  #size-cells = <2>;

  secure_mem: secure_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0 0 0x12c00000>;
   label = "secure_mem";
  };

  qsecom_mem: qsecom_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0 0 0x1800000>;
   label = "qseecom_mem";
  };

  audio_mem: audio_region@0 {
                        linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0 0 0 0x400000>;
   label = "audio_mem";
  };

  removed_regions: removed_regions@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x06400000 0 0xe00000>;
   label = "memory_hole";
  };

  dfps_data_mem: dfps_data_mem@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0 0x03400000 0 0x1000>;
   label = "dfps_data_mem";
  };

  cont_splash_mem: cont_splash_mem@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0 0x03401000 0 0x2200000>;
   label = "cont_splash_mem";
  };

  peripheral_mem: peripheral_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x07400000 0 0x1c00000>;
   label = "peripheral_mem";
  };

  modem_mem: modem_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x09000000 0 0x6400000>;
   label = "modem_mem";
  };
 };
};

# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm-gdsc.dtsi" 1
# 14 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm-gdsc.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@fd8c1024 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0xfd8c1024 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@fd8c1040 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0xfd8c1040 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@fd8c1044 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0xfd8c1044 0x4>;
  status = "disabled";
 };

 gdsc_venus_core2: qcom,gdsc@fd8c1050 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core2";
  reg = <0xfd8c1050 0x4>;
  status = "disabled";
 };

 gdsc_vpu: qcom,gdsc@fd8c1404 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vpu";
  reg = <0xfd8c1404 0x4>;
  status = "disabled";
 };

 gdsc_camss_top: qcom,gdsc@fd8c34a0 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_camss_top";
  reg = <0xfd8c34a0 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@fd8c2304 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0xfd8c2304 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@fd8c35a4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0xfd8c35a4 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@fd8c36a4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0xfd8c36a4 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@fd8c36d4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0xfd8c36d4 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@fd8c4024 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0xfd8c4024 0x4>;
  status = "disabled";
 };

 gdsc_oxili_cx: qcom,gdsc@fd8c4034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_cx";
  reg = <0xfd8c4034 0x4>;
  status = "disabled";
 };

 gdsc_usb_hsic: qcom,gdsc@fc400404 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb_hsic";
  reg = <0xfc400404 0x4>;
  status = "disabled";
 };

 gdsc_pcie: qcom,gdsc@0xfc401e18 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie";
  reg = <0xfc401e18 0x4>;
  status = "disabled";
 };

 gdsc_pcie_0: qcom,gdsc@fc401ac4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie_0";
  reg = <0xfc401ac4 0x4>;
  status = "disabled";
 };

 gdsc_pcie_1: qcom,gdsc@fc401b44 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie_1";
  reg = <0xfc401b44 0x4>;
  status = "disabled";
 };

 gdsc_usb30: qcom,gdsc@fc401e84 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30";
  reg = <0xfc401e84 0x4>;
  status = "disabled";
 };

 gdsc_usb30_sec: qcom,gdsc@fc401ec0 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30_sec";
  reg = <0xfc401ec0 0x4>;
  status = "disabled";
 };

 gdsc_vcap: qcom,gdsc@fd8c1804 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vcap";
  reg = <0xfd8c1804 0x4>;
  status = "disabled";
 };

 gdsc_bcss: qcom,gdsc@fc744128 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_bcss";
  reg = <0xfc744128 0x4>;
  status = "disabled";
 };

 gdsc_ufs: qcom,gdsc@fc401d44 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_ufs";
  reg = <0xfc401d44 0x4>;
  status = "disabled";
 };

 gdsc_fd: qcom,gdsc@fd8c3b64 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_fd";
  reg = <0xfd8c3b64 0x4>;
  status = "disabled";
 };
};
# 264 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8994-smp2p.dtsi" 1
# 12 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8994-smp2p.dtsi"
&soc {
 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  reg = <0xf900d008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-adsp {
  compatible = "qcom,smp2p";
  reg = <0xf900d008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 158 1>;
 };

 smp2pgpio_smp2p_7_in: qcom,smp2pgpio-smp2p-7-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_in {
  compatible = "qcom,smp2pgpio_test_smp2p_7_in";
  gpios = <&smp2pgpio_smp2p_7_in 0 0>;
 };

 smp2pgpio_smp2p_7_out: qcom,smp2pgpio-smp2p-7-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_out {
  compatible = "qcom,smp2pgpio_test_smp2p_7_out";
  gpios = <&smp2pgpio_smp2p_7_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


};
# 265 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-mdss-pll.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@fd994300 {
  compatible = "qcom,mdss_dsi_pll_8992";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0xfd994300 0x500>,
        <0xfd8c2300 0x8>,
                      <0xfd994200 0x64>,
        <0xfd996300 0x500>;
  reg-names = "pll_base", "gdsc_base", "dynamic_pll_base",
   "pll_1_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8994_l12>;
  vcca-supply = <&pm8994_l28>;
  qcom,mdss-en-pll-90-phase;
  clocks = <&clock_mmss 0x684ccb41>;
  clock-names = "iface_clk";
  clock-rate = <0>;


  linux,contiguous-region = <&dfps_data_mem>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,platform-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <1000000>;
    qcom,supply-max-voltage = <1000000>;
    qcom,supply-enable-load = <10000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
 mdss_dsi1_pll: qcom,mdss_dsi_pll@fd996300 {
  compatible = "qcom,mdss_dsi_pll_8992";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;

  reg = <0xfd996300 0x500>,
                      <0xfd8c2300 0x8>;
  reg-names = "pll_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8994_l12>;
  vcca-supply = <&pm8994_l28>;

  clocks = <&clock_mmss 0x684ccb41>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,platform-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <1000000>;
    qcom,supply-max-voltage = <1000000>;
    qcom,supply-enable-load = <10000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };

 mdss_hdmi_pll: qcom,mdss_hdmi_pll@0xfd9a0600 {
  compatible = "qcom,mdss_hdmi_pll_8992";
  label = "MDSS HDMI PLL";
  #clock-cells = <1>;

  reg = <0xfd9a0600 0xac4>,
                      <0xfd9a1200 0x0C8>,
                      <0xfd8c2300 0x8>;
  reg-names = "pll_base", "phy_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8994_l12>;
  vcca-supply = <&pm8994_l28>;

  clocks = <&clock_mmss 0x684ccb41>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,platform-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <1000000>;
    qcom,supply-max-voltage = <1000000>;
    qcom,supply-enable-load = <10000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
};
# 266 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-mdss.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@fd900000 {
  compatible = "qcom,mdss_mdp";
  reg = <0xfd900000 0x90000>,
        <0xfd9b0000 0x004d4>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 83 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>, <23 512 0 0>,
   <22 512 0 6400000>, <23 512 0 6400000>,
   <22 512 0 6400000>, <23 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <1 1>;
  qcom,mdss-clk-factor = <105 100>;

  qcom,max-mixer-width = <4096>;
  qcom,max-pipe-width = <2048>;


  qcom,mdss-vbif-qos-rt-setting = <1 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;

  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-bandwidth-low-kbps = <7000000>;
  qcom,max-bandwidth-high-kbps = <7000000>;
  qcom,max-bandwidth-per-pipe-kbps = <3100000>;
  qcom,max-clk-rate = <400000000>;
  qcom,mdss-dram-channels = <2>;
  qcom,mdss-default-ot-rd-limit = <24>;
  qcom,mdss-default-ot-wr-limit = <16>;
  qcom,mdss-pipe-vig-off = <0x00005000 0x00007000
       0x00009000>;
  qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000
       0x00019000>;
  qcom,mdss-pipe-dma-off = <0x00025000 0x00027000>;
  qcom,mdss-pipe-cursor-off = <0x00035000>;
  qcom,mdss-ppb-off = <0x00000334>;
  qcom,mdss-slave-pingpong-off = <0x00073000>;

  qcom,mdss-pipe-vig-fetch-id = <1 4 7>;
  qcom,mdss-pipe-rgb-fetch-id = <16 17 18>;
  qcom,mdss-pipe-dma-fetch-id = <10 13>;

  qcom,mdss-pipe-vig-xin-id = <0 4 8>;
  qcom,mdss-pipe-rgb-xin-id = <1 5 9>;
  qcom,mdss-pipe-dma-xin-id = <2 10>;
  qcom,mdss-pipe-cursor-xin-id = <7>;

  qcom,mdss-has-panic-ctrl;
  qcom,mdss-pipe-vig-panic-ctrl-offsets = <0 1 2>;
  qcom,mdss-pipe-rgb-panic-ctrl-offsets = <4 5 6>;
  qcom,mdss-pipe-dma-panic-ctrl-offsets = <8 9>;

  qcom,mdss-pipe-rgb-fixed-mmb = <5 0 1 6 7 8>,
      <5 2 3 9 10 11>,
      <5 4 5 12 13 14>;
  qcom,mdss-pipe-vig-fixed-mmb = <1 15>,
      <1 16>,
      <1 17>;

  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2AC 0 0>,
            <0x2B4 0 0>,
            <0x2BC 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2AC 4 8>,
            <0x2B4 4 8>,
            <0x2BC 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2AC 8 12>,
            <0x2B4 8 12>;
  qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3A8 16 15>;

  qcom,mdss-smp-data = <34 8192>;
  qcom,mdss-sspp-len = <0x00002000>;

  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400>;
  qcom,mdss-mixer-intf-off = <0x00045000 0x00046000>;
  qcom,mdss-mixer-wb-off = <0x000480000>;
  qcom,mdss-dspp-off = <0x00055000>;
  qcom,mdss-wb-off = <0x00065000 0x00065800 0x00066000>;
  qcom,mdss-intf-off = <0x0006B000 0x0006B800 0x0006C000 0x0006C800>;
  qcom,mdss-pingpong-off = <0x00071000 0x00071800>;
  qcom,mdss-ad-off = <0x0079000>;
  qcom,mdss-has-decimation;
  qcom,mdss-has-rotator-downscale;
  qcom,mdss-wfd-mode = "intf";
  qcom,mdss-has-source-split;
  qcom,mdss-has-dst-split;
  qcom,mdss-highest-bank-bit = <0x3>;
  qcom,mdss-has-bwc;

  clocks = <&clock_mmss 0x684ccb41>,
    <&clock_mmss 0xcc07d687>,
    <&clock_mmss 0x6dc1f8f1>,
    <&clock_mmss 0x618336ac>,
    <&clock_mmss 0x42a022d3>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";


  qcom,mdp-settings = <0x0117c 0x0000FFFF>,
        <0x01184 0xC000ff00>,
        <0x011e0 0x000000a4>,
        <0x011e4 0x00000000>,
        <0x012ac 0xc0000ccc>,
        <0x012b4 0xc0000ccc>,
        <0x012bc 0x00cccccc>,
        <0x012c4 0x000000cc>,
        <0x013a8 0x0cccc0c0>,
        <0x013b0 0xccccc0c0>,
        <0x013b8 0xccccc0c0>,
        <0x013d0 0x00ccc000>;

  qcom,regs-dump-mdp = <0x01000 0x01408>,
         <0x02000 0x02064>,
         <0x02200 0x02264>,
         <0x02400 0x02464>,
         <0x05000 0x05130>,
         <0x05200 0x05230>,
         <0x07000 0x07130>,
         <0x07200 0x07230>,
         <0x09000 0x09130>,
         <0x09200 0x09230>,
         <0x15000 0x15130>,
         <0x15200 0x15230>,
         <0x17000 0x17130>,
         <0x17200 0x17230>,
         <0x19000 0x19130>,
         <0x19200 0x19230>,
         <0x25000 0x2512C>,
         <0x27000 0x2712C>,
         <0x45000 0x4538c>,
         <0x46000 0x4638c>,
         <0x48000 0x4838c>,
         <0x55000 0x5522c>,
         <0x65000 0x652b4>,
         <0x65800 0x65ab4>,
         <0x66000 0x662b4>,
         <0x6b800 0x6ba54>,
         <0x6c000 0x6c254>,
         <0x6c800 0x6ca54>,
         <0x71000 0x710d0>,
         <0x71800 0x718d0>,
         <0x73000 0x730d0>;

  qcom,regs-dump-names-mdp = "MDP",
   "CTL_0", "CTL_1", "CTL_2",
   "VIG0_SSPP", "VIG0", "VIG1_SSPP", "VIG1",
   "VIG2_SSPP", "VIG2",
   "RGB0_SSPP", "RGB0", "RGB1_SSPP", "RGB1",
   "RGB2_SSPP", "RGB2",
   "DMA0_SSPP", "DMA1_SSPP",
   "LAYER_0", "LAYER_1", "LAYER_3",
   "DSPP_0",
   "WB_0", "WB_1", "WB_2",
   "INTF_1", "INTF_2", "INTF_3",
   "PP_0", "PP_1", "PP_4";


  qcom,mdss-prefill-outstanding-buffer-bytes = <1024>;
  qcom,mdss-prefill-y-buffer-bytes = <4096>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <2048>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <5120>;
  qcom,mdss-prefill-fbc-lines = <2>;

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,cont-splash-memory {
    linux,contiguous-region = <&cont_splash_mem>;
   };
  };

  mdss_fb1: qcom,mdss_fb_external {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };

  mdss_fb2: qcom,mdss_fb_wfd {
   cell-index = <2>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi0: qcom,mdss_dsi@fd994000 {
  compatible = "qcom,mdss-dsi-ctrl";
  label = "MDSS DSI CTRL->0";
  cell-index = <0>;
  reg = <0xfd994000 0x260>,
   <0xfd994500 0x280>,
   <0xfd994780 0x30>,
   <0xfd828000 0x108>;
  reg-names = "dsi_ctrl", "dsi_phy", "dsi_phy_regulator", "mmss_misc_phys";
  gdsc-supply = <&gdsc_mdss>;
  vdd-supply = <&pm8994_l14>;
  vddio-supply = <&pm8994_l12>;
  vdda-supply = <&pm8994_l2>;
  vcca-supply = <&pm8994_l28>;
  qcom,mdss-fb-map = <&mdss_fb0>;
  qcom,mdss-mdp = <&mdss_mdp>;
  clocks = <&clock_mmss 0x618336ac>,
   <&clock_mmss 0x684ccb41>,
   <&clock_mmss 0xea30b0e7>,
   <&clock_mmss 0xcc07d687>,
   <&clock_mmss 0xf5a03f64>,
   <&clock_mmss 0x3487234a>,
   <&clock_mmss 0x28cafbe6>,
   <&mdss_dsi0_pll 0x64a23fa0>,
   <&mdss_dsi0_pll 0xf261a1a6>,
   <&mdss_dsi0_pll 0x63154efc>,
   <&mdss_dsi0_pll 0x1708ae85>,
   <&mdss_dsi0_pll 0x5e69f8ef>,
   <&mdss_dsi0_pll 0xa6b20c5a>,
   <&mdss_dsi1_pll 0xfcd15658>;

  clock-names = "mdp_core_clk", "iface_clk",
   "core_mmss_clk", "bus_clk",
   "byte_clk", "pixel_clk", "core_clk",
   "mdss_byte_clk_mux", "mdss_pixel_clk_mux", "byte_clk_src",
   "pixel_clk_src",
   "shadow_byte_clk_src", "shadow_pixel_clk_src",
   "clk_mdss_dsi1_vco_clk_src";

  qcom,platform-strength-ctrl = [77 06];
  qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
  qcom,platform-regulator-settings = [03 03 03 00 20 07 01];
  qcom,platform-lane-config = [
   02 a0 00 00 20 00 00 01 46
   02 a0 00 00 40 00 00 01 46
   02 a0 00 40 20 00 00 01 46
   02 a0 00 40 00 00 00 01 46
   00 a0 00 80 00 00 00 01 46];

  qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;
  qcom,mmss-phyreset-ctrl-offset = <0x108>;
  qcom,timing-db-mode;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1250000>;
    qcom,supply-max-voltage = <1250000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,ctrl-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <5>;
   };

   qcom,ctrl-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <1000000>;
    qcom,supply-max-voltage = <1000000>;
    qcom,supply-enable-load = <10000>;
    qcom,supply-disable-load = <100>;
   };
  };

  qcom,panel-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,panel-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdd";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <5>;
   };
  };
 };

 mdss_dsi1: qcom,mdss_dsi@fd996000 {
  compatible = "qcom,mdss-dsi-ctrl";
  label = "MDSS DSI CTRL->1";
  cell-index = <1>;
  reg = <0xfd996000 0x260>,
   <0xfd996500 0x280>,
   <0xfd994780 0x30>,
   <0xfd828000 0x108>;
  reg-names = "dsi_ctrl", "dsi_phy", "dsi_phy_regulator", "mmss_misc_phys";
  gdsc-supply = <&gdsc_mdss>;
  vdd-supply = <&pm8994_l14>;
  vddio-supply = <&pm8994_l12>;
  vdda-supply = <&pm8994_l2>;
  vcca-supply = <&pm8994_l28>;
  qcom,mdss-fb-map = <&mdss_fb0>;
  qcom,mdss-mdp = <&mdss_mdp>;
  clocks = <&clock_mmss 0x618336ac>,
   <&clock_mmss 0x684ccb41>,
   <&clock_mmss 0xea30b0e7>,
   <&clock_mmss 0xcc07d687>,
   <&clock_mmss 0xb8c7067d>,
   <&clock_mmss 0xd5804246>,
   <&clock_mmss 0xc22c6883>,
   <&mdss_dsi0_pll 0x64a23fa0>,
   <&mdss_dsi0_pll 0xf261a1a6>,
   <&mdss_dsi0_pll 0x63154efc>,
   <&mdss_dsi0_pll 0x1708ae85>,
   <&mdss_dsi0_pll 0x5e69f8ef>,
   <&mdss_dsi0_pll 0xa6b20c5a>,
   <&mdss_dsi1_pll 0xfcd15658>;
  clock-names = "mdp_core_clk", "iface_clk",
   "core_mmss_clk", "bus_clk",
   "byte_clk", "pixel_clk", "core_clk",
   "mdss_byte_clk_mux", "mdss_pixel_clk_mux",
   "byte_clk_src", "pixel_clk_src",
   "shadow_byte_clk_src", "shadow_pixel_clk_src",
   "clk_mdss_dsi1_vco_clk_src";

  qcom,platform-strength-ctrl = [77 06];
  qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
  qcom,platform-regulator-settings = [03 03 03 00 20 07 01];
  qcom,platform-lane-config = [
   02 a0 00 00 20 00 00 01 46
   02 a0 00 00 40 00 00 01 46
   02 a0 00 40 20 00 00 01 46
   02 a0 00 40 00 00 00 01 46
   00 a0 00 80 00 00 00 01 46];

  qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;
  qcom,mmss-phyreset-ctrl-offset = <0x108>;
  qcom,timing-db-mode;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1250000>;
    qcom,supply-max-voltage = <1250000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,ctrl-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <5>;
   };

   qcom,ctrl-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <1000000>;
    qcom,supply-max-voltage = <1000000>;
    qcom,supply-enable-load = <10000>;
    qcom,supply-disable-load = <100>;
   };
  };

  qcom,panel-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,panel-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdd";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <5>;
   };
  };
 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <640 480>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb2>;
 };

 mdss_hdmi_tx: qcom,hdmi_tx@fd9a0000{
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,hdmi-tx";

  reg = <0xfd9a0000 0x38C>, <0xfc4b8000 0x6fff>;
  reg-names = "core_physical", "qfprom_physical";

  hpd-gdsc-supply = <&gdsc_mdss>;
  core-vdda-supply = <&pm8994_l12>;
  core-vcc-supply = <&pm8994_s4>;

  qcom,supply-names = "hpd-gdsc", "core-vdda", "core-vcc";
  qcom,min-voltage-level = <0 1800000 1800000>;
  qcom,max-voltage-level = <0 1800000 1800000>;
  qcom,enable-load = <0 300000 0>;
  qcom,disable-load = <0 0 0>;

  clocks = <&clock_mmss 0x618336ac>,
    <&clock_mmss 0x684ccb41>,
    <&clock_mmss 0x097a6de9>,
    <&clock_mmss 0x01cef516>,
    <&clock_mmss 0xfa5aadb0>;
  clock-names = "mdp_core_clk", "iface_clk",
    "core_clk", "alt_iface_clk", "extp_clk";

  /delete-property/ qcom,hdmi-tx-hpd;
  qcom,mdss-fb-map = <&mdss_fb1>;
  hdmi_audio: qcom,msm-hdmi-audio-rx {
   compatible = "qcom,msm-hdmi-audio-codec-rx";
  };
 };
};
# 267 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-gpu.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-gpu.dtsi"
&soc {
        msm_bus: qcom,kgsl-busmon{
                label = "kgsl-busmon";
                compatible = "qcom,kgsl-busmon";
        };

        gpubw: qcom,gpubw {
                compatible = "qcom,devbw";
                governor = "bw_vbif";
                qcom,src-dst-ports = <26 512>;
                qcom,bw-tbl =
   < 0 >,
   < 762 >,
   < 1144 >,
   < 1525 >,
   < 2288 >,
   < 3509 >,
   < 4173 >,
   < 5271 >,
   < 5928 >,
   < 7102 >;
        };

 msm_gpu: qcom,kgsl-3d0@fdb00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  reg = <0xfdb00000 0x40000>;
  reg-names = "kgsl_3d0_reg_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x04010800>;

  qcom,initial-pwrlevel = <4>;

  qcom,idle-timeout = <8>;
  qcom,strtstp-sleepwake;





  qcom,clk-map = <0x00000086>;

  clocks = <&clock_mmss 0x40c75e70>,
   <&clock_mmss 0xcc8b032c>,
   <&clock_mmss 0x18e21c57>;
  clock-names = "core_clk", "iface_clk", "rbbmtimer_clk";


                qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;






  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 1600000>,
    <26 512 0 2400000>,
    <26 512 0 3680000>,
    <26 512 0 4376000>,
    <26 512 0 5528000>,
    <26 512 0 6216000>,
    <26 512 0 7448000>;


  vddcx-supply = <&gdsc_oxili_cx>;
  vdd-supply = <&gdsc_oxili_gx>;


  iommu = <&kgsl_iommu>;


  coresight-id = <67>;
  coresight-name = "coresight-gfx";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <4>;


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <600000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <6>;
    qcom,bus-max = <7>;
   };

                        qcom,gpu-pwrlevel@1 {
                                reg = <1>;
                                qcom,gpu-freq = <490000000>;
                                qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <7>;
                        };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <450000000>;
    qcom,bus-freq = <5>;
    qcom,bus-min = <4>;
    qcom,bus-max = <6>;
   };

                        qcom,gpu-pwrlevel@3 {
                                reg = <3>;
                                qcom,gpu-freq = <367000000>;
                                qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
                        };

   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <300000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <2>;
    qcom,bus-max = <4>;
   };

   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <180000000>;
    qcom,bus-freq = <2>;
    qcom,bus-min = <1>;
    qcom,bus-max = <3>;
   };

   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <27000000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };







                qcom,ocmem-bus-client {
                        qcom,msm-bus,name = "gpu-ocmem";
                        qcom,msm-bus,num-cases = <7>;
                        qcom,msm-bus,num-paths = <1>;
                        qcom,msm-bus,vectors-KBps =
    <89 662 0 9600000>,
    <89 662 0 7840000>,
    <89 662 0 7200000>,
    <89 662 0 5872000>,
    <89 662 0 4800000>,
    <89 662 0 2880000>,
                                <89 662 0 0>;
                };
 };
};
# 268 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-bus.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-bus.dtsi"
# 1 "/home/livlogik/Git_Hub/Kernel--Evil_Yummy_Gumdrop/arch/arm64/boot/dts/include/dt-bindings/msm/msm-bus-ids.h" 1
# 14 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-bus.dtsi" 2

&soc {
 ad_hoc_bus: ad-hoc-bus@fc460000 {
  compatible = "qcom,msm-bus-device";
  reg = <0xFC460000 0x5880>,
   <0xFC380000 0x80000>,
   <0xFC468000 0x2400>,
   <0xFC478000 0x3480>,
   <0xFC480000 0x80>;
  reg-names = "snoc-base", "bimc-base", "pnoc-base", "mnoc-base", "cnoc-base";

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,base-offset = <0x5000>;
   qcom,qos-off = <0x80>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0xe6900bb6>,
         <&clock_rpm 0x5d4683bd>;

   coresight-id = <50>;
   coresight-name = "coresight-snoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in0>;
   coresight-child-ports = <3>;
  };

  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <143>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0xd212feea>,
         <&clock_rpm 0x71d1a499>;

   coresight-id = <55>;
   coresight-name = "coresight-bimc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in1>;
   coresight-child-ports = <3>;
  };

  fab_pnoc: fab-pnoc {
   cell-id = <4096>;
   label = "fab-pnoc";
   qcom,fab-dev;
   qcom,base-name = "pnoc-base";
   qcom,base-offset = <0x3000>;
   qcom,qos-off = <0x80>;
   qcom,bus-type = <1>;
   qcom,bypass-qos-prg;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0x38b95c77>,
         <&clock_rpm 0x8c9b4e93>;

   coresight-id = <54>;
   coresight-name = "coresight-pnoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in0>;
   coresight-child-ports = <6>;
  };

  fab_mnoc: fab-mnoc {
   cell-id = <2048>;
   label = "fab-mnoc";
   qcom,fab-dev;
   qcom,base-name = "mnoc-base";
   qcom,base-offset = <0x3000>;
   qcom,bus-type = <1>;
   qcom,qos-off = <0x80>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_mmss 0xcbd7b001>,
         <&clock_mmss 0xcbd7b001>;

   coresight-id = <56>;
   coresight-name = "coresight-mmnoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in0>;
   coresight-child-ports = <5>;
  };

  fab_cnoc: fab-cnoc {
   cell-id = <5120>;
   label = "fab-cnoc";
   qcom,fab-dev;
   qcom,base-name = "cnoc-base";
   qcom,base-offset = <0x3000>;
   qcom,qos-off = <0x80>;
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0x62228b5d>,
         <&clock_rpm 0x67442955>;
  };

  fab_ovirt: fab-ovirt {
   cell-id = <6144>;
   label = "fab-ovirt";
   qcom,fab-dev;
   qcom,bypass-qos-prg;
   qcom,virt-dev;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0x3968c738>,
         <&clock_rpm 0x66dd774f >;
  };



  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,connections = <&bimc_int_apps_ebi &bimc_int_apps_snoc>;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,ws = <10000>;
   qcom,gp = <5000>;
   qcom,thmp = <50>;
   qcom,ap-owned;
  };

  bimc_int_apps_ebi: bimc-int-apps-ebi {
   cell-id = <10043>;
   label = "bimc-int-apps-ebi";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_ebi>;
  };

  bimc_int_apps_snoc: bimc-int-apps-snoc {
   cell-id = <10044>;
   label = "bimc-int-apps-snoc";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,connections = <&slv_bimc_snoc>;
   qcom,mas-rpm-id = <1>;
  };


  mas_oxili: mas-oxili {
   cell-id = <26>;
   label = "mas-oxili";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,qport = <1>;
   qcom,qos-mode = "fixed";
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,ap-owned;
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
  };


  mas_mnoc_bimc: mas-mnoc-bimc {
   cell-id = <10027>;
   label = "mas-mnoc-bimc";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <16>;
   qcom,qport = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,ap-owned;
  };


  mas_snoc_bimc: mas-snoc-bimc {
   cell-id = <10031>;
   label = "mas-snoc-bimc";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,mas-rpm-id = <3>;
  };


  slv_ebi: slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,qport = <0 1>;
   qcom,slv-rpm-id = <0>;
  };



  slv_bimc_snoc: slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };



  mas_cnoc_mnoc_mmss_cfg: mas-cnoc-mnoc-mmss-cfg {
   cell-id = <102>;
   label = "mas-cnoc-mnoc-mmss-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,connections = <&slv_camera_cfg &slv_cpr_cfg &slv_cpr_xpu_cfg
    &slv_ocmem_cfg &slv_misc_cfg &slv_misc_xpu_cfg
    &slv_oxili_cfg &slv_venus_cfg &slv_mnoc_clocks_cfg
    &slv_mnoc_clocks_xpu_cfg &slv_mnoc_mpu_cfg &slv_display_cfg
    &slv_avsync_cfg &slv_vpu_cfg>;
   qcom,ap-owned;
  };


  mas_cnoc_mnoc_cfg: mas-cnoc-mnoc-cfg {
   cell-id = <103>;
   label = "mas-cnoc-mnoc-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,connections = <&slv_srvc_mnoc>;
   qcom,mas-rpm-id = <5>;
  };


  mas_gemini: mas-gemini {
   cell-id = <62>;
   label = "mas-gemini";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <0>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };


  mas_mdp_p0: mas-mdp-p0 {
   cell-id = <22>;
   label = "mas-mdp-p0";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
   qcom,vrail-comp = <50>;
  };


  mas_mdp_p1: mas-mdp-p1 {
   cell-id = <23>;
   label = "mas-mdp-p1";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <1>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
   qcom,vrail-comp = <50>;
  };


  mas_venus_p0: mas-venus-p0 {
   cell-id = <63>;
   label = "mas-venus-p0";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };


  mas_venus_p1: mas-venus-p1 {
   cell-id = <64>;
   label = "mas-venus-p1";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <4>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };


  mas_cpp: mas-cpp {
   cell-id = <106>;
   label = "mas-cpp";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };

  mas_vfe: mas-vfe {
   cell-id = <29>;
   label = "mas-vfe";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };

  mas_vpu: mas-vpu {
   cell-id = <94>;
   label = "mas-vpu";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qos-mode = "bypass";
   qcom,qport = <8>;
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };


  slv_camera_cfg: slv-camera-cfg {
   cell-id = <589>;
   label = "slv-camera-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <3>;
  };


  slv_cpr_cfg: slv-cpr-cfg {
   cell-id = <592>;
   label = "slv-cpr-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <6>;
  };


  slv_cpr_xpu_cfg: slv-cpr-xpu-cfg {
   cell-id = <593>;
   label = "slv-cpr-xpu-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <7>;
  };


  slv_ocmem_cfg: slv-ocmem-cfg {
   cell-id = <591>;
   label = "slv-ocmem-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <5>;
  };


  slv_misc_cfg: slv-misc-cfg {
   cell-id = <594>;
   label = "slv-misc-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <8>;
  };


  slv_misc_xpu_cfg: slv-misc-xpu-cfg {
   cell-id = <595>;
   label = "slv-misc-xpu-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <9>;
  };


  slv_oxili_cfg: slv-oxili-cfg {
   cell-id = <598>;
   label = "slv-oxili-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <11>;
  };


  slv_venus_cfg: slv-venus-cfg {
   cell-id = <597>;
   label = "slv-venus-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <10>;
  };


  slv_mnoc_clocks_cfg: slv-mnoc-clocks-cfg {
   cell-id = <599>;
   label = "slv-mnoc-clocks-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <12>;
  };


  slv_mnoc_clocks_xpu_cfg: slv-mnoc-clocks-xpu-cfg {
   cell-id = <600>;
   label = "slv-mnoc-clocks-xpu-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <13>;
  };


  slv_mnoc_mpu_cfg: slv-mnoc-mpu-cfg {
   cell-id = <601>;
   label = "slv-mnoc-mpu-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <14>;
  };


  slv_display_cfg: slv-display-cfg {
   cell-id = <590>;
   label = "slv-display-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <4>;
  };


  slv_avsync_cfg: slv-avsync-cfg {
   cell-id = <656>;
   label = "slv-avsync-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <93>;
  };


  slv_vpu_cfg: slv-vpu-cfg {
   cell-id = <658>;
   label = "slv-vpu-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <94>;
  };


  slv_mnoc_bimc: slv-mnoc-bimc {
   cell-id = <10028>;
   label = "slv-mnoc-bimc";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <16 17>;
   qcom,connections = <&mas_mnoc_bimc>;
   qcom,ap-owned;
  };


  slv_srvc_mnoc: slv-srvc-mnoc {
   cell-id = <669>;
   label = "slv-srvc-mnoc";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <17>;
  };



  mas_lpass_ahb: mas-lpass-ahb {
   cell-id = <52>;
   label = "mas-lpass-ahb";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_snoc_bimc &slv_ocimem &slv_snoc_pnoc>;
   qcom,mas-rpm-id = <18>;
  };


  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <1>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_snoc_bimc &slv_snoc_pnoc &slv_usb3>;
   qcom,ap-owned;
  };


  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_kpss_ahb &slv_lpass &slv_snoc_cnoc
    &slv_ocimem &slv_snoc_ovirt &slv_snoc_pnoc &slv_qdss_stm>;
   qcom,ap-owned;
  };


  mas_cnoc_snoc: mas-cnoc-snoc {
   cell-id = <10033>;
   label = "mas-cnoc-snoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_kpss_ahb &slv_lpass &slv_snoc_bimc
    &slv_ocimem &slv_snoc_ovirt &slv_snoc_pnoc &slv_qdss_stm>;
   qcom,mas-rpm-id = <22>;
  };


  mas_crypto_c0: mas-crypto-c0 {
   cell-id = <55>;
   label = "mas-crypto-c0";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qos-mode = "fixed";
   qcom,qport = <2>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_lpass &slv_usb3 &slv_snoc_bimc
    &slv_ocimem &slv_snoc_ovirt &slv_snoc_pnoc>;
   qcom,ap-owned;
  };


  mas_crypto_c1: mas-crypto-c1 {
   cell-id = <56>;
   label = "mas-crypto-c1";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qos-mode = "fixed";
   qcom,qport = <3>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_lpass &slv_usb3 &slv_snoc_bimc
    &slv_ocimem &slv_snoc_ovirt &slv_snoc_pnoc>;
   qcom,ap-owned;
  };



  mas_lpass_proc: mas-lpass-proc {
   cell-id = <11>;
   label = "mas-lpass-proc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <4>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_snoc_bimc &slv_snoc_cnoc &slv_ocimem
    &slv_snoc_ovirt &slv_snoc_pnoc &slv_qdss_stm>;
   qcom,mas-rpm-id = <25>;
  };


  mas_ovirt_snoc: mas-ovirt-snoc {
   cell-id = <10037>;
   label = "mas-ovirt-snoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_snoc_bimc>;
   qcom,mas-rpm-id = <54>;
  };


  mas_periph_snoc: mas-periph-snoc {
   cell-id = <10010>;
   label = "mas-periph-snoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <13>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_lpass &slv_snoc_bimc &slv_snoc_cnoc
    &slv_ocimem &slv_qdss_stm>;
   qcom,mas-rpm-id = <29>;
  };


  mas_pcie_0: mas-pcie-0 {
   cell-id = <45>;
   label = "mas-pcie-0";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <7>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_kpss_ahb &slv_snoc_bimc &slv_ocimem>;
   qcom,ap-owned;
  };




  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <8>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_snoc_bimc &slv_snoc_pnoc>;
   qcom,ap-owned;
  };



  mas_usb3: mas-usb3 {
   cell-id = <61>;
   label = "mas-usb3";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_lpass &slv_usb3 &slv_snoc_bimc
    &slv_snoc_cnoc &slv_ocimem &slv_snoc_pnoc>;
   qcom,ap-owned;
  };


  mas_ipa: mas-ipa {
   cell-id = <90>;
   label = "mas-ipa";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <15>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_usb3 &slv_snoc_bimc &slv_snoc_cnoc
    &slv_ocimem &slv_pcie_0 &slv_snoc_pnoc &slv_qdss_stm>;
   qcom,ap-owned;
  };


  slv_kpss_ahb: slv-kpss-ahb {
   cell-id = <520>;
   label = "slv-kpss-ahb";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <20>;
  };


  slv_lpass: slv-lpass {
   cell-id = <522>;
   label = "slv-lpass";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <21>;
  };


  slv_snoc_bimc: slv-snoc-bimc {
   cell-id = <10032>;
   label = "slv-snoc-bimc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_snoc_bimc>;
   qcom,slv-rpm-id = <24>;
  };


  slv_snoc_cnoc: slv-snoc-cnoc {
   cell-id = <10036>;
   label = "slv-snoc-cnoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_snoc_cnoc>;
   qcom,slv-rpm-id = <25>;
  };


  slv_ocimem: slv-ocimem {
   cell-id = <585>;
   label = "slv-ocimem";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <26>;
  };


  slv_snoc_ovirt: slv-snoc-ovirt {
   cell-id = <10040>;
   label = "slv-snoc-ovirt";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_snoc_ovirt>;
   qcom,slv-rpm-id = <27>;
  };


  slv_snoc_pnoc: slv-snoc-pnoc {
   cell-id = <10042>;
   label = "slv-snoc-pnoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_snoc_pnoc>;
   qcom,slv-rpm-id = <28>;
  };


  slv_qdss_stm: slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <30>;
  };

  slv_usb3: slv-usb3 {
   cell-id = <583>;
   label = "slv-usb3";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <22>;
  };


  slv_pcie_0: slv-pcie-0 {
   cell-id = <665>;
   label = "slv-pcie-0";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <84>;
  };




  mas_snoc_ovirt: mas-snoc-ovirt {
   cell-id = <10039>;
   label = "mas-snoc-ovirt";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <32>;
   qcom,connections = <&slv_ocmem>;
   qcom,ap-owned;
  };


  mas_ocmem_dma: mas-ocmem-dma {
   cell-id = <58>;
   label = "mas-ocmem-dma";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <32>;
   qcom,connections = <&slv_ocmem &slv_ovirt_snoc>;
   qcom,ap-owned;
  };


  mas_oxili_ocmem: mas-oxili-ocmem {
   cell-id = <89>;
   label = "mas-oxili-ocmem";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <32>;
   qcom,connections = <&slv_ocmem_gfx>;
   qcom,ap-owned;
  };


  mas_venus_ocmem: mas-venus-ocmem {
   cell-id = <68>;
   label = "mas-venus-ocmem";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <32>;
   qcom,connections = <&slv_ocmem>;
   qcom,ap-owned;
  };


  slv_ocmem: slv-ocmem {
   cell-id = <604>;
   label = "slv-ocmem";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <16>;
   qcom,ap-owned;
   clock-names = "node_clk";
   clocks = <&clock_mmss 0x20297054>;
  };

  slv_ocmem_gfx: slv-ocmem-gfx {
   cell-id = <662>;
   label = "slv-ocmem-gfx";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <32>;
  };


  slv_ovirt_snoc: slv-ovirt-snoc {
   cell-id = <10038>;
   label = "slv-ovirt-snoc";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <32>;
   qcom,connections = <&mas_ovirt_snoc>;
   qcom,slv-rpm-id = <77>;
  };



  mas_bam_dma: mas-bam-dma {
   cell-id = <83>;
   label = "mas-bam-dma";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_sdcc_1 &slv_sdcc_3 &slv_blsp_2
    &slv_sdcc_2 &slv_sdcc_4 &slv_blsp_1 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <38>;
  };


  mas_blsp_2: mas-blsp-2 {
   cell-id = <84>;
   label = "mas-blsp-2";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_sdcc_2 &slv_sdcc_4 &slv_blsp_1 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <39>;
  };


  mas_blsp_1: mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_blsp_2 &slv_sdcc_2 &slv_sdcc_4 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <41>;
  };


  mas_tsif: mas-tsif {
   cell-id = <82>;
   label = "mas-tsif";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_blsp_2 &slv_sdcc_2 &slv_sdcc_4 &slv_blsp_1
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <37>;
  };


  mas_usb_hs: mas-usb-hs {
   cell-id = <87>;
   label = "mas-usb-hs";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_blsp_2 &slv_sdcc_2 &slv_sdcc_4 &slv_blsp_1
    &slv_tsif &slv_periph_snoc>;
   qcom,mas-rpm-id = <42>;
  };


  mas_pnoc_cfg: mas-pnoc-cfg {
   cell-id = <88>;
   label = "mas-pnoc-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_prng>;
   qcom,mas-rpm-id = <43>;
  };


  mas_sdcc_1: mas-sdcc-1 {
   cell-id = <78>;
   label = "mas-sdcc-1";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_3 &slv_blsp_2
    &slv_sdcc_2 &slv_sdcc_4 &slv_blsp_1 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <33>;
  };


  mas_sdcc_2: mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_blsp_2 &slv_sdcc_4 &slv_blsp_1 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <35>;
  };


  mas_sdcc_3: mas-sdcc-3 {
   cell-id = <79>;
   label = "mas-sdcc-3";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_blsp_2
    &slv_sdcc_2 &slv_sdcc_4 &slv_blsp_1 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <34>;
  };


  mas_sdcc_4: mas-sdcc-4 {
   cell-id = <80>;
   label = "mas-sdcc-4";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_blsp_2 &slv_sdcc_2 &slv_blsp_1 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <36>;
  };


  mas_snoc_pnoc: mas-snoc-pnoc {
   cell-id = <10041>;
   label = "mas-snoc-pnoc";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_sdcc_2 &slv_sdcc_4
    &slv_blsp_2 &slv_blsp_1 &slv_tsif &slv_usb_hs
    &slv_pdm &slv_prng>;
   qcom,mas-rpm-id = <44>;
  };


  slv_bam_dma: slv-bam-dma {
   cell-id = <610>;
   label = "slv-bam-dma";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <36>;
  };


  slv_sdcc_1: slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <31>;
  };


  slv_sdcc_3: slv-sdcc-3 {
   cell-id = <607>;
   label = "slv-sdcc-3";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <32>;
  };


  slv_blsp_2: slv-blsp-2 {
   cell-id = <611>;
   label = "slv-blsp-2";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <37>;
  };


  slv_sdcc_2: slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <33>;
  };


  slv_sdcc_4: slv-sdcc-4 {
   cell-id = <609>;
   label = "slv-sdcc-4";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <34>;
  };


  slv_blsp_1: slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <39>;
  };


  slv_tsif: slv-tsif {
   cell-id = <575>;
   label = "slv-tsif";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <35>;
  };


  slv_usb_hs: slv-usb-hs {
   cell-id = <614>;
   label = "slv-usb-hs";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <40>;
  };


  slv_pdm: slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <41>;
  };


  slv_prng: slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <44>;
  };


  slv_periph_snoc: slv-periph-snoc {
   cell-id = <10011>;
   label = "slv-periph-snoc";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_periph_snoc>;
   qcom,slv-rpm-id = <45>;
  };



  mas_rpm_inst: mas-rpm-inst {
   cell-id = <72>;
   label = "mas-rpm-inst";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_boot_rom>;
   qcom,mas-rpm-id = <45>;
  };


  mas_rpm_sys: mas-rpm-sys {
   cell-id = <74>;
   label = "mas-rpm-sys";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_clk_ctl &slv_security
    &slv_tcsr &slv_tlmm &slv_crypto_0_cfg
    &slv_crypto_1_cfg &slv_imem_cfg &slv_message_ram
    &slv_bimc_cfg &slv_cnoc_mnoc_mmss_cfg &slv_spdm_wrapper
    &slv_dehr_cfg &slv_mpm &slv_qdss_cfg &slv_pnoc_cfg
    &slv_snoc_cfg &slv_snoc_mpu_cfg &slv_ebi1_dll_cfg
    &slv_phy_apu_cfg &slv_ebi1_phy_cfg &slv_pcie_0_cfg
    &slv_spss_geni_ir &slv_ufs_cfg &slv_cnoc_snoc>;
   qcom,mas-rpm-id = <47>;
  };


  mas_dehr: mas-dehr {
   cell-id = <75>;
   label = "mas-dehr";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bimc_cfg>;
   qcom,mas-rpm-id = <48>;
  };


  mas_spdm: mas-spdm {
   cell-id = <533>;
   label = "mas-spdm";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_cnoc_snoc>;
   qcom,mas-rpm-id = <50>;
  };


  mas_tic: mas-tic {
   cell-id = <77>;
   label = "mas-tic";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_clk_ctl &slv_security
    &slv_tcsr &slv_tlmm &slv_crypto_0_cfg &slv_crypto_1_cfg
    &slv_imem_cfg &slv_message_ram &slv_bimc_cfg &slv_boot_rom
    &slv_cnoc_mnoc_mmss_cfg &slv_spdm_wrapper &slv_dehr_cfg
    &slv_mpm &slv_qdss_cfg &slv_pnoc_cfg &slv_snoc_cfg
    &slv_snoc_mpu_cfg &slv_ebi1_dll_cfg &slv_phy_apu_cfg
    &slv_ebi1_phy_cfg &slv_rpm &slv_pcie_0_cfg
    &slv_spss_geni_ir &slv_ufs_cfg &slv_cnoc_snoc>;
   qcom,mas-rpm-id = <51>;
  };


  mas_snoc_cnoc: mas-snoc-cnoc {
   cell-id = <10035>;
   label = "mas-snoc-cnoc";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_clk_ctl &slv_security
    &slv_tcsr &slv_tlmm &slv_crypto_0_cfg &slv_crypto_1_cfg
    &slv_imem_cfg &slv_message_ram &slv_bimc_cfg &slv_boot_rom
    &slv_cnoc_mnoc_mmss_cfg &slv_spdm_wrapper &slv_dehr_cfg
    &slv_mpm &slv_qdss_cfg &slv_pnoc_cfg &slv_snoc_cfg
    &slv_snoc_mpu_cfg &slv_ebi1_dll_cfg &slv_phy_apu_cfg
    &slv_ebi1_phy_cfg &slv_rpm &slv_pcie_0_cfg
    &slv_spss_geni_ir &slv_ufs_cfg>;
   qcom,mas-rpm-id = <52>;
  };


  mas_qdss_dap: mas-qdss-dap {
   cell-id = <76>;
   label = "mas-qdss-dap";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_clk_ctl &slv_security
    &slv_tcsr &slv_tlmm &slv_crypto_0_cfg &slv_crypto_1_cfg
    &slv_imem_cfg &slv_message_ram &slv_bimc_cfg &slv_boot_rom
    &slv_cnoc_mnoc_mmss_cfg &slv_spdm_wrapper &slv_dehr_cfg
    &slv_mpm &slv_qdss_cfg &slv_pnoc_cfg &slv_snoc_cfg
    &slv_snoc_mpu_cfg &slv_ebi1_dll_cfg &slv_phy_apu_cfg
    &slv_ebi1_phy_cfg &slv_rpm &slv_pcie_0_cfg
    &slv_spss_geni_ir &slv_ufs_cfg &slv_cnoc_snoc>;
   qcom,mas-rpm-id = <49>;
  };


  slv_clk_ctl: slv-clk-ctl {
   cell-id = <620>;
   label = "slv-clk-ctl";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <47>;
  };


  slv_crypto_2_cfg: slv-crypto-2-cfg {
   cell-id = <657>;
   label = "slv-crypto-2-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <87>;
  };


  slv_security: slv-security {
   cell-id = <622>;
   label = "slv-security";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <49>;
  };


  slv_tcsr: slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <50>;
  };


  slv_tlmm: slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <51>;
  };


  slv_crypto_0_cfg: slv-crypto-0-cfg {
   cell-id = <625>;
   label = "slv-crypto-0-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <52>;
  };


  slv_crypto_1_cfg: slv-crypto-1-cfg {
   cell-id = <626>;
   label = "slv-crypto-1-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <53>;
  };


  slv_imem_cfg: slv-imem-cfg {
   cell-id = <627>;
   label = "slv-imem-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <54>;
  };


  slv_message_ram: slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <55>;
  };


  slv_bimc_cfg: slv-bimc-cfg {
   cell-id = <629>;
   label = "slv-bimc-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <56>;
  };


  slv_boot_rom: slv-boot-rom {
   cell-id = <630>;
   label = "slv-boot-rom";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <57>;
  };


  slv_cnoc_mnoc_mmss_cfg: slv-cnoc-mnoc-mmss-cfg {
   cell-id = <631>;
   label = "slv-cnoc-mnoc-mmss-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_cnoc_mnoc_mmss_cfg>;
   qcom,slv-rpm-id = <58>;
  };


  slv_pmic_arb: slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <59>;
  };


  slv_spdm_wrapper: slv-spdm-wrapper {
   cell-id = <633>;
   label = "slv-spdm-wrapper";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <60>;
  };


  slv_dehr_cfg: slv-dehr-cfg {
   cell-id = <634>;
   label = "slv-dehr-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <61>;
  };


  slv_mpm: slv-mpm {
   cell-id = <536>;
   label = "slv-mpm";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <62>;
  };


  slv_qdss_cfg: slv-qdss-cfg {
   cell-id = <635>;
   label = "slv-qdss-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <63>;
  };


  slv_rbcpr_qdss_apu_cfg: slv-rbcpr-qdss-apu-cfg {
   cell-id = <637>;
   label = "slv-rbcpr-qdss-apu-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <65>;
  };


  slv_rbcpr_cfg: slv-rbcpr-cfg {
   cell-id = <636>;
   label = "slv-rbcpr-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <64>;
  };


  slv_cnoc_mnoc_cfg: slv-cnoc-mnoc-cfg {
   cell-id = <640>;
   label = "slv-cnoc-mnoc-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_cnoc_mnoc_cfg>;
   qcom,slv-rpm-id = <66>;
  };


  slv_pnoc_cfg: slv-pnoc-cfg {
   cell-id = <641>;
   label = "slv-pnoc-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_pnoc_cfg>;
   qcom,slv-rpm-id = <69>;
  };


  slv_snoc_cfg: slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <70>;
  };


  slv_snoc_mpu_cfg: slv-snoc-mpu-cfg {
   cell-id = <638>;
   label = "slv-snoc-mpu-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <67>;
  };


  slv_ebi1_dll_cfg: slv-ebi1-dll-cfg {
   cell-id = <643>;
   label = "slv-ebi1-dll-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <71>;
  };


  slv_phy_apu_cfg: slv-phy-apu-cfg {
   cell-id = <644>;
   label = "slv-phy-apu-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <72>;
  };


  slv_ebi1_phy_cfg: slv-ebi1-phy-cfg {
   cell-id = <645>;
   label = "slv-ebi1-phy-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <73>;
  };


  slv_rpm: slv-rpm {
   cell-id = <534>;
   label = "slv-rpm";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <74>;
  };


  slv_pcie_0_cfg: slv-pcie-0-cfg {
   cell-id = <667>;
   label = "slv-pcie-0-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <88>;
  };


  slv_pcie_1_cfg: slv-pcie-1-cfg {
   cell-id = <668>;
   label = "slv-pcie-1-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <89>;
  };


  slv_spss_geni_ir: slv-spss-geni-ir {
   cell-id = <661>;
   label = "slv-spss-geni-ir";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <91>;
  };


  slv_ufs_cfg: slv-ufs-cfg {
   cell-id = <650>;
   label = "slv-ufs-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,slv-rpm-id = <92>;
  };


  slv_cnoc_snoc: slv-cnoc-snoc {
   cell-id = <10034>;
   label = "slv-cnoc-snoc";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_cnoc_snoc>;
   qcom,slv-rpm-id = <75>;
  };
 };

 devfreq_spdm_cpu {
  compatible = "qcom,devfreq_spdm";
  qcom,msm-bus,name = "devfreq_spdm";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 512 0 0>,
    <1 512 0 0>;
  qcom,msm-bus,active-only;
  qcom,spdm-client = <0>;

  clock-names = "cci_clk";
  clocks = <&clock_cpu 0x96854074>;

  qcom,bw-upstep = <1000>;
  qcom,bw-dwnstep = <5000>;
  qcom,max-vote = <5000>;
  qcom,up-step-multp = <2>;
  qcom,spdm-interval = <100>;

  qcom,ports = <16>;
  qcom,alpha-up = <8>;
  qcom,alpha-down = <15>;
  qcom,bucket-size = <8>;


  qcom,pl-freqs = <280000000 350000000>;


  qcom,reject-rate = <5000 5000 5000 5000 5000 5000>;

  qcom,response-time-us = <10000 10000 10000 10000 3000 3000>;

  qcom,cci-response-time-us = <10000 10000 10000 10000 3000 3000>;
  qcom,max-cci-freq = <787000000>;
 };

 devfreq_spdm_gov {
  compatible = "qcom,gov_spdm_hyp";
  interrupt-names = "spdm-irq";
  interrupts = <0 192 0>;
 };
};
# 269 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@f9000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0xf9000000 0x1000>,
        <0xf9002000 0x1000>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 0xf08>,
        <1 3 0xf08>,
        <1 4 0xf08>,
        <1 1 0xf08>;
  clock-frequency = <19200000>;
 };

 timer@f9020000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xf9020000 0x1000>;
  clock-frequency = <19200000>;

  frame@f9021000 {
   frame-number = <0>;
   interrupts = <0 9 0x4>,
         <0 8 0x4>;
   reg = <0xf9021000 0x1000>,
         <0xf9022000 0x1000>;
  };

  frame@f9023000 {
   frame-number = <1>;
   interrupts = <0 10 0x4>;
   reg = <0xf9023000 0x1000>;
   status = "disabled";
  };

  frame@f9024000 {
   frame-number = <2>;
   interrupts = <0 11 0x4>;
   reg = <0xf9024000 0x1000>;
   status = "disabled";
  };

  frame@f9025000 {
   frame-number = <3>;
   interrupts = <0 12 0x4>;
   reg = <0xf9025000 0x1000>;
   status = "disabled";
  };

  frame@f9026000 {
   frame-number = <4>;
   interrupts = <0 13 0x4>;
   reg = <0xf9026000 0x1000>;
   status = "disabled";
  };

  frame@f9027000 {
   frame-number = <5>;
   interrupts = <0 14 0x4>;
   reg = <0xf9027000 0x1000>;
   status = "disabled";
  };

  frame@f9028000 {
   frame-number = <6>;
   interrupts = <0 15 0x4>;
   reg = <0xf9028000 0x1000>;
   status = "disabled";
  };
 };

 acc0:clock-controller@f9070000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9070000 0x1000>,
        <0xf908b000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc1:clock-controller@f9071000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9071000 0x1000>,
        <0xf909b000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc2:clock-controller@f9072000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9072000 0x1000>,
        <0xf90ab000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc3:clock-controller@f9073000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9073000 0x1000>,
        <0xf90bb000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc4:clock-controller@f9074000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9074000 0x1000>,
        <0xf90cb000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc5:clock-controller@f9075000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9075000 0x1000>,
        <0xf90db000 0x1000>,
        <0xf900b000 0x1000>;
 };

 ldo0:ldo-vref@f9070000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9070000 0x30>;
  qcom,ldo-vref-ret = <0x2a>;
 };

 ldo1:ldo-vref@f9071000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9071000 0x30>;
  qcom,ldo-vref-ret = <0x2a>;
 };

 ldo2:ldo-vref@f9072000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9072000 0x30>;
  qcom,ldo-vref-ret = <0x2a>;
 };

 ldo3:ldo-vref@f9073000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9073000 0x30>;
  qcom,ldo-vref-ret = <0x2a>;
 };

 ldo4:ldo-vref@f9074000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9074000 0x30>;
  qcom,ldo-vref-ret = <0x3e>;
 };

 ldo5:ldo-vref@f9075000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9075000 0x30>;
  qcom,ldo-vref-ret = <0x3e>;
 };

 l2ccc_0: clock-controller@f900d000 {
  compatible = "qcom,8994-l2ccc";
  reg = <0xf900d000 0x1000>,
        <0xf911210c 0x4>;
  qcom,vctl-node = <&cluster0_spm>;
 };

 l2ccc_1: clock-controller@f900f000 {
  compatible = "qcom,8994-l2ccc";
  reg = <0xf900f000 0x1000>,
        <0xf911210c 0x4>;
  qcom,vctl-node = <&cluster1_spm>;
  qcom,vctl-val = <0xb8>;
 };

 arm64-cpu-erp@f9100000 {
  compatible = "arm,arm64-cpu-erp";
  reg = <0xf9100000 0x1000>;
  reg-names = "cci";
  interrupts = <0 328 0>,
        <0 329 0>,
        <0 330 0>,
        <0 331 0>,
        <0 22 0>,
        <1 7 0>;
  interrupt-names = "pri-dbe-irq",
      "sec-dbe-irq",
      "pri-ext-irq",
      "sec-ext-irq",
      "cci-irq",
      "sbe-irq";
  poll-delay-ms = <5000>;
 };

 restart@fc4ab000 {
  compatible = "qcom,pshold";
  reg = <0xfc4ab000 0x4>;
 };

 qcom,msm-imem@fe80f000 {
  compatible = "qcom,msm-imem";
  reg = <0xfe80f000 0x1000>;
  ranges = <0x0 0xfe80f000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  download_mode@0 {
   compatible = "qcom,msm-imem-download_mode";
   reg = <0x0 8>;
  };

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

  emergency_download_mode@fe0 {
   compatible = "qcom,msm-imem-emergency_download_mode";
   reg = <0xfe0 12>;
  };
 };

 qcom,wdt@f9017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xf9017000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 jtag_fuse: jtagfuse@fc4be024 {
  compatible = "qcom,jtag-fuse";
  reg = <0xfc4be024 0x8>;
  reg-names = "fuse-base";
 };

 jtag_mm0: jtagmm@fb840000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0xfb840000 0x1000>,
        <0xfb810000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@fb940000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0xfb940000 0x1000>,
        <0xfb910000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@fba40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0xfba40000 0x1000>,
        <0xfba10000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@fbb40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0xfbb40000 0x1000>,
        <0xfbb10000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 jtag_mm4: jtagmm@fbc40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0xfbc40000 0x1000>,
        <0xfbc10000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU4>;
 };

 jtag_mm5: jtagmm@fbd40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0xfbd40000 0x1000>,
        <0xfbd10000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU5>;
 };

 qcom,sps {
  compatible = "qcom,msm_sps";
  qcom,pipe-attr-ee;
 };

 blsp1_uart2: serial@f991e000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0xf991e000 0x1000>;
  interrupts = <0 108 0>;
  status = "disabled";
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xf8a61c96>,
   <&clock_gcc 0x8caa5b4f>;
 };

 blsp1_uart5: serial@f9922000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0xf9922000 0x1000>;
  interrupts = <0 112 0>;
  status = "disabled";
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x28a6bc74>,
    <&clock_gcc 0x8caa5b4f>;
 };

 blsp2_uart2: uart@f995e000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0xf995e000 0x1000>,
   <0xf9944000 0x19000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp2_uart2>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 114 0
    1 &intc 0 239 0 >;

  qcom,bam-tx-ep-pipe-index = <2>;
  qcom,bam-rx-ep-pipe-index = <3>;
  qcom,master-id = <84>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x1e1965a3>,
   <&clock_gcc 0x8f283c1d>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&hsuart_active>;
  pinctrl-1 = <&hsuart_active>;

  qcom,msm-bus,name = "buart8";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <84 512 0 0>,
    <84 512 500 800>;
        qcom,msm-obs;
 };

 clock_gcc: qcom,gcc@fc400000 {
  compatible = "qcom,gcc-8992";
  reg = <0xfc400000 0x2000>;
  reg-names = "cc_base";
  vdd_dig-supply = <&pm8994_s1_corner>;
  clock-names = "xo", "xo_a_clk";
  clocks = <&clock_rpm 0x79e95308>,
           <&clock_rpm 0x64eb6004>;
  #clock-cells = <1>;
 };

 clock_rpm: qcom,rpmcc@fc401880 {
  compatible = "qcom,rpmcc-8992";
  reg = <0xfc401880 0x4>;
  reg-names = "cc_base";
  #clock-cells = <1>;
 };

 clock_mmss: qcom,mmsscc@fd8c0000 {
  compatible = "qcom,mmsscc-8992";
  reg = <0xfd8c0000 0x5200>;
  reg-names = "cc_base";
  vdd_dig-supply = <&pm8994_s1_corner>;
  mmpll4_dig-supply = <&pm8994_s1_corner>;
  mmpll4_analog-supply = <&pm8994_l12>;
  clock-names = "xo", "gpll0", "mmssnoc_ahb",
   "oxili_gfx3d_clk", "pclk0_src", "pclk1_src",
   "byte0_src", "byte1_src", "extpclk_src";
  clocks = <&clock_rpm 0x79e95308>,
           <&clock_gcc 0x0ded70aa>,
    <&clock_rpm 0xccd4bd4c>,
    <&clock_rpm 0xe0405056>,
    <&mdss_dsi0_pll 0xf261a1a6>,
    <&mdss_dsi0_pll 0xf261a1a6>,
    <&mdss_dsi0_pll 0x64a23fa0>,
    <&mdss_dsi0_pll 0x64a23fa0>,
    <&mdss_hdmi_pll 0xacaed5e6>;
  #clock-cells = <1>;
 };

 clock_debug: qcom,cc-debug@fc401880 {
  compatible = "qcom,cc-debug-8992";
  reg = <0xfc401880 0x4>;
  reg-names = "cc_base";
  clock-names = "debug_mmss_clk", "debug_rpm_clk",
         "debug_cpu_clk";
  clocks = <&clock_mmss 0xe646ffda>,
           <&clock_rpm 0x25cd1f3a>,
           <&clock_cpu 0x3ae8bcb2>;
  #clock-cells = <1>;
 };

 cci_cache: qcom,cci {
  compatible = "devfreq-simple-dev";
  clock-names = "devfreq_clk";
  clocks = <&clock_cpu 0x96854074>;
  governor = "cpufreq";
  freq-tbl-khz =
   < 134400 >,
   < 300000 >,
   < 384000 >,
   < 556800 >,
   < 600000 >,
   < 729600 >,
   < 787200 >;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 1525 >,
   < 2288 >,
   < 3509 >,
   < 4173 >,
   < 5271 >,
   < 5928 >,
   < 7102 >;
 };

 qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon2";
  reg = <0xfc388000 0x300>, <0xfc381000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,target-dev = <&cpubw>;
 };

 mincpubw: qcom,mincpubw {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 1525 >,
   < 2288 >,
   < 3509 >,
   < 4173 >,
   < 5271 >,
   < 5928 >,
   < 7102 >;
 };

 devfreq_cpufreq: devfreq-cpufreq {
  cpubw-cpufreq {
   target-dev = <&cpubw>;
   cpu-to-dev-map-0 =
    < 600000 1525 >,
    < 672000 2288 >,
    < 787200 3509 >,
    < 864000 4173 >,
    < 960000 5271 >,
    < 1440000 7102 >;
   cpu-to-dev-map-4 =
    < 384000 1525 >,
    < 633600 2288 >,
    < 768000 3509 >,
    < 864000 4173 >,
    < 960000 5271 >,
    < 1344000 5928 >,
    < 1824000 7102 >;
  };

  mincpubw-cpufreq {
   target-dev = <&mincpubw>;
   cpu-to-dev-map-0 =
    < 1440000 1525 >;
   cpu-to-dev-map-4 =
    < 1689600 1525 >,
    < 1824000 5928 >;
  };

  cci-cpufreq {
   target-dev = <&cci_cache>;
   cpu-to-dev-map-0 =
    < 384000 134400 >,
    < 600000 300000 >,
    < 787200 384000 >,
    < 864000 556800 >,
    < 960000 729600 >,
    < 1440000 787200 >;
   cpu-to-dev-map-4 =
    < 384000 134400 >,
    < 480000 300000 >,
    < 633600 384000 >,
    < 768000 556800 >,
    < 960000 600000 >,
    < 1440000 729600 >,
    < 1824000 787200 >;
  };
 };

 msm_cpufreq: qcom,msm-cpufreq {
  compatible = "qcom,msm-cpufreq";
  clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk",
    "cpu3_clk", "cpu4_clk", "cpu5_clk";
  clocks = <&clock_cpu 0x96854074>,
    <&clock_cpu 0x5c9f8836>,
    <&clock_cpu 0x5c9f8836>,
    <&clock_cpu 0x5c9f8836>,
    <&clock_cpu 0x5c9f8836>,
    <&clock_cpu 0x6c7dc3ea>,
    <&clock_cpu 0x6c7dc3ea>;

  qcom,governor-per-policy;

  qcom,cpufreq-table-0 =
   < 384000 >,
   < 460800 >,
   < 600000 >,
   < 672000 >,
   < 787200 >,
   < 864000 >,
   < 960000 >,
   < 1248000 >,
   < 1440000 >;

  qcom,cpufreq-table-4 =
   < 384000 >,
   < 480000 >,
   < 633600 >,
   < 768000 >,
   < 864000 >,
   < 960000 >,
   < 1248000 >,
   < 1344000 >,
   < 1440000 >,
   < 1536000 >,
   < 1632000 >,
   < 1689600 >,
   < 1824000 >;

 };

 clock_cpu: qcom,cpu-clock-8992@f9015000 {
  compatible = "qcom,cpu-clock-8992";
  reg = <0xf9015000 0x1000>,
        <0xf9016000 0x1000>,
        <0xf9011000 0x1000>,
        <0xf900d000 0x1000>,
        <0xf900f000 0x1000>,
        <0xf9112000 0x1000>,
        <0xfc4b80b0 0x10>;
  reg-names = "c0_pll", "c1_pll", "cci_pll", "c0_mux", "c1_mux", "cci_mux", "efuse";
  vdd-a53-supply = <&apc0_vreg_corner>;
  vdd-a57-supply = <&apc1_vreg_corner>;
  vdd-cci-supply = <&apc0_vreg_corner>;
  vdd-dig-supply = <&pm8994_s2_corner_ao>;
  qcom,a53-speedbin0-v0 =
    < 0 0>,
    < 384000000 2>,
    < 460800000 3>,
    < 600000000 4>,
    < 672000000 5>,
    < 787200000 6>,
    < 864000000 7>,
    < 960000000 8>,
    < 1248000000 9>;
  qcom,a53-speedbin1-v0 =
    < 0 0>,
    < 384000000 2>,
    < 460800000 3>,
    < 600000000 4>,
    < 672000000 5>,
    < 787200000 6>,
    < 864000000 7>,
    < 960000000 8>,
    < 1248000000 9>,
    < 1440000000 10>;
  qcom,a57-speedbin0-v0 =
    < 0 0>,
    < 384000000 5>,
    < 480000000 5>,
    < 633600000 5>,
    < 768000000 6>,
    < 864000000 7>,
    < 960000000 8>,
    < 1248000000 9>,
    < 1344000000 10>,
    < 1440000000 11>,
    < 1536000000 12>,
    < 1632000000 13>,
    < 1689600000 14>,
    < 1824000000 15>;
  qcom,cci-speedbin0-v0 =
    < 0 0>,
    < 134400000 4>,
    < 300000000 4>,
    < 384000000 6>,
    < 556800000 6>,
    < 600000000 8>,
    < 729600000 8>,
    < 787200000 9>;
  clock-names = "xo_ao", "aux_clk";
  clocks = <&clock_rpm 0x64eb6004>,
    <&clock_gcc 0xa1368304>;
  #clock-cells = <1>;
 };

 dummy_vreg: dummy_vreg {
  compatible = "regulator-fixed";
  status = "ok";
  regulator-name = "dummy_vreg";
  regulator-always-on;
 };

 spmi_bus: qcom,spmi@fc4c0000 {
  compatible = "qcom,spmi-pmic-arb";
  reg-names = "core", "intr", "cnfg";
  reg = <0xfc4cf000 0x1000>,
        <0xfc4cb000 0x1000>,
        <0xfc4ca000 0x1000>;
  interrupts = <0 190 0>;
  qcom,pmic-arb-channel = <0>;
  qcom,pmic-arb-ee = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
  #address-cells = <1>;
  #size-cells = <0>;
  cell-index = <0>;
 };

 cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 0x3f00>;
 };

 pcie0: qcom,pcie@fc520000 {
  compatible = "qcom,pci-msm";
  cell-index = <0>;

  reg = <0xfc520000 0x2000>,
        <0xfc526000 0x1000>,
        <0xff000000 0xf1d>,
        <0xff000f20 0xa8>,
        <0xff100000 0x100000>,
        <0xff200000 0x100000>,
        <0xff300000 0xd00000>;

  reg-names = "parf", "phy", "dm_core", "elbi",
    "conf", "io", "bars";

  #address-cells = <0>;
  interrupt-parent = <&pcie0>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 243 0
    1 &intc 0 244 0
    2 &intc 0 245 0
    3 &intc 0 247 0
    4 &intc 0 248 0
    5 &intc 0 249 0
    6 &intc 0 250 0
    7 &intc 0 251 0
    8 &intc 0 252 0
    9 &intc 0 253 0
    10 &intc 0 254 0
    11 &intc 0 255 0>;

  interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d",
    "int_pls_pme", "int_pme_legacy", "int_pls_err",
    "int_aer_legacy", "int_pls_link_up",
    "int_pls_link_down", "int_bridge_flush_n";

  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&pcie0_clkreq_default &pcie0_perst_default &pcie0_wake_default>;
  pinctrl-1 = <&pcie0_clkreq_default &pcie0_perst_default &pcie0_wake_sleep>;

  perst-gpio = <&msm_gpio 35 0>;
  wake-gpio = <&msm_gpio 37 0>;

  gdsc-vdd-supply = <&gdsc_pcie_0>;
  vreg-1.8-supply = <&pm8994_l12>;
  vreg-0.9-supply = <&pm8994_l28>;

  qcom,l1-supported;
  qcom,l1ss-supported;
  qcom,aux-clk-sync;

  qcom,ep-latency = <10>;
  qcom,vbg-opt;

  qcom,ep-wakeirq;

  qcom,msi-gicm-addr = <0xf9006040>;
  qcom,msi-gicm-base = <0x180>;

  qcom,msm-bus,name = "pcie0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <45 512 0 0>,
    <45 512 500 800>;

  qcom,scm-dev-id = <11>;

  clocks = <&clock_gcc 0x4f37621e>,
   <&clock_rpm 0x3ab0b36d>,
   <&clock_gcc 0x3d2e3ece>,
   <&clock_gcc 0x4dd325c3>,
   <&clock_gcc 0x3f85285b>,
   <&clock_gcc 0xd69638a1>,
   <&clock_gcc 0x1d30d092>,
   <&clock_gcc 0x6bb4df33>;

  clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk",
   "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk",
   "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_phy_reset";

  max-clock-frequency-hz = <125000000>, <0>, <1011000>, <0>, <0>, <0>, <0>, <0>;
 };

 qcom,cnss {
  compatible = "qcom,cnss";
  wlan-bootstrap-gpio = <&msm_gpio 112 0>,
          <&msm_gpio 54 0>,
          <&msm_gpio 53 0>;
  wlan-en-gpio = <&msm_gpio 113 0>;
  vdd-wlan-supply = <&wlan_vreg>;
  vdd-wlan-io-supply = <&pm8994_s4>;
  vdd-wlan-xtal-supply = <&pm8994_l30>;
  qcom,notify-modem-status;
  pinctrl-names = "default";
  pinctrl-0 = <&cnss_default>;
  qcom,wlan-rc-num = <0>;
  qcom,wlan-ramdump-dynamic = <0x200000>;
  status = "disabled";
 };

 ipa_hw: qcom,ipa@fd4c0000 {
  compatible = "qcom,ipa";
  reg = <0xfd4c0000 0x29000>,
        <0xfd4c4000 0x15820>;
  reg-names = "ipa-base", "bam-base";
  interrupts = <0 301 0>,
               <0 300 0>;
  interrupt-names = "ipa-irq", "bam-irq";
  qcom,ipa-hw-ver = <3>;
  qcom,ipa-hw-mode = <0>;
  qcom,wan-rx-ring-size = <192>;
  qcom,ee = <2>;
  clock-names = "core_clk";
  clocks = <&clock_rpm 0xfa685cda>;
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
  <90 512 0 0>, <90 585 0 0>,
  <90 512 100000 800000>, <90 585 100000 800000>,
  <90 512 100000 1200000>, <90 585 100000 1200000>;
  qcom,bus-vector-names = "MIN", "SVS", "PERF";

 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-loaduC;
 };

 spi_0: spi@f9923000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xf9923000 0x500>,
        <0xf9904000 0x20000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 95 0>, <0 238 0>;
  spi-max-frequency = <50000000>;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi0_default &spi0_cs2_active>;
  pinctrl-1 = <&spi0_sleep &spi0_cs2_sleep>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x759a76b0>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,master-id = <86>;
        };

 i2c_2: i2c@f9924000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xf9924000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 96 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x1076f220>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_2_active>;
  pinctrl-1 = <&i2c_2_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  dmas = <&dma_blsp1 14 64 0x20000020 0x20>,
   <&dma_blsp1 15 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
 };

 wcd9xxx_intc: wcd9xxx-irq {
  compatible = "qcom,wcd9xxx-irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <72 0>;
  interrupt-names = "cdc-int";
  pinctrl-names = "default";
  pinctrl-0 = <&wcd_intr_default>;
 };

 i2c_5: i2c@f9967000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xf9967000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 105 0>;
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xe2b2ce1d>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  dmas = <&dma_blsp2 20 64 0x20000020 0x20>,
   <&dma_blsp2 21 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
 };

 i2c_6: i2c@f9928000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
  reg-names = "qup_phys_addr";
  reg = <0xf9928000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 100 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x5c6ad820>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_6_active>;
  pinctrl-1 = <&i2c_6_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  dmas = <&dma_blsp1 22 64 0x20000020 0x20>,
   <&dma_blsp1 23 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
 };

 dma_blsp1: qcom,sps-dma@f9904000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0xf9904000 0x19000>;
  interrupts = <0 238 0>;
  qcom,summing-threshold = <10>;
 };

 dma_blsp2: qcom,sps-dma@f9944000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0xf9944000 0x19000>;
  interrupts = <0 239 0>;
  qcom,summing-threshold = <10>;
 };
# 1264 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi"
 slim_msm: slim@fe12f000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xfe12f000 0x2C000>,
        <0xfe104000 0x20000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 164 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x60000000>;
  qcom,ea-pc = <0x110>;

  tomtom_codec {
   compatible = "qcom,tomtom-slim-pgd";
   elemental-addr = [00 01 30 01 17 02];

   interrupt-parent = <&wcd9xxx_intc>;
   interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
          17 18 19 20 21 22 23 24 25 26 27 28 29
          30 31>;

   qcom,cdc-reset-gpio = <&msm_gpio 68 0>;

   cdc-vdd-buck-supply = <&pm8994_s5>;
   qcom,cdc-vdd-buck-voltage = <2150000 2150000>;
   qcom,cdc-vdd-buck-current = <650000>;

   cdc-vdd-tx-h-supply = <&pm8994_s4>;
   qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
   qcom,cdc-vdd-tx-h-current = <25000>;

   cdc-vdd-rx-h-supply = <&pm8994_s4>;
   qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
   qcom,cdc-vdd-rx-h-current = <25000>;

   cdc-vddpx-1-supply = <&pm8994_s4>;
   qcom,cdc-vddpx-1-voltage = <1800000 1800000>;
   qcom,cdc-vddpx-1-current = <10000>;

   cdc-vdd-a-1p2v-supply = <&pm8994_l11>;
   qcom,cdc-vdd-a-1p2v-voltage = <1200000 1200000>;
   qcom,cdc-vdd-a-1p2v-current = <2000>;

   cdc-vddcx-1-supply = <&pm8994_l11>;
   qcom,cdc-vddcx-1-voltage = <1200000 1200000>;
   qcom,cdc-vddcx-1-current = <33000>;

   cdc-vddcx-2-supply = <&pm8994_l11>;
   qcom,cdc-vddcx-2-voltage = <1200000 1200000>;
   qcom,cdc-vddcx-2-current = <33000>;

   qcom,cdc-static-supplies = "cdc-vdd-buck",
         "cdc-vdd-tx-h",
         "cdc-vdd-rx-h",
         "cdc-vddpx-1",
         "cdc-vdd-a-1p2v",
         "cdc-vddcx-1",
         "cdc-vddcx-2";

   qcom,cdc-micbias-ldoh-v = <0x3>;
   qcom,cdc-micbias-cfilt1-mv = <1800>;
   qcom,cdc-micbias-cfilt2-mv = <2700>;
   qcom,cdc-micbias-cfilt3-mv = <1800>;
   qcom,cdc-micbias1-cfilt-sel = <0x0>;
   qcom,cdc-micbias2-cfilt-sel = <0x1>;
   qcom,cdc-micbias3-cfilt-sel = <0x2>;
   qcom,cdc-micbias4-cfilt-sel = <0x2>;
   qcom,cdc-mclk-clk-rate = <9600000>;
   qcom,cdc-slim-ifd = "tomtom-slim-ifd";
   qcom,cdc-slim-ifd-elemental-addr = [00 00 30 01 17 02];
   qcom,cdc-dmic-sample-rate = <4800000>;
   qcom,cdc-mad-dmic-rate = <600000>;
   qcom,cdc-variant = "WCD9330";
  };
 };

 sound {
  compatible = "qcom,msm8994-asoc-snd";
  qcom,model = "msm8994-tomtom-snd-card";
  reg = <0xfe034000 0x4>,
        <0xfe035000 0x4>,
        <0xfe036000 0x4>,
        <0xfe037000 0x4>;
  reg-names = "lpaif_pri_mode_muxsel",
       "lpaif_sec_mode_muxsel",
       "lpaif_tert_mode_muxsel",
       "lpaif_quat_mode_muxsel";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "LDO_H", "MCLK",
   "MADINPUT", "MCLK",
   "AMIC1", "MIC BIAS1 Internal1",
   "MIC BIAS1 Internal1", "Handset Mic",
   "AMIC2", "MIC BIAS2 External",
   "MIC BIAS2 External", "Headset Mic",
   "AMIC3", "MIC BIAS2 External",
   "MIC BIAS2 External", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2 External",
   "MIC BIAS2 External", "ANCLeft Headset Mic",
   "DMIC1", "MIC BIAS1 External",
   "MIC BIAS1 External", "Digital Mic1",
   "DMIC2", "MIC BIAS1 External",
   "MIC BIAS1 External", "Digital Mic2",
   "DMIC3", "MIC BIAS3 External",
   "MIC BIAS3 External", "Digital Mic3",
   "DMIC4", "MIC BIAS3 External",
   "MIC BIAS3 External", "Digital Mic4",
   "DMIC5", "MIC BIAS4 External",
   "MIC BIAS4 External", "Digital Mic5",
   "DMIC6", "MIC BIAS4 External",
   "MIC BIAS4 External", "Digital Mic6";

  clock-names = "osr_clk";
  clocks = <&clock_rpm 0xaa1157a6>;
  qcom,cdc-mclk-gpios = <&pm8994_gpios 15 0>;
  qcom,tomtom-mclk-clk-freq = <9600000>;
  pinctrl-names = "sleep",
    "auxpcm-active",
    "mi2s-active",
    "active";
  pinctrl-0 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>,
    <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>;
  pinctrl-1 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>,
    <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>;
  pinctrl-2 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>,
    <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>;
  pinctrl-3 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>,
    <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>;
  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&compr>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2",
    "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe",
    "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm",
    "msm-compr-dsp";
  asoc-cpu = <&dai_pri_auxpcm>, <&dai_sec_auxpcm>, <&dai_hdmi>, <&dai_mi2s>, <&dai_mi2s_quat>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>, <&bt_sco_rx>,
    <&bt_sco_tx>, <&int_fm_rx>, <&int_fm_tx>, <&afe_pcm_rx>,
    <&afe_pcm_tx>, <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music2_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
    "msm-dai-q6-hdmi.8", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.12288",
    "msm-dai-q6-dev.12289", "msm-dai-q6-dev.12292",
    "msm-dai-q6-dev.12293", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770";
  asoc-codec = <&stub_codec>;
  asoc-codec-names = "msm-stub-codec.1";
 };

 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
 };

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 qcom,msm-pcm-lpa {
  compatible = "qcom,msm-pcm-lpa";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-voice-svc {
  compatible = "qcom,msm-voice-svc";
 };

 cpe: qcom,msm-cpe-lsm {
  compatible = "qcom,msm-cpe-lsm";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };

  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: com,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <2>;
   qcom,msm-mi2s-tx-lines = <1>;
  };
  dai_mi2s_quat: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <2>;
   qcom,msm-mi2s-tx-lines = <1>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 sdhc_1: sdhci@f9824900 {
  compatible = "qcom,sdhci-msm";
  reg = <0xf9824900 0x1a0>, <0xf9824000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;
  qcom,cpu-dma-latency-us = <301 70>;
  qcom,cpu-affinity = "affine_cores";
  qcom,cpu-affinity-mask = <0x0f 0xf0>;
  qcom,wakeup-on-idle;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
   <78 512 1600 3200>,
   <78 512 80000 160000>,
   <78 512 100000 200000>,
   <78 512 200000 400000>,
   <78 512 400000 800000>,
   <78 512 400000 800000>,
   <78 512 400000 800000>,
   <78 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 400000000 4294967295>;

  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>;

  status = "disabled";
 };

 sdhc_2: sdhci@f98a4900 {
  compatible = "qcom,sdhci-msm";
  reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x23d5727f>,
    <&clock_gcc 0x861b20ac>;

  qcom,bus-width = <4>;
  qcom,cpu-dma-latency-us = <301 70>;
  qcom,cpu-affinity = "affine_cores";
  qcom,cpu-affinity-mask = <0x0f 0xf0>;
  qcom,wakeup-on-idle;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
    <81 512 1600 3200>,
    <81 512 80000 160000>,
    <81 512 100000 200000>,
    <81 512 200000 400000>,
    <81 512 400000 800000>,
    <81 512 800000 800000>,
    <81 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  status = "disabled";
 };

 sdhc_3: sdhci@f9864900 {
  compatible = "qcom,sdhci-msm";
  reg = <0xf9864900 0x11c>, <0xf9864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 127 0>, <0 224 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x565b2c03>,
    <&clock_gcc 0x0b27aeac>;
  qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 200000000>;
  qcom,bus-width = <4>;
  qcom,cpu-dma-latency-us = <200 70>;

                qcom,cpu-affinity = "affine_cores";
                qcom,cpu-affinity-mask = <0x01 0x00>;

  qcom,msm-bus,name = "sdhc3";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <79 512 0 0>,
    <79 512 1600 3200>,
    <79 512 80000 160000>,
    <79 512 100000 200000>,
    <79 512 200000 400000>,
    <79 512 400000 800000>,
    <79 512 800000 800000>,
    <79 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;
  qcom,dat1-mpm-int = <47>;
  status = "disabled";
 };

 qcom,rmtfs_sharedmem@00000000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x00000000 0x00180000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 qcom,dsp_sharedmem@00000000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x00000000 0x00010000>;
  reg-names = "rfsa_dsp";
  qcom,client-id = <0x011013ec>;
  linux,contiguous-region = <&secure_mem>;
 };

 qcom,mdm_sharedmem@00000000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x00000000 0x00010000>;
  reg-names = "rfsa_mdm";
  qcom,client-id = <0x011013ed>;
 };

 qcom,sensors_sharedmem@00000000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x00000000 0x00010000>;
  reg-names = "rfsa_sensor";
  qcom,client-id = <0x011013ee>;
  linux,contiguous-region = <&secure_mem>;
 };

 qcom,venus@fdce0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xfdce0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";
  clock-names = "core_clk", "iface_clk",
         "bus_clk", "mem_clk";
  qcom,proxy-clock-names = "core_clk", "iface_clk",
        "bus_clk", "mem_clk";

  clocks = <&clock_mmss 0xaf0dbde4>,
   <&clock_mmss 0x6694087d>,
   <&clock_mmss 0x34fecbbe>,
   <&clock_mmss 0x590416b8>;

  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 304000>;
  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  linux,contiguous-region = <&peripheral_mem>;
 };

 qcom,mss@fc880000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0xfc880000 0x100>,
        <0xfd485000 0x400>,
        <0xfc820000 0x020>,
        <0xfc401680 0x004>;
  reg-names = "qdsp6_base", "halt_base", "rmb_base",
       "restart_reg";

  clocks = <&clock_rpm 0x79e95308>,
    <&clock_rpm 0x4a6d85ae>,
    <&clock_rpm 0x822f0471>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>,
    <&clock_gcc 0x7d794829>;
  clock-names = "xo", "iface_clk", "pnoc_clk", "bus_clk", "mem_clk",
         "gpll0_mss_clk";
  qcom,proxy-clock-names = "xo", "pnoc_clk";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk",
         "gpll0_mss_clk";

  interrupts = <0 24 1>;
  vdd_mss-supply = <&pm8994_s7>;
  vdd_cx-supply = <&pm8994_s1_corner>;
  vdd_mx-supply = <&pm8994_s2_corner>;
  vdd_mx-uV = <7>;
  vdd_pll-supply = <&pm8994_l12>;
  qcom,vdd_pll = <1800000>;
  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,mba-image-is-not-elf;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,override-acc;
  qcom,ahb-clk-vote;
  qcom,pnoc-clk-vote;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;

  linux,contiguous-region = <&modem_mem>;
 };

 qcom,lpass@fe200000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xfe200000 0x00100>;
  interrupts = <0 162 1>;

  vdd_cx-supply = <&pm8994_s1_corner>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <7 100000>;

  clocks = <&clock_rpm 0xe17f0ff6>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;

  linux,contiguous-region = <&peripheral_mem>;
 };

 qcom,ipc-spinlock@fd484000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0xfd484000 0x400>;
  qcom,num-locks = <8>;
 };

 msm_vidc: qcom,vidc@fdc00000 {
  compatible = "qcom,msm-vidc";
  reg = <0xfdc00000 0xff000>;
  interrupts = <0 44 0>;
  qcom,hfi = "venus";
  qcom,reg-presets = <0x800D8 0x707>,
   <0xe0020 0x55555556>,
   <0xe0024 0x55555556>,
   <0x80034 0x2aa0000>,
   <0x80124 0x3>;
  qcom,qdss-presets = <0xfc325000 0x1000>,
   <0xfc326000 0x1000>,
   <0xfc321000 0x1000>,
   <0xfc322000 0x1000>,
   <0xfc323000 0x1000>,
   <0xfc302000 0x1000>,
   <0xfa180000 0x1000>,
   <0xfa181000 0x1000>;
  qcom,ocmem-size = <524288>;
  qcom,max-hw-load = <1281600>;
  clock-names = "core_clk", "core0_clk", "core1_clk",
   "iface_clk", "bus_clk", "mem_clk";
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;
  venus-core1-supply = <&gdsc_venus_core1>;
  qcom,clock-configs = <0x3 0x0 0x0 0x0 0x0 0x0>;
  qcom,sw-power-collapse;
  clocks = <&clock_mmss 0xaf0dbde4>,
   <&clock_mmss 0xbe6e61f9>,
   <&clock_mmss 0x6324869c>,
   <&clock_mmss 0x6694087d>,
   <&clock_mmss 0x34fecbbe>,
   <&clock_mmss 0x590416b8>;
  qcom,load-freq-tbl =
   <783360 510000000 0xffffffff>,
   <783360 510000000 0x55555555>,
   <489600 320000000 0xffffffff>,
   <489600 320000000 0x55555555>,
   <244800 133330000 0xffffffff>,
   <244800 133330000 0x55555555>;
  qcom,buffer-type-tz-usage-table = <0x241 0x1>,
   <0x106 0x2>,
   <0x480 0x3>;
  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-partition-buffer-types = <0x7ff>,
     <0x800>;
   };
   qcom,domain-sec-bs {
    qcom,vidc-domain-phandle = <&venus_domain_sec_bitstream>;
    qcom,vidc-partition-buffer-types = <0x241>;
   };
   qcom,domain-sec-px {
    qcom,vidc-domain-phandle = <&venus_domain_sec_pixel>;
    qcom,vidc-partition-buffer-types = <0x106>;
   };
   qcom,domain-sec-np {
    qcom,vidc-domain-phandle = <&venus_domain_sec_non_pixel>;
    qcom,vidc-partition-buffer-types = <0x480>;
   };
  };
  qcom,msm-bus-clients {

   qcom,msm-bus-client@0 {
    qcom,msm-bus,name = "venc-ddr";
    qcom,msm-bus,num-cases = <11>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 61000 0>,
     <63 512 183000 0>,
     <63 512 183000 0>,
     <63 512 417000 0>,
     <63 512 417000 0>,
     <63 512 834000 0>,
     <63 512 834000 0>,
     <63 512 1870000 0>,
     <63 512 1999000 0>,
     <63 512 2338000 0>;
    qcom,bus-configs = <0x1000414>;
   };

   qcom,msm-bus-client@1 {
    qcom,msm-bus,name = "vdec-core0-ddr";
    qcom,msm-bus,num-cases = <11>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 104000 0>,
     <63 512 208000 0>,
     <63 512 270000 0>,
     <63 512 540000 0>,
     <63 512 519000 0>,
     <63 512 868000 0>,
     <63 512 1038000 0>,
     <63 512 1957600 0>,
     <63 512 2083200 0>,
     <63 512 2447000 0>;
    qcom,bus-configs = <0xc000000>;
   };

   qcom,msm-bus-client@2 {
    qcom,msm-bus,name = "vdec-core1-ddr";
    qcom,msm-bus,num-cases = <11>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 104000 0>,
     <63 512 208000 0>,
     <63 512 270000 0>,
     <63 512 540000 0>,
     <63 512 519000 0>,
     <63 512 868000 0>,
     <63 512 1038000 0>,
     <63 512 1957600 0>,
     <63 512 2083200 0>,
     <63 512 2447000 0>;
    qcom,bus-configs = <0x30fcfff>;
   };

   qcom,msm-bus-client@3 {
    qcom,msm-bus,name = "venc-ocmem";
    qcom,msm-bus,num-cases = <11>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <68 604 0 0>,
     <68 604 71000 2384000>,
     <68 604 214000 2384000>,
     <68 604 214000 2384000>,
     <68 604 564000 2384000>,
     <68 604 564000 2384000>,
     <68 604 1003000 3632000>,
     <68 604 1003000 3632000>,
     <68 604 2040000 3632000>,
     <68 604 2349000 3632000>,
     <68 604 2551000 3632000>;
    qcom,bus-configs = <0x10000414>;
   };

   qcom,msm-bus-client@4 {
    qcom,msm-bus,name = "vdec-core0-ocmem";
    qcom,msm-bus,num-cases = <11>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <68 604 0 0>,
     <68 604 79000 2384000>,
     <68 604 201000 2384000>,
     <68 604 201000 2384000>,
     <68 604 367000 2384000>,
     <68 604 367000 2384000>,
     <68 604 652500 2384000>,
     <68 604 735000 3632000>,
     <68 604 1175000 3632000>,
     <68 604 1254000 3632000>,
     <68 604 1469000 3632000>;
    qcom,bus-configs = <0xc000000>;
   };

   qcom,msm-bus-client@5 {
    qcom,msm-bus,name = "vdec-core1-ocmem";
    qcom,msm-bus,num-cases = <11>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <68 604 0 0>,
     <68 604 88000 2384000>,
     <68 604 228000 2384000>,
     <68 604 228000 2384000>,
     <68 604 432000 2384000>,
     <68 604 432000 2384000>,
     <68 604 652500 2384000>,
     <68 604 865000 3632000>,
     <68 604 1374000 3632000>,
     <68 604 1465000 3632000>,
     <68 604 1717000 3632000>;
    qcom,bus-configs = <0x30fcfff>;
   };

   qcom,msm-bus-client@6 {
    qcom,msm-bus,name = "venus-arm9-ddr";
    qcom,msm-bus,num-cases = <2>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 1000 1000>;
    qcom,bus-configs = <0x00000000>;
    qcom,bus-passive;
   };

   qcom,msm-bus-client@7 {
    qcom,msm-bus,name = "venc-ddr-lp";
    qcom,msm-bus,num-cases = <11>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 61000 0>,
     <63 512 183000 0>,
     <63 512 183000 0>,
     <63 512 417000 0>,
     <63 512 417000 0>,
     <63 512 834000 0>,
     <63 512 834000 0>,
     <63 512 975000 0>,
     <63 512 1044000 0>,
     <63 512 1218000 0>;
    qcom,bus-low-power;
    qcom,bus-configs = <0x1000414>;
   };
  };
 };

 qcom,smem@6a00000 {
  compatible = "qcom,smem";
  reg = <0x6a00000 0x200000>,
   <0xf900d008 0x4>,
   <0xfc428000 0x4000>,
   <0xfe805ff0 0x10>;
  reg-names = "smem", "irq-reg-base", "aux-mem1",
   "smem_targ_info_imem";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
   qcom,not-loadable;
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-adsp {
   compatible = "qcom,smd";
   qcom,smd-edge = <1>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x100>;
   interrupts = <0 156 1>;
   label = "adsp";
  };

  qcom,smsm-adsp {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <1>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x200>;
   interrupts = <0 157 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data6-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA6_CNTL";
   qcom,smdpkt-dev-name = "smdcntl1";
  };

  qcom,smdpkt-data7-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA7_CNTL";
   qcom,smdpkt-dev-name = "smdcntl2";
  };

  qcom,smdpkt-data8-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA8_CNTL";
   qcom,smdpkt-dev-name = "smdcntl3";
  };

  qcom,smdpkt-data9-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA9_CNTL";
   qcom,smdpkt-dev-name = "smdcntl4";
  };

  qcom,smdpkt-data12-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA12_CNTL";
   qcom,smdpkt-dev-name = "smdcntl5";
  };

  qcom,smdpkt-data13-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA13_CNTL";
   qcom,smdpkt-dev-name = "smdcntl6";
  };

  qcom,smdpkt-data14-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA14_CNTL";
   qcom,smdpkt-dev-name = "smdcntl7";
  };

  qcom,smdpkt-data15-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA15_CNTL";
   qcom,smdpkt-dev-name = "smdcntl9";
  };

  qcom,smdpkt-data16-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA16_CNTL";
   qcom,smdpkt-dev-name = "smdcntl10";
  };

  qcom,smdpkt-data17-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA17_CNTL";
   qcom,smdpkt-dev-name = "smdcntl11";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data23-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA23_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev0";
  };

  qcom,smdpkt-data24-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA24_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev1";
  };

  qcom,smdpkt-data25-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA25_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev2";
  };

  qcom,smdpkt-data26-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA26_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev3";
  };

  qcom,smdpkt-data27-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA27_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev4";
  };

  qcom,smdpkt-data28-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA28_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev5";
  };

  qcom,smdpkt-data29-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA29_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev6";
  };

  qcom,smdpkt-data30-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA30_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev7";
  };

  qcom,smdpkt-data31-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA31_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev8";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "adsp";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_mbalbridge: qcom,smdtty-mbalbridge {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "MBALBRIDGE";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };

  smdtty_ds: qcom,smdtty-ds {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DS";
  };
 };

 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
  qcom,disable-pil-loading;
 };

 qcom,ipc_router_q6_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "adsp";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 tsens: tsens@fc4a8000 {
  compatible = "qcom,msm8992-tsens";
  reg = <0xfc4a8000 0x2000>,
        <0xfc4bc000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  interrupt-names = "tsens-upper-lower";
  qcom,sensors = <13>;
  qcom,slope = <2901 2846 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200>;
  qcom,sensor-id = <0 1 2 3 4 5 7 9 10 11 12 13 14>;
 };

 ocmem: qcom,ocmem@fdd00000 {
  compatible = "qcom,msm-ocmem";
  reg = <0xfdd00000 0x2000>,
   <0xfdd02000 0x2000>,
   <0xfe070000 0x400>,
   <0xfec00000 0x100000>;
  reg-names = "ocmem_ctrl_physical", "dm_ctrl_physical", "br_ctrl_physical", "ocmem_physical";
  interrupts = <0 76 0 0 77 0>;
  interrupt-names = "ocmem_irq", "dm_irq";
  qcom,ocmem-num-regions = <0x4>;
  qcom,ocmem-num-macros = <0x10>;
  qcom,resource-type = <0x706d636f>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0xfec00000 0x100000>;
  clocks = <&clock_rpm 0xaad7dbe5>,
   <&clock_mmss 0x37acd041>;
  clock-names = "core_clk", "iface_clk";

  partition@0 {
   reg = <0x0 0x80000>;
   qcom,ocmem-part-name = "graphics";
   qcom,ocmem-part-min = <0x80000>;
  };

  partition@100000 {
   reg = <0x80000 0x80000>;
   qcom,ocmem-part-name = "video";
   qcom,ocmem-part-min = <0x55000>;
  };
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  rpm-channel-type = <15>;
 };

 qcom,msm-rng@f9bff000 {
  compatible = "qcom,msm-rng";
  reg = <0xf9bff000 0x200>;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <88 618 0 0>,
    <88 618 0 800>;
  qcom,msm-rng-iface-clk;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
        };

 qcom,qseecom@6500000 {
  compatible = "qcom,qseecom";
  reg = <0x6500000 0x500000>;
  reg-names = "secapp-region";
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,hlos-ce-hw-instance = <1>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-fde;
  qcom,no-clock-support;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 0 0>,
    <55 512 120000 1200000>,
    <55 512 393600 3936000>;
  qcom,ce-opp-freq = <171430000>;
 };

 qcom_tzlog: tz-log@fe80f720 {
  compatible = "qcom,tz-log";
  reg = <0xfe80f720 0x2000>;
 };

 qcom: qcrypto@fd440000 {
  compatible = "qcom,qcrypto";
  reg = <0xfd440000 0x20000>,
        <0xfd444000 0x9000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 236 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <1>;
  qcom,ce-device = <0>;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 393600 393600>;
  clock-names = "core_clk_src", "iface_clk", "bus_clk";
  clocks = <&clock_rpm 0x8728364d>,
    <&clock_rpm 0xe57ce2b1>,
    <&clock_rpm 0x4feb55e3>;
  qcom,support-core-clk-only;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,ce-opp-freq = <171430000>;
 };

 qcom_cedev: qcedev@fd440000 {
  compatible = "qcom,qcedev";
  reg = <0xfd440000 0x20000>,
        <0xfd444000 0x9000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 236 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <1>;
  qcom,ce-device = <0>;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 393600 393600>;
  clock-names = "core_clk_src", "iface_clk", "bus_clk";
  clocks = <&clock_rpm 0x816b3fec>,
    <&clock_rpm 0xe57ce2b1>,
    <&clock_rpm 0x4feb55e3>;
  qcom,support-core-clk-only;
  qcom,ce-opp-freq = <171430000>;
 };

 qcom,sensor-information {
  compatible = "qcom,sensor-information";
  sensor_information0: qcom,sensor-information@0 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor0";
  };

  sensor_information1: qcom,sensor-information@1 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor1";
  };

  sensor_information2: qcom,sensor-information@2 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor2";
   qcom,alias-name = "pop_mem";
  };

  sensor_information3: qcom,sensor-information@3 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor3";
  };

  sensor_information4: qcom,sensor-information@4 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor4";
  };

  sensor_information5: qcom,sensor-information@5 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor5";
  };

  sensor_information6: qcom,sensor-information@6 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor7";
   qcom,alias-name = "cpu0-1";
  };

  sensor_information7: qcom,sensor-information@7 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor9";
   qcom,alias-name = "cpu2";
  };

  sensor_information8: qcom,sensor-information@8 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor10";
   qcom,alias-name = "cpu3";
  };

  sensor_information9: qcom,sensor-information@9 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor11";
  };

  sensor_information10: qcom,sensor-information@10 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor12";
   qcom,alias-name = "gpu";
  };

  sensor_information11: qcom,sensor-information@11 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor13";
   qcom,alias-name = "cpu4";
  };

  sensor_information12: qcom,sensor-information@12 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor14";
   qcom,alias-name = "cpu5";
  };

                sensor_information13: qcom,sensor-information@13 {
                        qcom,sensor-type = "alarm";
                        qcom,sensor-name = "pm8994_tz";
                        qcom,scaling-factor = <1000>;
                };

                sensor_information14: qcom,sensor-information@14 {
                        qcom,sensor-type = "adc";
                        qcom,sensor-name = "msm_therm";
                };

                sensor_information15: qcom,sensor-information@15 {
                        qcom,sensor-type = "adc";
                        qcom,sensor-name = "emmc_therm";
                };

                sensor_information16: qcom,sensor-information@16 {
                        qcom,sensor-type = "adc";
                        qcom,sensor-name = "quiet_therm";
                };
        };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <7>;
  qcom,poll-ms = <250>;
  qcom,limit-temp = <60>;
  qcom,temp-hysteresis = <10>;
  qcom,therm-reset-temp = <115>;
  qcom,disable-ocr;
  qcom,disable-psm;
  qcom,disable-gfx-phase-ctrl;
  qcom,disable-cx-phase-ctrl;
  qcom,freq-step = <2>;
  qcom,freq-control-mask = <0x3f>;
  qcom,core-limit-temp = <80>;
  qcom,core-temp-hysteresis = <10>;
  qcom,core-control-mask = <0x3e>;
  qcom,hotplug-temp = <105>;
  qcom,hotplug-temp-hysteresis = <40>;
  qcom,cpu-sensors = "tsens_tz_sensor7", "tsens_tz_sensor7",
       "tsens_tz_sensor9", "tsens_tz_sensor10",
       "tsens_tz_sensor13", "tsens_tz_sensor14";
  qcom,freq-mitigation-temp = <100>;
  qcom,freq-mitigation-temp-hysteresis = <20>;
  qcom,freq-mitigation-value = <768000>;
  qcom,freq-mitigation-control-mask = <0x30>;
  qcom,online-hotplug-core;
  qcom,synchronous-cluster-id = <0 1>;
  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;

  vdd-dig-supply = <&pm8994_s1_floor_corner>;
  vdd-gfx-supply = <&pmi8994_s2_floor_corner>;

  qcom,vdd-dig-rstr{
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <5 7 7>;
   qcom,min-level = <1>;
  };

  qcom,vdd-gfx-rstr{
   qcom,vdd-rstr-reg = "vdd-gfx";
   qcom,levels = <5 7 7>;
   qcom,min-level = <1>;
  };

  msm_thermal_freq: qcom,vdd-apps-rstr{
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <768000 1248000 1824000>;
   qcom,freq-req;
  };
 };

 qcom,bcl {
  compatible = "qcom,bcl";
  qcom,bcl-enable;
  qcom,bcl-framework-interface;
  qcom,bcl-hotplug-list = <&CPU4 &CPU5>;
  qcom,bcl-freq-control-list = <&CPU4 &CPU5>;
  qcom,bcl-soc-hotplug-list = <&CPU4 &CPU5>;
  qcom,ibat-monitor {
   qcom,low-threshold-uamp = <3400000>;
   qcom,high-threshold-uamp = <4200000>;
   qcom,mitigation-freq-khz = <768000>;
   qcom,vph-high-threshold-uv = <3500000>;
   qcom,vph-low-threshold-uv = <3300000>;
   qcom,soc-low-threshold = <10>;
   qcom,thermal-handle = <&msm_thermal_freq>;
  };
 };

 qcom,lmh {
  compatible = "qcom,lmh";
  interrupts = <0 332 4>;
  reg = <0xF9117000 0x4>;
  qcom,lmh-trim-err-offset = <18>;
 };

 usb3: ssusb@f9200000 {
  compatible = "qcom,dwc-usb3-msm";
  status = "disabled";
  reg = <0xf9200000 0xfc000>,
    <0xfd4ab000 0x4>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 133 0>, <0 180 0>;
  interrupt-names = "hs_phy_irq", "pwr_event_irq";

  USB3_GDSC-supply = <&gdsc_usb30>;
  vdda33-supply = <&pm8994_l24>;
  vbus_dwc3-supply = <&smbcharger_charger_otg>;
  qcom,dwc-usb3-msm-tx-fifo-size = <29696>;
  qcom,dwc-usb3-msm-qdss-tx-fifo-size = <8192>;
  qcom,usb-dbm = <&dbm_1p5>;

  qcom,msm-bus,name = "usb3";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <61 512 0 0>,
    <61 512 240000 960000>;

  qcom,power-collapse-on-cable-disconnect;
  qcom,por-after-power-collapse;

  clocks = <&clock_gcc 0xb3b4e2cb>,
    <&clock_gcc 0x94d26800>,
    <&clock_gcc 0xa800b65a>,
    <&clock_gcc 0xd0b65c92>,
    <&clock_rpm 0x3ab0b36d>,
    <&clock_rpm 0xf79c19f6>;
  clock-names = "core_clk", "iface_clk", "utmi_clk", "sleep_clk",
    "ref_clk", "xo";

  dwc3@f9200000 {
   compatible = "synopsys,dwc3";
   reg = <0xf9200000 0xfc000>;
   interrupt-parent = <&intc>;
   interrupts = <0 131 0>;
   tx-fifo-resize;
   snps,usb3-u1u2-disable;
   usb-phy = <&hsphy0>, <&ssphy0>;
  };
 };

 hsphy0: hsphy@f92f8800 {
  compatible = "qcom,usb-hsphy";
  status = "disabled";
  reg = <0xf92f8800 0x3ff>,
   <0xf9b3a000 0x110>;
  reg-names = "core", "phy_csr";
  qcom,hsphy-init = <0x00D191A4>;
  vdd-supply = <&pm8994_s2_corner>;
  vddcx-supply = <&pm8994_s1_corner>;
  vdda18-supply = <&pm8994_l6>;
  vdda33-supply = <&pm8994_l24>;
  qcom,vdd-voltage-level = <1 5 7>;
  qcom,ext-vbus-id;
  qcom,vbus-valid-override;
  qcom,set-pllbtune;
  qcom,sleep-clk-reset;
  qcom,vdda-force-on;
  clocks = <&clock_gcc 0x2e4d8839>;
  clock-names = "phy_sleep_clk";
 };

 ssphy0: ssphy@f9b38000 {
  compatible = "qcom,usb-ssphy-qmp";
  status = "disabled";
  reg = <0xf9b38000 0x800>,
   <0xf9b3e000 0x3ff>;
  reg-names = "qmp_phy_base",
   "qmp_ahb2phy_base";
  vdd-supply = <&pm8994_l28>;
  vdda18-supply = <&pm8994_l6>;
  qcom,vdd-voltage-level = <0 1000000 1000000>;
  qcom,vbus-valid-override;
  qcom,no-pipe-clk-switch;

  clocks = <&clock_gcc 0x0d9a36e0>,
    <&clock_gcc 0xf279aff2>,
    <&clock_gcc 0xd1231a0e>,
    <&clock_gcc 0x03d559f1>,
    <&clock_gcc 0xb1a4f885>,
    <&clock_gcc 0x124410f7>;
  clock-names = "aux_clk", "pipe_clk", "cfg_ahb_clk", "phy_reset",
    "phy_phy_reset", "ldo_clk";
 };

 dbm_1p5: dbm@f92f8000 {
  compatible = "qcom,usb-dbm-1p5";
  reg = <0xf92f8000 0x1000>;
  qcom,reset-ep-after-lpm-resume;
 };

 qcom,usbbam@f9304000 {
  compatible = "qcom,usb-bam-msm";
  reg = <0xf9304000 0x9000>;
  reg-names = "ssusb";
  interrupts = <0 132 0>;
  interrupt-names = "ssusb";

  qcom,usb-bam-fifo-baseaddr = <0xfe80d000>;
  qcom,usb-bam-num-pipes = <16>;
  qcom,ignore-core-reset-ack;
  qcom,disable-clk-gating;
  qcom,usb-bam-override-threshold = <0x4001>;
  qcom,usb-bam-max-mbps-highspeed = <400>;
  qcom,usb-bam-max-mbps-superspeed = <3600>;

  qcom,pipe0 {
   label = "ssusb-ipa-out-0";
   qcom,usb-bam-mem-type = <2>;
   qcom,bam-type = <0>;
   qcom,dir = <0>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <2>;
   qcom,src-bam-physical-address = <0xf9304000>;
   qcom,src-bam-pipe-index = <1>;
   qcom,data-fifo-size = <0x8000>;
   qcom,descriptor-fifo-size = <0x2000>;
   qcom,reset-bam-on-connect;
  };
  qcom,pipe1 {
   label = "ssusb-ipa-in-0";
   qcom,usb-bam-mem-type = <2>;
   qcom,bam-type = <0>;
   qcom,dir = <1>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <2>;
   qcom,dst-bam-physical-address = <0xf9304000>;
   qcom,dst-bam-pipe-index = <0>;
   qcom,data-fifo-size = <0x8000>;
   qcom,descriptor-fifo-size = <0x2000>;
   qcom,reset-bam-on-connect;
  };
  qcom,pipe2 {
   label = "ssusb-qdss-in-0";
   qcom,usb-bam-mem-type = <3>;
   qcom,bam-type = <0>;
   qcom,dir = <1>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <1>;
   qcom,src-bam-physical-address = <0xfc37C000>;
   qcom,src-bam-pipe-index = <0>;
   qcom,dst-bam-physical-address = <0xf9304000>;
   qcom,dst-bam-pipe-index = <2>;
   qcom,data-fifo-offset = <0x0>;
   qcom,data-fifo-size = <0x1800>;
   qcom,descriptor-fifo-offset = <0x1800>;
   qcom,descriptor-fifo-size = <0x800>;
   qcom,reset-bam-on-connect;
  };
 };

 usb_otg: usb@f9a55000 {
  compatible = "qcom,hsusb-otg";
  status = "disabled";

  reg = <0xf9a55000 0x400>;
  reg-names = "core";
  interrupts = <0 134 0 0 140 0>;
  interrupt-names = "core_irq", "async_irq";

  HSUSB_VDDCX-supply = <&pm8994_s2_corner>;
  HSUSB_1p8-supply = <&pm8994_l6>;
  HSUSB_3p3-supply = <&pm8994_l24>;
  qcom,vdd-voltage-level = <1 5 7>;

  clocks = <&clock_gcc 0xa11972e5>,
   <&clock_gcc 0x72ce8032>,
   <&clock_gcc 0x2e4d8839>,
   <&clock_rpm 0x4eec0bb9>;
  clock-names = "core_clk", "iface_clk", "sleep_clk", "xo";

  qcom,hsusb-otg-phy-type = <2>;
  qcom,hsusb-otg-phy-init-seq = <0x63 0x81 0xffffffff>;
  qcom,hsusb-otg-mode = <1>;
  qcom,hsusb-otg-otg-control = <1>;
 };

 usb_ehci: ehci@f9a55000 {
  compatible = "qcom,ehci-host";
  status = "disabled";
  reg = <0xf9a55000 0x400>;
  interrupts = <0 134 0>, <0 140 0>;
  interrupt-names = "core_irq", "async_irq";
  hsusb_vdd_dig-supply = <&pm8994_s2_corner>;
  HSUSB_1p8-supply = <&pm8994_l6>;
  HSUSB_3p3-supply = <&pm8994_l24>;
  qcom,vdd-voltage-level = <1 2 3 5 7>;
  qcom,usb2-power-budget = <500>;
  usb-phy = <&qusb_phy>;
  qcom,pm-qos-latency = <30001>;

  qcom,msm-bus,name = "usb-hs";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <87 512 0 0>,
    <87 512 40000 60000>;

  clocks = <&clock_gcc 0xa11972e5>,
    <&clock_gcc 0x72ce8032>,
    <&clock_rpm 0x4eec0bb9>;
  clock-names = "core_clk", "iface_clk", "xo";
 };

 qusb_phy: qusb@f9b39000 {
  compatible = "qcom,qusb2phy";
  status = "disabled";
  reg = <0xf9b39000 0x17f>;
  reg-names = "qusb_phy_base";
  vdd-supply = <&pm8994_s2_corner>;
  vdda18-supply = <&pm8994_l6>;
  vdda33-supply = <&pm8994_l24>;
  qcom,vdd-voltage-level = <1 5 7>;
  qcom,qusb-tune = <0xa08391d5>;
  phy_type = "ulpi";
  clocks = <&clock_rpm 0x3ab0b36d>,
    <&clock_gcc 0xd1231a0e>,
    <&clock_gcc 0x3ce5fa84>;
  clock-names = "ref_clk", "cfg_ahb_clk", "phy_reset";
 };

 android_usb {
  compatible = "qcom,android-usb";
  reg = <0xfe80f0c8 0xc8>;
  qcom,pm-qos-latency = <61 637 1261>;
 };

 audio_heap {
  compatible = "qcom,msm-shared-memory";
  qcom,proc-id = <1>;
  linux,contiguous-region = <&audio_mem>;
 };

 adsp_heap {
  compatible = "qcom,msm-shared-memory";
  qcom,proc-id = <1>;
  linux,contiguous-region = <&secure_mem>;
 };

 qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
 };

 qcom,avtimer@fe09c000 {
  compatible = "qcom,avtimer";
  reg = <0xFE09C00C 0x4>,
        <0xFE09C010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk_div = <27>;
 };

 cpuss_dump {
  compatible = "qcom,cpuss-dump";

  qcom,l2_dump0 {
   qcom,dump-node = <&L2_0>;
   qcom,dump-id = <0xC0>;
  };
  qcom,l2_dump1 {
   qcom,dump-node = <&L2_1>;
   qcom,dump-id = <0xC1>;
  };
  qcom,l1_i_cache0 {
   qcom,dump-node = <&L1_I_0>;
   qcom,dump-id = <0x60>;
  };
  qcom,l1_i_cache1 {
   qcom,dump-node = <&L1_I_1>;
   qcom,dump-id = <0x61>;
  };
  qcom,l1_i_cache2 {
   qcom,dump-node = <&L1_I_2>;
   qcom,dump-id = <0x62>;
  };
  qcom,l1_i_cache3 {
   qcom,dump-node = <&L1_I_3>;
   qcom,dump-id = <0x63>;
  };
  qcom,l1_i_cache100 {
   qcom,dump-node = <&L1_I_100>;
   qcom,dump-id = <0x64>;
  };
  qcom,l1_i_cache101 {
   qcom,dump-node = <&L1_I_101>;
   qcom,dump-id = <0x65>;
  };
  qcom,l1_d_cache0 {
   qcom,dump-node = <&L1_D_0>;
   qcom,dump-id = <0x80>;
  };
  qcom,l1_d_cache1 {
   qcom,dump-node = <&L1_D_1>;
   qcom,dump-id = <0x81>;
  };
  qcom,l1_d_cache2 {
   qcom,dump-node = <&L1_D_2>;
   qcom,dump-id = <0x82>;
  };
  qcom,l1_d_cache3 {
   qcom,dump-node = <&L1_D_3>;
   qcom,dump-id = <0x83>;
  };
  qcom,l1_d_cache100 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x84>;
  };
  qcom,l1_d_cache101 {
   qcom,dump-node = <&L1_D_101>;
   qcom,dump-id = <0x85>;
  };
 };

 qcom,msm-core@fc4b8000 {
  compatible = "qcom,apss-core-ea";
  reg = <0xfc4b8000 0x1000>;
  qcom,low-hyst-temp = <10>;
  qcom,high-hyst-temp = <5>;
  qcom,polling-interval = <50>;

  qcom,core-mapping {
   qcom,cpu0-chars {
    qcom,sensor = <&sensor_information6>;
    qcom,cpu-name = <&CPU0>;
   };

   qcom,cpu1-chars {
    qcom,sensor = <&sensor_information6>;
    qcom,cpu-name = <&CPU1>;
   };

   qcom,cpu2-chars {
    qcom,sensor = <&sensor_information7>;
    qcom,cpu-name = <&CPU2>;
   };

   qcom,cpu3-chars {
    qcom,sensor = <&sensor_information8>;
    qcom,cpu-name = <&CPU3>;
   };

   qcom,cpu4-chars {
    qcom,sensor = <&sensor_information11>;
    qcom,cpu-name = <&CPU4>;
   };

   qcom,cpu5-chars {
    qcom,sensor = <&sensor_information12>;
    qcom,cpu-name = <&CPU5>;
   };
  };
 };
};

&gdsc_usb30 {
 reg = <0xfc4003c4 0x4>;
 status = "ok";
};

&gdsc_pcie_0 {
 status = "ok";
};

&gdsc_venus {
 clock-names = "ocmem_clk", "bus_clk", "core_clk";
 clocks = <&clock_mmss 0x590416b8>,
   <&clock_mmss 0x34fecbbe>,
   <&clock_mmss 0xaf0dbde4>;
 status = "ok";
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
 clock-names = "core0_clk";
 clocks = <&clock_mmss 0xbe6e61f9>;
 status = "ok";
};

&gdsc_venus_core1 {
 qcom,support-hw-trigger;
 clock-names = "core1_clk";
 clocks = <&clock_mmss 0x6324869c>;
 status = "ok";
};

&gdsc_mdss {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_mmss 0xcc07d687>,
   <&clock_mmss 0x618336ac>;
 status = "ok";
};

&gdsc_camss_top {
 clock-names = "csi0_clk", "csi1_clk", "bus_clk";
 clocks = <&clock_mmss 0x3023937a>,
   <&clock_mmss 0xe66fa522>,
   <&clock_mmss 0x33a23277>;
 status = "ok";
};

&gdsc_jpeg {
 clock-names = "bus_clk", "core0_clk";
 clocks = <&clock_mmss 0x07eeae7b>,
   <&clock_mmss 0xa1f09a89>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_vfe {
 clock-names = "bus_clk";
 clocks = <&clock_mmss 0x8412c7db>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_cpp {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_mmss 0xccfc9229>,
   <&clock_mmss 0x3ca47975>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_oxili_cx {
 status = "ok";
};

&gdsc_oxili_gx {
 clock-names = "core_clk";
 clocks = <&clock_mmss 0x40c75e70>;
 status = "ok";
 parent-supply = <&pmi8994_s2_corner>;
};

# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-ion.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@21 {
   reg = <21>;
   qcom,ion-heap-type = "SYSTEM_CONTIG";
  };

  qcom,ion-heap@8 {
   compatible = "qcom,msm-ion-reserve";
   reg = <8>;
   qcom,heap-align = <0x1000>;
   linux,contiguous-region = <&secure_mem>;
   qcom,ion-heap-type = "SECURE_DMA";
   qcom,default-prefetch-size = <0x6c00000>;
  };

  qcom,ion-heap@22 {
   reg = <22>;
   linux,contiguous-region = <&secure_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   linux,contiguous-region = <&qsecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@28 {
   reg = <28>;
   linux,contiguous-region = <&audio_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 3163 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm-pm8994-rpm-regulator.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm-pm8994-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa20 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <20>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l20 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l20";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa21 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <21>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l21 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l21";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa24 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <24>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l24 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l24";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa25 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <25>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l25 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l25";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa26 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <26>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l26 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l26";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa27 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <27>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l27 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l27";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa28 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <28>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l28 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l28";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa29 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <29>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l29 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l29";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa30 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <30>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l30 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l30";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa31 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <31>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l31 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l31";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa32 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <32>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l32 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l32";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-vsa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "vsa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <2>;
  status = "disabled";

  regulator-lvs1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_lvs1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-vsa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "vsa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <2>;
  status = "disabled";

  regulator-lvs2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_lvs2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpb1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpb";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpb2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpb";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-bstb {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "bstb";
  qcom,resource-id = <1>;
  qcom,regulator-type = <2>;
  status = "disabled";

  regulator-bst {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_boost";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-bbyb {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "bbyb";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-bby {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_boostbypass";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpc2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpc";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8004_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 3164 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm-pm8994.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm-pm8994.dtsi"
&spmi_bus {
 #address-cells = <1>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <3>;

 qcom,pm8994@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8994_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8994_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8994_vadc>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
         <0x0 0x8 0x1>,
         <0x0 0x8 0x4>,
         <0x0 0x8 0x5>;
   interrupt-names = "kpdpwr", "resin",
     "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;
   qcom,s3-debounce = <32>;
   qcom,s3-src = "kpdpwr-and-resin";

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
    qcom,support-reset = <1>;
    qcom,s1-timer = <10256>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <1>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };

   qcom,pon_3 {
    qcom,pon-type = <3>;
    qcom,support-reset = <1>;
    qcom,pull-up = <1>;
    qcom,s1-timer = <6720>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <7>;
    qcom,use-bark;
   };
  };

  pm8994_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8994-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };

   gpio@c800 {
    reg = <0xc800 0x100>;
    qcom,pin-num = <9>;
    status = "disabled";
   };

   gpio@c900 {
    reg = <0xc900 0x100>;
    qcom,pin-num = <10>;
    status = "disabled";
   };

   gpio@ca00 {
    reg = <0xca00 0x100>;
    qcom,pin-num = <11>;
    status = "disabled";
   };

   gpio@cb00 {
    reg = <0xcb00 0x100>;
    qcom,pin-num = <12>;
    status = "disabled";
   };

   gpio@cc00 {
    reg = <0xcc00 0x100>;
    qcom,pin-num = <13>;
    status = "disabled";
   };

   gpio@cd00 {
    reg = <0xcd00 0x100>;
    qcom,pin-num = <14>;
    status = "disabled";
   };

   gpio@ce00 {
    reg = <0xce00 0x100>;
    qcom,pin-num = <15>;
    status = "disabled";
   };

   gpio@cf00 {
    reg = <0xcf00 0x100>;
    qcom,pin-num = <16>;
    status = "disabled";
   };

   gpio@d000 {
    reg = <0xd000 0x100>;
    qcom,pin-num = <17>;
    status = "disabled";
   };

   gpio@d100 {
    reg = <0xd100 0x100>;
    qcom,pin-num = <18>;
    status = "disabled";
   };

   gpio@d200 {
    reg = <0xd200 0x100>;
    qcom,pin-num = <19>;
    status = "disabled";
   };

   gpio@d300 {
    reg = <0xd300 0x100>;
    qcom,pin-num = <20>;
    status = "disabled";
   };

   gpio@d500 {
    reg = <0xd500 0x100>;
    qcom,pin-num = <22>;
    status = "disabled";
   };
  };

  pm8994_mpps: mpps {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8994-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   mpp@a400 {
    reg = <0xa400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   mpp@a500 {
    reg = <0xa500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   mpp@a600 {
    reg = <0xa600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   mpp@a700 {
    reg = <0xa700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };
  };

  pm8994_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pm8994_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
         <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8994_vadc>;
  };

  pm8994_coincell: qcom,coincell@2800 {
   compatible = "qcom,qpnp-coincell";
   reg = <0x2800 0x100>;
  };

  qcom,pm8994_rtc {
   spmi-dev-container;
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm8994_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };
   qcom,pm8994_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1>;
   };
  };
 };

 qcom,pm8994@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  pwm@b100 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb100 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <0>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b200 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb200 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <1>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <1>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b300 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb300 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <2>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <2>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b400 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb400 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <3>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <3>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b500 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb500 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <4>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <4>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b600 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb600 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <5>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <5>;
   #pwm-cells = <2>;
   status = "disabled";
  };
 };
};
# 3165 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm-pmi8994.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm-pmi8994.dtsi"
&spmi_bus {
 #address-cells = <1>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <3>;

 qcom,pmi8994@2 {
  spmi-slave-container;
  reg = <0x2>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8994_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   qcom,secondary-pon-reset;
   qcom,s3-debounce = <32>;
   qcom,s3-src = "kpdpwr-and-resin";
  };

  pmi8994_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8994-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };

   gpio@c800 {
    reg = <0xc800 0x100>;
    qcom,pin-num = <9>;
    status = "disabled";
   };

   gpio@c900 {
    reg = <0xc900 0x100>;
    qcom,pin-num = <10>;
    status = "disabled";
   };
  };

  pmi8994_mpps: mpps {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8994-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };
  };

  bcl@4200 {
   compatible = "qcom,msm-bcl";
   reg = <0x4200 0xFF 0x88E 0x2>;
   reg-names = "fg_user_adc", "pon_spare";
   interrupts = <0x2 0x42 0x0>,
     <0x2 0x42 0x1>;
   interrupt-names = "bcl-high-ibat-int",
     "bcl-low-vbat-int";
   qcom,vbat-scaling-factor = <39000>;
   qcom,vbat-gain-numerator = <1>;
   qcom,vbat-gain-denominator = <128>;
   qcom,vbat-polling-delay-ms = <100>;
   qcom,ibat-scaling-factor = <39000>;
   qcom,ibat-gain-numerator = <1>;
   qcom,ibat-gain-denominator = <128>;
   qcom,ibat-offset-numerator = <1200>;
   qcom,ibat-offset-denominator = <1>;
   qcom,ibat-polling-delay-ms = <100>;
   qcom,inhibit-derating-ua = <550000>;
  };

  pmi8994_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x2 0x31 0x0>,
     <0x2 0x31 0x3>,
         <0x2 0x31 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   qcom,vadc-meas-int-mode;
  };

  pmi8994_charger: qcom,qpnp-smbcharger {
   spmi-dev-container;
   compatible = "qcom,qpnp-smbcharger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,iterm-ma = <100>;
   qcom,fastchg-current-ma = <2000>;
   qcom,float-voltage-mv = <4350>;
   qcom,resume-delta-mv = <200>;
   qcom,chg-inhibit-fg;
   qcom,dc-psy-type = "Mains";
   qcom,dc-psy-ma = <1500>;
   qcom,rparasitic-uohm = <100000>;
   qcom,bms-psy-name = "bms";
   qcom,thermal-mitigation = <1500 700 600 0>;
   qcom,parallel-usb-min-current-ma = <1400>;
   qcom,parallel-usb-9v-min-current-ma = <900>;
   qcom,parallel-allowed-lowering-ma = <500>;
   qcom,autoadjust-vfloat;

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x2 0x10 0x0>,
      <0x2 0x10 0x1>,
      <0x2 0x10 0x2>,
      <0x2 0x10 0x3>,
      <0x2 0x10 0x4>,
      <0x2 0x10 0x5>,
      <0x2 0x10 0x6>,
      <0x2 0x10 0x7>;

    interrupt-names = "chg-error",
       "chg-inhibit",
       "chg-prechg-sft",
       "chg-complete-chg-sft",
       "chg-p2f-thr",
       "chg-rechg-thr",
       "chg-taper-thr",
       "chg-tcc-thr";
   };

   qcom,otg@1100 {
    reg = <0x1100 0x100>;
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x2 0x12 0x0>,
      <0x2 0x12 0x1>,
      <0x2 0x12 0x2>,
      <0x2 0x12 0x3>,
      <0x2 0x12 0x4>,
      <0x2 0x12 0x5>,
      <0x2 0x12 0x6>,
      <0x2 0x12 0x7>;

    interrupt-names = "batt-hot",
       "batt-warm",
       "batt-cold",
       "batt-cool",
       "batt-ov",
       "batt-low",
       "batt-missing",
       "batt-term-missing";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0x2 0x13 0x0>,
      <0x2 0x13 0x1>,
      <0x2 0x13 0x2>,
      <0x2 0x13 0x3>,
      <0x2 0x13 0x4>,
      <0x2 0x13 0x5>,
      <0x2 0x13 0x6>;

    interrupt-names = "usbin-uv",
       "usbin-ov",
       "usbin-src-det",
       "otg-fail",
       "otg-oc",
       "aicl-done",
       "usbid-change";
   };

   qcom,dc-chgpth@1400 {
    reg = <0x1400 0x100>;
    interrupts = <0x2 0x14 0x0>,
      <0x2 0x14 0x1>;

    interrupt-names = "dcin-uv",
       "dcin-ov";
   };

   qcom,chgr-misc@1600 {
    reg = <0x1600 0x100>;
    interrupts = <0x2 0x16 0x0>,
      <0x2 0x16 0x1>,
      <0x2 0x16 0x2>,
      <0x2 0x16 0x3>,
      <0x2 0x16 0x4>,
      <0x2 0x16 0x5>;

    interrupt-names = "power-ok",
       "temp-shutdown",
       "safety-timeout",
       "flash-fail",
       "otst2",
       "otst3";
   };
  };

  pmi8994_fg: qcom,fg {
   spmi-dev-container;
   compatible = "qcom,qpnp-fg";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,resume-soc = <95>;
   status = "okay";
   qcom,bcl-lm-threshold-ma = <127>;
   qcom,bcl-mh-threshold-ma = <405>;
   qcom,fg-iterm-ma = <100>;
   qcom,fg-chg-iterm-ma = <100>;
   qcom,cycle-counter-en;
   qcom,cycle-counter-low-soc = <15>;
   qcom,cycle-counter-high-soc = <85>;
   qcom,capacity-learning-on;
   qcom,fg-cc-cv-threshold-mv = <4340>;
   qcom,pmic-revid = <&pmi8994_revid>;

   qcom,fg-soc@4000 {
    status = "okay";
    reg = <0x4000 0x100>;
    interrupts = <0x2 0x40 0x0>,
      <0x2 0x40 0x1>,
      <0x2 0x40 0x2>,
      <0x2 0x40 0x3>,
      <0x2 0x40 0x4>,
      <0x2 0x40 0x5>,
      <0x2 0x40 0x6>,
      <0x2 0x40 0x7>;

    interrupt-names = "high-soc",
       "low-soc",
       "full-soc",
       "empty-soc",
       "delta-soc",
       "first-est-done",
       "sw-fallbk-ocv",
       "sw-fallbk-new-battrt-sts",
       "fg-soc-irq-count";
   };

   qcom,fg-batt@4100 {
    reg = <0x4100 0x100>;
    interrupts = <0x2 0x41 0x0>,
      <0x2 0x41 0x1>,
      <0x2 0x41 0x2>,
      <0x2 0x41 0x3>,
      <0x2 0x41 0x4>,
      <0x2 0x41 0x5>,
      <0x2 0x41 0x6>,
      <0x2 0x41 0x7>;

    interrupt-names = "soft-cold",
       "soft-hot",
       "vbatt-low",
       "batt-ided",
       "batt-id-req",
       "batt-unknown",
       "batt-missing",
       "batt-match";
   };

   qcom,fg-adc-vbat@4254 {
    reg = <0x4254 0x1>;
   };

   qcom,fg-adc-ibat@4255 {
    reg = <0x4255 0x1>;
   };

   qcom,revid-tp-rev@1f1 {
    reg = <0x1f1 0x1>;
   };

   qcom,fg-memif@4400 {
    status = "okay";
    reg = <0x4400 0x100>;
    interrupts = <0x2 0x44 0x0>,
      <0x2 0x44 0x1>;

    interrupt-names = "mem-avail",
       "data-rcvry-sug";
   };
  };
 };

 qcom,pmi8994@3 {
  spmi-slave-container;
  reg = <0x3>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8994_pwm_1: pwm@b100 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb100 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <0>;
   #pwm-cells = <2>;
  };

  pmi8994_pwm_2: pwm@b200 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb200 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <1>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <1>;
   #pwm-cells = <2>;
  };

  pmi8994_pwm_3: pwm@b300 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb300 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <2>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <2>;
   #pwm-cells = <2>;
  };

  pmi8994_pwm_4: pwm@b400 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb400 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <3>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <3>;
   #pwm-cells = <2>;
  };

  labibb: qpnp-labibb-regulator {
   status = "disabled";
   spmi-dev-container;
   compatible = "qcom,qpnp-labibb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;

   lab_regulator: qcom,lab@de00 {
    reg = <0xde00 0x100>;
    reg-names = "lab";
    regulator-name = "lab_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-lab-min-voltage = <4600000>;
    qcom,qpnp-lab-step-size = <100000>;
    qcom,qpnp-lab-slew-rate = <5000>;
    qcom,qpnp-lab-use-default-voltage;
    qcom,qpnp-lab-init-voltage = <5500000>;
    qcom,qpnp-lab-init-amoled-voltage = <4600000>;
    qcom,qpnp-lab-init-lcd-voltage = <5500000>;

    qcom,qpnp-lab-soft-start = <800>;

    qcom,qpnp-lab-full-pull-down;
    qcom,qpnp-lab-pull-down-enable;
    qcom,qpnp-lab-switching-clock-frequency = <1600>;
    qcom,qpnp-lab-limit-maximum-current = <800>;
    qcom,qpnp-lab-limit-max-current-enable;
    qcom,qpnp-lab-ps-threshold = <20>;
    qcom,qpnp-lab-ps-enable;
    qcom,qpnp-lab-nfet-size = <100>;
    qcom,qpnp-lab-pfet-size = <100>;
    qcom,qpnp-lab-max-precharge-time = <200>;
   };

   ibb_regulator: qcom,ibb@dc00 {
    reg = <0xdc00 0x100>;
    reg-names = "ibb_reg";
    regulator-name = "ibb_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-ibb-min-voltage = <1400000>;
    qcom,qpnp-ibb-step-size = <100000>;
    qcom,qpnp-ibb-slew-rate = <2000000>;
    qcom,qpnp-ibb-use-default-voltage;
    qcom,qpnp-ibb-init-voltage = <5500000>;
    qcom,qpnp-ibb-init-amoled-voltage = <4000000>;
    qcom,qpnp-ibb-init-lcd-voltage = <5500000>;

    qcom,qpnp-ibb-soft-start = <1000>;

    qcom,qpnp-ibb-discharge-resistor = <300>;
    qcom,qpnp-ibb-lab-pwrup-delay = <4000>;
    qcom,qpnp-ibb-lab-pwrdn-delay = <4000>;
    qcom,qpnp-ibb-en-discharge;

    qcom,qpnp-ibb-full-pull-down;
    qcom,qpnp-ibb-pull-down-enable;
    qcom,qpnp-ibb-switching-clock-frequency = <1480>;
    qcom,qpnp-ibb-limit-maximum-current = <1550>;
    qcom,qpnp-ibb-debounce-cycle = <16>;
    qcom,qpnp-ibb-limit-max-current-enable;
    qcom,qpnp-ibb-ps-enable;
   };

  };

  qcom,leds@d800 {
   compatible = "qcom,qpnp-wled";
   reg = <0xd800 0x100>,
    <0xd900 0x100>,
    <0xdc00 0x100>,
    <0xde00 0x100>;
   reg-names = "qpnp-wled-ctrl-base",
     "qpnp-wled-sink-base",
     "qpnp-wled-ibb-base",
     "qpnp-wled-lab-base";
   interrupts = <0x3 0xd8 0x2>;
   interrupt-names = "sc-irq";
   status = "okay";
   linux,name = "wled";
   linux,default-trigger = "bkl-trigger";
   qcom,fdbk-output = "auto";
   qcom,vref-mv = <350>;
   qcom,switch-freq-khz = <800>;
   qcom,ovp-mv = <29500>;
   qcom,ilim-ma = <980>;
   qcom,boost-duty-ns = <26>;
   qcom,mod-freq-khz = <9600>;
   qcom,dim-mode = "hybrid";
   qcom,dim-method = "linear";
   qcom,hyb-thres = <625>;
   qcom,sync-dly-us = <800>;
   qcom,fs-curr-ua = <16000>;
   qcom,en-phase-stag;
   qcom,ibb-pwrup-dly = <8>;
   qcom,led-strings-list = [00 01 02 03];
   qcom,en-ext-pfet-sc-pro;
  };

  pmi8994_haptics: qcom,haptic@c000 {
   status = "disabled";
   compatible = "qcom,qpnp-haptic";
   reg = <0xc000 0x100>;
   interrupts = <0x3 0xc0 0x0>,
         <0x3 0xc0 0x1>;
   interrupt-names = "sc-irq", "play-irq";
   qcom,play-mode = "direct";
   qcom,wave-play-rate-us = <5263>;
   qcom,actuator-type = "lra";
   qcom,wave-shape = "square";
   qcom,vmax-mv = <2000>;
   qcom,ilim-ma = <800>;
   qcom,sc-deb-cycles = <8>;
   qcom,int-pwm-freq-khz = <505>;
   qcom,en-brake;
   qcom,brake-pattern = [03 03 00 00];
   qcom,use-play-irq;
   qcom,use-sc-irq;
   qcom,wave-samples = [3e 3e 3e 3e 3e 3e 3e 3e];
   qcom,wave-rep-cnt = <1>;
   qcom,wave-samp-rep-cnt = <1>;
  };

  qcom,leds@d000 {
   compatible = "qcom,leds-qpnp";
   reg = <0xd000 0x100>;
   label = "rgb";
   status = "okay";

   qcom,rgb_0 {
    label = "rgb";
    qcom,id = <3>;
    qcom,mode = "pwm";
    pwms = <&pmi8994_pwm_3 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "red";
    linux,default-trigger =
     "battery-charging";
   };

   qcom,rgb_1 {
    label = "rgb";
    qcom,id = <4>;
    qcom,mode = "pwm";
    pwms = <&pmi8994_pwm_2 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "green";
    linux,default-trigger = "battery-full";
   };

   qcom,rgb_2 {
    label = "rgb";
    qcom,id = <5>;
    qcom,mode = "pwm";
    pwms = <&pmi8994_pwm_1 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "blue";
    linux,default-trigger = "boot-indication";
   };
  };

  qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   qcom,headroom = <500>;
   qcom,startup-dly = <128>;
   qcom,clamp-curr = <200>;
   qcom,pmic-charger-support;
   qcom,self-check-enabled;
   qcom,thermal-derate-enabled;
   qcom,thermal-derate-threshold = <100>;
   qcom,thermal-derate-rate = "5_PERCENT";
   qcom,current-ramp-enabled;
   qcom,ramp_up_step = "6P7_US";
   qcom,ramp_dn_step = "6P7_US";
   qcom,vph-pwr-droop-enabled;

   qcom,vph-pwr-droop-threshold = <2900>;
   qcom,vph-pwr-droop-debounce-time = <10>;
   qcom,headroom-sense-ch0-enabled;
   qcom,headroom-sense-ch1-enabled;
   qcom,power-detect-enabled;

   pmi8994_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,default-led-trigger =
      "flash0_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <0>;
    qcom,current = <625>;
   };

   pmi8994_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,default-led-trigger =
      "flash1_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <1>;
    qcom,current = <625>;
   };

   pmi8994_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,default-led-trigger =
      "torch0_trigger";
    qcom,max-current = <200>;
    qcom,id = <0>;
    qcom,current = <120>;
    boost-supply = <&pmi8994_boostbypass>;
    boost-voltage-max = <3600000>;
   };

   pmi8994_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,default-led-trigger =
      "torch1_trigger";
    qcom,max-current = <200>;
    qcom,id = <1>;
    qcom,current = <120>;
    boost-supply = <&pmi8994_boostbypass>;
    boost-voltage-max = <3600000>;
   };
  };
 };
};
# 3166 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-regulator.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-regulator.dtsi"
&rpm_bus {

 rpm-regulator-smpa1 {
  status = "okay";
  pm8994_s1_corner: regulator-s1-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s1_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8994_s1_floor_corner: regulator-s1-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s1_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };

  pm8994_s1_corner_ao: regulator-s1-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s1_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <4>;
   regulator-max-microvolt = <7>;
   regulator-always-on;
   qcom,init-voltage-corner = <6>;
   qcom,use-voltage-corner;
   proxy-supply = <&pm8994_s1_corner_ao>;
   qcom,proxy-consumer-voltage = <7 7>;
  };
 };


 rpm-regulator-smpa2 {
  status = "okay";
  pm8994_s2_corner: regulator-s2-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s2_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8994_s2_corner_ao: regulator-s2-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s2_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8994_s3: regulator-s3 {
   regulator-min-microvolt = <1300000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1300000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8994_s4: regulator-s4 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa5 {
  status = "okay";
  pm8994_s5: regulator-s5 {
   regulator-min-microvolt = <2150000>;
   regulator-max-microvolt = <2150000>;
   qcom,init-voltage = <2150000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa7 {
  status = "okay";
  pm8994_s7: regulator-s7 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  pm8994_l1: regulator-l1 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8994_l2: regulator-l2 {
   regulator-min-microvolt = <1250000>;
   regulator-max-microvolt = <1250000>;
   qcom,init-voltage = <1250000>;
   proxy-supply = <&pm8994_l2>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <10000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa3 {
  status = "okay";
  pm8994_l3: regulator-l3 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa4 {
  status = "okay";
  pm8994_l4: regulator-l4 {
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8994_l6: regulator-l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8994_l8: regulator-l8 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8994_l9: regulator-l9 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8994_l10: regulator-l10 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8994_l11: regulator-l11 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8994_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   proxy-supply = <&pm8994_l12>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <10000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8994_l13: regulator-l13 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm8994_l14: regulator-l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   proxy-supply = <&pm8994_l14>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <10000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm8994_l15: regulator-l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8994_l16: regulator-l16 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8994_l17: regulator-l17 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa18 {
  status = "okay";
  pm8994_l18: regulator-l18 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  pm8994_l19: regulator-l19 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa20 {
  status = "okay";
  pm8994_l20: regulator-l20 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa21 {
  status = "okay";
  pm8994_l21: regulator-l21 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  pm8994_l22: regulator-l22 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   qcom,init-voltage = <3000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  pm8994_l23: regulator-l23 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa24 {
  status = "okay";
  pm8994_l24: regulator-l24 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3150000>;
   qcom,init-voltage = <3075000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa25 {
  status = "okay";
  pm8994_l25: regulator-l25 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa26 {
  status = "okay";
  pm8994_l26: regulator-l26 {
   regulator-min-microvolt = <987500>;
   regulator-max-microvolt = <987500>;
   qcom,init-voltage = <987500>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa27 {
  status = "okay";
  pm8994_l27: regulator-l27 {
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1050000>;
   qcom,init-voltage = <1050000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa28 {
  status = "okay";
  pm8994_l28: regulator-l28 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <1000000>;
   proxy-supply = <&pm8994_l28>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <10000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa29 {
  status = "okay";
  pm8994_l29: regulator-l29 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa30 {
  status = "okay";
  pm8994_l30: regulator-l30 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa31 {
  status = "okay";
  pm8994_l31: regulator-l31 {
   regulator-min-microvolt = <1262500>;
   regulator-max-microvolt = <1262500>;
   qcom,init-voltage = <1262500>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa32 {
  status = "okay";
  pm8994_l32: regulator-l32 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-vsa1 {
  status = "okay";
  pm8994_lvs1: regulator-lvs1 {
   status = "okay";
  };
 };

 rpm-regulator-vsa2 {
  status = "okay";
  pm8994_lvs2: regulator-lvs2 {
   status = "okay";
  };
 };

 rpm-regulator-smpb1 {
  status = "okay";
  pmi8994_s1: regulator-s1 {
   regulator-min-microvolt = <1025000>;
   regulator-max-microvolt = <1025000>;
   qcom,init-voltage = <1025000>;
   status = "okay";
  };
 };


 rpm-regulator-smpb2 {
  status = "okay";
  pmi8994_s2_corner: regulator-s2-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_s2_corner";
   qcom,set = <3>;
   qcom,init-voltage-corner = <2>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pmi8994_s2_floor_corner: regulator-s2-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_s2_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };
 };

 rpm-regulator-bstb {
  status = "okay";
  pmi8994_boost_5v: regulator-bst {





   regulator-name = "pmi8994_boost_5v";
   status = "okay";
  };
  pmi8994_boost_pin_ctrl: regulator-bst-pin-ctrl {







   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_boost_pin_ctrl";
   qcom,set = <3>;
   qcom,enable-with-pin-ctrl = <0 1>;
  };
 };

 rpm-regulator-bbyb {
  status = "okay";
  pmi8994_boostbypass: regulator-bby {
   status = "okay";
   regulator-min-microvolt = <3150000>;
   regulator-max-microvolt = <3600000>;
   qcom,init-voltage = <3150000>;
  };
 };


 rpm-regulator-smpc2 {
  status = "disabled";
  pm8004_s2_corner: regulator-s2-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8004_s2_corner";
   qcom,set = <3>;
   qcom,init-voltage-corner = <2>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8004_s2_floor_corner: regulator-s2-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8004_s2_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };
 };

 usb_otg_switch: usb-otg-switch {
  compatible = "regulator-fixed";
  regulator-name = "usb_otg_vreg";
  vin-supply = <&smbcharger_external_otg>;
  enable-active-high;
  gpio = <&pmi8994_gpios 5 0>;
 };
};

&pmi8994_charger {
 otg-parent-supply = <&pmi8994_boost_5v>;
 smbcharger_charger_otg: qcom,smbcharger-boost-otg {
  regulator-name = "smbcharger_charger_otg";
 };

 smbcharger_external_otg: qcom,smbcharger-external-otg {
  regulator-name = "smbcharger_external_otg";
 };
};


&spmi_bus {
 qcom,pm8994@1 {

  pm8994_s8: spm-regulator@2900 {
   compatible = "qcom,spm-regulator";
   reg = <0x2900 0x100>;
   regulator-name = "pm8994_s8";
   regulator-min-microvolt = <700000>;
   regulator-max-microvolt = <1180000>;
   qcom,cpu-num = <0>;
  };





  pm8994_s11: spm-regulator@3200 {
   compatible = "qcom,spm-regulator";
   reg = <0x3200 0x100>;
   regulator-name = "pm8994_s11";
   regulator-min-microvolt = <700000>;
   regulator-max-microvolt = <1225000>;
   qcom,cpu-num = <4>;
  };
 };
};

&soc {

 mem_acc0_vreg_corner: mem-acc0-regulator {
  compatible = "qcom,mem-acc-regulator";
  reg = <0xf9112144 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "mem_acc0_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <4>;
  qcom,corner-acc-map = <1 1 0 0>;
  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l1-bit-size = <1>;
  status = "disabled";
 };

 mem_acc1_vreg_corner: mem-acc1-regulator {
  compatible = "qcom,mem-acc-regulator";
  reg = <0xf9112144 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "mem_acc1_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <4>;
  qcom,corner-acc-map = <1 1 0 0>;
  qcom,acc-sel-l1-bit-pos = <1>;
  qcom,acc-sel-l1-bit-size = <1>;
  status = "disabled";
 };

 apc0_vreg_corner: regulator@f9019000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xf9019000 0x1000>, <0xf900d064 4>, <0xfc4bc000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 16 0>;
  regulator-name = "apc0_corner";
  qcom,cpr-fuse-corners = <4>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <10>;

  qcom,cpr-voltage-ceiling = <900000 900000 1000000 1180000>;
  qcom,cpr-voltage-floor = <640000 700000 800000 850000>;
  vdd-apc-supply = <&pm8994_s8>;

  qcom,vdd-mx-corner-map = <3 4 5 7>;
  qcom,vdd-mx-vmax = <7>;
  qcom,vdd-mx-vmin-method = <4>;
  vdd-mx-supply = <&pm8994_s2_corner_ao>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <12>;
  qcom,cpr-up-threshold = <2>;
  qcom,cpr-down-threshold = <4>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <5000>;

  qcom,cpr-fuse-row = <138 0>;
  qcom,cpr-fuse-target-quot = <79 71 63 87>;
  qcom,cpr-fuse-target-quot-size = <8 8 8 8>;
  qcom,cpr-fuse-target-quot-scale =
     <0 10>,
     <0 10>,
     <0 10>,
     <0 10>;
  qcom,cpr-fuse-ro-sel = <98 98 95 101>;
  qcom,cpr-fuse-init-voltage =
     <139 46 6 0>,
     <139 46 6 0>,
     <139 40 6 0>,
     <139 52 6 0>;
  qcom,cpr-fuse-quot-offset =
     <27 50 6 0>,
     <27 50 6 0>,
     <138 48 6 0>,
     <138 54 7 0>;
  qcom,cpr-fuse-revision = <137 34 3 0>;
  qcom,speed-bin-fuse-sel = <22 56 2 0>;

  qcom,fuse-remap-base-row = <1000>;
  qcom,fuse-remap-source =
     <56 21 41 0>,
     <136 62 12 0>;
  qcom,cpr-fuse-redun-sel = <62 48 3 1 0>;
  qcom,cpr-fuse-redun-row = <1000 0>;
  qcom,cpr-fuse-redun-target-quot = <0 8 16 24>;
  qcom,cpr-fuse-redun-ro-sel = <38 38 38 38>;
  qcom,cpr-fuse-redun-init-voltage =
     <1000 41 6 0>,
     <1000 41 6 0>,
     <1000 47 6 0>,
     <1000 32 6 0>;

  qcom,cpr-init-voltage-ref = <900000 900000 1000000 1230000>;
  qcom,cpr-init-voltage-step = <10000>;

  qcom,cpr-corner-map = <1 1 2 2 3 3 4 4 4 4>;
  qcom,cpr-voltage-ceiling-override =
    <0xFFFFFFFF 0 800000 800000 900000 900000
           1000000 1000000 1115000 1115000
           1180000 1180000>;
  qcom,cpr-voltage-floor-override =
    <0xFFFFFFFF 0 640000 655000 700000 735000
            800000 835000 850000 875000
            950000 1000000>;
  qcom,cpr-fuse-version-map =
    <0 0xffffffff 0 0 0 0 0>,
    <0 0xffffffff 1 0 0 0 0>,
    <0 0xffffffff 2 0 0 0 0>,
    <0 0xffffffff 3 0 0 0 0>,
    <0 0xffffffff 4 0 0 0 0>,
    <1 0xffffffff 0 0 0 0 0>,
    <1 0xffffffff 1 0 0 0 0>,
    <1 0xffffffff 2 0 0 0 0>,
    <1 0xffffffff 3 0 0 0 0>,
    <1 0xffffffff 4 0 0 0 0>;
  qcom,cpr-quotient-adjustment =
    <0 0 0 0>,
    <0 0 0 0>,
    <20 (-60) (-90) 20>,
    <(-70) (-100) (-100) (-10)>,
    <(-70) (-100) (-100) (-120)>,
    <0 0 0 0>,
    <0 0 0 0>,
    <20 (-60) (-90) 140>,
    <(-70) (-100) (-100) 110>,
    <(-70) (-100) (-100) 0>;
  qcom,cpr-quot-offset-adjustment =
    <0 0 0 0>,
    <0 0 0 0>,
    <0 (-80) (-30) 110>,
    <0 (-30) 0 90>,
    <0 (-30) 0 (-20)>,
    <0 0 0 0>,
    <0 0 0 0>,
    <0 (-80) (-30) 230>,
    <0 (-30) 0 210>,
    <0 (-30) 0 100>;
  qcom,cpr-fuse-min-quot-diff = <0 0 0 0>;
  qcom,cpr-min-quot-diff-adjustment =
     <0 0 0 0>,
     <0 0 0 0>,
     <0 0 0 0>,
     <0 0 0 0>,
     <0 0 0 0>,
     <0 0 0 0>,
     <0 0 0 0>,
     <0 0 0 0>,
     <0 0 0 0>,
     <0 0 0 0>;
  qcom,cpr-init-voltage-adjustment =
    <0 0 0 0>,
    <0 (-15000) (-35000) 35000>,
    <0 (-15000) (-35000) 35000>,
    <0 (-15000) (-25000) (-15000)>,
    <0 (-15000) (-25000) (-60000)>,
    <0 0 0 0>,
    <0 (-15000) (-35000) 95000>,
    <0 (-15000) (-35000) 95000>,
    <0 (-15000) (-25000) 45000>,
    <0 (-15000) (-25000) 0>;
  qcom,cpr-allowed =
    <0>,
    <0>,
    <1>,
    <1>,
    <1>,
    <0>,
    <0>,
    <1>,
    <1>,
    <1>;

  qcom,cpr-scaled-init-voltage-as-ceiling;
  qcom,cpr-voltage-scaling-factor-max = <0 0 2000 2000>;
  qcom,cpr-quot-adjust-scaling-factor-max = <0 2000 2000 2000>;
  qcom,cpr-corner-frequency-map =
    <1 300000000>,
    <2 384000000>,
    <3 460800000>,
    <4 600000000>,
    <5 672000000>,
    <6 787200000>,
    <7 864000000>,
    <8 960000000>,
    <9 1248000000>,
    <10 1440000000>;
  qcom,cpr-speed-bin-max-corners =
    <0 0 2 4 6 9>,
    <1 0 2 4 6 10>;
  qcom,cpr-enable;
 };

 apc1_vreg_corner: regulator@f901a000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xf901a000 0x1000>, <0xf900f064 4>, <0xfc4bc000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 19 0>;
  regulator-name = "apc1_corner";
  qcom,cpr-fuse-corners = <4>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <15>;

  qcom,cpr-voltage-ceiling = <900000 900000 1000000 1180000>;
  qcom,cpr-voltage-floor = <640000 640000 745000 850000>;
  vdd-apc-supply = <&pm8994_s11>;

  qcom,vdd-mx-corner-map = <3 4 5 7>;
  qcom,vdd-mx-vmax = <7>;
  qcom,vdd-mx-vmin-method = <4>;
  vdd-mx-supply = <&pm8994_s2_corner_ao>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <12>;
  qcom,cpr-up-threshold = <2>;
  qcom,cpr-down-threshold = <4>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,cpr-clamp-timer-interval = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <5000>;

  qcom,cpr-fuse-row = <140 0>;
  qcom,cpr-fuse-target-quot = <17 17 9 25>;
  qcom,cpr-fuse-target-quot-size = <8 8 8 8>;
  qcom,cpr-fuse-target-quot-scale =
     <0 10>,
     <0 10>,
     <0 10>,
     <0 10>;
  qcom,cpr-fuse-ro-sel = <36 36 33 39>;
  qcom,cpr-fuse-init-voltage =
     <140 48 6 0>,
     <140 48 6 0>,
     <140 42 6 0>,
     <140 54 6 0>;
  qcom,cpr-fuse-quot-offset =
     <27 56 6 0>,
     <27 56 6 0>,
     <139 58 6 0>,
     <140 0 7 0>;
  qcom,cpr-fuse-revision = <137 34 3 0>;
  qcom,speed-bin-fuse-sel = <22 0 3 0>;

  qcom,fuse-remap-base-row = <1000>;
  qcom,fuse-remap-source =
     <56 62 2 0>,
     <57 55 9 0>,
     <136 0 22 0>,
     <137 10 12 0>;
  qcom,cpr-fuse-redun-sel = <62 48 3 1 0>;
  qcom,cpr-fuse-redun-row = <1000 0>;
  qcom,cpr-fuse-redun-target-quot = <0 0 8 16>;
  qcom,cpr-fuse-redun-ro-sel = <30 30 30 30>;
  qcom,cpr-fuse-redun-init-voltage =
     <1000 33 6 0>,
     <1000 33 6 0>,
     <1000 39 6 0>,
     <1000 24 6 0>;

  qcom,cpr-init-voltage-ref = <900000 900000 1000000 1230000>;
  qcom,cpr-init-voltage-step = <10000>;

  qcom,cpr-corner-map = <1 2 2 2 2 3 3 3 4 4 4 4 4 4 4>;
  qcom,cpr-voltage-ceiling-override =
    <0xFFFFFFFF 0 900000 900000 900000 900000
            900000 1000000 1000000 1000000
           1115000 1115000 1115000 1115000
           1115000 1115000 1180000>;
  qcom,cpr-voltage-floor-override =
    <0xFFFFFFFF 0 640000 640000 665000 690000
            735000 745000 770000 785000
            850000 860000 880000 900000
            920000 935000 1000000>;
  qcom,cpr-fuse-version-map =
    <0xffffffff 0xffffffff 0 4 4 4 4>,
    <0xffffffff 0xffffffff 1 4 4 4 4>,
    <0xffffffff 0xffffffff 2 4 4 4 4>,
    <0xffffffff 0xffffffff 3 2 2 2 2>,
    <0xffffffff 0xffffffff 4 2 2 2 2>;
  qcom,cpr-quotient-adjustment =
    <0 0 0 0>,
    <0 0 0 0>,
    <(-21) (-21) 21 (-42)>,
    <12 12 (-84) (-24)>,
    <12 12 (-84) (-24)>;
  qcom,cpr-quot-offset-adjustment =
    <0 0 0 0>,
    <0 0 0 0>,
    <0 0 42 (-63)>,
    <0 0 (-96) 60>,
    <0 0 (-96) 60>;
  qcom,cpr-fuse-min-quot-diff = <0 0 0 0>;
  qcom,cpr-min-quot-diff-adjustment =
     <0 0 0 0>,
     <0 0 0 0>,
     <0 0 0 0>,
     <0 0 0 0>,
     <0 0 0 0>;
  qcom,cpr-init-voltage-adjustment =
    <0 0 0 0>,
    <0 0 (-25000) (-25000)>,
    <0 0 30000 (-5000)>,
    <30000 30000 (-20000) (-20000)>,
    <30000 30000 (-20000) (-20000)>;
  qcom,cpr-allowed =
    <0>,
    <0>,
    <1>,
    <1>,
    <1>;

  qcom,cpr-scaled-init-voltage-as-ceiling;
  qcom,cpr-voltage-scaling-factor-max = <0 0 2000 2000>;
  qcom,cpr-quot-adjust-scaling-factor-max = <0 0 2000 2000>;
  qcom,cpr-corner-frequency-map =
    <1 300000000>,
    <2 300000000>,
    <3 384000000>,
    <4 480000000>,
    <5 633600000>,
    <6 768000000>,
    <7 864000000>,
    <8 960000000>,
    <9 1248000000>,
    <10 1344000000>,
    <11 1440000000>,
    <12 1536000000>,
    <13 1632000000>,
    <14 1689600000>,
    <15 1824000000>;
  qcom,cpr-speed-bin-max-corners =
    <0xFFFFFFFF 0 1 5 8 15>;
  qcom,cpr-enable;
 };

 bt_vreg: bt_vreg {
  compatible = "regulator-fixed";
  regulator-name = "bt_vreg";
  startup-delay-us = <4000>;
  enable-active-high;
  gpio = <&pm8994_gpios 9 0>;
 };

 wlan_vreg: wlan_vreg {
  compatible = "regulator-fixed";
  regulator-name = "wlan_vreg";
  startup-delay-us = <4000>;
  enable-active-high;
  gpio = <&pm8994_gpios 9 0>;
 };
};
# 3167 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-iommu.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-iommu.dtsi"
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm-iommu-v1.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm-iommu-v1.dtsi"
&soc {
 jpeg_iommu: qcom,iommu@fda64000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfda64000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 67 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,needs-alt-core-clk;
  label = "jpeg_iommu";
  status = "disabled";
  qcom,msm-bus,name = "jpeg_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <62 512 0 0>,
    <62 512 0 1000>;

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x20ac
     0x215c
     0x220c
     0x2008
     0x200c
     0x2010
     0x2014>;

  qcom,iommu-bfb-data = <0x0000ffff
     0x0
     0x4
     0x4
     0x0
     0x0
     0x10
     0x50
     0x0
     0x10
     0x20
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fda6c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda6c000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "jpeg_enc0";
  };

  qcom,iommu-ctx@fda6d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda6d000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "jpeg_enc1";
  };

  qcom,iommu-ctx@fda6e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda6e000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "jpeg_dec";
  };
 };

 mdp_iommu: qcom,iommu@fd928000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfd928000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 73 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <1>;
  label = "mdp_iommu";
  qcom,msm-bus,name = "mdp_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x2314
     0x2394
     0x2414
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020>;

  qcom,iommu-bfb-data = <0xffffffff
     0x0
     0x00000004
     0x00000010
     0x00000000
     0x00000000
     0x00000034
     0x00000044
     0x0
     0x34
     0x74
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fd930000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd930000 0x1000>;
   interrupts = <0 47 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "mdp_0";
  };

  qcom,iommu-ctx@fd931000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd931000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "mdp_1";
   qcom,secure-context;
  };

  qcom,iommu-ctx@fd932000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd932000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <>;
   label = "mdp_2";
   qcom,secure-context;
  };
 };

 venus_iommu: qcom,iommu@fdc84000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdc84000 0x10000
         0xfdce0004 0x4>;
  reg-names = "iommu_base", "clk_base";
  interrupts = <0 45 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <0>;
  qcom,needs-alt-core-clk;
  label = "venus_iommu";
  qcom,msm-bus,name = "venus_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x2314
     0x2394
     0x2414
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020
     0x2024
     0x2028
     0x202c
     0x2030
     0x2034
     0x2038>;

  qcom,iommu-bfb-data = <0xffffffff
     0xffffffff
     0x00000004
     0x00000008
     0x00000000
     0x00000000
     0x00000094
     0x000000b4
     0x0
     0x94
     0x114
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0>;

  venus_ns: qcom,iommu-ctx@fdc8c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdc8c000 0x1000>;
   interrupts = <0 42 0>;
   qcom,iommu-ctx-sids = <0 1 2 3 4 5>;
   label = "venus_ns";
  };

  venus_cp: qcom,iommu-ctx@fdc8d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdc8d000 0x1000>;
   interrupts = <0 42 0>, <0 43 0>;
   qcom,iommu-ctx-sids = <0x80 0x81 0x82 0x83 0x84 0x85>;
   label = "venus_cp";
   qcom,secure-context;
  };

  venus_fw: qcom,iommu-ctx@fdc8e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdc8e000 0x1000>;
   interrupts = <0 42 0>, <0 43 0>;
   qcom,iommu-ctx-sids = <0xc0 0xc6>;
   label = "venus_fw";
   qcom,secure-context;
  };
 };

 kgsl_iommu: qcom,iommu@fdb10000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdb10000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 38 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "kgsl_iommu";
  qcom,msm-bus,name = "kgsl_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x2314
     0x2394
     0x2414
     0x2008>;

  qcom,iommu-bfb-data = <0x00000003
     0x0
     0x00000004
     0x00000010
     0x00000000
     0x00000000
     0x00000001
     0x00000021
     0x0
     0x1
     0x81
     0x0>;

  qcom,iommu-ctx@fdb18000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdb18000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "gfx3d_user";
  };

  qcom,iommu-ctx@fdb19000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdb19000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "gfx3d_priv";
  };

  qcom,iommu-ctx@fdb1a000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdb1a000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "gfx3d_spare";
  };

 };

 vfe_iommu: qcom,iommu@fda44000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfda44000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 62 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <19>;
  qcom,needs-alt-core-clk;
  label = "vfe_iommu";
  qcom,msm-bus,name = "vfe_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <29 512 0 0>,
    <29 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x20ac
     0x215c
     0x220c
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020>;

  qcom,iommu-bfb-data = <0xffffffff
     0x00000000
     0x4
     0x8
     0x0
     0x0
     0x20
     0x78
     0x0
     0x20
     0x36
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fda4c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda4c000 0x1000>;
   interrupts = <0 65 0>;
   qcom,iommu-ctx-sids = <0 1>;
   label = "vfe";
  };

  qcom,iommu-ctx@fda4d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda4d000 0x1000>;
   interrupts = <0 65 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "cpp";
  };

  qcom,iommu-ctx@fda4e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda4e000 0x1000>;
   interrupts = <0 65 0>, <0 64 0>;
   qcom,iommu-ctx-sids = <>;
   label = "vfe_secure";
   qcom,secure-context;
  };
 };

 copss_iommu: qcom,iommu@f9bc4000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xf9bc4000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 153 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <8>;
  label = "copss_iommu";
  qcom,msm-bus,name = "copss_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <88 512 0 0>,
    <88 512 0 1000>;
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x3
     0x4
     0x4
     0x0
     0x0
     0x0
     0x1
     0x0
     0x0
     0x40
     0x44
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2314
         0x2394
         0x2414
         0x2494
         0x2000
         0x2008>;

  qcom,iommu-lpae-bfb-data = <0x3
         0x0
         0x4
         0x4
         0x0
         0x5
         0x0
         0x1
         0x0
         0x0
         0x40
         0x44
         0x3
         0x0>;


  copss_cb0: qcom,iommu-ctx@f9bcc000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bcc000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "copss_cb0";
  };

  copss_cb1: qcom,iommu-ctx@f9bcd000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bcd000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "copss_cb1";
  };

  copss_usb: qcom,iommu-ctx@f9bce000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bce000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "copss_usb";
  };

  copss_cb3: qcom,iommu-ctx@f9bcf000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bcf000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <3>;
   label = "copss_cb3";
  };

  copss_cb4: qcom,iommu-ctx@f9bd0000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd0000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <4>;
   label = "copss_cb4";
  };

  copss_cb5: qcom,iommu-ctx@f9bd1000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd1000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <5>;
   label = "copss_cb5";
  };

  copss_cb6: qcom,iommu-ctx@f9bd2000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd2000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <6>;
   label = "copss_cb6";
  };

  copss_cb_7: qcom,iommu-ctx@f9bd3000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd3000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <7>;
   label = "copss_cb7";
  };
 };

 vpu_iommu: qcom,iommu@fdee4000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdee4000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 147 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <7>;
  label = "vpu_iommu";
  qcom,msm-bus,name = "vpu_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <93 512 0 0>,
    <93 512 0 1000>;
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x2494
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2008
     0x200c
     0x2010
     0x2014>;

  qcom,iommu-bfb-data = <0xffff
     0x4
     0x10
     0x0
     0x0
     0xf
     0x4b
     0x0
     0x1e00
     0x1e00
     0x5a0f
     0x0
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x2314
         0x2394
         0x2414
         0x2494
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2008
         0x200c
         0x2010
         0x2000
         0x2014>;

  qcom,iommu-lpae-bfb-data = <0xffff
         0x0
         0x4
         0x10
         0x0
         0x0
         0xf
         0x4b
         0x1e00
         0x5a2d
         0x1e00
         0x5a0f
         0x0
         0x0
         0x0
         0x3
         0x0>;


  vpu_hlos: qcom,iommu-ctx@fdeec000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdeec000 0x1000>;
   interrupts = <0 145 0>;
   qcom,iommu-ctx-sids = <0 1 3>;
   label = "vpu_hlos";
  };

  vpu_cp: qcom,iommu-ctx@fdeed000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdeed000 0x1000>;
   interrupts = <0 145 0>, <0 144 0>;
   qcom,iommu-ctx-sids = <8 9>;
   label = "vpu_cp";
   qcom,secure-context;
  };

  vpu_fw: qcom,iommu-ctx@fdeee000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdeee000 0x1000>;
   interrupts = <0 145 0>, <0 144 0>;
   qcom,iommu-ctx-sids = <5 7 15>;
   label = "vpu_fw";
   qcom,secure-context;
  };
 };

 lpass_qdsp_iommu: qcom,iommu@fe054000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfe054000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 202 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <2>;
  label = "lpass_qdsp_iommu";
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x3
     0x4
     0x4
     0x0
     0x0
     0x0
     0x10
     0x0
     0x0
     0x15e
     0x19e
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2314
         0x2394
         0x2414
         0x2494
         0x2000
         0x2008>;

  qcom,iommu-lpae-bfb-data = <0x3
         0x0
         0x4
         0x4
         0x0
         0x20
         0x0
         0x10
         0x0
         0x0
         0x15e
         0x19e
         0x3
         0x0>;


  lpass_q6_fw: qcom,iommu-ctx@fe05c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05c000 0x1000>;
   interrupts = <0 265 0>, <0 203 0>;
   qcom,iommu-ctx-sids = <0 15>;
   label = "q6_fw";
   qcom,secure-context;
  };

  lpass_audio_shared: qcom,iommu-ctx@fe05d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05d000 0x1000>;
   interrupts = <0 265 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "audio_shared";
  };

  lpass_q6_spare1: qcom,iommu-ctx@fe05e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05e000 0x1000>;
   interrupts = <0 265 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "q6_spare1";
  };

  lpass_q6_spare2: qcom,iommu-ctx@fe05f000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05f000 0x1000>;
   interrupts = <0 265 0>;
   qcom,iommu-ctx-sids = <3 4 5 6 7 8 9 10 11 12 13 14>;
   label = "q6_spare2";
  };
 };

 lpass_core_iommu: qcom,iommu@fe064000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfe064000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 166 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <6>;
  label = "lpass_core_iommu";
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x3
     0x4
     0x4
     0x0
     0x0
     0x0
     0x4
     0x0
     0x0
     0x40
     0x50
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2314
         0x2394
         0x2414
         0x2494
         0x2000
         0x2008>;

  qcom,iommu-lpae-bfb-data = <0x3
         0x0
         0x4
         0x4
         0x0
         0xc
         0x0
         0x4
         0x0
         0x0
         0x40
         0x50
         0x3
         0x0>;


  lpass_core_image: qcom,iommu-ctx@fe06c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe06c000 0x1000>;
   interrupts = <0 267 0>, <0 180 0>;
   qcom,iommu-ctx-sids = <11>;
   label = "lpass_core_image";
   qcom,secure-context;
  };

  lpass_core_audio: qcom,iommu-ctx@fe06d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe06d000 0x1000>;
   interrupts = <0 267 0>;
   qcom,iommu-ctx-sids = <12>;
   label = "lpass_core_audio";
  };

  lpass_core_slimbus: qcom,iommu-ctx@fe06e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe06e000 0x1000>;
   interrupts = <0 267 0>;
   qcom,iommu-ctx-sids = <13>;
   label = "lpass_core_slimbus";
  };
 };

 vcap_iommu: qcom,iommu@fdfb6000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdfb6000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 315 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,needs-alt-core-clk;
  label = "vcap_iommu";
  status = "disabled";
  qcom,msm-bus,name = "vcap_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <48 512 0 0>,
   <48 512 0 1000>;

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x2494
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2008
     0x200c
     0x2060>;

  qcom,iommu-bfb-data = <0x0ff
     0x00000004
     0x00000008
     0x0
     0x0
     0x00000008
     0x00000028
     0x0
     0x001000
     0x001000
     0x003008
     0x0
     0x0
     0x0
     0x1555>;

  qcom,iommu-ctx@fdfbe000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdfbe000 0x1000>;
   interrupts = <0 313 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "vcap_cb0";
  };

  qcom,iommu-ctx@fdfbf000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdfbf000 0x1000>;
   interrupts = <0 313 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "vcap_cb1";
  };

  qcom,iommu-ctx@fdfc0000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdfc0000 0x1000>;
   interrupts = <0 313 0>;
   qcom,iommu-ctx-sids = <>;
   label = "vcap_cb2";
  };
 };

 bcast_iommu: qcom,iommu@fc734000{
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfc734000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 279 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "bcast_iommu";
  qcom,iommu-secure-id = <13>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x2494
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020
     0x2060>;

  qcom,iommu-bfb-data = <0xffffffff
     0x1
     0x0000004
     0x0000004
     0x0
     0x0
     0x000055
     0x0000d9
     0x0
     0x000aa00
     0x0004200
     0x000e821
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x1555>;

  bcast_cb0_hlos: qcom,iommu-ctx@fc73c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73c000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <0 1 2 3 4 5 6 7
      8 9 10 11 12 13 14 15
      16 17 18 19 20 21 22 23
      24 25 26 27 28 29 30 31>;
   label = "bcast_cb0_hlos";
  };

  bcast_cb1_cpz: qcom,iommu-ctx@fc73d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73d000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <32 33 34 35 36 37 38 39
      40 41 42 43 44 45 46 47
      48 49 50 51 52 53 54 55
      56 57 58 59 60 61 62>;
   label = "bcast_cb1_cpz";
   qcom,secure-context;
  };

  bcast_cb2_demod: qcom,iommu-ctx@fc73e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73e000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <63>;
   label = "bcast_cb2_demod";
   qcom,secure-context;
  };

  bcast_cb3_apz: qcom,iommu-ctx@fc73f000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73f000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <>;
   label = "bcast_cb3_apz";
   qcom,secure-context;
  };
 };

 fd_iommu: qcom,iommu@0xfd864000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfd864000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 314 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "fd_iommu";
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x2000
     0x204c
     0x2060
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x00000003
     0x00000007
     0x1555
     0x0
     0x00000004
     0x00000008
     0x0601
     0x1a0d
     0x0400
     0x1a02
     0x0
     0x00000000
     0x00000002
     0x0000000a
     0x0>;

  qcom,iommu-ctx@fd86c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd86c000 0x1000>;
   interrupts = <0 318 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "camera_fd";
  };

  qcom,iommu-ctx@fd86d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd86d000 0x1000>;
   interrupts = <0 318 0>;
   qcom,iommu-ctx-sids = <>;
   label = "fd_1";
  };

  qcom,iommu-ctx@fd86e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd86e000 0x1000>;
   interrupts = <0 318 0>;
   qcom,iommu-ctx-sids = <>;
   label = "fd_2";
  };
 };

 cpp_iommu: qcom,iommu@0xfda84000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfda84000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 264 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "cpp_iommu";
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x2000
     0x204c
     0x2060
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008
     0x200c>;

  qcom,iommu-bfb-data = <0x00000003
     0x3ff
     0x1555
     0x0
     0x00000004
     0x10
     0x1400
     0x164b2
     0x1400
     0x1640a
     0x0
     0x00000000
     0x0000000a
     0x32
     0x0
     0x0>;

  qcom,iommu-ctx@fda8c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda8c000 0x1000>;
   interrupts = <0 266 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "cpp_0";
  };

  qcom,iommu-ctx@fda8d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda8d000 0x1000>;
   interrupts = <0 266 0>;
   qcom,iommu-ctx-sids = <>;
   label = "cpp_1";
  };

  qcom,iommu-ctx@fda8e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda8e000 0x1000>;
   interrupts = <0 266 0>;
   qcom,iommu-ctx-sids = <>;
   label = "cpp_2";
  };
 };

};
# 14 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-iommu.dtsi" 2

&soc {
 mdp_iommu_8992: qcom,iommu@fd9b4000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfd9b4000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 73 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <1>;
  label = "mdp_iommu";
  qcom,msm-bus,name = "mdp_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 1000>;

  status = "ok";
  vdd-supply = <&gdsc_mdss>;
  clocks = <&clock_mmss 0xcc07d687>,
   <&clock_mmss 0x684ccb41>;
  clock-names = "core_clk", "iface_clk";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x2000
     0x204c
     0x2060
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008
     0x200c
     0x2010
     0x2014>;

  qcom,iommu-bfb-data = <0x3
     0x7fffff
     0x1777
     0x0
     0x4
     0x10
     0x5000
     0xcc66
     0x2000
     0xcc10
     0x0
     0x0
     0x28
     0x68
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fd9bc000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd9bc000 0x1000>;
   interrupts = <0 47 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "mdp_0";
  };

  qcom,iommu-ctx@fd9bd000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd9bd000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "mdp_1";
   qcom,secure-context;
  };

  qcom,iommu-ctx@fd9be000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd9be000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <>;
   label = "mdp_2";
   qcom,secure-context;
  };
 };
};

&venus_iommu {
 status = "ok";
 vdd-supply = <&gdsc_venus>;
 clocks = <&clock_mmss 0x34fecbbe>,
  <&clock_mmss 0x6694087d>,
  <&clock_mmss 0xaf0dbde4>;
 clock-names = "core_clk", "iface_clk", "alt_core_clk";

 qcom,iommu-bfb-regs = <0x2000
    0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x200c
    0x2010
    0x2014
    0x2018
    0x201c>;

 qcom,iommu-bfb-data = <0x3
    0x7ffffff
    0x1555
    0x0
    0x4
    0x8
    0x13607
    0x140a0
    0x4000
    0x14020
    0x0
    0x0
    0x94
    0x114
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0>;

 venus_ns: qcom,iommu-ctx@fdc8c000 {
  qcom,iommu-ctx-sids = <0 1 2 3 4 5 7 8 9 10 11>;
 };

 venus_sec_bitstream: qcom,iommu-ctx@fdc8d000 {
  qcom,iommu-ctx-sids = <0x80 0x81 0x82 0x83 0x84 0x88 0x8a>;
  label = "venus_sec_bitstream";
 };

 venus_sec_pixel: qcom,iommu-ctx@fdc8f000 {
  compatible = "qcom,msm-smmu-v1-ctx";
  reg = <0xfdc8f000 0x1000>;
  interrupts = <0 42 0>, <0 43 0>;
  qcom,iommu-ctx-sids = <0x85>;
  label = "venus_sec_pixel";
  qcom,secure-context;
 };

 venus_sec_non_pixel: qcom,iommu-ctx@fdc90000 {
  compatible = "qcom,msm-smmu-v1-ctx";
  reg = <0xfdc90000 0x1000>;
  interrupts = <0 42 0>, <0 43 0>;
  qcom,iommu-ctx-sids = <0x87 0x89 0x8b 0xa0>;
  label = "venus_sec_non_pixel";
  qcom,secure-context;
 };
};

&jpeg_iommu {
 status = "ok";
 vdd-supply = <&gdsc_jpeg>;
 qcom,needs-alt-core-clk;
 qcom,needs-alt-iface-clk;
 clocks = <&clock_mmss 0x07eeae7b>,
  <&clock_mmss 0x2b877145>,
  <&clock_mmss 0xc4ff91d4>,
  <&clock_mmss 0x8f8b2d33>;
 clock-names = "core_clk", "iface_clk", "alt_iface_clk", "alt_core_clk";

 qcom,iommu-bfb-regs = <0x2000
    0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x200c>;

 qcom,iommu-bfb-data = <0x3
    0x3ffff
    0x1555
    0x0
    0x4
    0x4
    0xa00
    0x5229
    0x1000
    0x5208
    0x0
    0x0
    0x5
    0x25
    0x0
    0x0>;

 qcom,iommu-ctx@fda6d000 {
  label = "jpeg_dma";
 };

 qcom,iommu-ctx@fda6e000 {

  qcom,iommu-ctx-sids = <>;
 };
};

&kgsl_iommu {
 status = "ok";
 vdd-supply = <&gdsc_oxili_cx>;
 qcom,alt-vdd-supply = <&gdsc_oxili_gx>;
 qcom,iommu-secure-id = <18>;
 clocks = <&clock_mmss 0x40c75e70>,
  <&clock_mmss 0xcc8b032c>;
 clock-names = "core_clk", "iface_clk";

 qcom,iommu-bfb-regs = <0x2000
    0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x2600
    0x2604
    0x2608
    0x260c
    0x2610
    0x2614
    0x2618
    0x261c
    0x2620
    0x2624
    0x2628
    0x262c>;

 qcom,iommu-bfb-data = <0x3
    0x3
    0x1555
    0x0
    0x0
    0x10
    0x0
    0x120
    0x120
    0x10
    0x0
    0x0
    0x0
    0x1
    0x0
    0x00000007
    0x0
    0x20
    0x20
    0xc
    0x0
    0x0
    0x0
    0x10
    0x0
    0x0
    0x10>;

 qcom,iommu-ctx@fdb18000 {
  qcom,iommu-ctx-sids = <0 1>;
 };

 qcom,iommu-ctx@fdb19000 {
  qcom,iommu-ctx-sids = <>;
 };

 qcom,iommu-ctx@fdb1a000 {
  qcom,iommu-ctx-sids = <2>;
  interrupts = <0 241 0>, <0 240 0>;
  qcom,secure-context;
 };
};

&vfe_iommu {
 status = "ok";
 vdd-supply = <&gdsc_vfe>;
 qcom,needs-alt-core-clk;
 qcom,needs-alt-iface-clk;
 clocks = <&clock_mmss 0x8412c7db>,
  <&clock_mmss 0xbd885885>,
  <&clock_mmss 0xc4ff91d4>,
  <&clock_mmss 0x8f8b2d33>;
 clock-names = "core_clk", "iface_clk", "alt_iface_clk", "alt_core_clk";

 qcom,iommu-bfb-regs = <0x2000
    0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x200c
    0x2010
    0x2014>;

 qcom,iommu-bfb-data = <0x3
    0xfffff
    0x1555
    0x0
    0x4
    0x4
    0x2400
    0x8040
    0x2400
    0x8012
    0x0
    0x0
    0x12
    0x5a
    0x0
    0x0
    0x0
    0x0>;
};

&cpp_iommu {
 status = "ok";
 vdd-supply = <&gdsc_cpp>;
        qcom,needs-alt-core-clk;
        qcom,needs-alt-iface-clk;
 clocks = <&clock_mmss 0xccfc9229>,
  <&clock_mmss 0xea097d83>,
                <&clock_mmss 0xc4ff91d4>,
                <&clock_mmss 0x8f8b2d33>;
 clock-names = "core_clk", "iface_clk", "alt_iface_clk", "alt_core_clk";

 qcom,iommu-bfb-regs = <0x2000
    0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x200c>;

 qcom,iommu-bfb-data = <0x3
    0x3ff
    0x1555
    0x0
    0x00000004
    0x10
    0x1400
    0x164b2
    0x1400
    0x1640a
    0x0
    0x00000000
    0x0000000a
    0x32
    0x0
    0x0>;
};
# 3168 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-iommu-domains.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";

  venus_domain_ns: qcom,iommu-domain1 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
       0xdcc00000 0x1000000>;
  };

  venus_domain_sec_bitstream: qcom,iommu-domain2 {
   label = "venus_sec_bitstream";
   qcom,iommu-contexts = <&venus_sec_bitstream>;
   qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-domain;
  };

  venus_domain_sec_pixel: qcom,iommu-domain3 {
   label = "venus_sec_pixel";
   qcom,iommu-contexts = <&venus_sec_pixel>;
   qcom,virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-domain;
  };

  venus_domain_sec_non_pixel: qcom,iommu-domain4 {
   label = "venus_sec_non_pixel";
   qcom,iommu-contexts = <&venus_sec_non_pixel>;
   qcom,virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-domain;
  };
 };
};
# 3169 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-smp2p.dtsi" 1
# 12 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-smp2p.dtsi"
&soc {
 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  reg = <0xf900d008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-adsp {
  compatible = "qcom,smp2p";
  reg = <0xf900d008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 158 1>;
 };

 smp2pgpio_smp2p_7_in: qcom,smp2pgpio-smp2p-7-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_in {
  compatible = "qcom,smp2pgpio_test_smp2p_7_in";
  gpios = <&smp2pgpio_smp2p_7_in 0 0>;
 };

 smp2pgpio_smp2p_7_out: qcom,smp2pgpio-smp2p-7-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_out {
  compatible = "qcom,smp2pgpio_test_smp2p_7_out";
  gpios = <&smp2pgpio_smp2p_7_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };
};
# 3170 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-pm.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-pm.dtsi"
&soc {
 qcom,spm@f9065000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9065000 0x1000>;
  qcom,name = "system-cci";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x0>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,vctl-timeout-us = <50>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,supports-rpm-hs;
  qcom,saw2-pmic-data0 = <0x00030000>;
  qcom,saw2-pmic-data1 = <0x02030080>;
  qcom,pfm-port = <0x2>;
  qcom,saw2-spm-cmd-wfi = [00 03 00 0f];
  qcom,saw2-spm-cmd-pc = [00 60 70 50 01 03 11 3f 3f 3f 3f 50 00
   60 70 0f];
 };

 cluster0_spm: qcom,spm@f9012000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9012000 0x1000>,
      <0xf900d210 0x8>;
  qcom,name = "a53-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0x3c100c1c>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [03 2f 1b 0f];
  qcom,saw2-spm-cmd-ret = [18 7b 38 48 26 6b 18 03 2f 1b 18 7b
   26 6b 40 40 48 38 18 0f];
  qcom,saw2-spm-cmd-pc = [08 00 30 50 18 7b 48 26 6b 16 6b c0 e2
   d2 5b 18 03 2f 1b 18 7b d2 2b e2 3b c0 16 6b 26 6b 48
   18 00 30 50 08 0f];
 };

 cluster1_spm: qcom,spm@f9013000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9013000 0x1000>,
      <0xf900f210 0x8>;
  qcom,name = "a57-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0x3c100c30>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,cpu-vctl-list = <&CPU4 &CPU5>;
  qcom,vctl-timeout-us = <50>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,saw2-pmic-data0 = <0x00030000>;
  qcom,saw2-pmic-data1 = <0x02030080>;
  qcom,pfm-port = <0x2>;
  qcom,saw2-spm-cmd-wfi = [03 2f 1b 0f];
  qcom,saw2-spm-cmd-ret = [18 7b 48 26 6b 18 03 2f 1b 18 7b 26
   6b 40 40 48 18 0f];
  qcom,saw2-spm-cmd-pc = [08 00 30 50 18 7b 48 26 6b 16 6b c0 e2
   d2 5b 18 b0 01 03 2f 1b 11 b0 3f 3f 3f 3f 18 7b d2 2b
   e2 3b c0 16 6b 26 6b 48 18 00 30 50 08 0f];
 };

 qcom,spm@f9089000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9089000 0x1000>,
   <0xf908b060 0x8>;
  qcom,name = "cpu0";
  qcom,cpu = <&CPU0>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [03 2f 0b 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b b0 e2 a0 92 1b 50
   03 2f 0b 50 2b 92 1b e2 1b a0 b0 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,spm@f9099000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9099000 0x1000>,
   <0xf909b060 0x8>;
  qcom,name = "cpu1";
  qcom,cpu = <&CPU1>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [03 2f 0b 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b b0 e2 a0 92 1b 50
   03 2f 0b 50 2b 92 1b e2 1b a0 b0 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,spm@f90a9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf90a9000 0x1000>,
      <0xf90ab060 0x8>;
  qcom,name = "cpu2";
  qcom,cpu = <&CPU2>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [03 2f 0b 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b b0 e2 a0 92 1b 50
   03 2f 0b 50 2b 92 1b e2 1b a0 b0 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,spm@f90b9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf90b9000 0x1000>,
      <0xf90bb060 0x8>;
  qcom,name = "cpu3";
  qcom,cpu = <&CPU3>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [03 2f 0b 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b b0 e2 a0 92 1b 50
   03 2f 0b 50 2b 92 1b e2 1b a0 b0 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,spm@f90c9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf90c9000 0x1000>,
      <0xf90cb060 0x8>;
  qcom,name = "cpu4";
  qcom,cpu = <&CPU4>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [03 2f 0b 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50
   03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,spm@f90d9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf90d9000 0x1000>,
      <0xf90db060 0x8>;
  qcom,name = "cpu5";
  qcom,cpu = <&CPU5>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [03 2f 0b 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50
   03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "cci";
   qcom,default-level = <0>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "system-cci-wfi";
    qcom,spm-cci-mode = "wfi";
    qcom,latency-us = <90>;
    qcom,ss-power = <260>;
    qcom,energy-overhead = <53460>;
    qcom,time-overhead = <180>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "system-cci-pc";
    qcom,spm-cci-mode = "pc";
    qcom,latency-us = <11260>;
    qcom,ss-power = <64>;
    qcom,energy-overhead = <4583007>;
    qcom,time-overhead = <5431>;
    qcom,min-child-idx = <2>;
    qcom,notify-rpm;
   };

   qcom,pm-cluster@0{
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "a53";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "a53-l2-wfi";
     qcom,spm-l2-mode = "wfi";
     qcom,latency-us = <60>;
     qcom,ss-power = <126>;
     qcom,energy-overhead = <19440>;
     qcom,time-overhead = <120>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "a53-l2-retention";
     qcom,spm-l2-mode = "retention";
     qcom,latency-us = <120>;
     qcom,ss-power = <110>;
     qcom,energy-overhead = <29160>;
     qcom,time-overhead = <180>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "a53-l2-pc";
     qcom,spm-l2-mode = "pc";
     qcom,latency-us = <800>;
     qcom,ss-power = <94>;
     qcom,energy-overhead = <283500>;
     qcom,time-overhead = <1750>;
     qcom,min-child-idx = <3>;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,latency-us = <50>;
      qcom,ss-power = <33>;
      qcom,energy-overhead = <5800>;
      qcom,time-overhead = <100>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,spm-cpu-mode = "retention";
      qcom,latency-us = <100>;
      qcom,ss-power = <25>;
      qcom,energy-overhead = <8700>;
      qcom,time-overhead = <150>;
      qcom,use-broadcast-timer;
     };

     qcom,pm-cpu-level@2 {
      reg = <2>;
      qcom,spm-cpu-mode = "standalone_pc";
      qcom,latency-us = <400>;
      qcom,ss-power = <23>;
      qcom,energy-overhead = <40600>;
      qcom,time-overhead = <700>;
      qcom,use-broadcast-timer;
     };

     qcom,pm-cpu-level@3 {
      reg = <3>;
      qcom,spm-cpu-mode = "pc";
      qcom,latency-us = <480>;
      qcom,ss-power = <18>;
      qcom,energy-overhead = <46400>;
      qcom,time-overhead = <800>;
      qcom,use-broadcast-timer;
     };
    };
   };

   qcom,pm-cluster@1{
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "a57";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU4 &CPU5>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "a57-l2-wfi";
     qcom,spm-l2-mode = "wfi";
     qcom,latency-us = <80>;
     qcom,ss-power = <152>;
     qcom,energy-overhead = <47520>;
     qcom,time-overhead = <160>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "a57-l2-retention";
     qcom,spm-l2-mode = "retention";
     qcom,latency-us = <190>;
     qcom,ss-power = <134>;
     qcom,energy-overhead = <103950>;
     qcom,time-overhead = <350>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "a57-l2-pc";
     qcom,spm-l2-mode = "pc";
     qcom,latency-us = <1260>;
     qcom,ss-power = <64>;
     qcom,energy-overhead = <868428>;
     qcom,time-overhead = <2924>;
     qcom,min-child-idx = <3>;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,latency-us = <60>;
      qcom,ss-power = <65>;
      qcom,energy-overhead = <24120>;
      qcom,time-overhead = <120>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,spm-cpu-mode = "retention";
      qcom,latency-us = <120>;
      qcom,ss-power = <60>;
      qcom,energy-overhead = <36180>;
      qcom,time-overhead = <180>;
      qcom,use-broadcast-timer;
     };


     qcom,pm-cpu-level@2 {
      reg = <2>;
      qcom,spm-cpu-mode = "standalone_pc";
      qcom,latency-us = <475>;
      qcom,ss-power = <28>;
      qcom,energy-overhead = <155775>;
      qcom,time-overhead = <775>;
      qcom,use-broadcast-timer;
     };

     qcom,pm-cpu-level@3 {
      reg = <3>;
      qcom,spm-cpu-mode = "pc";
      qcom,latency-us = <636>;
      qcom,ss-power = <21>;
      qcom,energy-overhead = <192156>;
      qcom,time-overhead = <956>;
      qcom,use-broadcast-timer;
     };
    };
   };
  };

 };

 qcom,mpm@fc4281d0 {
  compatible = "qcom,mpm-v2";
  reg = <0xfc4281d0 0x1000>,
      <0xf900f008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_rpm 0x94adbf3d>;
  clock-names = "xo";

  qcom,ipc-bit-offset = <1>;

  qcom,gic-parent = <&intc>;
  qcom,gic-map = <2 216>,
   <47 165>,
   <52 212>,
   <55 172>,
   <62 222>,
   <0xff 20>,
   <0xff 23>,
   <0xff 33>,
   <0xff 34>,
   <0xff 35>,
   <0xff 40>,
   <0xff 48>,
   <0xff 51>,
   <0xff 54>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 70>,
   <0xff 74>,
   <0xff 75>,
   <0xff 77>,
   <0xff 78>,
   <0xff 79>,
   <0xff 94>,
   <0xff 97>,
   <0xff 99>,
   <0xff 102>,
   <0xff 105>,
   <0xff 109>,
   <0xff 126>,
   <0xff 155>,
   <0xff 159>,
   <0xff 163>,
   <0xff 164>,
   <0xff 170>,
   <0xff 173>,
   <0xff 174>,
   <0xff 175>,
   <0xff 176>,
   <0xff 177>,
   <0xff 178>,
   <0xff 179>,
   <0xff 181>,
   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 193>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 198>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 211>,
   <0xff 212>,
   <0xff 215>,
   <0xff 224>,
   <0xff 240>,
   <0xff 256>,
   <0xff 261>,
   <0xff 263>,
   <0xff 268>,
   <0xff 270>,
   <0xff 271>,
   <0xff 272>,
   <0xff 273>,
   <0xff 275>,
   <0xff 280>,
   <0xff 283>,
   <0xff 284>,
   <0xff 286>,
   <0xff 298>,
   <0xff 302>,
   <0xff 303>,
   <0xff 310>,
   <0xff 311>,
   <0xff 313>,
   <0xff 329>,
   <0xff 332>,
   <0xff 333>,
   <0xff 348>,
   <0xff 350>,
   <0xff 360>,
   <0xff 361>,
   <0xff 362>,
   <0xff 363>,
   <0xff 364>;

  qcom,gpio-parent = <&msm_gpio>;
  qcom,gpio-map = <3 101>,
   <4 1 >,
   <5 5 >,
   <6 9 >,
   <7 18>,
   <8 22>,
   <9 26>,
   <10 29>,
   <11 34>,
   <12 36>,
   <13 37>,
   <14 41>,
   <15 42>,
   <16 46>,
   <17 50>,
   <18 52>,
   <19 53>,
   <20 54>,
   <21 55>,
   <22 57>,
   <23 40>,
   <24 61>,
   <25 64>,
   <26 65>,
   <27 66>,
   <28 67>,
   <29 72>,
   <30 73>,
   <31 74>,
   <32 75>,
   <33 76>,
   <34 77>,
   <35 82>,
   <36 86>,
   <37 90>,
   <38 95>,
   <39 96>,
   <40 100>,
   <41 71>,
   <42 108>,
   <43 111>,
   <44 115>,
   <45 127>,
   <0xFF 113>;

 };

 qcom,pm@fe80f664 {
  compatible = "qcom,pm";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfe80f664 0x40>;
  clock-names = "cpu4_clk", "cpu5_clk", "l2_clk";
  clocks = <&clock_cpu 0x6c7dc3ea>,
    <&clock_cpu 0x6c7dc3ea>,
    <&clock_cpu 0x96854074>;

  qcom,tz-flushes-cache;

  qcom,no-pll-switch-for-retention;

  qcom,pm-snoc-client {
   compatible = "qcom,pm-snoc-client";
   qcom,msm-bus,name = "ocimem_snoc";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 585 0 0>,
    <1 585 0 800000>;
  };

 };

 qcom,cpu-sleep-status@f908b008{
  compatible = "qcom,cpu-sleep-status";
  reg = <0xf908b008 0x100>;
  qcom,cpu-alias-addr = <0x10000>;
  qcom,sleep-status-mask= <0x80000>;
 };

 qcom,rpm-log@fc000000 {
  compatible = "qcom,rpm-log";
  reg = <0xfc000000 0x4000>,
   <0xfc190018 0x4>;
  qcom,rpm-addr-phys = <0xfc000000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-stats@fc000000 {
  compatible = "qcom,rpm-stats";
  reg = <0xfc000000 0x1000>,
   <0xfc190014 0x4>,
   <0xfc19001c 0x4>;
  reg-names = "phys_addr_base", "offset_addr", "heap_phys_addrbase";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-rbcpr-stats@fc000000 {
  compatible = "qcom,rpmrbcpr-stats";
  reg = <0xfc000000 0x1a0000>;
  qcom,start-offset = <0x190010>;
 };

 qcom,rpm-master-stats@fc428150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0xfc428150 0x3200>;
  qcom,masters = "APSS", "MPSS", "LPSS";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <2560>;
 };
};
# 3171 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-coresight.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-coresight.dtsi"
&soc {
 tmc_etr: tmc@fc326000 {
  compatible = "arm,coresight-tmc";
  reg = <0xfc326000 0x1000>,
        <0xfc37c000 0x3000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 270 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x2000000>;
  qcom,tmc-flush-powerdown;
  qcom,sg-enable;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports = <1>;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpiu: tpiu@fc320000 {
  compatible = "arm,coresight-tpiu";
  reg = <0xfc320000 0x1000>,
        <0xfd512000 0x1000>;
  reg-names = "tpiu-base", "nidnt-base";

  coresight-id = <1>;
  coresight-name = "coresight-tpiu";
  coresight-nr-inports = <1>;

  vdd-supply = <&pm8994_l21>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <200 800000>;

  vdd-io-supply = <&pm8994_l13>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 22000>;

  qcom,nidntsw;
  qcom,nidnt-swduart;
  qcom,nidnt-swdtrc;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 replicator: replicator@fc324000 {
  compatible = "qcom,coresight-replicator";
  reg = <0xfc324000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <2>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0 1>;
  coresight-child-list = <&tmc_etr &tpiu>;
  coresight-child-ports = <0 0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tmc_etf: tmc@fc325000 {
  compatible = "arm,coresight-tmc";
  reg = <0xfc325000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <3>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-default-sink;
  coresight-ctis = <&cti0 &cti8>;

  qcom,tmc-flush-powerdown;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_merg: funnel@fc323000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfc323000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <4>;
  coresight-name = "coresight-funnel-merg";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in0: funnel@fc321000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfc321000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <5>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_merg>;
  coresight-child-ports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in1: funnel@fc322000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfc322000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <6>;
  coresight-name = "coresight-funnel-in1";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_merg>;
  coresight-child-ports = <1>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss1: funnel@fbb70000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfbb70000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <7>;
  coresight-name = "coresight-funnel-apss1";
  coresight-nr-inports = <4>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <6>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss: funnel@fbb60000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfbb60000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <8>;
  coresight-name = "coresight-funnel-apss";
  coresight-nr-inports = <6>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss1>;
  coresight-child-ports = <0>;

  qcom,funnel-save-restore;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_mmss: funnel@fc370000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfc370000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <9>;
  coresight-name = "coresight-funnel-mmss";
  coresight-nr-inports = <4>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <2>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpda_lmh: tpda@fbb91000 {
  compatible = "qcom,coresight-tpda";
  reg = <0xfbb91000 0x1000>;
  reg-names = "tpda-base";

  coresight-id = <10>;
  coresight-name = "coresight-tpda-lmh";
  coresight-nr-inports = <32>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss1>;
  coresight-child-ports = <3>;

  qcom,tpda-atid = <64>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_lmh: tpdm@fbb90000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0xfbb90000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <11>;
  coresight-name = "coresight-tpdm-lmh";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda_lmh>;
  coresight-child-ports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 stm: stm@fc302000 {
  compatible = "arm,coresight-stm";
  reg = <0xfc302000 0x1000>,
        <0xfa280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <12>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <7>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm0: etm@fb840000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfb840000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <13>;
  coresight-name = "coresight-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <0>;
  coresight-etm-cpu = <&CPU0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm1: etm@fb940000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfb940000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <14>;
  coresight-name = "coresight-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <1>;
  coresight-etm-cpu = <&CPU1>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm2: etm@fba40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfba40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <15>;
  coresight-name = "coresight-etm2";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <2>;
  coresight-etm-cpu = <&CPU2>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm3: etm@fbb40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfbb40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <16>;
  coresight-name = "coresight-etm3";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <3>;
  coresight-etm-cpu = <&CPU3>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm4: etm@fbc40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfbc40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <17>;
  coresight-name = "coresight-etm4";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <4>;
  coresight-etm-cpu = <&CPU4>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm5: etm@fbd40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfbd40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <18>;
  coresight-name = "coresight-etm5";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <5>;
  coresight-etm-cpu = <&CPU5>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 audio_etm0 {
  compatible = "qcom,coresight-audio-etm";

  coresight-id = <19>;
  coresight-name = "coresight-audio-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <2>;
 };

 modem_etm0 {
  compatible = "qcom,coresight-modem-etm";

  coresight-id = <20>;
  coresight-name = "coresight-modem-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <1>;
 };

 wcn_etm0 {
  compatible = "qcom,coresight-wcn-etm";

  coresight-id = <21>;
  coresight-name = "coresight-wcn-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <0>;
 };

 rpm_etm0 {
  compatible = "qcom,coresight-rpm-etm";

  coresight-id = <22>;
  coresight-name = "coresight-rpm-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <0>;
 };

 csr: csr@fc301000 {
  compatible = "qcom,coresight-csr";
  reg = <0xfc301000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <23>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;

  qcom,blk-size = <1>;
 };

 cti0: cti@fc310000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc310000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <24>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@fc311000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc311000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <25>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@fc312000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc312000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <26>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@fc313000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc313000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <27>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@fc314000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc314000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <28>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@fc315000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc315000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <29>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@fc316000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc316000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <30>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-gpio-trigout = <2>;
  pinctrl-names = "cti-trigout-pctrl";
  pinctrl-0 = <&trigout_a>;
 };

 cti7: cti@fc317000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc317000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <31>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@fc318000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc318000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <32>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-gpio-trigout = <4>;
  pinctrl-names = "cti-trigout-pctrl";
  pinctrl-0 = <&trigout_c>;
 };

 cti_cpu0: cti@fb820000 {
  compatible = "arm,coresight-cti";
  reg = <0xfb820000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <33>;
  coresight-name = "coresight-cti-cpu0";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu1: cti@fb920000 {
  compatible = "arm,coresight-cti";
  reg = <0xfb920000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <34>;
  coresight-name = "coresight-cti-cpu1";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU1>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu2: cti@fba20000 {
  compatible = "arm,coresight-cti";
  reg = <0xfba20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <35>;
  coresight-name = "coresight-cti-cpu2";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU2>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu3: cti@fbb2000 {
  compatible = "arm,coresight-cti";
  reg = <0xfbb20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <36>;
  coresight-name = "coresight-cti-cpu3";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU3>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu4: cti@fbc20000 {
  compatible = "arm,coresight-cti";
  reg = <0xfbc20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <37>;
  coresight-name = "coresight-cti-cpu4";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU4>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu5: cti@fbd20000 {
  compatible = "arm,coresight-cti";
  reg = <0xfbd20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <38>;
  coresight-name = "coresight-cti-cpu5";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU5>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_video_cpu0: cti@fc338000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc338000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <39>;
  coresight-name = "coresight-cti-video-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu0: cti@fc33c000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc33c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <40>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_audio_cpu0: cti@fc360000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc360000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <41>;
  coresight-name = "coresight-cti-audio-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_rpm_cpu0: cti@fc364000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc364000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <42>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 hwevent: hwevent@fd820018 {
  compatible = "qcom,coresight-hwevent";
  reg = <0xfd828018 0x80>,
        <0xf9112000 0x80>,
        <0xf9112080 0x4>,
        <0xf9112084 0x4>,
        <0xf9112088 0x14>,
        <0xf9112148 0x38>,
        <0xfd4ab160 0x80>,
        <0xfc401600 0x80>,
        <0xfd4ab360 0x80>,
        <0xfc520000 0x4>,
        <0xfc520058 0x80>,
        <0xfc528000 0x4>,
        <0xfc528058 0x80>;
  reg-names = "mmss-mux", "apcs-hwev", "apcs-spi", "apcs-ppi",
       "apcs-cpu", "apcs-cci", "ppss-mux", "gcc-mux",
       "tcsr-mux", "pcie0-sysctl", "pcie0-hwev",
       "pcie1-sysctl", "pcie1-hwev";

  coresight-id = <43>;
  coresight-name = "coresight-hwevent";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>,
    <&clock_mmss 0xea30b0e7>;
  clock-names = "core_clk", "core_a_clk", "core_mmss_clk";

  qcom,hwevent-clks = "core_mmss_clk";
 };

 fuse: fuse@fc4be024 {
  compatible = "arm,coresight-fuse";
  reg = <0xfc4be024 0x8>;
  reg-names = "fuse-base";

  coresight-id = <44>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };
};
# 3172 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-camera.dtsi" 1
# 14 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992-camera.dtsi"
&soc {
 qcom,msm-cam@fd8c0000 {
  compatible = "qcom,msm-cam";
  reg = <0xfd8c0000 0x10000>;
  reg-names = "msm-cam";
 };

 qcom,csiphy@fda0ac00 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.1.1", "qcom,csiphy";
  reg = <0xfda0ac00 0x200>,
                      <0xfda00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x227e65bc>,
   <&clock_mmss 0x2cecfb84>,
   <&clock_mmss 0xc8a309be>,
   <&clock_mmss 0x02248c8b>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk",
   "csi_phy_clk", "csiphy_timer_src_clk",
   "csiphy_timer_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 200000000 0 0>;
 };

 qcom,csiphy@fda0b000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.1.1", "qcom,csiphy";
  reg = <0xfda0b000 0x200>,
                      <0xfda00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x6a2a6c36>,
   <&clock_mmss 0xb989f06d>,
   <&clock_mmss 0x7c0fe23a>,
   <&clock_mmss 0x690fe05b>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk",
   "csi_phy_clk", "csiphy_timer_src_clk",
   "csiphy_timer_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 200000000 0 0>;
 };

 qcom,csiphy@fda0b400 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v3.1.1", "qcom,csiphy";
  reg = <0xfda0b400 0x200>,
                      <0xfda00040 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 80 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x4113589f>,
   <&clock_mmss 0xda05d9d8>,
   <&clock_mmss 0x62ffea9c>,
   <&clock_mmss 0x93daa279>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk",
   "csi_phy_clk", "csiphy_timer_src_clk",
   "csiphy_timer_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 200000000 0 0>;
 };

 qcom,csid@fda08000 {
  cell-index = <0>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0xfda08000 0x400>;
  reg-names = "csid";
  interrupts = <0 51 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1250000>;
  qcom,mipi-csi-vdd-supply = <&pm8994_l2>;
  qcom,gdscr-vdd-supply = <&gdsc_camss_top>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x227e65bc>,
   <&clock_mmss 0x30862ddb>,
   <&clock_mmss 0x6e29c972>,
   <&clock_mmss 0x83645ef5>,
   <&clock_mmss 0x6946f77b>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_clk", "csi_ahb_clk",
   "csi_src_clk", "csi_rdi_clk",
    "csi_pix_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
 };

 qcom,csid@fda08400 {
  cell-index = <1>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0xfda08400 0x400>;
  reg-names = "csid";
  interrupts = <0 52 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1250000>;
  qcom,mipi-csi-vdd-supply = <&pm8994_l2>;
  qcom,gdscr-vdd-supply = <&gdsc_camss_top>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x6a2a6c36>,
   <&clock_mmss 0xb150f052>,
   <&clock_mmss 0xccc15f06>,
   <&clock_mmss 0x4d2f3352>,
   <&clock_mmss 0x58d19bf3>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_clk", "csi_ahb_clk",
   "csi_src_clk", "csi_rdi_clk",
    "csi_pix_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
 };

 qcom,csid@fda08800 {
  cell-index = <2>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0xfda08800 0x400>;
  reg-names = "csid";
  interrupts = <0 53 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1250000>;
  qcom,mipi-csi-vdd-supply = <&pm8994_l2>;
  qcom,gdscr-vdd-supply = <&gdsc_camss_top>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x4113589f>,
   <&clock_mmss 0x74fc92e8>,
   <&clock_mmss 0x92d02d75>,
   <&clock_mmss 0xdc1b2081>,
   <&clock_mmss 0xf8ed0731>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_clk", "csi_ahb_clk",
   "csi_src_clk", "csi_rdi_clk",
    "csi_pix_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
 };

 qcom,csid@fda08c00 {
  cell-index = <3>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0xfda08C00 0x100>;
  reg-names = "csid";
  interrupts = <0 54 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1250000>;
  qcom,mipi-csi-vdd-supply = <&pm8994_l2>;
  qcom,gdscr-vdd-supply = <&gdsc_camss_top>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0xfd934012>,
   <&clock_mmss 0x39488fdd>,
   <&clock_mmss 0xee5e459c>,
   <&clock_mmss 0xb6750046>,
   <&clock_mmss 0xd82bd467>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_clk", "csi_ahb_clk",
   "csi_src_clk", "csi_rdi_clk",
    "csi_pix_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
 };

 qcom,ispif@fda0a000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0xfda0A000 0x500>,
                      <0xfda00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 55 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x2>;
  vdd-supply = <&gdsc_camss_top>;
  vdd_vfe-supply = <&gdsc_vfe>;
  clocks = <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x227e65bc>,
   <&clock_mmss 0x30862ddb>,
   <&clock_mmss 0x83645ef5>,
   <&clock_mmss 0x6946f77b>,
   <&clock_mmss 0x6a2a6c36>,
   <&clock_mmss 0xb150f052>,
   <&clock_mmss 0x4d2f3352>,
   <&clock_mmss 0x58d19bf3>,
   <&clock_mmss 0x4113589f>,
   <&clock_mmss 0x74fc92e8>,
   <&clock_mmss 0xdc1b2081>,
   <&clock_mmss 0xf8ed0731>,
   <&clock_mmss 0xfd934012>,
   <&clock_mmss 0x39488fdd>,
   <&clock_mmss 0xb6750046>,
   <&clock_mmss 0xd82bd467>,
   <&clock_mmss 0xa0c2bd8f>,
   <&clock_mmss 0x373027a2>,
   <&clock_mmss 0x3023937a>,
   <&clock_mmss 0x4e357366>,
   <&clock_mmss 0xb8d03898>,
   <&clock_mmss 0xe66fa522>;
  clock-names = "ispif_ahb_clk",
   "csi0_src_clk", "csi0_clk",
   "csi0_pix_clk", "csi0_rdi_clk",
   "csi1_src_clk", "csi1_clk",
   "csi1_pix_clk", "csi1_rdi_clk",
   "csi2_src_clk", "csi2_clk",
   "csi2_pix_clk", "csi2_rdi_clk",
   "csi3_src_clk", "csi3_clk",
   "csi3_pix_clk", "csi3_rdi_clk",
   "vfe0_clk_src", "camss_vfe_vfe0_clk", "camss_csi_vfe0_clk",
   "vfe1_clk_src", "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
  qcom,clock-rates = "-1",
   "266670000", "0", "0", "0",
   "266670000", "0", "0", "0",
   "266670000", "0", "0", "0",
   "266670000", "0", "0", "0",
   "-2", "0", "0",
   "-2", "0", "0";
 };

 qcom,vfe@fda10000 {
  cell-index = <0>;
  compatible = "qcom,vfe44";
  reg = <0xfda10000 0x1000>,
   <0xfda40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 57 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0xa0c2bd8f>,
   <&clock_mmss 0x373027a2>,
   <&clock_mmss 0x3023937a>,
   <&clock_mmss 0xbd885885>,
   <&clock_mmss 0x8412c7db>;
  clock-names = "camss_top_ahb_clk" , "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk", "camss_csi_vfe_clk",
   "iface_clk", "bus_clk";
  qcom,clock-rates = <0 0 320000000 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2C4 0x2C8 0x2CC 0x2D0 0x2D4 0x2D8
    0x2DC 0x2E0>;
  qos-settings = <0xAAA9AAA9 0xAAA9AAA9 0xAAA9AAA9
    0xAAA9AAA9 0xAAA9AAA9 0xAAA9AAA9
    0xAAA9AAA9 0x0001AAA9>;
  vbif-entries = <8>;
  vbif-regs = <0x4 0xB0 0xB4 0xB8 0xC0 0xC4 0xC8 0x124>;
  vbif-settings = <0x1 0x00100000 0x00001000 0x10000010
    0x10000010 0x10100000 0x00101000 0x3>;
  ds-entries = <17>;
  ds-regs = <0xBD8 0xBDC 0xBE0 0xBE4 0xBE8
   0xBEC 0xBF0 0xBF4 0xBF8 0xBFC 0xC00
   0xC04 0xC08 0xC0C 0xC10 0xC14 0xC18>;
  ds-settings = <0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0x00000103>;
  max-clk-nominal = <465000000>;
  max-clk-turbo = <600000000>;
 };

 qcom,vfe@fda14000 {
  cell-index = <1>;
  compatible = "qcom,vfe44";
  reg = <0xfda14000 0x1000>,
   <0xfda40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 58 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0x4e357366>,
   <&clock_mmss 0xb8d03898>,
   <&clock_mmss 0xe66fa522>,
   <&clock_mmss 0xbd885885>,
   <&clock_mmss 0x8412c7db>;
  clock-names = "camss_top_ahb_clk" , "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk", "camss_csi_vfe_clk",
   "iface_clk", "bus_clk";
  qcom,clock-rates = <0 0 320000000 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2C4 0x2C8 0x2CC 0x2D0 0x2D4 0x2D8
    0x2DC 0x2E0>;
  qos-settings = <0xAAA9AAA9 0xAAA9AAA9 0xAAA9AAA9
    0xAAA9AAA9 0xAAA9AAA9 0xAAA9AAA9
    0xAAA9AAA9 0xAAA9AAA9>;
  vbif-entries = <8>;
  vbif-regs = <0x4 0xB0 0xB4 0xB8 0xC0 0xC4 0xC8 0x124>;
  vbif-settings = <0x1 0x00100000 0x00001000 0x10000010
    0x10000010 0x10100000 0x00101000 0x3>;
  ds-entries = <17>;
  ds-regs = <0xBD8 0xBDC 0xBE0 0xBE4 0xBE8
   0xBEC 0xBF0 0xBF4 0xBF8 0xBFC 0xC00
   0xC04 0xC08 0xC0C 0xC10 0xC14 0xC18>;
  ds-settings = <0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0xcccc1111
   0x00000103>;
  max-clk-nominal = <465000000>;
  max-clk-turbo = <600000000>;
 };

 qcom,jpeg@fda1c000 {
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0xfda1c000 0x400>,
   <0xfda60000 0xc30>;
  reg-names = "jpeg";
  interrupts = <0 59 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  clock-names = "core_clk", "iface_clk", "bus_clk0",
   "camss_top_ahb_clk", "camss_ahb_clk";
  clocks = <&clock_mmss 0xa1f09a89>,
   <&clock_mmss 0x2b877145>,
   <&clock_mmss 0x07eeae7b>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>;
  qcom,clock-rates = <320000000 0 0 0 0>;
 };

 qcom,jpeg@fdaa0000 {
  cell-index = <3>;
  compatible = "qcom,jpeg_dma";
  reg = <0xfdaa0000 0x400>,
   <0xfda60000 0xc30>;
  reg-names = "jpeg";
  interrupts = <0 304 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  clock-names = "core_clk", "iface_clk", "bus_clk0", "camss_top_ahb_clk", "camss_ahb_clk";
  clocks = <&clock_mmss 0x2336e65d>,
   <&clock_mmss 0x2b877145>,
   <&clock_mmss 0x07eeae7b>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>;
  qcom,clock-rates = <266670000 0 0 0 0>;
 };


 qcom,irqrouter@fda00000 {
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0xfda00000 0x100>;
  reg-names = "irqrouter";
 };

 qcom,cpp@fda04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0xfda04000 0x100>,
   <0xfda80000 0x200>,
   <0xfda18000 0x008>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw";
  interrupts = <0 49 0>;
  interrupt-names = "cpp";
  vdd-supply = <&gdsc_cpp>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x8382f56d>,
   <&clock_mmss 0xea097d83>,
   <&clock_mmss 0xccfc9229>,
   <&clock_mmss 0x3ca47975>,
   <&clock_mmss 0x33a23277>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk", "cpp_core_clk",
   "camss_vfe_cpp_ahb_clk", "camss_vfe_cpp_axi_clk",
   "camss_vfe_cpp_clk","micro_iface_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 465000000 0 0 465000000 0 0>;
  qcom,min-clock-rate = <320000000>;
 };

 cci: qcom,cci@fda0c000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0xfda0c000 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
  qcom,gdscr-vdd-supply = <&gdsc_camss_top>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x822f3d97>,
   <&clock_mmss 0x12aec62d>,
   <&clock_mmss 0xc9a1bf11>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk", "cci_src_clk",
   "cci_ahb_clk", "camss_cci_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 19200000 0 0 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active &cci1_active>;
   pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&msm_gpio 17 0>,
   <&msm_gpio 18 0>,
   <&msm_gpio 19 0>,
   <&msm_gpio 20 0>;
  qcom,gpio-tbl-num = <0 1 2 3>;
  qcom,gpio-tbl-flags = <1 1 1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
          "CCI_I2C_CLK0",
          "CCI_I2C_DATA1",
          "CCI_I2C_CLK1";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };
 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <104>;
 qcom,hw-tlow = <88>;
 qcom,hw-tsu-sto = <105>;
 qcom,hw-tsu-sta = <119>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <84>;
 qcom,hw-tbuf = <116>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};
&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <32>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};
&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};
# 3173 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/dsi-panel-sim-video.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/dsi-panel-sim-video.dtsi"
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <640>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <6>;
  qcom,mdss-dsi-h-back-porch = <6>;
  qcom,mdss-dsi-h-pulse-width = <2>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 00 00 00 00 00 00 00 00 00 00 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>, <0 0>, <1 0>;
  qcom,panel-ack-disabled;
 };
};
# 3174 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/dsi-panel-sim-dualmipi0-video.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/dsi-panel-sim-dualmipi0-video.dtsi"
&mdss_mdp {
 dsi_dual_sim_vid_0: qcom,mdss_dsi_sim_video_0 {
  qcom,mdss-dsi-panel-name = "Sim dual 0 video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-panel-broadcast-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
  qcom,panel-ack-disabled;
 };
};
# 3175 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/dsi-panel-sim-dualmipi1-video.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/dsi-panel-sim-dualmipi1-video.dtsi"
&mdss_mdp {
 dsi_dual_sim_vid_1: qcom,mdss_dsi_sim_video_1 {
  qcom,mdss-dsi-panel-name = "Sim dual 1 video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi1>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_2";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-broadcast-mode;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
  qcom,panel-ack-disabled;
 };
};
# 3176 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/dsi-panel-sim-cmd.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/dsi-panel-sim-cmd.dtsi"
&mdss_mdp {
 dsi_sim_cmd: qcom,mdss_dsi_sim_cmd{
  qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 3177 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/dsi-panel-sim-dualmipi0-cmd.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/dsi-panel-sim-dualmipi0-cmd.dtsi"
&mdss_mdp {
 dsi_dual_sim_cmd_0: qcom,mdss_dsi_sim_cmd_0 {
  qcom,mdss-dsi-panel-name = "Sim dual 0 cmd mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 3178 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/dsi-panel-sim-dualmipi1-cmd.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/dsi-panel-sim-dualmipi1-cmd.dtsi"
&mdss_mdp {
 dsi_dual_sim_cmd_1: qcom,mdss_dsi_sim_cmd_1 {
  qcom,mdss-dsi-panel-name = "Sim dual 1 cmd mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi1>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_2";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,cmd-sync-wait-trigger;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 3178 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/msm8992.dtsi" 2
# 17 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-rev-a.dts" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi"
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-pinctrl.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-pinctrl.dtsi"
&soc {
 tlmm_pinmux: pinctrl@fd510000 {
  compatible = "qcom,msm-tlmm-8994", "qcom,msm-tlmm-8974";
  reg = <0xfd510000 0x4000>;
  interrupts = <0 208 0>;


  gp: gp {
   qcom,num-pins = <146>;
   #qcom,pin-cells = <1>;

   msm_gpio: msm_gpio {
    compatible = "qcom,msm-tlmm-gp";
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    qcom,direct-connect-irqs = <8>;
    num_irqs = <146>;
   };
  };

  pmx-uartconsole {
   qcom,pins = <&gp 4>, <&gp 5>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "uart-console";

  uart_console_sleep: uart-console {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  blsp2_uart2_active {
   qcom,pins = <&gp 45>, <&gp 46>, <&gp 47>, <&gp 48>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
   label = "blsp2_uart2_active";
   hsuart_active: default {
    drive-strength = <16>;
    bias-disable;
   };
  };

  blsp2_uart2_sleep {
   qcom,pins = <&gp 45>, <&gp 46>, <&gp 47>, <&gp 48>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
   label = "blsp2_uart2_sleep";
   hsuart_sleep: sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };



  pmx_bt_enable {
   qcom,pins = <&gp 25>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
                        label = "pmx_bt_enable";
   bt_enable_active: bt_enable_active {
    drive-strength = <6>;
    bias-disable;
   };
   bt_enable_suspend: bt_enable_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };


  pmx_bt_host_wake {
   qcom,pins = <&gp 95>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "pmx_bt_host_wake";
   bt_host_wake_active: bt_host_wake_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };
   bt_host_wake_suspend: bt_host_wake_suspend {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };


  pmx_bt_ext_wake {
   qcom,pins = <&gp 105>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "pmx_bt_ext_wake";
   bt_ext_wake_active: bt_ext_wake_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };
   bt_ext_wake_suspend: bt_ext_wake_suspend {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  pmx_mdss: pmx_mdss {
   label = "mdss-pins";
   qcom,pin-func = <0>;
   mdss_dsi_active: active {
    drive-strength = <8>;
    bias-disable = <0>;
   };
   mdss_dsi_suspend: suspend {
    drive-strength = <8>;
    bias-pull-up;
    output-high;
   };
  };

  pmx_mdss_te: pmx_mdss_te {
   qcom,pins = <&gp 12>;
   qcom,num-grp-pins = <1>;
   label = "mdss-te-pins";
   qcom,pin-func = <1>;
   mdss_te_active: active {
    drive-strength = <2>;
    bias-pull-down = <0>;
    input-debounce = <0>;
   };
   mdss_te_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
  };


  bklight_en_pin {
   qcom,pins = <&gp 62>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "bklight_en_pin";
   bklight_en_active: bklight_en_active {
    drive-strength = <6>;
    bias-disable;
   };
   bklight_en_suspend: bklight_en_suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };

  pmx_hdmi_cec: pmx_hdmi_cec {
   qcom,pin-func = <1>;
   label = "hdmi-cec-pins";
   mdss_hdmi_cec_active: cec_active {
    drive-strength = <2>;
    bias-pull-up;
   };
   mdss_hdmi_cec_suspend: cec_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_hdmi_ddc: pmx_hdmi_ddc {
   qcom,pin-func = <1>;
   label = "hdmi-ddc-pins";
   mdss_hdmi_ddc_active: ddc_active {
    drive-strength = <2>;
    bias-pull-up;
   };
   mdss_hdmi_ddc_suspend: ddc_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_hdmi_hpd: pmx_hdmi_hpd {
   qcom,pin-func = <1>;
   label = "hdmi-hpd-pin";
   mdss_hdmi_hpd_active: hpd_active {
    drive-strength = <16>;
    bias-pull-down;
   };
   mdss_hdmi_hpd_suspend: hpd_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  sdc: sdc {





   qcom,num-pins = <10>;






   #qcom,pin-cells = <1>;
  };

  pmx_sdc1_clk {
   qcom,pins = <&sdc 0>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-clk";
   sdc1_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc1_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_cmd {
   qcom,pins = <&sdc 1>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-cmd";
   sdc1_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <8>;
   };
   sdc1_cmd_off: cmd_off {
    bias-pull-up = <0x3>;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_data {
   qcom,pins = <&sdc 2>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-data";
   sdc1_data_on: data_on {
    bias-pull-up;
    drive-strength = <8>;
   };
   sdc1_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_rclk {
   qcom,pins = <&sdc 3>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-rclk";
   sdc1_rclk_on: rclk_on {
    bias-pull-down;
   };
   sdc1_rclk_off: rclk_off {
    bias-pull-down;
   };
  };

  pmx_sdc2_clk {
   qcom,pins = <&sdc 4>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-clk";
   sdc2_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc2_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cmd {
   qcom,pins = <&sdc 5>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-cmd";
   sdc2_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_data {
   qcom,pins = <&sdc 6>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-data";
   sdc2_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_clk {
   qcom,pins = <&sdc 7>;
   qcom,num-grp-pins = <1>;
   label = "sdc3-clk";
   sdc3_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc3_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_cmd {
   qcom,pins = <&sdc 8>;
   qcom,num-grp-pins = <1>;
   label = "sdc3-cmd";
   sdc3_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc3_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_data {
   qcom,pins = <&sdc 9>;
   qcom,num-grp-pins = <1>;
   label = "sdc3-data";
   sdc3_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc3_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cd_pin {
   qcom,pins = <&gp 100>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cd-gpio";
   sdc2_cd_on: cd_on {
    drive-strength = <2>;
    bias-pull-up;
   };
   sdc2_cd_off: cd_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_wlan_enable {
   qcom,pins = <&gp 113>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "pmx_wlan_enable";

   pmx_wlan_enable_default: default {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_wlan_hostwake {
   qcom,pins = <&gp 64>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "pmx_wlan_hostwake";

   pmx_wlan_hostwake_default: default {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
  };


  pmx_i2c_6 {
   qcom,pins = <&gp 28>, <&gp 27>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_6";

   i2c_6_active: i2c_6_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_6_sleep: i2c_6_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_rd_nfc_int{
   qcom,pins = <&gp 29>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_int";

   nfc_int_active: active {
    drive-strength = <6>;
    bias-disable;
   };

   nfc_int_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };

  pmx_nfc_reset{
   qcom,pins = <&gp 30>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_disable";

   nfc_disable_active: active {
    drive-strength = <6>;
    bias-disable;
   };

   nfc_disable_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };

  pmx_nfc_mode{
   qcom,pins = <&gp 39>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_mode";

   nfc_mode_active: active {
    drive-strength = <6>;
    bias-disable;
   };

   nfc_mode_suspend: suspend {
    drive-strength = <6>;
     bias-disable;
   };
  };

  pmx_nfc_wake{
   qcom,pins = <&gp 39>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_wake";

   nfc_wake_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };
   nfc_wake_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };



  tpiu_seta_1 {
   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-seta-1";
   seta_1: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_2 {
   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-2";
   seta_2: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

   hifi_aud_en {
   qcom,pins = <&gp 52>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "hifi-audio-enable";
   audio_en: audio_en {
    drive-strength = <4>;
    bias-pull-up;
   };
  };

  tpiu_seta_3 {
   qcom,pins = <&gp 53>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-seta-3";
   seta_3: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_4 {
   qcom,pins = <&gp 54>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <11>;
   label = "tpiu-seta-4";
   seta_4: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_5 {
   qcom,pins = <&gp 63>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-seta-5";
   seta_5: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_6 {
   qcom,pins = <&gp 64>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-seta-6";
   seta_6: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_7 {
   qcom,pins = <&gp 65>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-seta-7";
   seta_7: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_8 {
   qcom,pins = <&gp 66>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-8";
   seta_8: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_9 {
   qcom,pins = <&gp 67>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-9";
   seta_9: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_10 {
   qcom,pins = <&gp 74>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-10";
   seta_10: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_11 {
   qcom,pins = <&gp 75>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-11";
   seta_11: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_12 {
   qcom,pins = <&gp 76>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-12";
   seta_12: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_13 {
   qcom,pins = <&gp 77>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-13";
   seta_13: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_14 {
   qcom,pins = <&gp 85>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-14";
   seta_14: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_15 {
   qcom,pins = <&gp 86>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-15";
   seta_15: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_16 {
   qcom,pins = <&gp 87>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-seta-16";
   seta_16: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_17 {
   qcom,pins = <&gp 89>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-17";
   seta_17: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_18 {
   qcom,pins = <&gp 90>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-18";
   seta_18: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_1 {
   qcom,pins = <&gp 13>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-setb-1";
   setb_1: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_2 {
   qcom,pins = <&gp 14>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-setb-2";
   setb_2: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_3 {
   qcom,pins = <&gp 15>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-setb-3";
   setb_3: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_4 {
   qcom,pins = <&gp 16>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-setb-4";
   setb_4: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_5 {
   qcom,pins = <&gp 17>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-5";
   setb_5: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_6 {
   qcom,pins = <&gp 18>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-6";
   setb_6: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_7 {
   qcom,pins = <&gp 19>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-7";
   setb_7: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_8 {
   qcom,pins = <&gp 21>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-8";
   setb_8: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_9 {
   qcom,pins = <&gp 22>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-9";
   setb_9: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_10 {
   qcom,pins = <&gp 23>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-10";
   setb_10: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_11 {
   qcom,pins = <&gp 25>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-setb-11";
   setb_11: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_12 {
   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-12";
   setb_12: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_13 {
   qcom,pins = <&gp 57>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-13";
   setb_13: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_14 {
   qcom,pins = <&gp 58>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-14";
   setb_14: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_15 {
   qcom,pins = <&gp 91>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-15";
   setb_15: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_16 {
   qcom,pins = <&gp 92>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-setb-16";
   setb_16: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_17 {
   qcom,pins = <&gp 93>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-17";
   setb_17: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_18 {
   qcom,pins = <&gp 94>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-18";
   setb_18: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  cti_trigout_a {
   qcom,pins = <&gp 56>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "cti-trigout-a";
   trigout_a: trigout_a {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cti_trigout_c {
   qcom,pins = <&gp 41>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "cti-trigout-c";
   trigout_c: trigout_c {
    drive-strength = <2>;
    bias-disable;
   };
  };

  wcd9xxx_intr {
   qcom,pins = <&gp 72>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "wcd-intr-default";
   wcd_intr_default: default {
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  spi0_active {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "spi0-active";

   spi0_default: default {
    drive-strength = <12>;
    bias-disable = <0>;
   };
  };

  spi0_suspend {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "spi0-suspend";

   spi0_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  spi0_cs2_active {

   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "spi0-cs2-active";
   spi0_cs2_active: cs2_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  spi0_cs2_suspend {

   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "spi0-cs2-suspend";
   spi0_cs2_sleep: cs2_sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  pcie0_clkreq {
   qcom,pins = <&gp 36>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "pcie0-clkreq";

   pcie0_clkreq_default: pcie0_clkreq_default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  pcie0_perst {
   qcom,pins = <&gp 53>;
   qcom,num-grp-pins = <1>;
   label = "pcie0-perst";

   pcie0_perst_default: pcie0_perst_default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pcie0_wake {
   qcom,pins = <&gp 37>;
   qcom,num-grp-pins = <1>;
   label = "pcie0-wake";

   pcie0_wake_default: pcie0_wake_default {
    drive-strength = <2>;
    bias-pull-down;
   };

   pcie0_wake_sleep: pcie0_wake_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cnss_pins {
   qcom,pins = <&gp 112>, <&gp 113>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cnss_pins";
   cnss_default: default {
    drive-strength = <16>;
    bias-pull-down;
   };
  };

  pmx_i2c_1 {
   qcom,pins = <&gp 2>, <&gp 3>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_1";

   i2c_1_active: i2c_1_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_1_sleep: i2c_1_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_i2c_2 {
   qcom,pins = <&gp 6>, <&gp 7>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_2";

   i2c_2_active: i2c_2_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_2_sleep: i2c_2_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_i2c_3 {
   qcom,pins = <&gp 10>, <&gp 11>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <4>;
   label = "pmx_i2c_3";

   i2c_3_active: i2c_3_active {
    drive-strength = <16>;
    bias-disable;
   };

   i2c_3_sleep: i2c_3_sleep {
    drive-strength = <16>;
    bias-disable;
   };
  };

  pmx_i2c_5 {
   qcom,pins = <&gp 83>, <&gp 84>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_5";

   i2c_5_active: i2c_5_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_5_sleep: i2c_5_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  multi_spi_bus {
   qcom,pins = <&gp 53>, <&gp 54>, <&gp 56>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <2>;
   label = "spi10-bus";

   spi10_bus_active: spi10_bus_active {
    drive-strength = <12>;
    bias-disable;
   };

   spi10_bus_sleep: spi10_bus_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  multi_spi_cs {
   qcom,pins = <&gp 55>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "spi10-cs";

   spi10_cs_active: spi10_cs_active {
    drive-strength = <4>;
    bias-disable;
   };

   spi10_cs_sleep: spi10_cs_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  multi_stm_cs {
   qcom,pins = <&gp 68>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "spi10-cs";

   stm_cs_active: stm_cs_active {
    drive-strength = <4>;
    bias-disable;
   };

   stm_cs_sleep: stm_cs_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_fm_int_active {
   qcom,pins = <&gp 9>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_int_active";

   fm_int_active: fm_int_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_fm_int_suspend {
   qcom,pins = <&gp 9>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_int_suspend";

   fm_int_suspend: fm_int_suspend {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_fm_status_int_active {
   qcom,pins = <&gp 11>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_status_int_active";

   fm_status_int_active: fm_status_int_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_fm_status_int_suspend {
   qcom,pins = <&gp 11>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_status_int_suspend";

   fm_status_int_suspend: fm_status_int_suspend {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_fm_rst_active {
   qcom,pins = <&gp 62>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_rst_active";

   fm_rst_active: fm_rst_active {
    drive-strength = <16>;
    bias-pull-down;
   };
  };

  pmx_fm_rst_suspend {
   qcom,pins = <&gp 62>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_rst_suspend";

   fm_rst_suspend: fm_rst_suspend {
    drive-strength = <16>;
    bias-pull-down;
   };
  };

  pmx_ts_reset {
   qcom,pins = <&gp 21>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset_active";

   ts_reset_active: ts_reset_active {
    drive-strength = <6>;
    bias-pull-up;
   };

   ts_reset_suspend: ts_reset_suspend {
    drive-strength = <6>;
    bias-pull-down;
   };
  };

  pmx_ts_int {
   qcom,pins = <&gp 22>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int_active";

   ts_int_active: ts_int_active {
    drive-strength = <6>;
    bias-pull-up;
   };

   ts_int_suspend: ts_int_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };


  eth-irq {
   qcom,pins = <&gp 75>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "eth-irq";
   eth_irq_default: default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  spi0-unused-cs {
   qcom,pins = <&gp 8>, <&gp 10>, <&gp 11>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "unused-cs";
   spi0_unused_cs_default: default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  pmx_sec_aux_pcm_sleep {
   qcom,pins = <&gp 79>, <&gp 80>, <&gp 82>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "sec_aux_pcm_sleep";
   sec_aux_pcm_sleep: sec_aux_pcm_sleep {
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  pmx_sec_aux_pcm_active {
   qcom,pins = <&gp 79>, <&gp 80>, <&gp 82>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "sec_aux_pcm_active";
   sec_aux_pcm_active: sec_aux_pcm_active {
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };

  pmx_sec_aux_pcm_din_sleep {
   qcom,pins = <&gp 81>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "sec_aux_pcm_din_sleep";
   sec_aux_pcm_din_sleep: sec_aux_pcm_din_sleep {
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  pmx_sec_aux_pcm_din_active {
   qcom,pins = <&gp 81>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "sec_aux_pcm_din_active";
   sec_aux_pcm_din_active: sec_aux_pcm_din_active {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_pri_mi2s_sleep {
   qcom,pins = <&gp 65>, <&gp 66>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "pri_mi2s_sleep";
   pri_mi2s_sleep: pri_mi2s_sleep {
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  pmx_pri_mi2s_active {
   qcom,pins = <&gp 65>, <&gp 66>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "pri_mi2s_active";
   pri_mi2s_active: pri_mi2s_active {
    drive-strength = <2>;
    bias-disable;
    output-high;
   };
  };

  pmx_pri_mi2s_sd0_sleep {
   qcom,pins = <&gp 67>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "pri_mi2s_sd0_sleep";
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  pmx_pri_mi2s_sd0_active {
   qcom,pins = <&gp 67>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "pri_mi2s_sd0_active";
   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_tert_mi2s_sleep {
   qcom,pins = <&gp 74>, <&gp 75>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "tert_mi2s_sleep";
   tert_mi2s_sleep: tert_mi2s_sleep {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
   };
  };

  pmx_tert_mi2s_active {
   qcom,pins = <&gp 74>, <&gp 75>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "tert_mi2s_active";
   tert_mi2s_active: tert_mi2s_active {
   drive-strength = <8>;
   bias-disable;
   output-high;
   };
  };

  pmx_tert_mi2s_sd0_sleep {
   qcom,pins = <&gp 76>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "tert_mi2s_sd0_sleep";
   tert_mi2s_sd0_sleep: tert_mi2s_sd0_sleep {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
   };
  };

  pmx_tert_mi2s_sd0_active {
   qcom,pins = <&gp 76>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tert_mi2s_sd0_active";
   tert_mi2s_sd0_active: tert_mi2s_sd0_active {
   drive-strength = <8>;
   bias-disable;
   };
  };

  pmx_quat_mi2s_sleep {
      qcom,pins = <&gp 58>, <&gp 59>;
      qcom,num-grp-pins = <2>;
      qcom,pin-func = <0>;
      label = "quat_mi2s_sleep";
      quat_mi2s_sleep: quat_mi2s_sleep {
      drive-strength = <2>;
      bias-pull-down;
      input-enable;
      };
  };

  pmx_quat_mi2s_active {
      qcom,pins = <&gp 58>, <&gp 59>;
      qcom,num-grp-pins = <2>;
      qcom,pin-func = <1>;
      label = "quat_mi2s_active";
      quat_mi2s_active: quat_mi2s_active {
      drive-strength = <8>;
      bias-disable;
      output-high;
      };
  };

  pmx_quat_mi2s_mclk_sleep {
      qcom,pins = <&gp 57>;
      qcom,num-grp-pins = <1>;
      qcom,pin-func = <0>;
      label = "quat_mi2s_mclk_sleep";
      quat_mi2s_mclk_sleep: quat_mi2s_mclk_sleep {
      drive-strength = <2>;
      bias-pull-down;
      input-enable;
      };
  };

  pmx_quat_mi2s_mclk_active {
      qcom,pins = <&gp 57>;
      qcom,num-grp-pins = <1>;
      qcom,pin-func = <1>;
      label = "quat_mi2s_mclk_active";
      quat_mi2s_mclk_active: quat_mi2s_mclk_active {
      drive-strength = <8>;
      bias-disable;
      };
  };

  pmx_quat_mi2s_sd0_sleep {
      qcom,pins = <&gp 60>;
      qcom,num-grp-pins = <1>;
      qcom,pin-func = <0>;
      label = "quat_mi2s_sd0_sleep";
      quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
      drive-strength = <2>;
      bias-pull-down;
      input-enable;
      };
  };

  pmx_quat_mi2s_sd0_active {
      qcom,pins = <&gp 60>;
      qcom,num-grp-pins = <1>;
      qcom,pin-func = <1>;
      label = "quat_mi2s_sd0_active";
      quat_mi2s_sd0_active: quat_mi2s_sd0_active {
      drive-strength = <8>;
      bias-disable;
      };
  };

  pmx_quat_mi2s_sd1_sleep {
      qcom,pins = <&gp 61>;
      qcom,num-grp-pins = <1>;
      qcom,pin-func = <0>;
      label = "quat_mi2s_sd1_sleep";
      quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
      drive-strength = <2>;
      bias-pull-down;
      input-enable;
      };
  };

  pmx_quat_mi2s_sd1_active {
      qcom,pins = <&gp 61>;
      qcom,num-grp-pins = <1>;
      qcom,pin-func = <1>;
      label = "quat_mi2s_sd1_active";
      quat_mi2s_sd1_active: quat_mi2s_sd1_active {
      drive-strength = <8>;
      bias-disable;
      };
  };


  irrc_uart_tx {
   qcom,pins = <&gp 111>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "irrc_uart_tx";
   irrc_uart_tx_default: irrc_uart_tx {
    drive-strength = <16>;
    bias-pull-down;
   };
  };
  irrc_uart_rx {
   qcom,pins = <&gp 112>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "irrc_uart_rx";
   irrc_uart_rx_default: irrc_uart_rx {
    drive-strength = <16>;
    bias-pull-down;
   };
  };
  irrc_rst {
   qcom,pins = <&gp 37>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "uart_rst";
   irrc_rst_default: irrc_rst {
    drive-strength = <2>;
    bias-pull-down;
   };
  };


  tas2552_enable_gpio {
   qcom,pins = <&gp 0>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "tas2552_enable_gpio";
   tas2552_active: tas2552_active {
    drive-strength = <8>;
    bias-pull-up;
   };
   tas2552_sleep: tas2552_sleep {
    drive-strength = <8>;
    bias-pull-up;
   };
  };


  cci0_active {

   qcom,pins = <&gp 17>, <&gp 18>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cci0-active";

   cci0_active: cci0_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci0_suspend {

   qcom,pins = <&gp 17>, <&gp 18>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cci0-suspend";

   cci0_suspend: cci0_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci1_active {

   qcom,pins = <&gp 19>, <&gp 20>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cci1-active";

   cci1_active: cci1_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci1_suspend {

   qcom,pins = <&gp 19>, <&gp 20>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cci1-suspend";

   cci1_suspend: cci1_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk0_active {

   qcom,pins = <&gp 13>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk0_active";

   cam_sensor_mclk0_active: cam_sensor_mclk0_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk0_suspend {

   qcom,pins = <&gp 13>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk0_suspend";

   cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_rear_active {

   qcom,pins = <&gp 92>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_rear_active";

   cam_sensor_rear_active: cam_sensor_rear_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_rear_suspend {

   qcom,pins = <&gp 92>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_rear_suspend";

   cam_sensor_rear_suspend: cam_sensor_rear_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk1_active {

   qcom,pins = <&gp 14>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk1_active";

   cam_sensor_mclk1_active: cam_sensor_mclk1_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk1_suspend {

   qcom,pins = <&gp 14>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk1_suspend";

   cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_front_active {

   qcom,pins = <&gp 107>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_front_active";

   cam_sensor_front_active: cam_sensor_front_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front_suspend {

   qcom,pins = <&gp 107>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_front_suspend";

   cam_sensor_front_suspend: cam_sensor_front_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk2_active {

   qcom,pins = <&gp 15>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk2_active";

   cam_sensor_mclk2_active: cam_sensor_mclk2_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk2_suspend {

   qcom,pins = <&gp 15>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk2_suspend";

   cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_front2_active {

   qcom,pins = <&gp 104>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_front2_active";

   cam_sensor_front2_active: cam_sensor_front2_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front2_suspend {

   qcom,pins = <&gp 104>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_front2_suspend";

   cam_sensor_front2_suspend: cam_sensor_front2_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };


  hallic_gpio {
   qcom,pins = <&gp 75>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "hallic_gpio";
   hallic_gpio_active: hallic_gpio_active {
      drive-strength = <2>;
      bias-pull-up;
   };
   hallic_gpio_suspend: hallic_gpio_suspend {
      drive-strength = <2>;
      bias-pull-up;
    };
  };


  pmx_spi_blsp12_active {
   qcom,pins = <&gp 85>, <&gp 86>, <&gp 87>, <&gp 88>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <1>;
   label = "pmx_spi_blsp12_active";
   spi_blsp12_active: spi_blsp12_active {
    drive-strength = <8>;
    bias-pull-down;
   };
  };

  pmx_spi_blsp12_suspend {
   qcom,pins = <&gp 85>, <&gp 86>, <&gp 87>, <&gp 88>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
   label = "pmx_spi_blsp12_suspend";
   spi_blsp12_suspend: spi_blsp12_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_spi_blsp10_active {
   qcom,pins = <&gp 53>, <&gp 54>, <&gp 55>, <&gp 56>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
   label = "pmx_spi_blsp10_active";
   spi_blsp10_active: spi_blsp10_active {
    drive-strength = <8>;
    bias-pull-down;
   };
  };

  pmx_spi_blsp10_suspend {
   qcom,pins = <&gp 53>, <&gp 54>, <&gp 55>, <&gp 56>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
   label = "pmx_spi_blsp10_suspend";
   spi_blsp10_suspend: spi_blsp10_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_fpc_ctrl {
   qcom,pins = <&gp 38>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "pmx_fpc_ctrl";
   fpc_ctrl: fpc_ctrl {
    drive-strength = <8>;
    bias-pull-up;
   };
  };

  pmx_fpc_int {
   qcom,pins = <&gp 36>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "pmx_fpc_int";
   fpc_int_active: fpc_int_active {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_spi_ts_active {

   qcom,pins = <&gp 8>, <&gp 9>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "pmx_spi_ts_active";
   spi_ts_active: spi_ts_active {
     drive-strength = <8>;
     bias-pull-up;
   };
  };

  pmx_spi_ts_suspend {

   qcom,pins = <&gp 8>, <&gp 9>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "pmx_spi_ts_suspend";
   spi_ts_suspend: spi_ts_suspend {
     drive-strength = <2>;
     bias-disable;
   };
  };

  pmx_spi_ts_cs_active {
   qcom,pins = <&gp 10>, <&gp 11>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx_spi_ts_cs_active";
   spi_ts_cs_active: spi_ts_cs_active {
     drive-strength = <8>;
     bias-pull-up;
   };
  };

  pmx_spi_ts_cs_suspend {
   qcom,pins = <&gp 10>, <&gp 11>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "pmx_spi_ts_cs_suspend";
   spi_ts_cs_suspend: spi_ts_cs_suspend {
     drive-strength = <2>;
     bias-disable;
   };
  };
 };
};
# 14 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 2

/ {
 aliases {
  i2c1 = &i2c_1;

 };
};

&pmx_hdmi_cec {
 qcom,num-grp-pins = <1>;
 qcom,pins = <&gp 31>;
};

&pmx_hdmi_ddc {
 qcom,num-grp-pins = <2>;
 qcom,pins = <&gp 32>, <&gp 33>;
};

&pmx_hdmi_hpd {
 qcom,num-grp-pins = <1>;
 qcom,pins = <&gp 34>;
};

&mdss_hdmi_tx {
 pinctrl-names = "hdmi_hpd_active", "hdmi_ddc_active",
  "hdmi_cec_active", "hdmi_active",
  "hdmi_sleep";
 pinctrl-0 = <&mdss_hdmi_hpd_active &mdss_hdmi_ddc_suspend
  &mdss_hdmi_cec_suspend>;
 pinctrl-1 = <&mdss_hdmi_hpd_active &mdss_hdmi_ddc_active
  &mdss_hdmi_cec_suspend>;
 pinctrl-2 = <&mdss_hdmi_hpd_active &mdss_hdmi_cec_active
  &mdss_hdmi_ddc_suspend>;
 pinctrl-3 = <&mdss_hdmi_hpd_active &mdss_hdmi_ddc_active
  &mdss_hdmi_cec_active>;
 pinctrl-4 = <&mdss_hdmi_hpd_suspend &mdss_hdmi_ddc_suspend
  &mdss_hdmi_cec_suspend>;
};

&blsp1_uart2 {
 status= "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_sleep>;
};

&spi_0 {
 status = "disabled";
};

&usb3 {
 status = "ok";
 qcom,dwc-vadc = <&pm8994_vadc>;
 qcom,dwc-adc_tm = <&pm8994_adc_tm>;
 qcom,usbin-vadc = <&pmi8994_vadc>;

 lge,cable-type = <&charger_controller>;

 dwc3@f9200000 {
  maximum-speed = "high-speed";
 };
};

&hsphy0 {
 status = "ok";
    qcom,hsphy-init = <0x00D1DDA4>;
};

&ssphy0 {
 status = "ok";
};

&rpm_bus {
 usb_otg_switch: usb-otg-switch {
  status = "disabled";
 };
};

&sdhc_1 {
 vdd-supply = <&pm8994_l20>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <200 570000>;

 vdd-io-supply = <&pm8994_s4>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 325000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on &sdc1_rclk_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off &sdc1_rclk_off>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 172000000 344000000>;
 qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
 qcom,nonremovable;
 status = "ok";
};

&sdhc_2 {
 vdd-supply = <&pm8994_l21>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <200 800000>;

 vdd-io-supply = <&pm8994_l13>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 22000>;

 #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 125 0
   1 &intc 0 221 0
   2 &pm8994_gpios 8 0x3>;
 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&pm8994_gpios 8 0x1>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 200000000>;
 qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
 status = "ok";
};


&sdhc_3 {
 vdd-io-supply = <&pm8994_s4>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 22000>;

 cd-gpios = <&msm_gpio 113 0x0>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc3_clk_on &sdc3_cmd_on &sdc3_data_on>;
 pinctrl-1 = <&sdc3_clk_off &sdc3_cmd_off &sdc3_data_off>;

 qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";

 qcom,nonremovable;

 status = "ok";
};

&pm8994_vadc {
 chan@5 {
  label = "vcoin";
  reg = <5>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7 {
  label = "vph_pwr";
  reg = <7>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@39 {
  label = "usb_id_lv";
  reg = <0x39>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <5>;
  qcom,fast-avg-setup = <0>;
 };

 chan@72 {
  label = "xo_therm";
  reg = <0x72>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  status = "ok";
 };

 chan@73 {
  label = "msm_therm";
  reg = <0x73>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  status = "disabled";
 };

 chan@74 {
  label = "board_therm";
  reg = <0x34>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <15>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  status = "ok";
 };

 chan@75 {
  label = "pa_therm0";
  reg = <0x75>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@76 {
  label = "pcb_rev";
  reg = <0x76>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <1>;
  qcom,fast-avg-setup = <0>;
 };
};

&pm8994_adc_tm {
 chan@72 {
  label = "xo_therm";
  reg = <0x72>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x72>;
  qcom,thermal-node;
  status = "ok";
 };

 chan@73 {
  label = "msm_therm";
  reg = <0x73>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x48>;
  qcom,thermal-node;
  status = "disabled";
 };

 chan@74 {
  label = "board_therm";
  reg = <0x34>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x68>;
  qcom,thermal-node;
  status = "disabled";
 };

 chan@75 {
  label = "pa_therm0";
  reg = <0x75>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x70>;
  qcom,thermal-node;
 };

 chan@39 {
  label = "usb_id_lv";
  reg = <0x39>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <3>;
  qcom,btm-channel-number = <0x80>;
 };
};

&pmi8994_vadc {
 chan@0 {
  label = "usbin";
  reg = <0>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <4>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@1 {
  label = "dcin";
  reg = <1>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <4>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@31 {
  label = "batt_id";
  reg = <0x31>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@43 {
  label = "usb_dp";
  reg = <0x43>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@44 {
  label = "usb_dm";
  reg = <0x44>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };
};

&soc {
 blsp2_uart5:serial@f9961000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0xf9961000 0x100>;
  interrupts = <0 117 0>;
  status = "disable";

  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x5cd30649>,
      <&clock_gcc 0x8f283c1d>;
 };

 uei_irrc {
  status = "disable";
  compatible = "uei,irrc";
  uei,reset-gpio = <&msm_gpio 37 0x00>;
 };

 i2c_1: i2c@f9923000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xf9923000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 95 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xc303fae9>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_1_active>;
  pinctrl-1 = <&i2c_1_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 10 64 0x20000020 0x20>,
   <&dma_blsp1 11 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
 };
# 460 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi"
 spi_10: spi@f9966000{
  status = "disable";
  compatible = "qcom,spi-qup-v2";

  #address-cells = <1>;
  #size-cells = <0>;

  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xf9966000 0x1000>, <0xf9944000 0x19000>;

  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 104 0>, <0 239 0>;

  spi-max-frequency = <50000000>;

  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,master-id = <84>;
  qcom,bam-consumer-pipe-index = <18>;
  qcom,bam-producer-pipe-index = <19>;
  qcom,use-pinctrl;

  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi10_bus_active &spi10_cs_active &stm_cs_active>;
  pinctrl-1 = <&spi10_bus_sleep &spi10_cs_sleep &stm_cs_sleep>;
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0x01a72b93>;
  clock-names = "iface_clk", "core_clk";

  qcom,gpio-mosi = <&msm_gpio 53 0>;
  qcom,gpio-miso = <&msm_gpio 54 0>;
  qcom,gpio-cs0 = <&msm_gpio 55 0>;

  qcom,gpio-clk = <&msm_gpio 56 0>;
 };
};


&pm8994_gpios {
 gpio@c000 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,out-strength = <1>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c100 {
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  status = "okay";
 };

 gpio@c200 {
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  status = "okay";
 };

 gpio@c300 {
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  status = "okay";
 };

 gpio@c400 {
  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  status = "okay";
 };

 gpio@c600 {
  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c700 {
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,output-type = <0>;
  qcom,invert = <1>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c800 {
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <0>;
  status = "disable";
 };

 gpio@c900 {

  qcom,mode = <0>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  status = "disable";
 };

 gpio@cb00 {
  qcom,mode = <0>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@cd00 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,out-strength = <1>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@cc00 {
  qcom,mode = <1>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
  status = "disable";
 };

 gpio@ce00 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,out-strength = <1>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  status = "okay";
        };


        gpio@d000 {
         qcom,mode = <1>;
         qcom,pull = <0>;
         qcom,output-type = <0>;
         qcom,invert = <0>;
         qcom,vin-sel = <2>;
         qcom,src-sel = <3>;
         qcom,out-strength = <1>;
         qcom,master-en = <1>;
         status = "okay";
        };

 gpio@d100 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,invert = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <3>;
  qcom,out-strength = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };
 gpio@d200 {
  qcom,mode = <1>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
  status = "disable";
 };

 gpio@d500 {
  qcom,mode = <1>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
  status = "disable";
 };
};

&pmi8994_gpios {
 gpio@c000 {
  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,output-type = <0>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
  qcom,invert = <1>;
  status = "okay";
 };
 gpio@c100 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,output-type = <0>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
  qcom,invert = <1>;
  status = "okay";
 };

 gpio@c200 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status= "okay";
        };
 gpio@c300 {
  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,output-type = <0>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
  qcom,invert = <1>;
  status = "okay";
 };
 gpio@c400 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,output-type = <0>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
  qcom,invert = <1>;
  status = "okay";
 };
 gpio@c500 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status= "okay";
        };
 gpio@c600 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,output-type = <0>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
  qcom,invert = <1>;
  status = "okay";
 };
 gpio@c700 {
  qcom,mode = <1>;
  qcom,pull = <0>;
  qcom,vin-sel = <2>;
  qcom,output-type = <0>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
  qcom,invert = <1>;
  status = "okay";
 };
};

&pmi8994_mpps {
 mpp@a000 {

  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
 mpp@a300 {

  qcom,mode = <1>;
  qcom,vin-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

&pm8994_mpps {
 mpp@a100 {

  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
 mpp@a700 {

  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

&blsp2_uart2 {
 status = "ok";
};

# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-lge.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-lge.dtsi"
/ {
 memory {
  ramoops_mem: ramoops_region@0ff00000 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x0ff00000 0 0x100000>;
   label = "ramoops_mem";
  };

  dfps_data_mem: dfps_data_mem@0 {
   status = "disabled";
  };

  cont_splash_mem: cont_splash_mem@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0 0x03400000 0 0xc00000>;
   label = "cont_splash_mem";
  };

  crash_fb_mem: crash_fb_mem@4000000 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0 0x04000000 0 0xc00000>;
   label = "crash_fb_mem";
  };
 };
};

&soc {
 ramoops {
  compatible = "ramoops";
  mem-size = <0x80000>;
  mem-address = <0x0ff00000>;
  record-size = <4096>;
  console-size = <0x40000>;
  ftrace-size = <0x40000>;
  dump-oops = <1>;
 };

 crash_fb {
  compatible = "crash_fb";
  mem-addr = <0x04000000>;
  mem-size = <0xc00000>;
 };

 bootlog {
  compatible = "bootlog";
 };

 earjack-debugger {
  compatible = "serial,earjack-debugger";
  status = "disabled";
  interrupt-parent = <&msm_gpio>;
  interrupts = <77 0x0>;
  serial,irq-gpio = <&msm_gpio 77 0x00>;
  serial,power-gpio = <&pm8994_gpios 13 0x0>;
  serial,hph-sw = <&pm8994_gpios 19 0x0>;
 };

 qcom,wdt@f9017000 {
  qcom,bark-time = <16000>;
 };

 spmi_bus: qcom,spmi@fc4c0000 {
  compatible = "qcom,spmi-pmic-arb";
  qcom,pmic-arb-max-peripherals = <256>;
  qcom,pmic-arb-max-periph-interrupts = <256>;
 };

 wlan_vreg: wlan_vreg {
  regulator-name = "wlan_vreg";
  status = "disabled";
 };

 bt_vreg: bt_vreg {
  regulator-name = "bt_vreg";
  status = "disabled";
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,core-control-mask = <0x36>;
  qcom,hotplug-temp = <105>;
  qcom,hotplug-temp-hysteresis = <40>;
  qcom,big-hotplug-temp = <105>;
  qcom,big-hotplug-temp-hysteresis = <40>;
  qcom,freq-mitigation-value = <960000>;
 };

 qcom,bcl {
  /delete-property/ qcom,bcl-hotplug-list;
  /delete-property/ qcom,bcl-soc-hotplug-list;
  qcom,ibat-monitor {
   qcom,high-threshold-uamp = <3800000>;
   qcom,vph-high-threshold-uv = <3500000>;
   qcom,vph-low-threshold-uv = <3300000>;
   qcom,soc-low-threshold = <10>;
  };
 };

 lge,monitor-thermal {
  compatible = "lge,monitor-thermal";
  lge,hot-poll-time = <10000>;
  lge,hot-crit-temp = <48>;
  lge,poll-time = <60000>;
  qcom,monitor-thermal-vadc = <&pm8994_vadc>;
 };

 sound {
  qcom,cdc-micbias3-cfilt-sel = <0x0>;
  qcom,cdc-micbias4-cfilt-sel = <0x0>;
 };

 charger_controller: charger_controller {
  status = "disabled";
  compatible = "lge,charger-controller";
  lge,chargercontroller-current-ibat-max = <2000>;
  lge,chargercontroller-current-ibat-lcd_off = <1000>;
  lge,chargercontroller-current-limit = <450>;
  lge,chargercontroller-current-wlc-limit = <500>;
  lge,chargercontroller-current-ibat-max-wireless = <1200>;
  lge,chargercontroller-current-iusb-factory = <1500>;
  lge,chargercontroller-current-ibat-factory = <500>;
  lge,fuelgauge-psy-name = "fuelgauge";
  lge,chargercontroller-iusb-qc20 = <1400 1400>;
  lge,chargercontroller-ibat-qc20 = <2050 1000>;

  lge,no-init-cable = <0 0 0>;
  lge,cable-mhl-1k = <5000 500 500>;
  lge,cable-u-28p7k = <5500 1800 500>;
  lge,cable-28p7k = <6000 1800 500>;
  lge,cable-56k = <200000 1800 1800>;
  lge,cable-100k = <239000 1800 500>;
  lge,cable-130k = <340000 1800 1800>;
  lge,cable-180k = <400000 1800 500>;
  lge,cable-200k = <410000 1800 500>;
  lge,cable-220k = <485000 1800 500>;
  lge,cable-270k = <560000 1800 500>;
  lge,cable-330k = <735000 1800 500>;
  lge,cable-620k = <955000 1800 500>;
  lge,cable-910k = <1140000 1800 1800>;
  lge,cable-none = <1900000 1800 500>;

  qcom,chg-vadc = <&pmi8994_vadc>;
 };

 lge,unified_wlc{
  status = "disabled";
  compatible = "lge,unified_wlc";
  lge,wlc_full_chg = <&pmi8994_gpios 3 0>;
  lge,wlc_rx_off = <&pmi8994_gpios 6 0>;
 };
};

&rpm_bus {
 rpm-regulator-ldoa19 {
  status = "disabled";
  pm8994_l19: regulator-l19 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   qcom,init-voltage = <3000000>;
   status = "disabled";
  };
 };
};

&pmi8994_charger {
 qcom,charge-unknown-battery;
 qcom,iterm-ma = <100>;
 qcom,fastchg-current-ma = <1600>;
 qcom,float-voltage-mv = <4400>;
 qcom,resume-delta-mv = <200>;
 qcom,charging-timeout-mins = <768>;
 qcom,bmd-pin-src="bpd_thm";
 qcom,dc-psy-type = "Wireless";
 qcom,dc-psy-ma = <900>;
 qcom,usbin-vadc = <&pmi8994_vadc>;
 /delete-property/ qcom,chg-inhibit-fg;
 qcom,jeita-temp-hard-limit = <0>;
 vddcx-supply = <&pm8994_s1_corner>;
 qcom,parallel-usb-min-current-ma = <1000>;
 qcom,parallel-usb-9v-min-current-ma = <1000>;
};
# 794 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-pplus.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-pplus.dtsi"
&mdss_mdp {
 /delete-property/ qcom,mdss-has-bwc;
};

&soc {
 /delete-node/ qcom,pcie@fc520000;
};

&rpm_bus {
 rpm-regulator-ldoa19 {
  status = "okay";
  pm8994_l19: regulator-l19 {
   status = "okay";
   regulator-always-on;
  };
 };
};

&soc {
 charger_controller: charger_controller {
  status = "ok";
  lge,chargercontroller-current-ibat-max = <2000>;
  lge,chargercontroller-current-ibat-lcd_off = <1000>;
  lge,chargercontroller-current-limit = <450>;
  lge,chargercontroller-current-wlc-limit = <500>;
  lge,chargercontroller-current-ibat-max-wireless = <1200>;
  lge,chargercontroller-current-iusb-factory = <1500>;
  lge,chargercontroller-current-ibat-factory = <500>;
  lge,fuelgauge-psy-name = "fuelgauge";
  lge,chargercontroller-iusb-qc20 = <1800 1800>;
  lge,chargercontroller-ibat-qc20 = <3000 1000>;
  lge,chargercontroller-iusb-evp = <1800 1800>;
  lge,chargercontroller-ibat-evp = <2000 1000>;
 };
};
# 795 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-camera.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-camera.dtsi"
&rpm_bus {
 rpm-regulator-ldoa3 {
  status = "okay";
  pm8994_l3: regulator-l3 {
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1050000>;
   qcom,init-voltage = <1050000>;
  };
 };

 rpm-regulator-ldoa14 {
  pm8994_l14: regulator-l14 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
  };
 };

 rpm-regulator-ldoa17 {
  pm8994_l17: regulator-l17 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
  };
 };

 rpm-regulator-ldoa19 {
  pm8994_l19: regulator-l19 {
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3300000>;
   status = "disable";
  };
 };

 rpm-regulator-ldoa23 {
  pm8994_l23: regulator-l23 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
  };
 };

 rpm-regulator-ldoa29 {
  pm8994_l29: regulator-l29 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
  };
 };
 rpm-regulator-ldoa30 {
  pm8994_l30: regulator-l30 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };
 rpm-regulator-ldoa31{
  pm8994_l31: regulator-l31 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "disable";
  };
 };
};

&spmi_bus {
 qcom,pmi8994@3 {
  qcom,leds@d300 {
    pmi8994_flash0: qcom,flash_0 {
     qcom,current = <600>;
    };

    pmi8994_flash1: qcom,flash_1 {
     qcom,current = <600>;
    };

    pmi8994_torch0: qcom,torch_0 {
     qcom,current = <100>;
    };

    pmi8994_torch1: qcom,torch_1 {
     qcom,current = <100>;
    };
  };
 };
};

&soc {
 led_flash0: qcom,camera-flash {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-type = <1>;
  qcom,flash-source = <&pmi8994_flash0 &pmi8994_flash1>;
  qcom,torch-source = <&pmi8994_torch0 &pmi8994_torch1>;
 };
};

&cci {

 qcom,camera@20 {
  status = "disable";
 };

 qcom,camera@90 {
  status = "disable";
 };

 qcom,camera@6d {
  status = "disable";
 };

 qcom,camera@0 {
  status = "disable";
 };

 qcom,camera@1 {
  status = "disable";
 };

 qcom,camera@2 {
  status = "disable";
 };

 qcom,eeprom@20 {
  status = "disable";
 };

 actuator0: qcom,actuator@0 {
  status = "disable";
 };

 actuator1: qcom,actuator@1 {
  status = "disable";
 };

 proxy: qcom,proxy@29 {
  cell-index = <998>;
  reg = <0x29 0x0>;
  compatible = "qcom,proxy";
  qcom,cci-master = <0>;
 };

 tcs: qcom,tcs@39 {
    cell-index = <997>;
    reg = <0x39 0x0>;
    compatible = "qcom,tcs";
    qcom,cci-master = <0>;
   };

 actuator: qcom,actuator@48 {
  cell-index = <1>;
  reg = <0x48>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
 };

 ois: qcom,ois@48 {
  cell-index = <0>;
  reg = <0x48>;
  compatible = "qcom,ois";
  qcom,cci-master = <0>;
 };

 eeprom0: qcom,eeprom_evb@a0 {
  cell-index = <0>;
  reg = <0xa0 0x0>;
  qcom,eeprom-name = "imx234_eeprom";
  compatible = "qcom,eeprom";
  qcom,slave-addr = <0xa0>;
  qcom,cci-master = <0>;
  qcom,num-blocks = <1>;
  qcom,page0 = <0 0x0 2 0x0 1 20>;
  qcom,poll0 = <0 0x0 2 0x0 1 20>;
  qcom,mem0 = <0xd80 0x0000 2 0 1 0>;
  cam_vdig-supply = <&pm8994_l3>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_l17>;
  cam_oisvdd-supply = <&pm8994_l23>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf", "cam_oisvdd";
  qcom,cam-vreg-type = <0 0 0 0 0>;
  qcom,cam-vreg-min-voltage = <1050000 0 2800000 0 2800000>;
  qcom,cam-vreg-max-voltage = <1050000 0 2800000 0 2800000>;
  qcom,cam-vreg-op-mode = <105000 0 100000 0 100000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active &cam_sensor_rear_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend &cam_sensor_rear_suspend>;
  gpios = <&msm_gpio 13 0>,
   <&msm_gpio 92 0>,
   <&msm_gpio 26 0>,
   <&msm_gpio 74 0>,
   <&msm_gpio 106 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-ois-reset = <2>;
  qcom,gpio-ldaf-en = <3>;
  qcom,gpio-vaf = <4>;
  qcom,gpio-req-tbl-num = <0 1 2 3 4>;
  qcom,gpio-req-tbl-flags = <0 0 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0", "MAIN_CAM_RESET", "OIS_RESET",
     "LDAF_EN", "OISANA_AFVDD_EN";
  qcom,cam-power-seq-type = "sensor_vreg";
  qcom,cam-power-seq-val = "cam_vio";
  qcom,cam-power-seq-cfg-val = <1>;
  qcom,cam-power-seq-delay = <5>;
  status = "disable";
 };

 eeprom1: qcom,eeprom_reva@a0 {
  cell-index = <0>;
  reg = <0xa0 0x0>;
  qcom,eeprom-name = "imx234_eeprom";
  compatible = "qcom,eeprom";
  qcom,slave-addr = <0xa0>;
  qcom,cci-master = <0>;
  qcom,num-blocks = <1>;
  qcom,page0 = <0 0x0 2 0x0 1 20>;
  qcom,poll0 = <0 0x0 2 0x0 1 20>;

  qcom,mem0 = <0xd80 0x0000 2 0 1 0>;
  cam_vdig-supply = <&pm8994_l3>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_l17>;
  cam_oisvdd-supply = <&pm8994_l23>;
  mh1_vio-supply = <&pm8994_l30>;
  mh1_vdde12-supply = <&pm8994_l31>;
  gyro_vdd-supply = <&pm8994_l19>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf", "cam_oisvdd", "mh1_vio", "mh1_vdde12", "gyro_vdd";
  qcom,cam-vreg-type = <0 0 0 0 0 0 0 0>;
  qcom,cam-vreg-min-voltage = <1050000 0 2800000 0 2800000 1800000 1200000 3300000>;
  qcom,cam-vreg-max-voltage = <1050000 0 2800000 0 2800000 1800000 1200000 3300000>;
  qcom,cam-vreg-op-mode = <105000 0 100000 0 100000 105000 105000 105000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active &cam_sensor_rear_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend &cam_sensor_rear_suspend>;
  gpios = <&msm_gpio 13 0>,
   <&msm_gpio 92 0>,
   <&msm_gpio 26 0>,
   <&pm8994_gpios 1 0>,
   <&msm_gpio 106 0>,
   <&pm8994_gpios 14 0>,
   <&pm8994_mpps 8 0>,
   <&pm8994_mpps 2 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-ois-reset = <2>;
  qcom,gpio-ldaf-en = <3>;
  qcom,gpio-vaf = <4>;
  qcom,gpio-mh1-reset = <5>;
  qcom,gpio-mh1-ldo-en = <6>;
  qcom,gpio-mh1-dcdc-en = <7>;
  qcom,gpio-req-tbl-num = <0 1 2 3 4 5 6 7>;
  qcom,gpio-req-tbl-flags = <0 0 0 0 0 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0", "MAIN_CAM_RESET", "OIS_RESET",
     "LDAF_EN", "OISANA_AFVDD_EN", "MH1_RESET", "MH1_LDO_EN", "MH1_DCDC_EN";
  qcom,cam-power-seq-type = "sensor_vreg", "sensor_gpio";
  qcom,cam-power-seq-val = "cam_vio", "sensor_gpio_mh1_ldo_en";
  qcom,cam-power-seq-cfg-val = <1 1>;
  qcom,cam-power-seq-delay = <5 5>;
  status = "disable";
 };

 lge,camera0_evb@34 {
  cell-index = <0>;
  compatible = "qcom,imx234";
  reg = <0x34>;
  qcom,slave-id = <0x34 0x0016 0x0240>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,actuator-src = <&actuator>;
  qcom,ois-src = <&ois>;

  qcom,tcs-src = <&tcs>;
  qcom,eeprom-src = <&eeprom0>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,mount-angle = <90>;
  qcom,sensor-name = "imx234";
  cam_vdig-supply = <&pm8994_l3>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_l17>;
  cam_oisvdd-supply = <&pm8994_l23>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf", "cam_oisvdd";
  qcom,cam-vreg-type = <0 0 0 0 0>;
  qcom,cam-vreg-min-voltage = <1050000 0 2800000 0 2800000>;
  qcom,cam-vreg-max-voltage = <1050000 0 2800000 0 2800000>;
  qcom,cam-vreg-op-mode = <105000 0 100000 0 100000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active &cam_sensor_rear_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend &cam_sensor_rear_suspend>;
  gpios = <&msm_gpio 13 0>,
   <&msm_gpio 92 0>,
   <&msm_gpio 26 0>,
   <&msm_gpio 74 0>,
   <&msm_gpio 106 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-ois-reset = <2>;
  qcom,gpio-ldaf-en = <3>;
  qcom,gpio-vaf = <4>;
  qcom,gpio-req-tbl-num = <0 1 2 3 4>;
  qcom,gpio-req-tbl-flags = <0 0 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0", "MAIN_CAM_RESET", "OIS_RESET",
     "LDAF_EN", "OISANA_AFVDD_EN";
  qcom,csi-lane-assign = <0x4320>;
  qcom,csi-lane-mask = <0x1F>;
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "disable";
  clocks = <&clock_mmss 0x266b3853>,
    <&clock_mmss 0xcf0c61e0>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 lge,camera0_reva@34 {
  cell-index = <0>;
  compatible = "qcom,imx234";
  reg = <0x34>;
  qcom,slave-id = <0x34 0x0016 0x0240>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,actuator-src = <&actuator>;
  qcom,ois-src = <&ois>;
  qcom,proxy-src = <&proxy>;
  qcom,tcs-src = <&tcs>;
  qcom,mh1-src = <&mh1>;
  qcom,eeprom-src = <&eeprom1>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,mount-angle = <90>;
  qcom,sensor-name = "imx234";
  cam_vdig-supply = <&pm8994_l3>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_l17>;
  cam_oisvdd-supply = <&pm8994_l23>;
  mh1_vio-supply = <&pm8994_l30>;
  mh1_vdde12-supply = <&pm8994_l31>;
  gyro_vdd-supply = <&pm8994_l19>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf", "cam_oisvdd", "mh1_vio", "mh1_vdde12", "gyro_vdd";
  qcom,cam-vreg-type = <0 0 0 0 0 0 0 0>;
  qcom,cam-vreg-min-voltage = <1050000 0 2800000 0 2800000 1800000 1200000 3300000>;
  qcom,cam-vreg-max-voltage = <1050000 0 2800000 0 2800000 1800000 1200000 3300000>;
  qcom,cam-vreg-op-mode = <105000 0 100000 0 100000 105000 105000 105000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active &cam_sensor_rear_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend &cam_sensor_rear_suspend>;
  gpios = <&msm_gpio 13 0>,
   <&msm_gpio 92 0>,
   <&msm_gpio 26 0>,
   <&pm8994_gpios 1 0>,
   <&msm_gpio 106 0>,
   <&pm8994_gpios 14 0>,
   <&pm8994_mpps 8 0>,
   <&pm8994_mpps 2 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-ois-reset = <2>;
  qcom,gpio-ldaf-en = <3>;
  qcom,gpio-vaf = <4>;
  qcom,gpio-mh1-reset = <5>;
  qcom,gpio-mh1-ldo-en = <6>;
  qcom,gpio-mh1-dcdc-en = <7>;
  qcom,gpio-req-tbl-num = <0 1 2 3 4 5 6 7>;
  qcom,gpio-req-tbl-flags = <0 0 0 0 0 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0", "MAIN_CAM_RESET", "OIS_RESET",
     "LDAF_EN", "OISANA_AFVDD_EN", "MH1_RESET", "MH1_LDO_EN", "MH1_DCDC_EN";
  qcom,csi-lane-assign = <0x4320>;
  qcom,csi-lane-mask = <0x1F>;
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "disable";
  clocks = <&clock_mmss 0x266b3853>,
    <&clock_mmss 0xcf0c61e0>;
  clock-names = "cam_src_clk", "cam_clk";

  qcom,gpio_sw = <&pmi8994_mpps 1 0>;
 };

 eeprom3: qcom,eeprom@a0 {
  cell-index = <0>;
  reg = <0xa0 0x0>;
  qcom,eeprom-name = "imx234_eeprom";
  compatible = "qcom,eeprom";
  qcom,slave-addr = <0xa0>;
  qcom,cci-master = <0>;
  qcom,num-blocks = <1>;
  qcom,page0 = <0 0x0 2 0x0 1 20>;
  qcom,poll0 = <0 0x0 2 0x0 1 20>;

  qcom,mem0 = <0xd80 0x0000 2 0 1 0>;
  cam_vdig-supply = <&pm8994_l3>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_l17>;
  cam_oisvdd-supply = <&pm8994_l23>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf", "cam_oisvdd";
  qcom,cam-vreg-type = <0 0 0 0 0>;
  qcom,cam-vreg-min-voltage = <1050000 0 2800000 0 2800000>;
  qcom,cam-vreg-max-voltage = <1050000 0 2800000 0 2800000>;
  qcom,cam-vreg-op-mode = <105000 0 100000 0 100000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active &cam_sensor_rear_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend &cam_sensor_rear_suspend>;
  gpios = <&msm_gpio 13 0>,
   <&msm_gpio 92 0>,
   <&msm_gpio 26 0>,
   <&pm8994_gpios 1 0>,
   <&msm_gpio 106 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-ois-reset = <2>;
  qcom,gpio-ldaf-en = <3>;
  qcom,gpio-vaf = <4>;
  qcom,gpio-req-tbl-num = <0 1 2 3 4>;
  qcom,gpio-req-tbl-flags = <0 0 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0", "MAIN_CAM_RESET", "OIS_RESET",
     "LDAF_EN", "OISANA_AFVDD_EN";
  qcom,cam-power-seq-type = "sensor_vreg";
  qcom,cam-power-seq-val = "cam_vio";
  qcom,cam-power-seq-cfg-val = <1>;
  qcom,cam-power-seq-delay = <5>;
  status = "disable";
 };

 lge,camera0@34 {
  cell-index = <0>;
  compatible = "qcom,imx234";
  reg = <0x34>;
  qcom,slave-id = <0x34 0x0016 0x0240>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,actuator-src = <&actuator>;
  qcom,ois-src = <&ois>;
  qcom,proxy-src = <&proxy>;
  qcom,tcs-src = <&tcs>;
  qcom,eeprom-src = <&eeprom3>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,mount-angle = <90>;
  qcom,sensor-name = "imx234";
  cam_vdig-supply = <&pm8994_l3>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_l17>;
  cam_oisvdd-supply = <&pm8994_l23>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf", "cam_oisvdd";
  qcom,cam-vreg-type = <0 0 0 0 0>;
  qcom,cam-vreg-min-voltage = <1050000 0 2800000 0 2800000>;
  qcom,cam-vreg-max-voltage = <1050000 0 2800000 0 2800000>;
  qcom,cam-vreg-op-mode = <105000 0 100000 0 100000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active &cam_sensor_rear_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend &cam_sensor_rear_suspend>;
  gpios = <&msm_gpio 13 0>,
   <&msm_gpio 92 0>,
   <&msm_gpio 26 0>,
   <&pm8994_gpios 1 0>,
   <&msm_gpio 106 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-ois-reset = <2>;
  qcom,gpio-ldaf-en = <3>;
  qcom,gpio-vaf = <4>;
  qcom,gpio-req-tbl-num = <0 1 2 3 4>;
  qcom,gpio-req-tbl-flags = <0 0 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0", "MAIN_CAM_RESET", "OIS_RESET",
     "LDAF_EN", "OISANA_AFVDD_EN";
  qcom,csi-lane-assign = <0x4320>;
  qcom,csi-lane-mask = <0x1F>;
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "disable";
  clocks = <&clock_mmss 0x266b3853>,
    <&clock_mmss 0xcf0c61e0>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 lge,camera2@6c {
  cell-index = <2>;
  compatible = "qcom,ov5670w";
  reg = <0x6c>;
  qcom,slave-id = <0x6c 0x300b 0x5670>;
  qcom,eeprom-src = <&eeprom2>;
  qcom,mount-angle = <270>;
  qcom,sensor-name = "ov5670w";
  cam_vana-supply = <&pm8994_l29>;
  cam_vdig-supply = <&pm8994_l14>;
  cam_vio-supply = <&pm8994_l30>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-type = <0 0 0>;
  qcom,cam-vreg-min-voltage = <1200000 1800000 2800000>;
  qcom,cam-vreg-max-voltage = <1200000 1800000 2800000>;
  qcom,cam-vreg-op-mode = <105000 105000 105000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_active &cam_sensor_front2_active>;
  pinctrl-1 = <&cam_sensor_mclk2_suspend &cam_sensor_front2_suspend>;
  gpios = <&msm_gpio 15 0>,
   <&msm_gpio 104 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
        "CAM_RESET2";
  qcom,csi-lane-assign = <0x4320>;
  qcom,csi-lane-mask = <0x7>;
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <1>;
  qcom,cci-master = <1>;
  status = "disable";
  clocks = <&clock_mmss 0x42545468>,
   <&clock_mmss 0x851286f2>;
  clock-names = "cam_src_clk", "cam_clk";
 };
};

&i2c_2 {
 eeprom2: qcom,eeprom@a0 {
  cell-index = <1>;
  reg = <0x50 0x0>;
  qcom,eeprom-name = "ov5670_eeprom";
  compatible = "qcom,eeprom";
  qcom,slave-addr = <0xa0>;
  qcom,num-blocks = <4>;
  qcom,page0 = <0 0x0 2 0x0 1 20>;
  qcom,poll0 = <0 0x0 2 0x0 1 20>;
  qcom,mem0 = <0x543 0x0000 2 0 1 0>;
  qcom,page1 = <0 0x0 2 0x0 1 20>;
  qcom,poll1 = <0 0x0 2 0x0 1 20>;
  qcom,mem1 = <0x543 0x0543 2 0 1 0>;
  qcom,page2 = <0 0x0 2 0x0 1 20>;
  qcom,poll2 = <0 0x0 2 0x0 1 20>;
  qcom,mem2 = <0x543 0x0A86 2 0 1 0>;
  qcom,page3 = <0 0x0 2 0x0 1 20>;
  qcom,poll3 = <0 0x0 2 0x0 1 20>;
  qcom,mem3 = <0x543 0x0FC9 2 0 1 0>;
  cam_vana-supply = <&pm8994_l29>;
  cam_vdig-supply = <&pm8994_l14>;
  cam_vio-supply = <&pm8994_l30>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-type = <0 0 0>;
  qcom,cam-vreg-min-voltage = <1200000 1800000 2800000>;
  qcom,cam-vreg-max-voltage = <1200000 1800000 2800000>;
  qcom,cam-vreg-op-mode = <105000 105000 105000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_active &cam_sensor_front_active>;
  pinctrl-1 = <&cam_sensor_mclk2_suspend &cam_sensor_front_suspend>;
  gpios = <&msm_gpio 14 0>,
   <&msm_gpio 107 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
        "CAM_RESET1";
  qcom,cam-power-seq-type = "sensor_vreg";
  qcom,cam-power-seq-val = "cam_vio";
  qcom,cam-power-seq-cfg-val = <1>;
  qcom,cam-power-seq-delay = <5>;
 };

 lge,camera1@20 {
  cell-index = <1>;
  compatible = "qcom,ov5670";
  reg = <0x20>;
  qcom,slave-id = <0x20 0x300b 0x5670>;
  qcom,eeprom-src = <&eeprom2>;
  qcom,mount-angle = <270>;
  qcom,sensor-name = "ov5670";
  cam_vana-supply = <&pm8994_l29>;
  cam_vdig-supply = <&pm8994_l14>;
  cam_vio-supply = <&pm8994_l30>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-type = <0 0 0>;
  qcom,cam-vreg-min-voltage = <1200000 1800000 2800000>;
  qcom,cam-vreg-max-voltage = <1200000 1800000 2800000>;
  qcom,cam-vreg-op-mode = <105000 105000 105000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_active &cam_sensor_front_active>;
  pinctrl-1 = <&cam_sensor_mclk1_suspend &cam_sensor_front_suspend>;
  gpios = <&msm_gpio 14 0>,
   <&msm_gpio 107 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
        "CAM_RESET1";
  qcom,csi-lane-assign = <0x4320>;
  qcom,csi-lane-mask = <0x7>;
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <1>;
  status = "disable";
  clocks = <&clock_mmss 0xa73cad0c>,
   <&clock_mmss 0xd1410ed4>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 mh1: qcom,mh1@3e {
  cell-index = <0>;
  reg = <0x3e>;
  compatible = "qcom,mh1";
  qcom,slave-addr = <0x3e>;

  mh1_irq = <&pm8994_gpios 12 0>;

  status = "disable";
 };
};
# 796 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-connectivity.dtsi" 1
# 12 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-connectivity.dtsi"
&soc {
 bcmdhd_wifi {
  compatible = "lge,bcmdhd_wlan";

  wlan-en-gpio = <&msm_gpio 113 0>;
  wlan-hostwake-gpio = <&msm_gpio 64 0>;

  pinctrl-names = "default";
  pinctrl-0 = <&pmx_wlan_enable_default &pmx_wlan_hostwake_default>;
 };


 bt_bluetooth_pm {
  compatible = "lge,bluetooth_pm";
  gpio-bt-reset = <&msm_gpio 25 0>;
  gpio-bt-host-wake = <&msm_gpio 95 0>;
  gpio-bt-ext-wake = <&msm_gpio 105 0>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <95 0>;
  interrupt-names = "host_wake_interrupt";

  pinctrl-names = "bt_enable_active","bt_enable_suspend","bt_active","bt_suspend","bt_ext_active","bt_ext_suspend";
  pinctrl-0 = <&bt_enable_active>;
  pinctrl-1 = <&bt_enable_suspend>;
  pinctrl-2 = <&bt_host_wake_active>;
  pinctrl-3 = <&bt_host_wake_suspend>;
  pinctrl-4 = <&bt_ext_wake_active>;
  pinctrl-5 = <&bt_ext_wake_suspend>;
     };

};
# 797 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-misc.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-misc.dtsi"
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../pmi8994-haptic.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../pmi8994-haptic.dtsi"
&pmi8994_haptics {
 status = "okay";
 compatible = "qcom,qpnp-haptic";
 reg = <0xc000 0x100>;
 interrupts = <0x3 0xc0 0x0>,
     <0x3 0xc0 0x1>;
 interrupt-names = "sc-irq", "play-irq";
 qcom,play-mode = "direct";
 qcom,wave-play-rate-us = <5263>;
 qcom,actuator-type = "erm";
 qcom,wave-shape = "square";
 qcom,vmax-mv = <2400>;
 qcom,ilim-ma = <150>;
 qcom,sc-deb-cycles = <8>;
 qcom,int-pwm-freq-khz = <505>;
 qcom,brake-pattern = [03 03 03 03];
 qcom,use-play-irq;
 qcom,use-sc-irq;
 qcom,wave-samples = [3e 3e 3e 3e 3e 3e 3e 3e];
 qcom,wave-rep-cnt = <1>;
 qcom,wave-samp-rep-cnt = <1>;
};
# 14 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-misc.dtsi" 2

&soc {
    gpio_keys {
        compatible = "gpio-keys";
        input-name = "gpio-keys";

        vol_up {
            label = "volume_up";
            gpios = <&pm8994_gpios 3 0x1>;
            linux,input-type = <1>;
            linux,code = <115>;
            gpio-key,wakeup;
            debounce-interval = <15>;
        };
    };

 serial@f9961000 {
  status = "ok";
  pinctrl-names = "default";
  pinctrl-0 = <&irrc_uart_tx_default &irrc_uart_rx_default>;
 };

 uei_irrc {
  status = "ok";
  pinctrl-names = "default";
  pinctrl-0 = <&irrc_rst_default>;
 };
};
# 798 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-panel.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-panel.dtsi"
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi0-qhd-cmd.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi0-qhd-cmd.dtsi"
&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
 qcom,mdss-has-source-split;
 qcom,mdss-has-dst-split;


 dsi_dual_lgd_sic_cmd_0: qcom,mdss_dsi_lgd_lg4945_1440p_mipi0_cmd {
  qcom,mdss-dsi-panel-name = "LGD SIC LG4945 INCELL 1440p Dual 0 cmd mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2720>;
  qcom,mdss-dsi-h-front-porch = <72>;
  qcom,mdss-dsi-h-back-porch = <96>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <43>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-lane-hs = <1>;
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;

  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [D4 38 38 00 68 5E
         3A 3A 2C 03 04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x02>;
  lge,mdss-dsi-t-clk-post_for_jdi_ab = <0x32>;
  qcom,mdss-dsi-t-clk-pre = <0x2D>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,suspend-ulps-enabled;
  qcom,mdss-dsi-tx-eot-append;

  qcom,partial-update-enabled;
  qcom,partial-update-roi-merge;
  qcom,panel-roi-alignment = <8 8 4 4 32 32>;
  qcom,mdss-dsi-on-command = [

   39 01 00 00 00 00 05 2B 00 00 0A 9F

   15 01 00 00 00 00 02 B0 AC

   39 01 00 00 00 00 03 44 0A 8C

   15 01 00 00 00 00 02 35 00

   15 01 00 00 00 00 02 53 24

   15 01 00 00 00 00 02 51 FF

   15 01 00 00 00 00 02 55 81

   39 01 00 00 00 00 08 B3 0A 14 28 C8 1A 94 02

   39 01 00 00 00 00 0B B4 91 08 0A 0A 0A 0A 14 14 14 14

   39 01 00 00 00 00 0F B5 28 10 20 C8 22 09 09 01 01 00 68 E8 05 05

   39 01 00 00 00 00 06 B6 16 0F 00 08 0A

   39 01 00 00 00 00 06 B8 60 91 A7 90 01

   39 01 00 00 00 00 03 C0 91 00

   39 01 00 00 00 00 06 C1 01 00 F0 C2 CF

   15 01 00 00 00 00 02 C2 CC

   39 01 00 00 00 00 06 C3 35 88 22 26 21

   39 01 00 00 00 00 08 C5 24 20 A0 25 14 34 02

   15 01 00 00 00 00 02 C9 9F

   39 01 00 00 00 00 0C CB 86 46 0F 77 06 01 16 0F 08 0A 36

   39 01 00 00 00 00 10 CD F0 4C 0D 3F 4F 22 22 01 0A 01 02 57 A8 64 64

   39 01 00 00 00 00 0E D0 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

   39 01 00 00 00 00 0E D1 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

   39 01 00 00 00 00 0E D2 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

   39 01 00 00 00 00 0E D3 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

   39 01 00 00 00 00 0E D4 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

   39 01 00 00 00 00 0E D5 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

   39 01 00 00 00 00 16 D6 22 2D 4C 6E 22 22 61 65 67 69 6B 22 71 55 55 55 03 55 55 55 03

   39 01 00 00 00 00 16 D7 22 2D 4C 6E 22 22 60 64 66 68 6a 22 71 55 55 55 03 55 55 55 03

   39 01 00 00 00 00 07 D8 78 77 76 75 74 73

   39 01 00 00 00 00 07 D9 78 77 76 75 74 73

   39 01 00 00 00 00 08 CA BD BD CC 0C 00 93 00

   39 01 00 00 00 00 04 E8 00 00 00

   15 01 00 00 00 00 02 F0 62

   39 01 00 00 00 00 05 F2 01 00 04 00

   39 01 00 00 00 00 18 F3 00 43 83 C0 FF 30 00 40 80 C0 FF 50 00 3C 7C BC FF 00 00 40 80 C0 FF

   39 01 00 00 00 00 07 B9 13 00 00 78 7F 80

   39 01 00 00 00 00 19 FC 0F 60 75 87 A8 C0 E4 F0 00 40 70 90 A0 B0 C0 F0 00 20 40 60 80 A0 C0 E0

   39 01 00 00 00 00 03 C6 04 55

   05 01 00 00 00 00 01 29

   05 01 00 00 64 00 01 11
   ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [

   05 01 00 00 0A 00 02 28 00

   39 01 00 00 00 00 06 E7 00 00 00 00 00

   05 01 00 00 00 00 02 10 00

   39 01 00 00 69 00 05 CC 01 00 00 00
   ];
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,cont-splash-enabled;

  qcom,mode-control-dsi-state = "dsi_lp_mode";
  lge,mode-change-cmds-u2-to-u1 = [

   15 01 00 00 00 00 02 55 81

   39 01 00 00 00 00 05 2B 00 00 0A 9F

   39 01 00 00 00 00 05 30 00 A0 0A 9F

   05 01 00 00 00 00 01 12
  ];
  lge,mode-change-cmds-u3-to-u1 = [

   15 01 00 00 00 00 02 55 81

   39 01 00 00 00 00 06 E7 00 00 00 00 00

   39 01 00 00 00 00 05 30 00 A0 0A 9F

   05 01 00 00 00 00 01 12
  ];
  lge,mode-change-cmds-u1-to-u2 = [

   15 01 00 00 00 00 02 55 00

   05 01 00 00 00 00 01 34

   39 01 00 00 00 00 06 E7 00 00 00 30 00

   39 01 00 00 00 00 05 2B 00 00 00 9F

   39 01 00 00 00 00 05 30 00 00 00 9F

   05 01 00 00 14 00 01 12

   39 01 00 00 00 00 06 E7 00 00 00 00 00
  ];
  lge,mode-change-cmds-u3-to-u2 = [

   15 01 00 00 00 00 02 55 00

   05 01 00 00 00 00 01 34

   39 01 00 00 00 00 06 E7 00 00 00 00 00

   39 01 00 00 00 00 05 2B 00 00 00 9F

   39 01 00 00 00 00 05 30 00 00 00 9F

   05 01 00 00 14 00 01 12
  ];
  lge,mode-change-cmds-u1-to-u3 = [

   15 01 00 00 00 00 02 55 81

   39 01 00 00 00 00 06 E7 00 00 00 00 00

   05 01 00 00 00 00 01 13
  ];
  lge,mode-change-cmds-u2-to-u3 = [

   15 01 00 00 00 00 02 55 81

   39 01 00 00 00 00 05 2B 00 00 0A 9F

   05 01 00 00 21 00 01 13
  ];
  lge,mode-change-cmds-u3-ready = [

   39 01 00 00 00 00 06 E7 00 00 00 30 00

   39 01 00 00 00 00 05 2B 00 00 0A 9F
  ];
  lge,mode-change-cmds-proximity-u2-to-u3 = [

   15 01 00 00 00 00 02 55 81

   39 01 00 00 00 00 03 C6 1B 55

   39 01 00 00 00 00 05 2B 00 00 0A 9F

   05 01 00 00 21 00 01 13
  ];
  lge,mode-change-cmds-proximity-u3-to-u2 = [

   15 01 00 00 00 00 02 55 00

   05 01 00 00 00 00 01 34

   39 01 00 00 00 00 06 E7 00 00 00 00 00

   39 01 00 00 00 00 03 C6 04 55

   39 01 00 00 00 00 05 2B 00 00 00 9F

   39 01 00 00 00 00 05 30 00 00 00 9F

   05 01 00 00 14 00 01 12
  ];

  qcom,sre-control-dsi-state = "dsi_lp_mode";
  lge,sre-cmds-off = [
   15 01 00 00 00 00 02 55 81
  ];
  lge,sre-cmds-on = [
   15 01 00 00 00 00 02 55 C1
  ];

  qcom,ad-control-dsi-state = "dsi_lp_mode";
  lge,ad-cmds-off = [
         15 01 00 00 00 00 02 55 81
  ];
  lge,ad-cmds-on = [
         15 01 00 00 00 00 02 55 80
  ];

  qcom,img-tune-control-dsi-state = "dsi_lp_mode";
  lge,sharpness-cmds-on = [

   15 01 00 00 00 00 02 B0 AC
   39 01 00 00 00 00 05 F2 01 00 04 00
  ];
  lge,color_enhancement-cmds-on = [

   15 01 00 00 00 00 02 B0 AC
   15 01 00 00 00 00 02 F0 62
   39 01 00 00 00 00 18 F3 00 43 83 C0 FF 30 00 40 80 C0 FF 50 00 3C 7C BC FF 00 00 40 80 C0 FF
  ];

  qcom,blmap-size = <256>;
  qcom,blmap = <
     0 27 27 27 27 27 27 27 27 27
     27 27 28 28 28 29 29 29 29 30
     30 30 31 31 32 34 35 36 38 39
     40 42 43 44 46 47 49 51 53 55
     57 59 61 63 65 67 69 71 73 75

     79 83 87 91 96 100 104 108 112 116
     120 124 128 131 136 140 145 149 153 157
     161 165 169 173 179 185 191 197 203 209
     215 221 227 233 239 245 252 258 265 271
     278 284 291 297 304 310 317 323 330 339

     348 357 366 375 383 392 401 410 419 428
     437 445 454 463 471 480 489 498 506 515
     524 532 541 552 564 575 587 598 610 621
     632 644 655 667 678 692 706 720 734 748
     761 775 789 803 817 831 844 857 871 884

     897 910 924 937 950 963 977 990 1003 1019
     1035 1051 1067 1083 1099 1115 1131 1147 1163 1179
     1195 1211 1228 1244 1261 1277 1293 1310 1326 1342
     1359 1375 1392 1408 1428 1448 1467 1487 1507 1527
     1546 1566 1586 1606 1625 1645 1665 1685 1705 1725

     1745 1765 1785 1805 1825 1845 1865 1885 1905 1930
     1956 1981 2007 2032 2058 2083 2109 2134 2160 2185
     2209 2233 2257 2280 2304 2328 2352 2376 2400 2423
     2447 2471 2495 2523 2551 2579 2607 2635 2663 2690
     2718 2746 2774 2802 2830 2864 2897 2931 2965 2998

     3032 3065 3099 3133 3166 3200>;

  qcom,mdss-pan-physical-width-dimension = <71>;
  qcom,mdss-pan-physical-height-dimension = <135>;

  lge,panel_power_sequence = <
   0
   0
   0
   0
   1
   1
   0
   1
   0
   1
   1
   1
   1
   0
   1
   1
   1
   0
   1
   1
   1
   1
   1
   1
   0
   >;
 };
};

&pmx_mdss {
 qcom,num-grp-pins = <3>;
 qcom,pins = <&gp 78>, <&gp 89>, <&gp 110>;
};

&mdss_fb0 {
 qcom,memory-reservation-size = <0x1C20000>;
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_dual_lgd_sic_cmd_0>;
 pinctrl-names = "mdss_default", "mdss_sleep";




 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;

 qcom,platform-reset-gpio = <&msm_gpio 78 0>;

 qcom,platform-vddio_en-gpio = <&msm_gpio 110 0>;
 qcom,platform-avdd-gpio = <&msm_gpio 89 0>;

 vpnl_touch-supply = <&pm8994_l22>;

 qcom,panel-supply-entries {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vpnl_touch";
   qcom,supply-min-voltage = <3000000>;
   qcom,supply-max-voltage = <3000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
   qcom,supply-post-on-sleep = <1>;
   qcom,supply-pre-off-sleep = <10>;

   qcom,supply-num-of-rev = <4>;
  };
 };
};



&rpm_bus {
 rpm-regulator-ldoa22 {
  status = "okay";
  pm8994_l22: regulator-l22 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3000000>;
   status = "okay";
  };
 };
};

&spmi_bus {
 qcom,pmi8994@3 {
  qcom,leds@d800 {
   qcom,fs-curr-ua = <20000>;
   qcom,ibb-pwrup-dly = <1>;
   qcom,led-strings-list = [00 01 02];
   qcom,en-cabc;
   qcom,switch-freq-khz = <600>;
  };
 };
};

&i2c_5 {
    p1_dsv@3e {
        status = "ok";
        compatible = "sm_dw,p1_dsv";
        reg = <0x3e>;
    };
};

# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi0-qhd-cmd-rev0.dtsi" 1
&dsi_dual_lgd_sic_cmd_0 {
 qcom,mdss-dsi-h-front-porch-rev0 = <60>;
 qcom,mdss-dsi-h-back-porch-rev0 = <88>;
 qcom,mdss-dsi-v-back-porch-rev0 = <250>;
 qcom,mdss-dsi-v-front-porch-rev0 = <56>;

 qcom,mdss-dsi-on-command-rev0 = [

  39 01 00 00 00 00 05 2B 00 00 0A 9F

  15 01 00 00 00 00 02 B0 AC

  15 01 00 00 00 00 02 35 00

  15 01 00 00 00 00 02 53 24

  15 01 00 00 00 00 02 51 FF

  15 01 00 00 00 00 02 55 81

  39 01 00 00 00 00 08 B3 0A 14 28 C8 1A 94 02

  39 01 00 00 00 00 0B B4 91 08 0A 0A 0A 0A 14 14 14 14

  39 01 00 00 00 00 0F B5 28 10 20 C8 22 09 09 01 01 00 68 E8 05 05

      39 01 00 00 00 00 06 B6 16 8F 00 08 0A

  39 01 00 00 00 00 06 B8 60 91 A7 90 01

  39 01 00 00 00 00 03 C0 91 00

  39 01 00 00 00 00 06 C1 01 00 F0 C2 CF

  15 01 00 00 00 00 02 C2 CC

      39 01 00 00 00 00 06 C3 35 BB 22 26 21

  39 01 00 00 00 00 08 C5 22 20 A0 25 14 34 02

  15 01 00 00 00 00 02 C9 9F

  39 01 00 00 00 00 0C CB 86 46 0F 77 06 01 16 0F 08 0A 36

  39 01 00 00 00 00 10 CD F0 4C 0D 3F 4F 22 22 01 0A 01 02 57 A8 64 64

  39 01 00 00 00 00 0E D0 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D1 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D2 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D3 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D4 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 0E D5 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 16 D6 22 2D 4C 6E 22 22 61 65 67 69 6B 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 16 D7 22 2D 4C 6E 22 22 60 64 66 68 6a 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 07 D8 78 77 76 75 74 73

  39 01 00 00 00 00 07 D9 78 77 76 75 74 73

  39 01 00 00 00 00 08 CA BD BD CC 0C 00 93 00

  39 01 00 00 00 00 04 E8 00 00 00

  15 01 00 00 00 00 02 F0 62

  39 01 00 00 00 00 05 F2 01 00 04 00

  39 01 00 00 00 00 18 F3 00 43 83 C0 FF 30 00 40 80 C0 FF 50 00 3C 7C BC FF 00 00 40 80 C0 FF

  39 01 00 00 00 00 07 B9 13 00 00 78 7F 80

  39 01 00 00 00 00 19 FC 0F 60 75 87 A8 C0 E4 F0 00 40 70 90 A0 B0 C0 F0 00 20 40 60 80 A0 C0 E0

      39 01 00 00 00 00 03 C6 18 55

      39 01 00 00 00 00 03 44 00 00

  05 01 00 00 00 00 01 29

  05 01 00 00 64 00 01 11
 ];

 lge,mode-change-cmds-proximity-u3-to-u2-rev0 = [

  15 01 00 00 00 00 02 55 00

  05 01 00 00 00 00 01 34

  39 01 00 00 00 00 06 E7 00 00 00 00 00

      39 01 00 00 00 00 03 C6 18 55

  39 01 00 00 00 00 05 2B 00 00 00 9F

  39 01 00 00 00 00 05 30 00 00 00 9F

  05 01 00 00 14 00 01 12
 ];
};

&mdss_dsi0 {
 qcom,panel-supply-entries {
  qcom,panel-supply-entry@0 {
   qcom,supply-min-voltage-rev0 = <3000000>;
   qcom,supply-max-voltage-rev0 = <3000000>;
  };
 };
};
# 453 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi0-qhd-cmd.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi0-qhd-cmd-rev1.dtsi" 1
&dsi_dual_lgd_sic_cmd_0 {
 qcom,mdss-dsi-h-front-porch-rev1 = <60>;
 qcom,mdss-dsi-h-back-porch-rev1 = <88>;
 qcom,mdss-dsi-v-back-porch-rev1 = <250>;
 qcom,mdss-dsi-v-front-porch-rev1 = <56>;

 qcom,mdss-dsi-on-command-rev1 = [

  39 01 00 00 00 00 05 2B 00 00 0A 9F

  15 01 00 00 00 00 02 B0 AC

  15 01 00 00 00 00 02 35 00

  15 01 00 00 00 00 02 53 24

  15 01 00 00 00 00 02 51 FF

  15 01 00 00 00 00 02 55 81

  39 01 00 00 00 00 08 B3 0A 14 28 C8 1A 94 02

  39 01 00 00 00 00 0B B4 91 08 0A 0A 0A 0A 14 14 14 14

  39 01 00 00 00 00 0F B5 28 10 20 C8 22 09 09 01 01 00 68 E8 05 05

      39 01 00 00 00 00 06 B6 16 8F 00 08 0A

  39 01 00 00 00 00 06 B8 60 91 A7 90 01

  39 01 00 00 00 00 03 C0 91 00

  39 01 00 00 00 00 06 C1 01 00 F0 C2 CF

  15 01 00 00 00 00 02 C2 CC

      39 01 00 00 00 00 06 C3 35 88 22 26 21

  39 01 00 00 00 00 08 C5 22 20 A0 25 14 34 02

  15 01 00 00 00 00 02 C9 9F

  39 01 00 00 00 00 0C CB 86 46 0F 77 06 01 16 0F 08 0A 36

  39 01 00 00 00 00 10 CD F0 4C 0D 3F 4F 22 22 01 0A 01 02 57 A8 64 64

  39 01 00 00 00 00 0E D0 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D1 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D2 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D3 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D4 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 0E D5 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 16 D6 22 2D 4C 6E 22 22 61 65 67 69 6B 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 16 D7 22 2D 4C 6E 22 22 60 64 66 68 6a 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 07 D8 78 77 76 75 74 73

  39 01 00 00 00 00 07 D9 78 77 76 75 74 73

  39 01 00 00 00 00 08 CA BD BD CC 0C 00 93 00

  39 01 00 00 00 00 04 E8 00 00 00

  15 01 00 00 00 00 02 F0 62

  39 01 00 00 00 00 05 F2 01 00 04 00

  39 01 00 00 00 00 18 F3 00 43 83 C0 FF 30 00 40 80 C0 FF 50 00 3C 7C BC FF 00 00 40 80 C0 FF

  39 01 00 00 00 00 07 B9 13 00 00 78 7F 80

  39 01 00 00 00 00 19 FC 0F 60 75 87 A8 C0 E4 F0 00 40 70 90 A0 B0 C0 F0 00 20 40 60 80 A0 C0 E0

      39 01 00 00 00 00 03 C6 18 55

      39 01 00 00 00 00 03 44 00 00

  05 01 00 00 00 00 01 29

  05 01 00 00 64 00 01 11
 ];

 lge,mode-change-cmds-proximity-u3-to-u2-rev1 = [

  15 01 00 00 00 00 02 55 00

  05 01 00 00 00 00 01 34

  39 01 00 00 00 00 06 E7 00 00 00 00 00

      39 01 00 00 00 00 03 C6 18 55

  39 01 00 00 00 00 05 2B 00 00 00 9F

  39 01 00 00 00 00 05 30 00 00 00 9F

  05 01 00 00 14 00 01 12
 ];
};

&mdss_dsi0 {
 qcom,panel-supply-entries {
  qcom,panel-supply-entry@0 {
   qcom,supply-min-voltage-rev1 = <3250000>;
   qcom,supply-max-voltage-rev1 = <3250000>;
  };
 };
};
# 454 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi0-qhd-cmd.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi0-qhd-cmd-rev2.dtsi" 1
&dsi_dual_lgd_sic_cmd_0 {
 qcom,mdss-dsi-h-front-porch-rev2 = <60>;
 qcom,mdss-dsi-h-back-porch-rev2 = <88>;
 qcom,mdss-dsi-v-back-porch-rev2 = <250>;
 qcom,mdss-dsi-v-front-porch-rev2 = <56>;

 qcom,mdss-dsi-on-command-rev2 = [

  39 01 00 00 00 00 05 2B 00 00 0A 9F

  15 01 00 00 00 00 02 B0 AC

  15 01 00 00 00 00 02 35 00

  15 01 00 00 00 00 02 53 24

  15 01 00 00 00 00 02 51 FF

  15 01 00 00 00 00 02 55 81

  39 01 00 00 00 00 08 B3 0A 14 28 C8 1A 94 02

  39 01 00 00 00 00 0B B4 91 08 0A 0A 0A 0A 14 14 14 14

  39 01 00 00 00 00 0F B5 28 10 20 C8 22 09 09 01 01 00 68 E8 05 05

      39 01 00 00 00 00 06 B6 16 8F 00 08 0A

  39 01 00 00 00 00 06 B8 60 91 A7 90 01

  39 01 00 00 00 00 03 C0 91 00

  39 01 00 00 00 00 06 C1 01 00 F0 C2 CF

  15 01 00 00 00 00 02 C2 CC

      39 01 00 00 00 00 06 C3 35 88 22 26 21

  39 01 00 00 00 00 08 C5 22 20 A0 25 14 34 02

  15 01 00 00 00 00 02 C9 9F

  39 01 00 00 00 00 0C CB 86 46 0F 77 06 01 16 0F 08 0A 36

  39 01 00 00 00 00 10 CD F0 4C 0D 3F 4F 22 22 01 0A 01 02 57 A8 64 64

  39 01 00 00 00 00 0E D0 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D1 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D2 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D3 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D4 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 0E D5 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 16 D6 22 2D 4C 6E 22 22 61 65 67 69 6B 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 16 D7 22 2D 4C 6E 22 22 60 64 66 68 6a 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 07 D8 78 77 76 75 74 73

  39 01 00 00 00 00 07 D9 78 77 76 75 74 73

  39 01 00 00 00 00 08 CA BD BD CC 0C 00 93 00

  39 01 00 00 00 00 04 E8 00 00 00

  15 01 00 00 00 00 02 F0 62

  39 01 00 00 00 00 05 F2 01 00 04 00

  39 01 00 00 00 00 18 F3 00 43 83 C0 FF 30 00 40 80 C0 FF 50 00 3C 7C BC FF 00 00 40 80 C0 FF

  39 01 00 00 00 00 07 B9 13 00 00 78 7F 80

  39 01 00 00 00 00 19 FC 0F 60 75 87 A8 C0 E4 F0 00 40 70 90 A0 B0 C0 F0 00 20 40 60 80 A0 C0 E0

      39 01 00 00 00 00 03 C6 04 55

      39 01 00 00 00 00 03 44 00 00

  05 01 00 00 00 00 01 29

  05 01 00 00 64 00 01 11
 ];

 lge,mode-change-cmds-proximity-u3-to-u2-rev2 = [

  15 01 00 00 00 00 02 55 00

  05 01 00 00 00 00 01 34

  39 01 00 00 00 00 06 E7 00 00 00 00 00

      39 01 00 00 00 00 03 C6 04 55

  39 01 00 00 00 00 05 2B 00 00 00 9F

  39 01 00 00 00 00 05 30 00 00 00 9F

  05 01 00 00 14 00 01 12
 ];
};

&mdss_dsi0 {
 qcom,panel-supply-entries {
  qcom,panel-supply-entry@0 {
   qcom,supply-min-voltage-rev2 = <3300000>;
   qcom,supply-max-voltage-rev2 = <3300000>;
  };
 };
};
# 455 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi0-qhd-cmd.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi0-qhd-cmd-rev3.dtsi" 1
&dsi_dual_lgd_sic_cmd_0 {
 qcom,mdss-dsi-h-front-porch-rev3 = <72>;
 qcom,mdss-dsi-h-back-porch-rev3 = <96>;
 qcom,mdss-dsi-v-back-porch-rev3 = <43>;
 qcom,mdss-dsi-v-front-porch-rev3 = <8>;

 qcom,mdss-dsi-on-command-rev3 = [

  39 01 00 00 00 00 05 2B 00 00 0A 9F

  15 01 00 00 00 00 02 B0 AC

      39 01 00 00 00 00 03 44 0A 8C

  15 01 00 00 00 00 02 35 00

  15 01 00 00 00 00 02 53 24

  15 01 00 00 00 00 02 51 FF

  15 01 00 00 00 00 02 55 81

  39 01 00 00 00 00 08 B3 0A 14 28 C8 1A 94 02

  39 01 00 00 00 00 0B B4 91 08 0A 0A 0A 0A 14 14 14 14

  39 01 00 00 00 00 0F B5 28 10 20 C8 22 09 09 01 01 00 68 E8 05 05

      39 01 00 00 00 00 06 B6 16 0F 00 08 0A

  39 01 00 00 00 00 06 B8 60 91 A7 90 01

  39 01 00 00 00 00 03 C0 91 00

  39 01 00 00 00 00 06 C1 01 00 F0 C2 CF

  15 01 00 00 00 00 02 C2 CC

      39 01 00 00 00 00 06 C3 35 88 22 26 21

  39 01 00 00 00 00 08 C5 24 20 A0 25 14 34 02

  15 01 00 00 00 00 02 C9 9F

  39 01 00 00 00 00 0C CB 86 46 0F 77 06 01 16 0F 08 0A 36

  39 01 00 00 00 00 10 CD F0 4C 0D 3F 4F 22 22 01 0A 01 02 57 A8 64 64

  39 01 00 00 00 00 0E D0 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D1 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D2 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D3 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D4 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 0E D5 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 16 D6 22 2D 4C 6E 22 22 61 65 67 69 6B 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 16 D7 22 2D 4C 6E 22 22 60 64 66 68 6a 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 07 D8 78 77 76 75 74 73

  39 01 00 00 00 00 07 D9 78 77 76 75 74 73

  39 01 00 00 00 00 08 CA BD BD CC 0C 00 93 00

  39 01 00 00 00 00 04 E8 00 00 00

  15 01 00 00 00 00 02 F0 62

  39 01 00 00 00 00 05 F2 01 00 04 00

  39 01 00 00 00 00 18 F3 00 43 83 C0 FF 30 00 40 80 C0 FF 50 00 3C 7C BC FF 00 00 40 80 C0 FF

  39 01 00 00 00 00 07 B9 13 00 00 78 7F 80

  39 01 00 00 00 00 19 FC 0F 60 75 87 A8 C0 E4 F0 00 40 70 90 A0 B0 C0 F0 00 20 40 60 80 A0 C0 E0

      39 01 00 00 00 00 03 C6 04 55

  05 01 00 00 00 00 01 29

  05 01 00 00 64 00 01 11
 ];

 lge,mode-change-cmds-proximity-u3-to-u2-rev3 = [

  15 01 00 00 00 00 02 55 00

  05 01 00 00 00 00 01 34

  39 01 00 00 00 00 06 E7 00 00 00 00 00

      39 01 00 00 00 00 03 C6 04 55

  39 01 00 00 00 00 05 2B 00 00 00 9F

  39 01 00 00 00 00 05 30 00 00 00 9F

  05 01 00 00 14 00 01 12
 ];
};

&mdss_dsi0 {
 qcom,panel-supply-entries {
  qcom,panel-supply-entry@0 {
   qcom,supply-min-voltage-rev3 = <3300000>;
   qcom,supply-max-voltage-rev3 = <3300000>;
  };
 };
};
# 455 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi0-qhd-cmd.dtsi" 2
# 14 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-panel.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi1-qhd-cmd.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi1-qhd-cmd.dtsi"
&mdss_mdp {
 dsi_dual_lgd_sic_cmd_1: qcom,mdss_dsi_lgd_lg4945_1440p_mipi1_cmd {
  qcom,mdss-dsi-panel-name = "LGD SIC LG4945 INCELL 1440p Dual 1 cmd mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi1>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_2";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2720>;
  qcom,mdss-dsi-h-front-porch = <72>;
  qcom,mdss-dsi-h-back-porch = <96>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <43>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-lane-hs = <1>;
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,cmd-sync-wait-trigger;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [D4 38 38 00 68 5E
         3A 3A 2C 03 04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x02>;
  lge,mdss-dsi-t-clk-post_for_jdi_ab = <0x32>;
  qcom,mdss-dsi-t-clk-pre = <0x2D>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,suspend-ulps-enabled;
  qcom,mdss-dsi-tx-eot-append;

  qcom,partial-update-enabled;
  qcom,partial-update-roi-merge;
  qcom,mdss-dsi-on-command = [

   39 01 00 00 00 00 05 2B 00 00 0A 9F

   15 01 00 00 00 00 02 B0 AC

   39 01 00 00 00 00 03 44 0A 8C

   15 01 00 00 00 00 02 35 00

   15 01 00 00 00 00 02 53 24

   15 01 00 00 00 00 02 51 FF

   15 01 00 00 00 00 02 55 81

   39 01 00 00 00 00 08 B3 0A 14 28 C8 1A 94 02

   39 01 00 00 00 00 0B B4 91 08 0A 0A 0A 0A 14 14 14 14

   39 01 00 00 00 00 0F B5 28 10 20 C8 22 09 09 01 01 00 68 E8 05 05

   39 01 00 00 00 00 06 B6 16 0F 00 08 0A

   39 01 00 00 00 00 06 B8 60 91 A7 90 01

   39 01 00 00 00 00 03 C0 91 00

   39 01 00 00 00 00 06 C1 01 00 F0 C2 CF

   15 01 00 00 00 00 02 C2 CC

   39 01 00 00 00 00 06 C3 35 88 22 26 21

   39 01 00 00 00 00 08 C5 24 20 A0 25 14 34 02

   15 01 00 00 00 00 02 C9 9F

   39 01 00 00 00 00 0C CB 86 46 0F 77 06 01 16 0F 08 0A 36

   39 01 00 00 00 00 10 CD F0 4C 0D 3F 4F 22 22 01 0A 01 02 57 A8 64 64

   39 01 00 00 00 00 0E D0 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

   39 01 00 00 00 00 0E D1 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

   39 01 00 00 00 00 0E D2 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

   39 01 00 00 00 00 0E D3 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

   39 01 00 00 00 00 0E D4 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

   39 01 00 00 00 00 0E D5 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

   39 01 00 00 00 00 16 D6 22 2D 4C 6E 22 22 61 65 67 69 6B 22 71 55 55 55 03 55 55 55 03

   39 01 00 00 00 00 16 D7 22 2D 4C 6E 22 22 60 64 66 68 6a 22 71 55 55 55 03 55 55 55 03

   39 01 00 00 00 00 07 D8 78 77 76 75 74 73

   39 01 00 00 00 00 07 D9 78 77 76 75 74 73

   39 01 00 00 00 00 08 CA BD BD CC 0C 00 93 00

   39 01 00 00 00 00 04 E8 00 00 00

   15 01 00 00 00 00 02 F0 62

   39 01 00 00 00 00 05 F2 01 00 04 00

   39 01 00 00 00 00 18 F3 00 43 83 C0 FF 30 00 40 80 C0 FF 50 00 3C 7C BC FF 00 00 40 80 C0 FF

   39 01 00 00 00 00 07 B9 13 00 00 78 7F 80

   39 01 00 00 00 00 19 FC 0F 60 75 87 A8 C0 E4 F0 00 40 70 90 A0 B0 C0 F0 00 20 40 60 80 A0 C0 E0

   39 01 00 00 00 00 03 C6 04 55

   05 01 00 00 00 00 01 29

   05 01 00 00 64 00 01 11
   ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [

   05 01 00 00 0A 00 02 28 00

   39 01 00 00 00 00 06 E7 00 00 00 00 00

   05 01 00 00 00 00 02 10 00

   39 01 00 00 69 00 05 CC 01 00 00 00
   ];
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,cont-splash-enabled;

  qcom,mode-control-dsi-state = "dsi_lp_mode";
  lge,mode-change-cmds-u2-to-u1 = [

   15 01 00 00 00 00 02 55 81

   39 01 00 00 00 00 05 2B 00 00 0A 9F

   39 01 00 00 00 00 05 30 00 A0 0A 9F

   05 01 00 00 00 00 01 12
  ];
  lge,mode-change-cmds-u3-to-u1 = [

   15 01 00 00 00 00 02 55 81

   39 01 00 00 00 00 06 E7 00 00 00 00 00

   39 01 00 00 00 00 05 30 00 A0 0A 9F

   05 01 00 00 00 00 01 12
  ];
  lge,mode-change-cmds-u1-to-u2 = [

   15 01 00 00 00 00 02 55 00

   05 01 00 00 00 00 01 34

   39 01 00 00 00 00 06 E7 00 00 00 30 00

   39 01 00 00 00 00 05 2B 00 00 00 9F

   39 01 00 00 00 00 05 30 00 00 00 9F

   05 01 00 00 14 00 01 12

   39 01 00 00 00 00 06 E7 00 00 00 00 00
  ];
  lge,mode-change-cmds-u3-to-u2 = [

   15 01 00 00 00 00 02 55 00

   05 01 00 00 00 00 01 34

   39 01 00 00 00 00 06 E7 00 00 00 00 00

   39 01 00 00 00 00 05 2B 00 00 00 9F

   39 01 00 00 00 00 05 30 00 00 00 9F

   05 01 00 00 14 00 01 12
  ];
  lge,mode-change-cmds-u1-to-u3 = [

   15 01 00 00 00 00 02 55 81

   39 01 00 00 00 00 06 E7 00 00 00 00 00

   05 01 00 00 00 00 01 13
  ];
  lge,mode-change-cmds-u2-to-u3 = [

   15 01 00 00 00 00 02 55 81

   39 01 00 00 00 00 05 2B 00 00 0A 9F

   05 01 00 00 21 00 01 13
  ];
  lge,mode-change-cmds-u3-ready = [

   39 01 00 00 00 00 06 E7 00 00 00 30 00

   39 01 00 00 00 00 05 2B 00 00 0A 9F
  ];
  lge,mode-change-cmds-proximity-u2-to-u3 = [

   15 01 00 00 00 00 02 55 81

   39 01 00 00 00 00 03 C6 1B 55

   39 01 00 00 00 00 05 2B 00 00 0A 9F

   05 01 00 00 21 00 01 13
  ];
  lge,mode-change-cmds-proximity-u3-to-u2 = [

   15 01 00 00 00 00 02 55 00

   05 01 00 00 00 00 01 34

   39 01 00 00 00 00 06 E7 00 00 00 00 00

   39 01 00 00 00 00 03 C6 04 55

   39 01 00 00 00 00 05 2B 00 00 00 9F

   39 01 00 00 00 00 05 30 00 00 00 9F

   05 01 00 00 14 00 01 12
  ];

  qcom,sre-control-dsi-state = "dsi_lp_mode";
  lge,sre-cmds-off = [
   15 01 00 00 00 00 02 55 81
  ];
  lge,sre-cmds-on = [
   15 01 00 00 00 00 02 55 C1
  ];

  qcom,ad-control-dsi-state = "dsi_lp_mode";
  lge,ad-cmds-off = [
      15 01 00 00 00 00 02 55 81
  ];
  lge,ad-cmds-on = [
      15 01 00 00 00 00 02 55 80
  ];

  qcom,img-tune-control-dsi-state = "dsi_lp_mode";
  lge,sharpness-cmds-on = [

   15 01 00 00 00 00 02 B0 AC
   39 01 00 00 00 00 05 F2 01 00 04 00
  ];
  lge,color_enhancement-cmds-on = [

   15 01 00 00 00 00 02 B0 AC
   15 01 00 00 00 00 02 F0 62
   39 01 00 00 00 00 18 F3 00 43 83 C0 FF 30 00 40 80 C0 FF 50 00 3C 7C BC FF 00 00 40 80 C0 FF
  ];

  qcom,blmap-size = <256>;
  qcom,blmap = <
     0 27 27 27 27 27 27 27 27 27
     27 27 28 28 28 29 29 29 29 30
     30 30 31 31 32 34 35 36 38 39
     40 42 43 44 46 47 49 51 53 55
     57 59 61 63 65 67 69 71 73 75

     79 83 87 91 96 100 104 108 112 116
     120 124 128 131 136 140 145 149 153 157
     161 165 169 173 179 185 191 197 203 209
     215 221 227 233 239 245 252 258 265 271
     278 284 291 297 304 310 317 323 330 339

     348 357 366 375 383 392 401 410 419 428
     437 445 454 463 471 480 489 498 506 515
     524 532 541 552 564 575 587 598 610 621
     632 644 655 667 678 692 706 720 734 748
     761 775 789 803 817 831 844 857 871 884

     897 910 924 937 950 963 977 990 1003 1019
     1035 1051 1067 1083 1099 1115 1131 1147 1163 1179
     1195 1211 1228 1244 1261 1277 1293 1310 1326 1342
     1359 1375 1392 1408 1428 1448 1467 1487 1507 1527
     1546 1566 1586 1606 1625 1645 1665 1685 1705 1725

     1745 1765 1785 1805 1825 1845 1865 1885 1905 1930
     1956 1981 2007 2032 2058 2083 2109 2134 2160 2185
     2209 2233 2257 2280 2304 2328 2352 2376 2400 2423
     2447 2471 2495 2523 2551 2579 2607 2635 2663 2690
     2718 2746 2774 2802 2830 2864 2897 2931 2965 2998

     3032 3065 3099 3133 3166 3200>;

  qcom,mdss-pan-physical-width-dimension = <71>;
  qcom,mdss-pan-physical-height-dimension = <135>;

  lge,panel_power_sequence = <
   0
   0
   0
   0
   1
   1
   0
   1
   0
   1
   1
   1
   1
   0
   1
   1
   1
   0
   1
   1
   1
   1
   1
   1
   0
   >;
 };
};

&mdss_dsi1 {
 qcom,dsi-pref-prim-pan = <&dsi_dual_lgd_sic_cmd_1>;

 qcom,platform-reset-gpio = <&msm_gpio 78 0>;

 qcom,platform-vddio_en-gpio = <&msm_gpio 110 0>;
 qcom,platform-avdd-gpio = <&msm_gpio 89 0>;

 vpnl_touch-supply = <&pm8994_l22>;

 qcom,panel-supply-entries {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vpnl_touch";
   qcom,supply-min-voltage = <3000000>;
   qcom,supply-max-voltage = <3000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
   qcom,supply-post-on-sleep = <1>;
   qcom,supply-pre-off-sleep = <10>;

   qcom,supply-num-of-rev = <4>;
  };
 };
};

# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi1-qhd-cmd-rev0.dtsi" 1
&dsi_dual_lgd_sic_cmd_1 {
 qcom,mdss-dsi-h-front-porch-rev0 = <60>;
 qcom,mdss-dsi-h-back-porch-rev0 = <88>;
 qcom,mdss-dsi-v-back-porch-rev0 = <250>;
 qcom,mdss-dsi-v-front-porch-rev0 = <56>;

 qcom,mdss-dsi-on-command-rev0 = [

  39 01 00 00 00 00 05 2B 00 00 0A 9F

  15 01 00 00 00 00 02 B0 AC

  15 01 00 00 00 00 02 35 00

  15 01 00 00 00 00 02 53 24

  15 01 00 00 00 00 02 51 FF

  15 01 00 00 00 00 02 55 81

  39 01 00 00 00 00 08 B3 0A 14 28 C8 1A 94 02

  39 01 00 00 00 00 0B B4 91 08 0A 0A 0A 0A 14 14 14 14

  39 01 00 00 00 00 0F B5 28 10 20 C8 22 09 09 01 01 00 68 E8 05 05

      39 01 00 00 00 00 06 B6 16 8F 00 08 0A

  39 01 00 00 00 00 06 B8 60 91 A7 90 01

  39 01 00 00 00 00 03 C0 91 00

  39 01 00 00 00 00 06 C1 01 00 F0 C2 CF

  15 01 00 00 00 00 02 C2 CC

      39 01 00 00 00 00 06 C3 35 BB 22 26 21

  39 01 00 00 00 00 08 C5 22 20 A0 25 14 34 02

  15 01 00 00 00 00 02 C9 9F

  39 01 00 00 00 00 0C CB 86 46 0F 77 06 01 16 0F 08 0A 36

  39 01 00 00 00 00 10 CD F0 4C 0D 3F 4F 22 22 01 0A 01 02 57 A8 64 64

  39 01 00 00 00 00 0E D0 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D1 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D2 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D3 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D4 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 0E D5 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 16 D6 22 2D 4C 6E 22 22 61 65 67 69 6B 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 16 D7 22 2D 4C 6E 22 22 60 64 66 68 6a 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 07 D8 78 77 76 75 74 73

  39 01 00 00 00 00 07 D9 78 77 76 75 74 73

  39 01 00 00 00 00 08 CA BD BD CC 0C 00 93 00

  39 01 00 00 00 00 04 E8 00 00 00

  15 01 00 00 00 00 02 F0 62

  39 01 00 00 00 00 05 F2 01 00 04 00

  39 01 00 00 00 00 18 F3 00 43 83 C0 FF 30 00 40 80 C0 FF 50 00 3C 7C BC FF 00 00 40 80 C0 FF

  39 01 00 00 00 00 07 B9 13 00 00 78 7F 80

  39 01 00 00 00 00 19 FC 0F 60 75 87 A8 C0 E4 F0 00 40 70 90 A0 B0 C0 F0 00 20 40 60 80 A0 C0 E0

      39 01 00 00 00 00 03 C6 18 55

      39 01 00 00 00 00 03 44 00 00

  05 01 00 00 00 00 01 29

  05 01 00 00 64 00 01 11
 ];

 lge,mode-change-cmds-proximity-u3-to-u2-rev0 = [

  15 01 00 00 00 00 02 55 00

  05 01 00 00 00 00 01 34

  39 01 00 00 00 00 06 E7 00 00 00 00 00

      39 01 00 00 00 00 03 C6 18 55

  39 01 00 00 00 00 05 2B 00 00 00 9F

  39 01 00 00 00 00 05 30 00 00 00 9F

  05 01 00 00 14 00 01 12
 ];
};

&mdss_dsi1 {
 qcom,panel-supply-entries {
  qcom,panel-supply-entry@0 {
   qcom,supply-min-voltage-rev0 = <3000000>;
   qcom,supply-max-voltage-rev0 = <3000000>;
  };
 };
};
# 396 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi1-qhd-cmd.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi1-qhd-cmd-rev1.dtsi" 1
&dsi_dual_lgd_sic_cmd_1 {
 qcom,mdss-dsi-h-front-porch-rev1 = <60>;
 qcom,mdss-dsi-h-back-porch-rev1 = <88>;
 qcom,mdss-dsi-v-back-porch-rev1 = <250>;
 qcom,mdss-dsi-v-front-porch-rev1 = <56>;

 qcom,mdss-dsi-on-command-rev1 = [

  39 01 00 00 00 00 05 2B 00 00 0A 9F

  15 01 00 00 00 00 02 B0 AC

  15 01 00 00 00 00 02 35 00

  15 01 00 00 00 00 02 53 24

  15 01 00 00 00 00 02 51 FF

  15 01 00 00 00 00 02 55 81

  39 01 00 00 00 00 08 B3 0A 14 28 C8 1A 94 02

  39 01 00 00 00 00 0B B4 91 08 0A 0A 0A 0A 14 14 14 14

  39 01 00 00 00 00 0F B5 28 10 20 C8 22 09 09 01 01 00 68 E8 05 05

      39 01 00 00 00 00 06 B6 16 8F 00 08 0A

  39 01 00 00 00 00 06 B8 60 91 A7 90 01

  39 01 00 00 00 00 03 C0 91 00

  39 01 00 00 00 00 06 C1 01 00 F0 C2 CF

  15 01 00 00 00 00 02 C2 CC

      39 01 00 00 00 00 06 C3 35 88 22 26 21

  39 01 00 00 00 00 08 C5 22 20 A0 25 14 34 02

  15 01 00 00 00 00 02 C9 9F

  39 01 00 00 00 00 0C CB 86 46 0F 77 06 01 16 0F 08 0A 36

  39 01 00 00 00 00 10 CD F0 4C 0D 3F 4F 22 22 01 0A 01 02 57 A8 64 64

  39 01 00 00 00 00 0E D0 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D1 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D2 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D3 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D4 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 0E D5 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 16 D6 22 2D 4C 6E 22 22 61 65 67 69 6B 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 16 D7 22 2D 4C 6E 22 22 60 64 66 68 6a 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 07 D8 78 77 76 75 74 73

  39 01 00 00 00 00 07 D9 78 77 76 75 74 73

  39 01 00 00 00 00 08 CA BD BD CC 0C 00 93 00

  39 01 00 00 00 00 04 E8 00 00 00

  15 01 00 00 00 00 02 F0 62

  39 01 00 00 00 00 05 F2 01 00 04 00

  39 01 00 00 00 00 18 F3 00 43 83 C0 FF 30 00 40 80 C0 FF 50 00 3C 7C BC FF 00 00 40 80 C0 FF

  39 01 00 00 00 00 07 B9 13 00 00 78 7F 80

  39 01 00 00 00 00 19 FC 0F 60 75 87 A8 C0 E4 F0 00 40 70 90 A0 B0 C0 F0 00 20 40 60 80 A0 C0 E0

      39 01 00 00 00 00 03 C6 18 55

      39 01 00 00 00 00 03 44 00 00

  05 01 00 00 00 00 01 29

  05 01 00 00 64 00 01 11
 ];

 lge,mode-change-cmds-proximity-u3-to-u2-rev1 = [

  15 01 00 00 00 00 02 55 00

  05 01 00 00 00 00 01 34

  39 01 00 00 00 00 06 E7 00 00 00 00 00

      39 01 00 00 00 00 03 C6 18 55

  39 01 00 00 00 00 05 2B 00 00 00 9F

  39 01 00 00 00 00 05 30 00 00 00 9F

  05 01 00 00 14 00 01 12
 ];
};

&mdss_dsi1 {
 qcom,panel-supply-entries {
  qcom,panel-supply-entry@0 {
   qcom,supply-min-voltage-rev1 = <3250000>;
   qcom,supply-max-voltage-rev1 = <3250000>;
  };
 };
};
# 397 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi1-qhd-cmd.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi1-qhd-cmd-rev2.dtsi" 1
&dsi_dual_lgd_sic_cmd_1 {
 qcom,mdss-dsi-h-front-porch-rev2 = <60>;
 qcom,mdss-dsi-h-back-porch-rev2 = <88>;
 qcom,mdss-dsi-v-back-porch-rev2 = <250>;
 qcom,mdss-dsi-v-front-porch-rev2 = <56>;

 qcom,mdss-dsi-on-command-rev2 = [

  39 01 00 00 00 00 05 2B 00 00 0A 9F

  15 01 00 00 00 00 02 B0 AC

  15 01 00 00 00 00 02 35 00

  15 01 00 00 00 00 02 53 24

  15 01 00 00 00 00 02 51 FF

  15 01 00 00 00 00 02 55 81

  39 01 00 00 00 00 08 B3 0A 14 28 C8 1A 94 02

  39 01 00 00 00 00 0B B4 91 08 0A 0A 0A 0A 14 14 14 14

  39 01 00 00 00 00 0F B5 28 10 20 C8 22 09 09 01 01 00 68 E8 05 05

      39 01 00 00 00 00 06 B6 16 8F 00 08 0A

  39 01 00 00 00 00 06 B8 60 91 A7 90 01

  39 01 00 00 00 00 03 C0 91 00

  39 01 00 00 00 00 06 C1 01 00 F0 C2 CF

  15 01 00 00 00 00 02 C2 CC

      39 01 00 00 00 00 06 C3 35 88 22 26 21

  39 01 00 00 00 00 08 C5 22 20 A0 25 14 34 02

  15 01 00 00 00 00 02 C9 9F

  39 01 00 00 00 00 0C CB 86 46 0F 77 06 01 16 0F 08 0A 36

  39 01 00 00 00 00 10 CD F0 4C 0D 3F 4F 22 22 01 0A 01 02 57 A8 64 64

  39 01 00 00 00 00 0E D0 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D1 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D2 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D3 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D4 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 0E D5 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 16 D6 22 2D 4C 6E 22 22 61 65 67 69 6B 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 16 D7 22 2D 4C 6E 22 22 60 64 66 68 6a 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 07 D8 78 77 76 75 74 73

  39 01 00 00 00 00 07 D9 78 77 76 75 74 73

  39 01 00 00 00 00 08 CA BD BD CC 0C 00 93 00

  39 01 00 00 00 00 04 E8 00 00 00

  15 01 00 00 00 00 02 F0 62

  39 01 00 00 00 00 05 F2 01 00 04 00

  39 01 00 00 00 00 18 F3 00 43 83 C0 FF 30 00 40 80 C0 FF 50 00 3C 7C BC FF 00 00 40 80 C0 FF

  39 01 00 00 00 00 07 B9 13 00 00 78 7F 80

  39 01 00 00 00 00 19 FC 0F 60 75 87 A8 C0 E4 F0 00 40 70 90 A0 B0 C0 F0 00 20 40 60 80 A0 C0 E0

      39 01 00 00 00 00 03 C6 04 55

      39 01 00 00 00 00 03 44 00 00

  05 01 00 00 00 00 01 29

  05 01 00 00 64 00 01 11
 ];

 lge,mode-change-cmds-proximity-u3-to-u2-rev2 = [

  15 01 00 00 00 00 02 55 00

  05 01 00 00 00 00 01 34

  39 01 00 00 00 00 06 E7 00 00 00 00 00

      39 01 00 00 00 00 03 C6 04 55

  39 01 00 00 00 00 05 2B 00 00 00 9F

  39 01 00 00 00 00 05 30 00 00 00 9F

  05 01 00 00 14 00 01 12
 ];
};

&mdss_dsi1 {
 qcom,panel-supply-entries {
  qcom,panel-supply-entry@0 {
   qcom,supply-min-voltage-rev2 = <3300000>;
   qcom,supply-max-voltage-rev2 = <3300000>;
  };
 };
};
# 398 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi1-qhd-cmd.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi1-qhd-cmd-rev3.dtsi" 1
&dsi_dual_lgd_sic_cmd_1 {
 qcom,mdss-dsi-h-front-porch-rev3 = <72>;
 qcom,mdss-dsi-h-back-porch-rev3 = <96>;
 qcom,mdss-dsi-v-back-porch-rev3 = <43>;
 qcom,mdss-dsi-v-front-porch-rev3 = <8>;

 qcom,mdss-dsi-on-command-rev3 = [

  39 01 00 00 00 00 05 2B 00 00 0A 9F

  15 01 00 00 00 00 02 B0 AC

      39 01 00 00 00 00 03 44 0A 8C

  15 01 00 00 00 00 02 35 00

  15 01 00 00 00 00 02 53 24

  15 01 00 00 00 00 02 51 FF

  15 01 00 00 00 00 02 55 81

  39 01 00 00 00 00 08 B3 0A 14 28 C8 1A 94 02

  39 01 00 00 00 00 0B B4 91 08 0A 0A 0A 0A 14 14 14 14

  39 01 00 00 00 00 0F B5 28 10 20 C8 22 09 09 01 01 00 68 E8 05 05

      39 01 00 00 00 00 06 B6 16 0F 00 08 0A

  39 01 00 00 00 00 06 B8 60 91 A7 90 01

  39 01 00 00 00 00 03 C0 91 00

  39 01 00 00 00 00 06 C1 01 00 F0 C2 CF

  15 01 00 00 00 00 02 C2 CC

      39 01 00 00 00 00 06 C3 35 88 22 26 21

  39 01 00 00 00 00 08 C5 24 20 A0 25 14 34 02

  15 01 00 00 00 00 02 C9 9F

  39 01 00 00 00 00 0C CB 86 46 0F 77 06 01 16 0F 08 0A 36

  39 01 00 00 00 00 10 CD F0 4C 0D 3F 4F 22 22 01 0A 01 02 57 A8 64 64

  39 01 00 00 00 00 0E D0 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D1 00 12 1C 2B 36 3E 53 4B 41 36 2A 24 03

  39 01 00 00 00 00 0E D2 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D3 00 12 1E 2B 36 3E 51 48 3C 2C 15 00 03

  39 01 00 00 00 00 0E D4 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 0E D5 00 12 1F 2C 37 3F 50 47 3A 2C 15 00 03

  39 01 00 00 00 00 16 D6 22 2D 4C 6E 22 22 61 65 67 69 6B 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 16 D7 22 2D 4C 6E 22 22 60 64 66 68 6a 22 71 55 55 55 03 55 55 55 03

  39 01 00 00 00 00 07 D8 78 77 76 75 74 73

  39 01 00 00 00 00 07 D9 78 77 76 75 74 73

  39 01 00 00 00 00 08 CA BD BD CC 0C 00 93 00

  39 01 00 00 00 00 04 E8 00 00 00

  15 01 00 00 00 00 02 F0 62

  39 01 00 00 00 00 05 F2 01 00 04 00

  39 01 00 00 00 00 18 F3 00 43 83 C0 FF 30 00 40 80 C0 FF 50 00 3C 7C BC FF 00 00 40 80 C0 FF

  39 01 00 00 00 00 07 B9 13 00 00 78 7F 80

  39 01 00 00 00 00 19 FC 0F 60 75 87 A8 C0 E4 F0 00 40 70 90 A0 B0 C0 F0 00 20 40 60 80 A0 C0 E0

      39 01 00 00 00 00 03 C6 04 55

  05 01 00 00 00 00 01 29

  05 01 00 00 64 00 01 11
 ];

 lge,mode-change-cmds-proximity-u3-to-u2-rev3 = [

  15 01 00 00 00 00 02 55 00

  05 01 00 00 00 00 01 34

  39 01 00 00 00 00 06 E7 00 00 00 00 00

      39 01 00 00 00 00 03 C6 04 55

  39 01 00 00 00 00 05 2B 00 00 00 9F

  39 01 00 00 00 00 05 30 00 00 00 9F

  05 01 00 00 14 00 01 12
 ];
};

&mdss_dsi1 {
 qcom,panel-supply-entries {
  qcom,panel-supply-entry@0 {
   qcom,supply-min-voltage-rev3 = <3300000>;
   qcom,supply-max-voltage-rev3 = <3300000>;
  };
 };
};
# 398 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../dsi-panel-lgd-lg4945-dualmipi1-qhd-cmd.dtsi" 2
# 15 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-panel.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-panel-backlight-lm3697.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-panel-backlight-lm3697.dtsi"
&i2c_5{

 lm3697@36 {
  compatible = "backlight,lm3697";
  status = "ok";
  reg = <0x36>;
  lm3697,lcd_bl_en = <&msm_gpio 62 0x00>;
  lm3697,max_current = <0x13>;
  lm3697,min_brightness = <0x01>;
  lm3697,default_brightness = <0x2E>;
  lm3697,max_brightness = <0xFF>;
  lm3697,enable_pwm = <0>;
  lm3697,blmap_size = <256>;
  lm3697,blmap = <
   0 63 63 63 63 63 63 63 63 63
   63 63 64 64 65 65 66 66 67 67
   68 68 69 69 70 72 73 74 75 77
   78 79 80 82 83 84 85 87 88 89
   90 92 93 94 96 97 98 99 101 102

   103 105 106 108 109 110 112 113 115 116
   117 118 119 120 121 122 124 125 126 127
   128 129 130 131 132 133 144 135 136 138
   139 140 141 142 143 144 145 146 146 147
   148 149 149 150 151 152 152 153 154 155

   156 157 158 159 159 160 161 162 163 164
   165 165 166 166 167 168 168 169 170 170
   171 171 172 173 173 174 175 175 176 177
   177 178 179 179 180 181 181 182 183 184
   184 185 186 187 187 188 188 189 189 190

   190 191 191 192 192 193 193 194 194 195
   195 196 196 197 198 198 199 199 200 200
   201 201 202 202 203 203 204 204 205 205
   206 206 207 207 207 208 208 209 209 210
   210 210 211 211 212 212 212 213 213 214

   214 214 215 215 215 216 216 217 217 217
   218 218 219 219 220 220 221 221 222 222
   222 223 223 224 224 224 225 225 225 226
   226 227 227 227 228 228 229 229 230 230
   230 231 231 232 232 232 233 233 233 234

   234 235 235 235 236 236>;

  lm3697,blmap_u1 = <
   0 29 29 29 29 29 29 29 29 29
   29 29 30 30 31 31 31 32 32 32
   33 33 34 34 35 36 38 39 40 41
   42 43 45 46 47 48 49 50 52 53
   54 55 57 58 59 60 61 63 64 65

   67 68 70 71 73 74 76 77 79 80
   81 82 83 84 85 86 88 89 90 91
   92 93 94 95 96 97 98 99 100 101
   102 103 104 105 106 107 108 109 110 110
   111 112 113 114 115 115 116 117 118 119

   120 121 122 123 123 124 125 126 127 128
   129 129 130 130 131 132 132 133 134 134
   135 135 136 137 137 138 139 139 140 141
   141 142 143 143 144 145 145 146 147 148
   148 149 150 151 151 152 152 153 153 154

   154 155 155 156 156 157 157 158 158 159
   159 160 160 161 161 162 162 163 163 164
   164 164 165 165 166 166 167 167 168 168
   169 169 170 170 170 171 171 172 172 173
   173 173 174 174 175 175 175 176 176 177

   177 177 178 178 178 179 179 180 180 180
   181 181 182 182 183 183 184 184 185 185
   185 186 186 187 187 187 188 188 188 189
   189 190 190 190 191 191 191 192 192 192
   193 193 193 194 194 194 195 195 195 196

   197 197 197 198 198 198>;

  lm3697,blmap_u2 = <
   0 63 63 63 63 63 63 63 63 63
   63 63 64 64 65 65 66 66 67 67
   68 68 69 69 70 72 73 74 75 77
   78 79 80 82 83 84 85 87 88 89
   90 92 93 94 96 97 98 99 101 102

   103 105 106 108 109 110 112 113 115 116
   117 118 119 120 121 122 124 125 126 127
   128 129 130 131 132 133 144 135 136 138
   139 140 141 142 143 144 145 146 146 147
   148 149 149 150 151 152 152 153 154 155

   156 157 158 159 159 160 161 162 163 164
   165 165 166 166 167 168 168 169 170 170
   171 171 172 173 173 174 175 175 176 177
   177 178 179 179 180 181 181 182 183 184
   184 185 186 187 187 188 188 189 189 190

   190 191 191 192 192 193 193 194 194 195
   195 196 196 197 198 198 199 199 200 200
   201 201 202 202 203 203 204 204 205 205
   206 206 207 207 207 208 208 209 209 210
   210 210 211 211 212 212 212 213 213 214

   214 214 215 215 215 216 216 217 217 217
   218 218 219 219 220 220 221 221 222 222
   222 223 223 224 224 224 225 225 225 226
   226 227 227 227 228 228 229 229 230 230
   230 231 231 232 232 232 233 233 233 234

   234 235 235 235 236 236>;
 };
};
# 15 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-panel.dtsi" 2
# 799 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-pm.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-pm.dtsi"
&spmi_bus {
 qcom,pm8994@0 {
  qcom,power-on@800 {
   qcom,pon_1 {
    status = "ok";
    qcom,support-reset = <0>;
   };
   qcom,pon_2 {
    status = "ok";
    qcom,support-reset = <0>;
   };
   qcom,pon_3 {
    status = "ok";
    qcom,support-reset = <1>;
    qcom,s1-timer = <10256>;
    qcom,s2-timer = <0>;
    qcom,s2-type = <7>;
   };
  };
 };
};

&pmi8994_charger {
 status = "ok";
 qcom,dc-psy-ma = <700>;
};

/{
        lge_batterydata: qcom,battery-data {
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../LGE_BL51YF_LGC_3000mAh.dtsi" 1
qcom,LGE_BL51YF_LGC_3000mAh {

       qcom,max-voltage-uv = <4400000>;
       qcom,nom-batt-capacity-mah = <3000>;
       qcom,batt-id-kohm = <0>;
       qcom,battery-beta = <4150>;
       qcom,battery-type = "LGE_BL51YF_LGC_3000mAh";
       qcom,checksum = <0xACAF>;
       qcom,gui-version = "PMI8994GUI - 2.1.4.10";
       qcom,fg-profile-data = [
              11 88 55 7F
              0A 83 8F 7D
              4E 83 5A 62
              63 79 6E 84
              2F 82 36 98
              02 B5 01 C0
              64 18 2E 88
              9E 84 3C 88
              E5 7E 65 83
              37 6C 1C 88
              CC 8E 53 82
              60 98 EE B5
              65 C1 5E 16
              9B 0B 0E 5A
              14 70 71 FD
              91 44 96 45
              3A 42 00 00
              A9 44 24 2E
              55 36 00 00
              00 00 00 00
              00 00 00 00
              1D 71 6B 71
              13 53 7C 88
              40 74 F1 5A
              AF 30 40 7B
              73 74 7F 60
              B0 95 B5 96
              1F 1E 61 85
              5E A0 71 0C
              28 00 FF 36
              F0 11 30 03
              00 00 00 00
      ];
};
# 43 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-pm.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../LGE_BL51YF_Tocad_3000mAh.dtsi" 1
qcom,LGE_BL51YF_Tocad_3000mAh {

        qcom,max-voltage-uv = <4400000>;
        qcom,nom-batt-capacity-mah = <3000>;
        qcom,batt-id-kohm = <0>;
        qcom,battery-beta = <4150>;
        qcom,battery-type = "LGE_BL51YF_Tocad_3000mAh";
        qcom,checksum = <0x6D70>;
        qcom,gui-version = "PMI8994GUI - 2.1.4.3";
        qcom,fg-profile-data = [
                EE 83 51 7D
                63 81 B1 77
                50 83 93 5C
                82 82 AB 8D
                14 82 C3 98
                02 B6 1A C1
                58 17 15 88
                EC 7E 76 82
                CB 7C 59 83
                ED 5A FC 80
                97 8C 44 82
                10 9A 7F BD
                B3 CA 5F 0D
                9D 0B BE 5A
                14 70 71 FD
                90 38 70 3F
                8D 36 00 00
                3C 36 2A 3F
                A9 46 00 00
                00 00 00 00
                00 00 00 00
                95 70 F3 70
                3C 6E 0E 81
                7F 6F EE 58
                C7 67 E9 79
                9D 74 0E 63
                75 7C DD B0
                26 72 69 AD
                66 A0 71 0C
                28 00 FF 36
                F0 11 30 03
                00 00 00 00
        ];
};
# 44 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-pm.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/batterydata-itech-3000mah.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../../qcom/batterydata-itech-3000mah.dtsi"
qcom,itech-3000mah {

 qcom,max-voltage-uv = <4350000>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <100000>;
 qcom,batt-id-kohm = <100>;
 qcom,battery-type = "itech_3000mah";
 qcom,chg-rslow-comp-c1 = <4365000>;
 qcom,chg-rslow-comp-c2 = <8609000>;
 qcom,chg-rslow-comp-thr = <0xBE>;
 qcom,chg-rs-to-rslow = <761000>;
 qcom,checksum = <0x0B7C>;
 qcom,fg-profile-data = [
  F0 83 6B 7D
  66 81 EC 77
  43 83 E3 5A
  7C 81 33 8D
  E1 81 EC 98
  7B B5 F8 BB
  5B 12 E2 83
  4A 7C 63 80
  CF 75 50 83
  FD 5A 83 82
  E6 8E 12 82
  B6 9A 1A BE
  BE CB 55 0E
  96 0B E0 5A
  CE 6E 71 FD
  2A 31 7E 47
  CF 40 00 00
  DB 45 0F 32
  AF 31 00 00
  00 00 00 00
  00 00 00 00
  E3 6A 60 69
  9E 6D 47 83
  13 7C 23 70
  0B 74 8F 80
  DB 75 17 68
  BA 75 BF B3
  21 5B 69 B5
  6C A0 71 0C
  28 00 FF 36
  F0 11 30 03
  00 00 00 0E
 ];
};
# 45 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-pm.dtsi" 2
        };
};

&pmi8994_fg {
        status = "ok";

        qcom,ext-sense-type;
        qcom,battery-data = <&lge_batterydata>;
        qcom,sw-rbias-control;
        qcom,fg-iterm-ma = <400>;
        qcom,fg-cutoff-voltage-mv = <3200>;
        qcom,irq-volt-empty-mv = <2500>;
        qcom,thermal-coefficients = [D2 85 0E 4A A5 35];
};

&spmi_bus {
 qcom,pmi8994@3 {
  qcom,leds@d000 {
   qcom,rgb_0 {
    qcom,mode = "lpg";
    qcom,start-idx = <0>;
    qcom,idx-len = <24>;
    qcom,duty-pcts = [
     01 02 03 04 05 06 07 08
     09 0A 0B 0C 0D 0E 0F 10
     11 12 13 14 15 16 17 18];
    linux,default-trigger = "none";
   };

   qcom,rgb_1 {
    qcom,mode = "lpg";
    qcom,start-idx = <0>;
    qcom,idx-len = <24>;
    qcom,duty-pcts = [
     01 02 03 04 05 06 07 08
     09 0A 0B 0C 0D 0E 0F 10
     11 12 13 14 15 16 17 18];
    linux,default-trigger = "none";
   };

   qcom,rgb_2 {
    qcom,mode = "lpg";
    qcom,start-idx = <0>;
    qcom,idx-len = <24>;
    qcom,duty-pcts = [
     01 02 03 04 05 06 07 08
     09 0A 0B 0C 0D 0E 0F 10
     11 12 13 14 15 16 17 18];
    linux,default-trigger = "none";
   };
  };
 };
};

&soc {
 qcom,npa-dump@0xfc190020 {
  compatible = "qcom,npa-dump";
  reg = <0xfc190020 0x4>, <0xfc000000 0x1c00>;
 };

 lge,gpio-debug@fd510000 {
  compatible = "lge,gpio-debug";
  reg = <0xfd510000 0x4000>;
  reg-names = "tlmm-base";
  lge,n-msm-gpio = <0x91>;
  lge,n-pm-gpio = <0x16>;
  lge,n-pm-mpp = <0x08>;
  lge,n-pmi-gpio = <0x0a>;
  lge,n-pmi-mpp = <0x04>;
 };

 lge,battery-id{
  compatible = "lge,battery-id";
  lge,restrict-mode-enabled;
 };

 i2c@f9923000 {
  status = "ok";

  smb1351-charger@1d {
   status = "ok";
   compatible = "qcom,smb1351-charger";
   reg = <0x1d>;
   qcom,parallel-charger;
   qcom,iterm-disabled;
   qcom,float-voltage-mv = <4400>;
   qcom,recharge-mv = <100>;
  };

  max17048@36 {
   status = "disabled";
   compatible = "maxim,max17048";
   interrupt-parent = <&msm_gpio>;
   interrupts = <0x3f 0x0>;
   max17048,alert_gpio = <&msm_gpio 0x3f 0x0>;
   max17048,rcomp = <48>;
   max17048,temp_co_hot = <275>;
   max17048,temp_co_cold = <4263>;
   max17048,alert_threshold = <0x2>;
   max17048,full_design = <0xbb8>;
   max17048,empty = <0>;
   reg = <0x36>;
  };

  max17050@36 {
   status = "ok";
   compatible = "maxim,max17050";
   max17050,full_design = <0xbb8>;
   reg = <0x36>;

   max17050,rsns-microohm = <10000>;

   max17050,full-soc = <100>;
   max17050,empty-soc = <0>;


   max17050,model_80_l = [10 7D D0 AC 60 B6 00 B8
     B0 BA E0 BB 10 BD E0 BD
     60 BF 60 C3 30 C6 E0 CA
     B0 CE 20 D2 D0 D5 90 DA];

   max17050,model_90_l = [30 00 10 02 00 10 00 09
     40 16 20 1A 00 1C E0 15
     B0 0A 60 08 10 08 E0 07
     C0 04 B0 08 F0 05 F0 05];

   max17050,model_A0_l = [00 02 00 02 00 02 00 02
     00 02 00 02 00 02 00 02
     00 02 00 02 00 02 00 02
     00 02 00 02 00 02 00 02];

   max17050,rcomp0_l = <0x003B>;
   max17050,tempco_l = <0x192C>;
   max17050,ichgterm_l = <0x0280>;
   max17050,vempty_l = <0xA05F>;
   max17050,qrtable00_l = <0x4385>;
   max17050,qrtable10_l = <0x2382>;
   max17050,qrtable20_l = <0x1281>;
   max17050,qrtable30_l = <0x0D01>;
   max17050,capacity_l = <0x16AC>;
   max17050,vf_fullcap_l = <0x16AC>;
   max17050,iavg_empty_l = <0x1223>;
   max17050,rescale_factor_l = <0>;
   max17050,rescale_soc_l = <9400>;


   max17050,model_80_t = [00 7D D0 AA B0 B0 80 B6
     D0 B8 30 BB B0 BC 90 BD
     50 C0 B0 C1 70 C4 40 C6
     30 C8 50 CD 90 D3 E0 D9];

   max17050,model_90_t = [20 00 F0 01 50 02 10 0B
     00 0C 00 18 F0 29 00 0A
     60 1E A0 05 E0 08 A0 09
     F0 07 F0 06 E0 05 E0 05];

   max17050,model_A0_t = [00 02 00 02 00 02 00 02
     00 02 00 02 00 02 00 02
     00 02 00 02 00 02 00 02
     00 02 00 02 00 02 00 02];

   max17050,rcomp0_t = <0x003F>;
   max17050,tempco_t = <0x3623>;
   max17050,ichgterm_t = <0x0280>;
   max17050,vempty_t = <0xA05F>;
   max17050,qrtable00_t = <0x4600>;
   max17050,qrtable10_t = <0x2200>;
   max17050,qrtable20_t = <0x1000>;
   max17050,qrtable30_t = <0x0A82>;
   max17050,capacity_t = <0x1667>;
   max17050,vf_fullcap_t = <0x1667>;
   max17050,iavg_empty_t = <0x11EC>;
   max17050,rescale_factor_t = <0>;
   max17050,rescale_soc_t = <9400>;


   max17050,config = <0x2100>;
   max17050,relaxcfg = <0x506B>;
   max17050,filtercfg = <0x87A4>;
   max17050,learncfg = <0x2603>;
   max17050,misccfg = <0x0870>;
   max17050,fullsocthr = <0x5F00>;
   max17050,tempnom = <0x1400>;
   max17050,tgain = <0xE932>;
   max17050,toff = <0x2381>;

   max17050,param-version = <0x1>;
  };
 };

 i2c@f9928000 {
  status = "ok";

  smb1358-charger@1c {
   status = "disabled";
   compatible = "qcom,smb1358-charger";
   reg = <0x1c>;
   qcom,parallel-charger;
   qcom,iterm-disabled;
   qcom,float-voltage-mv = <4400>;
   qcom,recharge-thresh-mv = <100>;
   qcom,charging-timeout = <384>;
  };

  max17048@36 {
   status = "disabled";
   compatible = "maxim,max17048";
   interrupt-parent = <&msm_gpio>;
   interrupts = <0x4c 0x0>;
   max17048,alert_gpio = <&msm_gpio 0x4c 0x0>;
   max17048,rcomp = <48>;
   max17048,temp_co_hot = <275>;
   max17048,temp_co_cold = <4263>;
   max17048,alert_threshold = <0x2>;
   max17048,full_design = <0xbb8>;
   max17048,empty = <0>;
   reg = <0x36>;
  };

  max17050@36 {
   status = "disabled";
   compatible = "maxim,max17050";
   max17050,full_design = <0xbb8>;
   reg = <0x36>;

   max17050,rsns-microohm = <10000>;

   max17050,full-soc = <100>;
   max17050,empty-soc = <0>;


   max17050,model_80_l = [10 7D D0 AC 60 B6 00 B8
     B0 BA E0 BB 10 BD E0 BD
     60 BF 60 C3 30 C6 E0 CA
     B0 CE 20 D2 D0 D5 90 DA];

   max17050,model_90_l = [30 00 10 02 00 10 00 09
     40 16 20 1A 00 1C E0 15
     B0 0A 60 08 10 08 E0 07
     C0 04 B0 08 F0 05 F0 05];

   max17050,model_A0_l = [00 02 00 02 00 02 00 02
     00 02 00 02 00 02 00 02
     00 02 00 02 00 02 00 02
     00 02 00 02 00 02 00 02];

   max17050,rcomp0_l = <0x003B>;
   max17050,tempco_l = <0x192C>;
   max17050,ichgterm_l = <0x0280>;
   max17050,vempty_l = <0xA05F>;
   max17050,qrtable00_l = <0x4385>;
   max17050,qrtable10_l = <0x2382>;
   max17050,qrtable20_l = <0x1281>;
   max17050,qrtable30_l = <0x0D01>;
   max17050,capacity_l = <0x16AC>;
   max17050,vf_fullcap_l = <0x16AC>;
   max17050,iavg_empty_l = <0x1223>;
   max17050,rescale_factor_l = <0>;
   max17050,rescale_soc_l = <9400>;


   max17050,model_80_t = [00 7D D0 AA B0 B0 80 B6
     D0 B8 30 BB B0 BC 90 BD
     50 C0 B0 C1 70 C4 40 C6
     30 C8 50 CD 90 D3 E0 D9];

   max17050,model_90_t = [20 00 F0 01 50 02 10 0B
     00 0C 00 18 F0 29 00 0A
     60 1E A0 05 E0 08 A0 09
     F0 07 F0 06 E0 05 E0 05];

   max17050,model_A0_t = [00 02 00 02 00 02 00 02
     00 02 00 02 00 02 00 02
     00 02 00 02 00 02 00 02
     00 02 00 02 00 02 00 02];

   max17050,rcomp0_t = <0x003F>;
   max17050,tempco_t = <0x3623>;
   max17050,ichgterm_t = <0x0280>;
   max17050,vempty_t = <0xA05F>;
   max17050,qrtable00_t = <0x4600>;
   max17050,qrtable10_t = <0x2200>;
   max17050,qrtable20_t = <0x1000>;
   max17050,qrtable30_t = <0x0A82>;
   max17050,capacity_t = <0x1667>;
   max17050,vf_fullcap_t = <0x1667>;
   max17050,iavg_empty_t = <0x11EC>;
   max17050,rescale_factor_t = <0>;
   max17050,rescale_soc_t = <9400>;


   max17050,config = <0x2100>;
   max17050,relaxcfg = <0x506B>;
   max17050,filtercfg = <0x87A4>;
   max17050,learncfg = <0x2603>;
   max17050,misccfg = <0x0870>;
   max17050,fullsocthr = <0x5F00>;
   max17050,tempnom = <0x1400>;
   max17050,tgain = <0xE932>;
   max17050,toff = <0x2381>;

   max17050,param-version = <0x1>;
  };
 };
};

&soc {
 lge,unified_wlc{
  status = "ok";
 };

 i2c_5: i2c@f9967000 {
  idtp9017@68 {
   compatible = "idt,idtp9017";
   status = "disabled";
   reg = <0x68>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <96 0x0>;
   idt,wlc_active_n_gpio = <&msm_gpio 96 0>;
   idt,wlc_full_chg_gpio = <&pmi8994_gpios 3 0>;
   idt,wlc_off_gpio = <&pmi8994_gpios 6 0>;
   idt,limit-current = <700>;
   idt,out-voltage = <6500>;
  };
 };
};

&soc {
 lge,power-sysfs {
  compatible = "lge,power-sysfs";

  sysfs,node =


   "adc", "thermal", "/sys/class/thermal/",
   "adc", "xo_therm", "/sys/class/hwmon/hwmon2/device/xo_therm",
   "adc", "batt_therm", "/sys/class/power_supply/battery/temp",
   "adc", "batt_id", "/sys/class/power_supply/battery_id/batt_id",
   "adc", "pa_therm0", "/sys/class/hwmon/hwmon2/device/pa_therm0",
   "adc", "pa_therm1", "NULL",
   "adc", "usb_in", "/sys/class/hwmon/hwmon3/device/usbin",
   "adc", "vcoin", "/sys/class/hwmon/hwmon2/device/vcoin",
   "adc", "vph_pwr", "/sys/class/hwmon/hwmon2/device/vph_pwr",
   "adc", "usb_id", "/sys/class/hwmon/hwmon2/device/usb_id_lv",

   "battery", "capacity", "/sys/class/power_supply/battery/capacity",
   "battery", "health", "/sys/class/power_supply/battery/health",
   "battery", "present", "/sys/class/power_supply/battery/present",
   "battery", "pseudo_batt", "/sys/class/power_supply/charger_controller/pseudo_batt",
   "battery", "status", "/sys/class/power_supply/battery/status",
   "battery", "temp", "/sys/class/power_supply/battery/temp",
   "battery", "valid_batt_id", "/sys/class/power_supply/battery/valid_batt_id",
   "battery", "voltage_now", "/sys/class/power_supply/battery/voltage_now",

   "charger", "ac_online", "NULL",
   "charger", "usb_online", "/sys/class/power_supply/usb/online",
   "charger", "present", "/sys/class/power_supply/usb/present",
   "charger", "wlc_online", "/sys/class/power_supply/wireless/online",
   "charger", "type", "/sys/class/power_supply/usb/type",
   "charger", "time_out", "/sys/class/power_supply/battery/safety_timer_enabled",
   "charger", "charging_enabled", "/sys/class/power_supply/battery/charging_enabled",
   "charger", "ibat_current", "/sys/class/power_supply/battery/current_now",
   "charger", "ichg_current", "/sys/class/power_supply/usb/current_max",
   "charger", "iusb_control", "NULL",
   "charger", "thermal_mitigation", "/sys/class/power_supply/battery/system_temp_level",
   "charger", "wlc_thermal_mitigation", "/sys/module/charger_controller/parameters/cc_wireless_limit",
   "charger", "usb_parallel_chg_status", "/sys/class/power_supply/usb-parallel/status",
   "charger", "usb_parallel_charging_enabled", "/sys/class/power_supply/usb-parallel/charging_enabled",

   "lcd", "brightness", "/sys/class/leds/lcd-backlight/brightness",
   "lcd", "max_brightness", "/sys/class/leds/lcd-backlight/max_brightness",

   "lcd_ex", "brightness", "/sys/class/leds/lcd-backlight-ex/brightness",
   "lcd_ex", "max_brightness", "/sys/class/leds/lcd-backlight-ex/max_brightness",

   "key_led", "red_brightness", "/sys/class/leds/red/brightness",
   "key_led", "green_brightness", "/sys/class/leds/green/brightness",
   "key_led", "blue_brightness", "/sys/class/leds/blue/brightness",

   "cpu", "cpu_idle_modes", "/sys/module/lpm_levels/system/",

   "gpu", "busy", "/sys/class/kgsl/kgsl-3d0/gpubusy",

   "platform", "speed_bin", "NULL",
   "platform", "pvs_bin", "NULL",
   "platform", "power_state", "/sys/power/autosleep",
   "platform", "poweron_alarm", "/sys/module/qpnp_rtc/parameters/poweron_alarm",
   "platform", "pcb_rev", "/sys/class/hwmon/hwmon2/device/pcb_rev",

   "testmode", "charge", "/sys/class/power_supply/charger_controller/device/at_charge",
   "testmode", "chcomp", "/sys/class/power_supply/charger_controller/device/at_chcomp",
   "testmode", "chgmodeoff", "/sys/class/power_supply/battery/charging_enabled",
   "testmode", "fuelrst", "/sys/bus/i2c/drivers/max17050/6-0036/at_fuelrst",
   "testmode", "rtc_time", "/dev/rtc0",
   "testmode", "pmrst", "/sys/class/power_supply/charger_controller/device/at_pmrst",
   "testmode", "battexit", "/sys/class/power_supply/battery/present"
   ;
 };
};
# 800 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-sound.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-sound.dtsi"
&soc {
 sound {
  compatible = "qcom,msm8994-asoc-snd";
  qcom,model = "msm8994-tomtom-snd-card";
  reg = <0xfe034000 0x4>,
        <0xfe035000 0x4>,
        <0xfe036000 0x4>,
        <0xfe037000 0x4>;
  reg-names = "lpaif_pri_mode_muxsel",
       "lpaif_sec_mode_muxsel",
       "lpaif_tert_mode_muxsel",
       "lpaif_quat_mode_muxsel";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "LDO_H", "MCLK",
   "MADINPUT", "MCLK",
   "AMIC2", "MIC BIAS2 External",
   "MIC BIAS2 External", "Headset Mic",
   "DMIC1", "MIC BIAS1 External",
   "MIC BIAS1 External", "Digital Mic1",
   "DMIC2", "MIC BIAS1 External",
   "MIC BIAS1 External", "Digital Mic2",
   "DMIC3", "MIC BIAS3 External",
   "MIC BIAS3 External", "Digital Mic3",
   "DMIC4", "MIC BIAS3 External",
   "MIC BIAS3 External", "Digital Mic4",
   "DMIC5", "MIC BIAS4 External",
   "MIC BIAS4 External", "Digital Mic5",
   "DMIC6", "MIC BIAS4 External",
   "MIC BIAS4 External", "Digital Mic6";

  clock-names = "osr_clk";
  clocks = <&clock_rpm 0xaa1157a6>;
  qcom,cdc-mclk-gpios = <&pm8994_gpios 15 0>;
  qcom,tomtom-mclk-clk-freq = <9600000>;
        pinctrl-names = "pin_state_0",
                "pin_state_1",
                "pin_state_2",
                "pin_state_3",
                "pin_state_4",
                "pin_state_5",
                "pin_state_6",
                "pin_state_7";
                pinctrl-0 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>, <&quat_mi2s_sleep>, <&quat_mi2s_mclk_sleep>, <&quat_mi2s_sd0_sleep>, <&quat_mi2s_sd1_sleep>, <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>;
                pinctrl-1 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>, <&quat_mi2s_sleep>, <&quat_mi2s_mclk_sleep>, <&quat_mi2s_sd0_sleep>, <&quat_mi2s_sd1_sleep>, <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>;
                pinctrl-2 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>, <&quat_mi2s_sleep>, <&quat_mi2s_mclk_sleep>, <&quat_mi2s_sd0_sleep>, <&quat_mi2s_sd1_sleep>, <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>;
                pinctrl-3 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>, <&quat_mi2s_sleep>, <&quat_mi2s_mclk_sleep>, <&quat_mi2s_sd0_sleep>, <&quat_mi2s_sd1_sleep>, <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>;
                pinctrl-4 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>, <&quat_mi2s_active>, <&quat_mi2s_mclk_active>, <&quat_mi2s_sd0_active>, <&quat_mi2s_sd1_active>, <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>;
                pinctrl-5 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>, <&quat_mi2s_active>, <&quat_mi2s_mclk_active>, <&quat_mi2s_sd0_active>, <&quat_mi2s_sd1_active>, <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>;
                pinctrl-6 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>, <&quat_mi2s_active>, <&quat_mi2s_mclk_active>, <&quat_mi2s_sd0_active>, <&quat_mi2s_sd1_active>, <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>;
                pinctrl-7 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>, <&quat_mi2s_active>, <&quat_mi2s_mclk_active>, <&quat_mi2s_sd0_active>, <&quat_mi2s_sd1_active>, <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>;
  qcom,cdc-micbias2-headset-only;


  qcom,hdmi-audio-rx;
  asoc-codec = <&stub_codec>, <&hdmi_audio>;
  asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-audio-codec-rx";

 };

};

&slim_msm {
        tomtom_codec {
                qcom,cdc-dmic-sample-rate = <2400000>;
        };
};

# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-amp-ti-tas2552.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-amp-ti-tas2552.dtsi"
&soc {
 i2c_5: i2c@f9967000 {
  ti-tas2552_40@40 {
   compatible = "ti,tas2552";
   status = "disable";
   reg = <0x40>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&tas2552_active>;
   pinctrl-1 = <&tas2552_sleep>;
   ti,enable-gpio = <&msm_gpio 0 0>;
   ti,label = "amplifier_l";
   ti,gain = <0x1f>;
   ti,idle-timeout-ms = <20>;
   ti,max-runtime-ms = <15000>;
  };

  ti-tas2552_41@41 {
   compatible = "ti,tas2552";
   status = "disable";
   reg = <0x41>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&tas2552_active>;
   pinctrl-1 = <&tas2552_sleep>;
   ti,enable-gpio = <&msm_gpio 0 0>;
   ti,label = "amplifier_l";
   ti,gain = <0x1f>;
   ti,idle-timeout-ms = <20>;
   ti,max-runtime-ms = <15000>;
  };
 };
};
# 84 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-sound.dtsi" 2
# 801 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-hdmi.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-hdmi.dtsi"
&i2c_5{
 analogix_anx7816@72 {
  compatible = "analogix,anx7816";
  status = "ok";
  reg = <0x72>;
  interrupt-parent = <&pm8994_gpios>;
  interrupts = <4 0x2>;
  analogix,reset-gpio = <&msm_gpio 69 0x00>;
  analogix,irq-gpio = <&msm_gpio 1 0x00>;
  analogix,p-dwn-gpio = <&pm8994_gpios 5 0x0>;
  analogix,cbl-det-gpio = <&pm8994_gpios 4 0x0>;
  analogix,vdd_dig-supply = <&pm8994_l27>;
  analogix,v33-ctrl-gpio = <&pm8994_gpios 7 0x0>;
  lge,external-ldo-control = <0>;
  lge,gpio-exception = <1>;
  analogix,i2c-pull-up = <1>;
  qcom,hdmi-tx-map = <&mdss_hdmi_tx>;
 };
};
&pm8994_gpios {
 gpio@c300 {
  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
 };

 gpio@c400 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,pull = <5>;
  qcom,invert = <1>;
  qcom,vin-sel = <2>;
  qcom,out-strength = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
 };
 gpio@c600 {
  qcom,mode = <1>;
  qcom,pull = <0>;
  qcom,invert = <1>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
 };
};


&pm8994_l27 {
 regulator-min-microvolt = <1000000>;
 regulator-max-microvolt = <1000000>;
 qcom,init-voltage = <1000000>;
};
# 802 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-touch.dtsi" 1
# 14 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-touch.dtsi"
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-pplus-touch-sic-lg4945.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-pplus-touch-sic-lg4945.dtsi"
/ {
 aliases {
  spi3 = &spi_3;
 };

 soc {
  spi_3: spi@f9925000{
   status = "ok";
   revision = "evb3...";
   compatible = "qcom,spi-qup-v2";

   #address-cells = <1>;
   #size-cells = <0>;

   reg-names = "spi_physical", "spi_bam_physical";
   reg = <0xf9925000 0x1000>, <0xf9904000 0x19000>;

   interrupt-names = "spi_irq", "spi_bam_irq";
   interrupts = <0 97 0>, <0 238 0>;

   spi-max-frequency = <5000000>;
   qcom,master-id = <86>;

   clock-names = "iface_clk", "core_clk";
   clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xfb978880>;


   qcom,use-pinctrl;
   pinctrl-names = "spi_default","spi_sleep";
   pinctrl-0 = <&spi_ts_active &spi_ts_cs_active>;
   pinctrl-1 = <&spi_ts_suspend &spi_ts_cs_suspend>;

   qcom,gpio-mosi = <&msm_gpio 8 0>;
   qcom,gpio-miso = <&msm_gpio 9 0>;
   qcom,gpio-cs0 = <&msm_gpio 10 0>;
   qcom,gpio-clk = <&msm_gpio 11 0>;

   qcom,infinite-mode = <0>;
   qcom,ver-reg-exists;

   qcom,use-bam;
   qcom,bam-consumer-pipe-index = <16>;
   qcom,bam-producer-pipe-index = <17>;
   qcom,rt-priority;
   qcom,shared;

  };

  gpio_keys {
   compatible = "gpio-keys";
   input-name = "gpio-keys";

   pinctrl-names = "tlmm_gpio_key_active","tlmm_gpio_key_suspend";
   pinctrl-0 = <&hallic_gpio_active>;
   pinctrl-1 = <&hallic_gpio_suspend>;

   hall_ic {
    label = "hall_ic";
    gpios = <&msm_gpio 75 0x1>;
    linux,input-type = <5>;
    linux,code = <222>;
    gpio-key,wakeup;
    debounce-interval = <15>;
   };
  };
 };
};

&spi_3 {
 lg4945@1 {
  compatible = "lge,lg4945";
  status = "ok";
  reg = <0>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <22 0x2008>;
  irqflags = <0x00000002>;
  spi-max-frequency = <5000000>;

  pinctrl-names = "touch_pin_active", "touch_pin_sleep";
  pinctrl-0 = <&ts_reset_active &ts_int_active>;
  pinctrl-1 = <&ts_reset_suspend &ts_int_suspend>;

  reset-gpio = <&msm_gpio 21 0x00>;
  irq-gpio = <&msm_gpio 22 0x2008>;


  max_x = <1439>;
  max_y = <2719>;
  max_pressure = <0xff>;
  max_width = <15>;
  max_orientation = <1>;
  max_id = <10>;


  hw_reset_delay = <90>;
  sw_reset_delay = <90>;
  use_lpwg = <1>;
  use_lpwg_test = <1>;


  use_upgrade = <1>;
  fw_image = "sic/pplus/L0L57P1_1_49.img",
    "sic/pplus/L0L57P1_1_35.img";
  panel_spec = "sic/pplus/pplus_limit.txt";
  panel_spec_mfts = "sic/pplus/pplus_limit_mfts.txt";
 };

 lg4945@0 {
  compatible = "lgesic,lg4945";
  status = "disable";
  revision = "evb3...";
  reg = <0>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <22 0x2008>;

  spi-max-frequency = <20000000>;

  pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
  pinctrl-0 = <&ts_reset_active &ts_int_active>;
  pinctrl-1 = <&ts_reset_suspend &ts_int_suspend>;

  reset-gpio = <&msm_gpio 21 0x00>;
  irq-gpio = <&msm_gpio 22 0x2008>;
  cs-gpio = <&msm_gpio 10 0x00>;


  button_support = <0>;
  number_of_button = <4>;
  button_name = [9e 8b 66 d9];
  max_x = <1439>;
  max_y = <2719>;
  max_pressure = <0xff>;
  max_width = <15>;
  max_orientation = <1>;
  max_id = <10>;


  protocol_type = <1>;
  report_mode = <0>;
  delta_pos_threshold = <1>;
  report_period = <10000000>;
  booting_delay = <90>;
  reset_delay = <1>;
  softreset_delay = <50>;
  wake_up_by_touch = <1>;

  use_sleep_mode = <1>;
  thermal_check = <1>;
  palm_ctrl_mode = <0>;
  use_hover_finger = <0>;
  use_rmi_dev = <0>;

  irqflags = <0x00000002>;
  bouncing.enable = <0>;
  grip.enable = <0>;
  grip.edge_region = <5>;
  grip.max_delta = <10>;
  grip.width_ratio = <2>;
  accuracy.enable = <0>;
  accuracy.min_delta = <3>;
  accuracy.curr_ratio = <5>;
  accuracy.min_pressure = <50>;
  jitter.enable = <0>;
  jitter.curr_ratio = <115>;

  quickcover.enable = <1>;
  quickcover.X1 = <0>;
  quickcover.X2 = <1439>;
  quickcover.Y1 = <0>;
  quickcover.Y2 = <2719>;
  crack.enable = <0>;
  crack.min.cap = <300>;


  ghost_detection_enable = <0>;
  ghost_detection_chk_cnt = <3>;
  jitter_value = <20>;
  ta_noise_chk = <0>;
  incoming_call_chk = <0>;
  first_finger_chk = <1>;
  first_finger_time = <200>;
  pressure_zero_chk = <1>;
  ta_debouncing_chk = <0>;
  ta_debouncing_cnt = <2>;
  ta_debouncing_finger_num = <2>;
  press_interval_chk = <1>;
  press_interval = <29>;
  diff_fingers_chk = <1>;
  diff_finger_num = <5>;
  subtraction_finger_chk = <0>;
  subtraction_time = <11>;
  subtraction_finger_cnt = <5>;
  long_press_chk = <1>;
  long_press_chk_time = <10>;
  long_press_cnt = <700>;
  button_chk = <0>;
  button_int_num = <6>;
  button_duration = <100>;
  rebase_repetition_chk = <1>;
  rebase_since_init = <3>;
  rebase_since_rebase = <5>;
  use_lpwg_all = <1>;
  use_security_mode = <1>;
  use_lcd_notifier_callback = <1>;



  use_regulator = <0>;
  vdd = "vdd_ana";
  vdd_voltage = <3300000>;
  vio = "vcc_i2c";
  vio_voltage = <1800000>;
  vio_control = <0>;
  reset_control = <3>;


  swp_down_min_distance = <10>;
  swp_down_ratio_thres = <100>;
  swp_down_ratio_chk_period = <5>;
  swp_down_ratio_chk_min_distance = <2>;
  swp_down_min_time_thres = <0>;
  swp_down_max_time_thres = <150>;
  swp_down_active_area_x0 = <401>;
  swp_down_active_area_y0 = <0>;
  swp_down_active_area_x1 = <1439>;
  swp_down_active_area_y1 = <160>;

  swp_up_min_distance = <10>;
  swp_up_ratio_thres = <100>;
  swp_up_ratio_chk_period = <5>;
  swp_up_ratio_chk_min_distance = <2>;
  swp_up_min_time_thres = <0>;
  swp_up_max_time_thres = <150>;
  swp_up_active_area_x0 = <401>;
  swp_up_active_area_y0 = <0>;
  swp_up_active_area_x1 = <1439>;
  swp_up_active_area_y1 = <160>;

  need_upgrade = <1>;
  fw_pid_addr = <0x00B8>;
  fw_ver_addr = <0x00B0>;


  tx_cap = <5 10 2 9 7 5 1 2 2 1 10 2 3 83 7 2 8 0 10 0 5 8 4 8 6 40 88>;
  rx_cap = <53 12 15 26 28 13 27 25 4 15 5 6 22 9 44>;


  ref_chk_option = <0 0 1 1>;


  fw_image = "sic/pplus/L0L57P1_1_14.img";
  panel_spec = "sic/p1/p1_limit.txt";
  panel_spec_mfts_folder = "sic/p1/p1_limit_mfts_folder.txt";
  panel_spec_mfts_flat = "sic/p1/p1_limit_mfts_flat.txt";
  panel_spec_mfts_curved = "sic/p1/p1_limit_mfts_curved.txt";
 };
};
# 14 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-touch.dtsi" 2
# 803 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-nfc.dtsi" 1
# 14 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-nfc.dtsi"
&i2c_5 {
 qcom,clk-freq-out = <400000>;
 pn547@28 {
  compatible = "nxp,pn547";
  reg = <0x28>;
  status = "disable";
  nxp,gpio_sda = <&msm_gpio 83 0x00>;
  nxp,gpio_scl = <&msm_gpio 84 0x00>;
  nxp,gpio_ven = <&msm_gpio 30 0x00>;
  nxp,gpio_mode = <&msm_gpio 39 0x00>;
  nxp,gpio_irq = <&msm_gpio 29 0x00>;
  nxp,i2c-pull-up = <1>;
  qcom,clk-src = "BBCLK2";
  interrupt-parent = <&msm_gpio>;
  interrupts = <29 0>;
  interrupt-names = "nfc_irq";
  pinctrl-names = "nfc_active","nfc_suspend";
  pinctrl-0 = <&nfc_int_active &nfc_disable_active &nfc_mode_active>;
  pinctrl-1 = <&nfc_int_suspend &nfc_disable_suspend &nfc_mode_suspend>;
  qcom,clk-gpio = <&pm8994_gpios 10 0>;
  clock-names = "pin_clk", "cont_clk";
  clocks = <&clock_rpm 0x498938e5>,
   <&clock_rpm 0xfe15cb87>;
 };
 bcm2079x@76 {
  compatible = "bcm,bcm2079x";
  status = "disable";
  reg = <0x76>;
  bcm,gpio_sda = <&msm_gpio 83 0x00>;
  bcm,gpio_scl = <&msm_gpio 84 0x00>;
  bcm,gpio_irq = <&msm_gpio 29 0x00>;
  bcm,gpio_ven = <&msm_gpio 30 0x00>;
  bcm,gpio_mode = <&msm_gpio 39 0x00>;
  qcom,clk-src = "BBCLK2";

  interrupt-parent = <&msm_gpio>;
  interrupts = <29 0x2>;

  pinctrl-names = "nfc_active","nfc_suspend";
  pinctrl-0 = <&nfc_int_active &nfc_disable_active &nfc_wake_active>;
  pinctrl-1 = <&nfc_int_suspend &nfc_disable_suspend &nfc_wake_suspend>;
  bcm,i2c-pull-up = <1>;






 };
};

&i2c_6 {
 qcom,clk-freq-out = <400000>;
 pn547@28 {
  compatible = "nxp,pn547";
  reg = <0x28>;
  status = "disable";
  nxp,gpio_sda = <&msm_gpio 27 0x00>;
  nxp,gpio_scl = <&msm_gpio 28 0x00>;
  nxp,gpio_ven = <&msm_gpio 30 0x00>;
  nxp,gpio_mode = <&msm_gpio 39 0x00>;
  nxp,gpio_irq = <&msm_gpio 29 0x00>;
  nxp,i2c-pull-up = <1>;
  qcom,clk-src = "BBCLK2";
  interrupt-parent = <&msm_gpio>;
  interrupts = <29 0>;
  interrupt-names = "nfc_irq";
  pinctrl-names = "nfc_active","nfc_suspend";
  pinctrl-0 = <&nfc_int_active &nfc_disable_active &nfc_mode_active>;
  pinctrl-1 = <&nfc_int_suspend &nfc_disable_suspend &nfc_mode_suspend>;
  qcom,clk-gpio = <&pm8994_gpios 10 0>;
  clock-names = "pin_clk", "cont_clk";
  clocks = <&clock_rpm 0x498938e5>,
   <&clock_rpm 0xfe15cb87>;
 };
 bcm2079x@76 {
  compatible = "bcm,bcm2079x";
  status = "disable";
  reg = <0x76>;
  bcm,gpio_sda = <&msm_gpio 27 0x00>;
  bcm,gpio_scl = <&msm_gpio 28 0x00>;
  bcm,gpio_irq = <&msm_gpio 29 0x00>;
  bcm,gpio_ven = <&msm_gpio 30 0x00>;
  bcm,gpio_mode = <&msm_gpio 39 0x00>;
  qcom,clk-src = "BBCLK2";

  interrupt-parent = <&msm_gpio>;
  interrupts = <29 0x2>;

  pinctrl-names = "nfc_active","nfc_suspend";
  pinctrl-0 = <&nfc_int_active &nfc_disable_active &nfc_wake_active>;
  pinctrl-1 = <&nfc_int_suspend &nfc_disable_suspend &nfc_wake_suspend>;
  bcm,i2c-pull-up = <1>;






 };
};
# 804 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-fingerprint.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-fingerprint.dtsi"
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-fingerprint-fpc1022.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-fingerprint-fpc1022.dtsi"
/ {
 memory {
  removed_regions: removed_regions@0 {
   reg = <0 0x05a00000 0 0x1800000>;
  };
 };

};

 &soc {
  qcom,qseecom@6500000 {
   reg = <0x5a00000 0x1000000>;
  };
 };



/ {
 aliases {
 spi2 = &spi_blsp10;
 spi3 = &spi_blsp12;
 };


 soc {
  spi_blsp12: spi_fpc@f9968000{
   status = "ok";
   compatible = "qcom,spi-qup-v2";
   #address-cells = <1>;
   #size-cells = <0>;

   reg-names = "spi_physical", "spi_bam_physical";
   reg = <0xf9968000 0x1000>, <0xf9944000 0x19000>;

   interrupt-names = "spi_irq", "spi_bam_irq";
   interrupts = <0 106 0>, <0 239 0>;

   spi-max-frequency = <4800000>;
   qcom,master-id = <84>;

   clock-names = "iface_clk", "core_clk";
   clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0xfe1bd34a>;
# 75 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-fingerprint-fpc1022.dtsi"
   qcom,infinite-mode = <0>;
   qcom,use-bam;
   qcom,ver-reg-exists;
   qcom,bam-consumer-pipe-index = <22>;
   qcom,bam-producer-pipe-index = <23>;

  };
 };

 soc {
  spi_blsp10: spi_fpc@f9966000{
   status = "disable";
   compatible = "qcom,spi-qup-v2";
   #address-cells = <1>;
   #size-cells = <0>;

   reg-names = "spi_physical", "spi_bam_physical";
   reg = <0xf9966000 0x1000>, <0xf9944000 0x19000>;

   interrupt-names = "spi_irq", "spi_bam_irq";
   interrupts = <0 104 0>, <0 239 0>;

   spi-max-frequency = <4800000>;
   qcom,master-id = <84>;

   clock-names = "iface_clk", "core_clk";
   clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0x01a72b93>;
# 122 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-fingerprint-fpc1022.dtsi"
   qcom,infinite-mode = <0>;
   qcom,use-bam;
   qcom,ver-reg-exists;
   qcom,bam-consumer-pipe-index = <18>;
   qcom,bam-producer-pipe-index = <19>;

  };
 };
};

&spi_blsp12 {
 csfp@0 {
  status = "ok";
  compatible = "fpc,btp";
  reg = <0>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <36 0x0>;
  spi-max-frequency = <4800000>;

  qcom,qup-id = <12>;

  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
  <&clock_gcc 0xfe1bd34a>;


  qcom,use-pinctrl;
  pinctrl-names = "default","sleep";
  pinctrl-0 = <&spi_blsp12_active>;
  pinctrl-1 = <&spi_blsp12_suspend>;







  fpc,gpio_irq = <&msm_gpio 36 0x00>;
  fpc,gpio_reset = <&msm_gpio 38 0x00>;
  fpc,gpio_cs = <&msm_gpio 87 0x00>;
  fpc,vddio-supply = <&pm8994_l12>;
 };
};

&spi_blsp10 {
 csfp@0 {
  status = "disable";
  compatible = "fpc,btp";
  reg = <0>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <36 0x0>;
  spi-max-frequency = <4800000>;

  qcom,qup-id = <10>;

  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
  <&clock_gcc 0x01a72b93>;


  qcom,use-pinctrl;
  pinctrl-names = "default","sleep";
  pinctrl-0 = <&spi_blsp10_active>;
  pinctrl-1 = <&spi_blsp10_suspend>;







  fpc,gpio_irq = <&msm_gpio 36 0x00>;
  fpc,gpio_reset = <&msm_gpio 38 0x00>;
  fpc,gpio_cs = <&msm_gpio 55 0x00>;
  fpc,vddio-supply = <&pm8994_l12>;
 };
};
# 14 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-fingerprint.dtsi" 2
# 804 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us.dtsi" 2
# 18 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-rev-a.dts" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-headset-amp-es9018.dtsi" 1
# 13 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/../msm8992-headset-amp-es9018.dtsi"
&soc {
 sound {
  compatible = "qcom,msm8994-asoc-snd";
  qcom,model = "msm8994-tomtom-snd-card";
  reg = <0xfe034000 0x4>,
        <0xfe035000 0x4>,
        <0xfe036000 0x4>,
        <0xfe037000 0x4>;
  reg-names = "lpaif_pri_mode_muxsel",
       "lpaif_sec_mode_muxsel",
       "lpaif_tert_mode_muxsel",
       "lpaif_quat_mode_muxsel";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "LDO_H", "MCLK",
   "MADINPUT", "MCLK",
   "AMIC2", "MIC BIAS2 External",
   "MIC BIAS2 External", "Headset Mic",
   "DMIC1", "MIC BIAS1 External",
   "MIC BIAS1 External", "Digital Mic1",
   "DMIC2", "MIC BIAS1 External",
   "MIC BIAS1 External", "Digital Mic2",
   "DMIC3", "MIC BIAS3 External",
   "MIC BIAS3 External", "Digital Mic3",
   "DMIC4", "MIC BIAS3 External",
   "MIC BIAS3 External", "Digital Mic4",
   "DMIC5", "MIC BIAS4 External",
   "MIC BIAS4 External", "Digital Mic5",
   "DMIC6", "MIC BIAS4 External",
   "MIC BIAS4 External", "Digital Mic6";

  asoc-cpu =
  <&dai_pri_auxpcm>, <&dai_sec_auxpcm>, <&dai_hdmi>, <&dai_mi2s>, <&dai_mi2s_tert>, <&dai_mi2s_quat>,
  <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
  <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
  <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>, <&bt_sco_rx>,
  <&bt_sco_tx>, <&int_fm_rx>, <&int_fm_tx>, <&afe_pcm_rx>,
  <&afe_pcm_tx>, <&afe_proxy_rx>, <&afe_proxy_tx>,
  <&incall_record_rx>, <&incall_record_tx>, <&incall_music_rx>, <&incall_music2_rx>;

  asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
  "msm-dai-q6-hdmi.8", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
  "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
  "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
  "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
  "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
  "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
  "msm-dai-q6-dev.16395", "msm-dai-q6-dev.12288",
  "msm-dai-q6-dev.12289", "msm-dai-q6-dev.12292",
  "msm-dai-q6-dev.12293", "msm-dai-q6-dev.224",
  "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
  "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
  "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
  "msm-dai-q6-dev.32770";

  clock-names = "osr_clk";
  clocks = <&clock_rpm 0xaa1157a6>;
  qcom,cdc-mclk-gpios = <&pm8994_gpios 15 0>;
  qcom,tomtom-mclk-clk-freq = <9600000>;
  pinctrl-names = "pin_state_0",
  "pin_state_1",
  "pin_state_2",
  "pin_state_3",
  "pin_state_4",
  "pin_state_5",
  "pin_state_6",
  "pin_state_7",
  "pin_state_8",
  "pin_state_9",
  "pin_state_10",
  "pin_state_11",
  "pin_state_12",
  "pin_state_13",
  "pin_state_14",
  "pin_state_15";
  pinctrl-0 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>, <&quat_mi2s_sleep>, <&quat_mi2s_mclk_sleep>, <&quat_mi2s_sd0_sleep>, <&quat_mi2s_sd1_sleep>, <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>, <&tert_mi2s_sleep>, <&tert_mi2s_sd0_sleep>;
  pinctrl-1 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>, <&quat_mi2s_sleep>, <&quat_mi2s_mclk_sleep>, <&quat_mi2s_sd0_sleep>, <&quat_mi2s_sd1_sleep>, <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>, <&tert_mi2s_sleep>, <&tert_mi2s_sd0_sleep>;
  pinctrl-2 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>, <&quat_mi2s_sleep>, <&quat_mi2s_mclk_sleep>, <&quat_mi2s_sd0_sleep>, <&quat_mi2s_sd1_sleep>, <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>, <&tert_mi2s_sleep>, <&tert_mi2s_sd0_sleep>;
  pinctrl-3 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>, <&quat_mi2s_sleep>, <&quat_mi2s_mclk_sleep>, <&quat_mi2s_sd0_sleep>, <&quat_mi2s_sd1_sleep>, <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>, <&tert_mi2s_sleep>, <&tert_mi2s_sd0_sleep>;
  pinctrl-4 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>, <&quat_mi2s_active>, <&quat_mi2s_mclk_active>, <&quat_mi2s_sd0_active>, <&quat_mi2s_sd1_active>, <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>, <&tert_mi2s_sleep>, <&tert_mi2s_sd0_sleep>;
  pinctrl-5 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>, <&quat_mi2s_active>, <&quat_mi2s_mclk_active>, <&quat_mi2s_sd0_active>, <&quat_mi2s_sd1_active>, <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>, <&tert_mi2s_sleep>, <&tert_mi2s_sd0_sleep>;
  pinctrl-6 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>, <&quat_mi2s_active>, <&quat_mi2s_mclk_active>, <&quat_mi2s_sd0_active>, <&quat_mi2s_sd1_active>, <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>, <&tert_mi2s_sleep>, <&tert_mi2s_sd0_sleep>;
  pinctrl-7 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>, <&quat_mi2s_active>, <&quat_mi2s_mclk_active>, <&quat_mi2s_sd0_active>, <&quat_mi2s_sd1_active>, <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>, <&tert_mi2s_sleep>, <&tert_mi2s_sd0_sleep>;
  pinctrl-8 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>, <&quat_mi2s_sleep>, <&quat_mi2s_mclk_sleep>, <&quat_mi2s_sd0_sleep>, <&quat_mi2s_sd1_sleep>, <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>, <&tert_mi2s_active>, <&tert_mi2s_sd0_active>;
  pinctrl-9 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>, <&quat_mi2s_sleep>, <&quat_mi2s_mclk_sleep>, <&quat_mi2s_sd0_sleep>, <&quat_mi2s_sd1_sleep>, <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>, <&tert_mi2s_active>, <&tert_mi2s_sd0_active>;
  pinctrl-10 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>, <&quat_mi2s_sleep>, <&quat_mi2s_mclk_sleep>, <&quat_mi2s_sd0_sleep>, <&quat_mi2s_sd1_sleep>, <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>, <&tert_mi2s_active>, <&tert_mi2s_sd0_active>;
  pinctrl-11 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>, <&quat_mi2s_sleep>, <&quat_mi2s_mclk_sleep>, <&quat_mi2s_sd0_sleep>, <&quat_mi2s_sd1_sleep>, <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>, <&tert_mi2s_active>, <&tert_mi2s_sd0_active>;
  pinctrl-12 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>, <&quat_mi2s_active>, <&quat_mi2s_mclk_active>, <&quat_mi2s_sd0_active>, <&quat_mi2s_sd1_active>, <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>, <&tert_mi2s_active>, <&tert_mi2s_sd0_active>;
  pinctrl-13 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>, <&quat_mi2s_active>, <&quat_mi2s_mclk_active>, <&quat_mi2s_sd0_active>, <&quat_mi2s_sd1_active>, <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>, <&tert_mi2s_active>, <&tert_mi2s_sd0_active>;
  pinctrl-14 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>, <&quat_mi2s_active>, <&quat_mi2s_mclk_active>, <&quat_mi2s_sd0_active>, <&quat_mi2s_sd1_active>, <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>, <&tert_mi2s_active>, <&tert_mi2s_sd0_active>;
  pinctrl-15 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>, <&quat_mi2s_active>, <&quat_mi2s_mclk_active>, <&quat_mi2s_sd0_active>, <&quat_mi2s_sd1_active>, <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>, <&tert_mi2s_active>, <&tert_mi2s_sd0_active>;
  qcom,cdc-micbias2-headset-only;


  qcom,hdmi-audio-rx;
  asoc-codec = <&stub_codec>, <&hdmi_audio>;
  asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-audio-codec-rx";

 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <2>;
   qcom,msm-mi2s-tx-lines = <1>;
  };
  dai_mi2s_tert: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <1>;
  };
  dai_mi2s_quat: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <2>;
   qcom,msm-mi2s-tx-lines = <1>;
  };
 };

 i2c_5: i2c@f9967000 {
  es9018-codec@48 {
   compatible = "dac,es9018-codec";
   status = "disable";
   reg = <0x48>;
   dac,power-gpio = <&pm8994_gpios 13 0x0>;
   dac,hph-sw = <&pm8994_gpios 19 0x0>;
   dac,reset-gpio = <&pm8994_gpios 22 0x0>;
  };
 };
};
# 19 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-rev-a.dts" 2
# 1 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-sensorhub.dtsi" 1
&spi_10 {
 mh1@0 {
  status = "disable";
  compatible = "mh1,spich";
  reg = <0>;
  lge.dev_name = "mh1";
  interrupt-parent = <&pm8994_gpios>;
  interrupts = <12 0x0>;
  spi-max-frequency = <36000000>;
  spi-cpol;
  spi-cpha;

  qcom,qup-id = <10>;

  mh1,gpio_irq = <&pm8994_gpios 12 0x00>;
  mh1,gpio_reset = <&pm8994_gpios 14 0x00>;
  mh1,mh1_gpio_cs = <&msm_gpio 55 0x00>;
  mh1,contexthub_gpio_cs = <&msm_gpio 68 0x00>;


  fw_image = "mh1/RS_MH1.BIN";

 };

 sensorhub@2 {
  status = "disable";
  compatible = "contexthub,spich";
  lge.dev_name = "contexthub";
  reg = <2>;
  spi-max-frequency = <25000000>;
  spi-cpol;
  spi-cpha;

  contexthub,ap2sh = <&pmi8994_gpios 4 0x00>;
  contexthub,sh2ap = <&pmi8994_gpios 1 0x00>;
  contexthub,nrst = <&pmi8994_gpios 5 0x00>;
  contexthub,boot0 = <&pmi8994_gpios 7 0x00>;
  contexthub,wakeup = <&pmi8994_gpios 8 0x00>;
  contexthub,ldoen = <&pm8994_mpps 8 0x00>;
  contexthub,cs0 = <&msm_gpio 55 0x00>;
  contexthub,cs2 = <&msm_gpio 68 0x00>;

  contexthub,fw_image = "stm/LGESENSORHUB.BIN";
  contexthub,pre_reset_delay = <0>;
                contexthub,gyro_vdd-supply = <&pm8994_l19>;
 };
};
# 20 "arch/arm64/boot/dts/lge/msm8992-pplus_tmo_us/msm8992-pplus_tmo_us-rev-a.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8992 PPLUS TMO US";
 compatible = "qcom,msm8992-cdp", "qcom,msm8992", "qcom,cdp";
 qcom,board-id = <0x465 0>;
};



&soc {
 i2c_1: i2c@f9923000 {
  status = "ok";

  smb1351-charger@1d {
   status = "ok";
  };

  max17050@36 {
   status = "ok";
  };
 };

 i2c_5: i2c@f9967000 {
  ti-tas2552_41@41 {
   status = "ok";
  };

  idtp9017@68 {
   status = "ok";
  };

  es9018-codec@48 {
   status = "ok";
  };
 };

 i2c_6: i2c@f9928000 {
  bcm2079x@76 {
   status = "ok";
  };

  smb1358-charger@1c {
   status = "disabled";
  };

  max17050@36 {
   status = "disabled";
  };
 };

        earjack-debugger {
                status = "ok";
        };
};

&slim_msm {
        tomtom_codec {
                qcom,cdc-reset-gpio = <&msm_gpio 91 0>;
        };
};

&soc {
 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";

  /delete-property/ pinctrl-names;
  /delete-property/ pinctrl-0;
  /delete-property/ pinctrl-1;

  hall_ic {
   label = "hall_ic";
   gpios = <&pm8994_gpios 2 0x1>;
   linux,input-type = <5>;
   linux,code = <222>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };
 };
};

&soc {
    spi_10: spi@f9966000{
        status = "ok";
    };
};

&spi_10 {
    mh1@0 {
        status = "ok";
  };
    sensorhub@2 {
        status = "ok";
 contexthub,pre_reset_delay = <20>;
    };
};

&pm8994_gpios {

 gpio@cc00 {
  status = "ok";
 };

 gpio@d200 {
  status = "ok";
 };

 gpio@d500 {
  status = "ok";
 };
};
&rpm_bus {
 rpm-regulator-ldoa19 {
  pm8994_l19: regulator-l19 {
   status = "ok";
  };
 };
 rpm-regulator-ldoa31{
  pm8994_l31: regulator-l31 {
   status = "ok";
  };
 };
};

&cci {
 eeprom1: qcom,eeprom_reva@a0 {
  status = "ok";
 };
 lge,camera0_reva@34 {
  status = "ok";
 };
 lge,camera2@6c {
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  status = "ok";
 };
};

&i2c_2 {
 lge,camera1@20 {
  qcom,csiphy-sd-index = <2>;
  qcom,csid-sd-index = <2>;
  status = "ok";
 };
 mh1: qcom,mh1@3e {
  status = "ok";
 };
};
