WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 15 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 15 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500047 (Simulation time: 0 hr 0 min 15 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 9406169 heartbeat IPC: 1.448 cumulative IPC: 1.448 (Simulation time: 0 hr 0 min 42 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 16364127 heartbeat IPC: 1.43721 cumulative IPC: 1.44258 (Simulation time: 0 hr 1 min 10 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 23304957 heartbeat IPC: 1.44076 cumulative IPC: 1.44197 (Simulation time: 0 hr 1 min 37 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 30273644 heartbeat IPC: 1.435 cumulative IPC: 1.44022 (Simulation time: 0 hr 2 min 4 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 37295121 heartbeat IPC: 1.42421 cumulative IPC: 1.43699 (Simulation time: 0 hr 2 min 32 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 34795079 cumulative IPC: 1.43699 (Simulation time: 0 hr 2 min 32 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 34795079 (Simulation time: 0 hr 2 min 32 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/623.xalancbmk_s-165B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.43699 instructions: 50000002 cycles: 34795079
CPU 0 Branch Prediction Accuracy: 96.5202% MPKI: 9.7045 Average ROB Occupancy at Mispredict: 54.6247
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.7045
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     951407  HIT:     841239  MISS:     110168
LLC LOAD         ACCESS:     950686  HIT:     840785  MISS:     109901
LLC RFO          ACCESS:        280  HIT:         88  MISS:        192
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:        381  HIT:        358  MISS:         23
LLC TRANSLATION  ACCESS:         60  HIT:          8  MISS:         52
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 78.9373 cycles
cpu0_DTLB TOTAL       ACCESS:   14319594  HIT:   14213568  MISS:     106026
cpu0_DTLB LOAD         ACCESS:   14319594  HIT:   14213568  MISS:     106026
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.57973 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   14804758  HIT:   10890042  MISS:    3914716
cpu0_L1D LOAD         ACCESS:   14148427  HIT:   10235537  MISS:    3912890
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:     656260  HIT:     654505  MISS:       1755
cpu0_L1D TRANSLATION  ACCESS:         71  HIT:          0  MISS:         71
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 9.80078 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     951624  HIT:        599  MISS:     951025
cpu0_L2C LOAD         ACCESS:     950903  HIT:        218  MISS:     950685
cpu0_L2C RFO          ACCESS:        280  HIT:          0  MISS:        280
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        381  HIT:        381  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         60  HIT:          0  MISS:         60
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 29.2601 cycles
cpu0_STLB TOTAL       ACCESS:      17501  HIT:      17441  MISS:         60
cpu0_STLB LOAD         ACCESS:      17501  HIT:      17441  MISS:         60
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 456.801 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      96185
  ROW_BUFFER_MISS:      13960
 AVG DBUS CONGESTED CYCLE:    3.61519
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         53  FULL:          0
