// Seed: 410301493
`timescale 1 ps / 1ps
module module_0 (
    input id_0
    , id_4,
    output logic id_1,
    output logic id_2,
    output id_3
);
  logic id_5;
endmodule
