<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>Interrupt Descriptor</title>
</head><body>Interrupt Descriptor<ul><li>The descriptors in the IDT describe one of two types:</li>
<li style="list-style-type: none"><ul><li>Interrupt gate</li>
<li>Trap gate</li>
</ul>
</li>
</ul>
The difference is how the processor handles the IF flag in the EFLAGS register<br/>
<br/>
<img src="image.png" width="600" height="466" /><br/>
<br/>
The IDT entries contain a Segment Selector and a 64-bit offset (a far pointer).<br/>
<br/>
<img src="image 2.png" width="450" height="123" /><br/>
<br/>
<br/>
<img src="image 3.png" width="800" height="586" /><br/>
<ul><li>IST != 0 specifies a specific index to use for the RSP as pulled from the TSS (7 upper values).</li>
<li>When IST = 0, the RSP will be determined by the RPL in the CS segment selector.</li>
<li>The DPL controls whether a specific INT $N instruction is permitted to use the gate or not.</li>
</ul>
<br/>
<br/>
When looking at memory around IDTR we may see the IDT with each line being an Interrupt Descriptor.<br/>
<img src="image 7.png" /><br/>
The first record being:<br/>
<span style="font-size: 16pt">00000000</span><br/>
FFFFF<span style="font-size: 16pt">800</span><br/>
<span style="font-size: 16pt">76838E00</span><br/>
<span style="font-size: 16pt">00100100<br/>
<br/>
Which in binary is:<br/>
</span>0000 0000 0000 0000 ` 0000 0000 0000 0000<br/>
1111 1111 1111 1111 ` 1111 1000 0000 0000<br/>
0111 0110 1000 0011 ` 1000 1110 0000 0000<br/>
0000 0000 0001 0000 ` 0000 0001 0000 0000<br/>
<br/>
According to the interrupt descriptor structure:<ul><li>64-bit offset = 0x<span style="color: #ff0000">FFFFF<span style="font-size: 16pt">800</span></span><span style="font-size: 16pt"><span style="color: #00ff00">7683</span><span style="color: #0000ff">0100</span></span></li>
<li>16-bit segment selector = 0000 0000 0001 0000 =&gt; RPL = 0 (Kernel) , TI = 0 (GDT), index = 0x10 (record 2 (3rd record)). <b>interestingly, </b>all segment selectors in the IDT are the same.</li>
<li>other 16-bits of flags = 1000 1110 0000 0000 =&gt; P = 1, DPL = 0 (Kernel), Type = 1110 (Interrupt Gate), IST = 0.</li>
</ul>
<br/>
so many detail WOW (god ghelp pls)<br/>
<br/>
<br/>
So... assuming we have INT3.<ul><li>IDTR is pointing at the &nbsp;IDT table.</li>
<li>Record number 3 it taken.</li>
<li>Simultanously, TR points at a TSS record in GDT to pull a Stack address to be used to save the task state, the address is pulled from the TSS depending on the IST or RPL of the interrupt descriptor, SS:RSP is filled, now the processor has a stack and the task state is saved.</li>
<li>The interrupt record has a segment selector, an offset (which is a 64-bit far pointer), and details.</li>
<li>The segment selector points to a GDT or LDT record, from which only privilege details are compared, and access info is aquired - e.g. the type of the selector (0y11011 = E/R accessed for example), the base is 0x0.</li>
<li>The offset (0x<span style="color: #ff0000">FFFFF<span style="font-size: 16pt">800</span></span><span style="font-size: 16pt"><span style="color: #00ff00">7683</span><span style="color: #0000ff">0100</span></span>) points to the code for the <b>interrupt handler</b>.</li>
<li>CS:RIP changes to the address of the interrupt handler.</li>
</ul>
<br/>
<br/>
<br/>
<br/>
<br/>
<br/>
<br/>
<br/>
<br/>
<br/>
i</body></html>