.include "macros.inc"


.section .text0, "ax"  # 0x10000000 - 0x105B9458

.global "GetBSFCpuSpeed__FUl"
"GetBSFCpuSpeed__FUl":
/* 10530E50 00530E50  93 E1 FF FC */	stw r31, -4(r1)
/* 10530E54 00530E54  3B E4 00 00 */	addi r31, r4, 0
/* 10530E58 00530E58  7C 08 02 A6 */	mflr r0
/* 10530E5C 00530E5C  38 80 00 00 */	li r4, 0
/* 10530E60 00530E60  93 C1 FF F8 */	stw r30, -8(r1)
/* 10530E64 00530E64  3B C3 00 00 */	addi r30, r3, 0
/* 10530E68 00530E68  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 10530E6C 00530E6C  3B A0 FF FF */	li r29, -1
/* 10530E70 00530E70  38 A0 00 10 */	li r5, 0x10
/* 10530E74 00530E74  93 81 FF F0 */	stw r28, -0x10(r1)
/* 10530E78 00530E78  90 01 00 08 */	stw r0, 8(r1)
/* 10530E7C 00530E7C  94 21 FF 80 */	stwu r1, -0x80(r1)
/* 10530E80 00530E80  38 61 00 58 */	addi r3, r1, 0x58
/* 10530E84 00530E84  48 05 D0 5D */	bl func_1058DEE0
/* 10530E88 00530E88  38 61 00 50 */	addi r3, r1, 0x50
/* 10530E8C 00530E8C  4B AF 91 15 */	bl "QueryPerformanceFrequency"
/* 10530E90 00530E90  2C 03 00 00 */	cmpwi r3, 0
/* 10530E94 00530E94  41 82 00 AC */	beq lbl_10530F40
/* 10530E98 00530E98  3B 80 00 00 */	li r28, 0
/* 10530E9C 00530E9C  60 00 00 00 */	nop 
lbl_10530EA0:
/* 10530EA0 00530EA0  38 61 00 40 */	addi r3, r1, 0x40
/* 10530EA4 00530EA4  4B AF 91 6D */	bl "QueryPerformanceCounter"
/* 10530EA8 00530EA8  38 61 00 48 */	addi r3, r1, 0x48
/* 10530EAC 00530EAC  4B AF 91 65 */	bl "QueryPerformanceCounter"
/* 10530EB0 00530EB0  80 61 00 44 */	lwz r3, 0x44(r1)
/* 10530EB4 00530EB4  80 01 00 4C */	lwz r0, 0x4c(r1)
/* 10530EB8 00530EB8  7C 03 00 50 */	subf r0, r3, r0
/* 10530EBC 00530EBC  7C 00 E8 40 */	cmplw r0, r29
/* 10530EC0 00530EC0  40 80 00 08 */	bge lbl_10530EC8
/* 10530EC4 00530EC4  7C 1D 03 78 */	mr r29, r0
lbl_10530EC8:
/* 10530EC8 00530EC8  3B 9C 00 01 */	addi r28, r28, 1
/* 10530ECC 00530ECC  2C 1C 00 0A */	cmpwi r28, 0xa
/* 10530ED0 00530ED0  41 80 FF D0 */	blt lbl_10530EA0
/* 10530ED4 00530ED4  80 81 00 54 */	lwz r4, 0x54(r1)
/* 10530ED8 00530ED8  3C 60 CC CD */	lis r3, 0xcccd
/* 10530EDC 00530EDC  38 03 CC CD */	addi r0, r3, -13107
/* 10530EE0 00530EE0  3C 60 00 02 */	lis r3, 2
/* 10530EE4 00530EE4  38 63 86 A0 */	addi r3, r3, -31072
/* 10530EE8 00530EE8  7C 00 20 16 */	mulhwu r0, r0, r4
/* 10530EEC 00530EEC  7C BD 19 D6 */	mullw r5, r29, r3
/* 10530EF0 00530EF0  54 00 E8 FE */	srwi r0, r0, 3
/* 10530EF4 00530EF4  7C A5 03 96 */	divwu r5, r5, r0
/* 10530EF8 00530EF8  7C 05 23 96 */	divwu r0, r5, r4
/* 10530EFC 00530EFC  7C 00 21 D6 */	mullw r0, r0, r4
/* 10530F00 00530F00  7C 60 28 50 */	subf r3, r0, r5
/* 10530F04 00530F04  54 80 F8 7E */	srwi r0, r4, 1
/* 10530F08 00530F08  7C 03 00 40 */	cmplw r3, r0
/* 10530F0C 00530F0C  40 81 00 08 */	ble lbl_10530F14
/* 10530F10 00530F10  38 A5 00 01 */	addi r5, r5, 1
lbl_10530F14:
/* 10530F14 00530F14  7C 9F 2B 96 */	divwu r4, r31, r5
/* 10530F18 00530F18  7C 04 29 D6 */	mullw r0, r4, r5
/* 10530F1C 00530F1C  90 81 00 60 */	stw r4, 0x60(r1)
/* 10530F20 00530F20  7C 60 F8 50 */	subf r3, r0, r31
/* 10530F24 00530F24  54 A0 F8 7E */	srwi r0, r5, 1
/* 10530F28 00530F28  7C 03 00 40 */	cmplw r3, r0
/* 10530F2C 00530F2C  40 81 00 08 */	ble lbl_10530F34
/* 10530F30 00530F30  38 84 00 01 */	addi r4, r4, 1
lbl_10530F34:
/* 10530F34 00530F34  93 E1 00 58 */	stw r31, 0x58(r1)
/* 10530F38 00530F38  90 A1 00 5C */	stw r5, 0x5c(r1)
/* 10530F3C 00530F3C  90 81 00 64 */	stw r4, 0x64(r1)
lbl_10530F40:
/* 10530F40 00530F40  C8 21 00 58 */	lfd f1, 0x58(r1)
/* 10530F44 00530F44  C8 01 00 60 */	lfd f0, 0x60(r1)
/* 10530F48 00530F48  D8 3E 00 00 */	stfd f1, 0(r30)
/* 10530F4C 00530F4C  D8 1E 00 08 */	stfd f0, 8(r30)
/* 10530F50 00530F50  80 01 00 88 */	lwz r0, 0x88(r1)
/* 10530F54 00530F54  38 21 00 80 */	addi r1, r1, 0x80
/* 10530F58 00530F58  7C 08 03 A6 */	mtlr r0
/* 10530F5C 00530F5C  83 E1 FF FC */	lwz r31, -4(r1)
/* 10530F60 00530F60  83 C1 FF F8 */	lwz r30, -8(r1)
/* 10530F64 00530F64  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 10530F68 00530F68  83 81 FF F0 */	lwz r28, -0x10(r1)
/* 10530F6C 00530F6C  4E 80 00 20 */	blr 

.global "GetRDTSCCpuSpeed__Fv"
"GetRDTSCCpuSpeed__Fv":
/* 10530FA0 00530FA0  DB E1 FF F8 */	stfd f31, -8(r1)
/* 10530FA4 00530FA4  7C 08 02 A6 */	mflr r0
/* 10530FA8 00530FA8  DB C1 FF F0 */	stfd f30, -0x10(r1)
/* 10530FAC 00530FAC  BE E1 FF CC */	stmw r23, -0x34(r1)
/* 10530FB0 00530FB0  3B 43 00 00 */	addi r26, r3, 0
/* 10530FB4 00530FB4  83 E2 BC C8 */	lwz r31, lbl_105BD128-_R2_BASE_(r2)
/* 10530FB8 00530FB8  90 01 00 08 */	stw r0, 8(r1)
/* 10530FBC 00530FBC  38 00 00 00 */	li r0, 0
/* 10530FC0 00530FC0  94 21 FF 20 */	stwu r1, -0xe0(r1)
/* 10530FC4 00530FC4  90 01 00 68 */	stw r0, 0x68(r1)
/* 10530FC8 00530FC8  38 61 00 48 */	addi r3, r1, 0x48
/* 10530FCC 00530FCC  90 01 00 6C */	stw r0, 0x6c(r1)
/* 10530FD0 00530FD0  90 01 00 70 */	stw r0, 0x70(r1)
/* 10530FD4 00530FD4  90 01 00 74 */	stw r0, 0x74(r1)
/* 10530FD8 00530FD8  90 01 00 78 */	stw r0, 0x78(r1)
/* 10530FDC 00530FDC  90 01 00 7C */	stw r0, 0x7c(r1)
/* 10530FE0 00530FE0  90 01 00 80 */	stw r0, 0x80(r1)
/* 10530FE4 00530FE4  90 01 00 84 */	stw r0, 0x84(r1)
/* 10530FE8 00530FE8  90 01 00 88 */	stw r0, 0x88(r1)
/* 10530FEC 00530FEC  90 01 00 8C */	stw r0, 0x8c(r1)
/* 10530FF0 00530FF0  90 01 00 90 */	stw r0, 0x90(r1)
/* 10530FF4 00530FF4  90 01 00 94 */	stw r0, 0x94(r1)
/* 10530FF8 00530FF8  4B AF 8F A9 */	bl "QueryPerformanceFrequency"
/* 10530FFC 00530FFC  2C 03 00 00 */	cmpwi r3, 0
/* 10531000 00531000  41 82 01 A4 */	beq lbl_105311A4
/* 10531004 00531004  3B 60 00 00 */	li r27, 0
/* 10531008 00531008  3B C1 00 68 */	addi r30, r1, 0x68
lbl_1053100C:
/* 1053100C 0053100C  4B AF 80 05 */	bl "GetCurrentThread_Win32"
/* 10531010 00531010  4B AF 7F A1 */	bl "GetThreadPriority"
/* 10531014 00531014  80 01 00 48 */	lwz r0, 0x48(r1)
/* 10531018 00531018  3B 83 00 00 */	addi r28, r3, 0
/* 1053101C 0053101C  80 81 00 4C */	lwz r4, 0x4c(r1)
/* 10531020 00531020  38 A0 00 00 */	li r5, 0
/* 10531024 00531024  7C 03 03 78 */	mr r3, r0
/* 10531028 00531028  38 C0 00 14 */	li r6, 0x14
/* 1053102C 0053102C  48 05 7A 45 */	bl func_10588A70
/* 10531030 00531030  3A E4 00 00 */	addi r23, r4, 0
/* 10531034 00531034  3B 03 00 00 */	addi r24, r3, 0
/* 10531038 00531038  4B AF 7F D9 */	bl "GetCurrentThread_Win32"
/* 1053103C 0053103C  38 80 00 0F */	li r4, 0xf
/* 10531040 00531040  4B AF 7F A1 */	bl "SetThreadPriority"
/* 10531044 00531044  38 60 00 00 */	li r3, 0
/* 10531048 00531048  4B AF 7D 79 */	bl "Sleep"
/* 1053104C 0053104C  38 61 00 50 */	addi r3, r1, 0x50
/* 10531050 00531050  4B AF 8F C1 */	bl "QueryPerformanceCounter"
/* 10531054 00531054  38 61 00 58 */	addi r3, r1, 0x58
/* 10531058 00531058  4B AF 8F B9 */	bl "QueryPerformanceCounter"
/* 1053105C 0053105C  80 61 00 5C */	lwz r3, 0x5c(r1)
/* 10531060 00531060  3B 20 00 00 */	li r25, 0
/* 10531064 00531064  80 01 00 58 */	lwz r0, 0x58(r1)
/* 10531068 00531068  7E F7 18 14 */	addc r23, r23, r3
/* 1053106C 0053106C  7F 18 01 14 */	adde r24, r24, r0
lbl_10531070:
/* 10531070 00531070  38 61 00 60 */	addi r3, r1, 0x60
/* 10531074 00531074  4B AF 8F 9D */	bl "QueryPerformanceCounter"
/* 10531078 00531078  2C 03 00 00 */	cmpwi r3, 0
/* 1053107C 0053107C  41 82 00 30 */	beq lbl_105310AC
/* 10531080 00531080  80 61 00 64 */	lwz r3, 0x64(r1)
/* 10531084 00531084  6F 24 80 00 */	xoris r4, r25, 0x8000
/* 10531088 00531088  80 01 00 60 */	lwz r0, 0x60(r1)
/* 1053108C 0053108C  7C 77 18 10 */	subfc r3, r23, r3
/* 10531090 00531090  7C 18 01 10 */	subfe r0, r24, r0
/* 10531094 00531094  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 10531098 00531098  7C 79 18 10 */	subfc r3, r25, r3
/* 1053109C 0053109C  7C 84 01 10 */	subfe r4, r4, r0
/* 105310A0 005310A0  7C 80 01 10 */	subfe r4, r0, r0
/* 105310A4 005310A4  7C 84 00 D1 */	neg. r4, r4
/* 105310A8 005310A8  40 82 FF C8 */	bne lbl_10531070
lbl_105310AC:
/* 105310AC 005310AC  4B AF 7F 65 */	bl "GetCurrentThread_Win32"
/* 105310B0 005310B0  7F 84 E3 78 */	mr r4, r28
/* 105310B4 005310B4  4B AF 7F 2D */	bl "SetThreadPriority"
/* 105310B8 005310B8  80 A1 00 5C */	lwz r5, 0x5c(r1)
/* 105310BC 005310BC  80 61 00 64 */	lwz r3, 0x64(r1)
/* 105310C0 005310C0  80 81 00 58 */	lwz r4, 0x58(r1)
/* 105310C4 005310C4  7D 05 18 10 */	subfc r8, r5, r3
/* 105310C8 005310C8  80 01 00 60 */	lwz r0, 0x60(r1)
/* 105310CC 005310CC  80 61 00 54 */	lwz r3, 0x54(r1)
/* 105310D0 005310D0  7C E4 01 10 */	subfe r7, r4, r0
/* 105310D4 005310D4  80 01 00 50 */	lwz r0, 0x50(r1)
/* 105310D8 005310D8  7C 63 28 10 */	subfc r3, r3, r5
/* 105310DC 005310DC  7C 00 21 10 */	subfe r0, r0, r4
/* 105310E0 005310E0  54 66 F8 3E */	rotlwi r6, r3, 0x1f
/* 105310E4 005310E4  7C 05 0E 70 */	srawi r5, r0, 1
/* 105310E8 005310E8  50 06 F8 00 */	rlwimi r6, r0, 0x1f, 0, 0
/* 105310EC 005310EC  6C E0 80 00 */	xoris r0, r7, 0x8000
/* 105310F0 005310F0  6C A4 80 00 */	xoris r4, r5, 0x8000
/* 105310F4 005310F4  7C 66 40 10 */	subfc r3, r6, r8
/* 105310F8 005310F8  7C 84 01 10 */	subfe r4, r4, r0
/* 105310FC 005310FC  7C 80 01 10 */	subfe r4, r0, r0
/* 10531100 00531100  7C 84 00 D1 */	neg. r4, r4
/* 10531104 00531104  41 82 00 10 */	beq lbl_10531114
/* 10531108 00531108  38 80 00 00 */	li r4, 0
/* 1053110C 0053110C  38 60 00 00 */	li r3, 0
/* 10531110 00531110  48 00 00 14 */	b lbl_10531124
lbl_10531114:
/* 10531114 00531114  7C 66 40 10 */	subfc r3, r6, r8
/* 10531118 00531118  7C 05 39 10 */	subfe r0, r5, r7
/* 1053111C 0053111C  38 83 00 00 */	addi r4, r3, 0
/* 10531120 00531120  7C 03 03 78 */	mr r3, r0
lbl_10531124:
/* 10531124 00531124  38 00 00 00 */	li r0, 0
/* 10531128 00531128  93 BE 00 00 */	stw r29, 0(r30)
/* 1053112C 0053112C  7C 85 02 78 */	xor r5, r4, r0
/* 10531130 00531130  7C 60 02 78 */	xor r0, r3, r0
/* 10531134 00531134  90 9E 00 04 */	stw r4, 4(r30)
/* 10531138 00531138  7C A0 03 79 */	or. r0, r5, r0
/* 1053113C 0053113C  41 82 00 40 */	beq lbl_1053117C
/* 10531140 00531140  48 05 7B 71 */	bl func_10588CB0
/* 10531144 00531144  C8 1F 00 00 */	lfd f0, 0(r31)
/* 10531148 00531148  80 61 00 48 */	lwz r3, 0x48(r1)
/* 1053114C 0053114C  FF C0 00 72 */	fmul f30, f0, f1
/* 10531150 00531150  80 81 00 4C */	lwz r4, 0x4c(r1)
/* 10531154 00531154  48 05 7B 5D */	bl func_10588CB0
/* 10531158 00531158  FF E0 08 90 */	fmr f31, f1
/* 1053115C 0053115C  38 7D 00 00 */	addi r3, r29, 0
/* 10531160 00531160  38 9D 00 00 */	addi r4, r29, 0
/* 10531164 00531164  48 05 7B 4D */	bl func_10588CB0
/* 10531168 00531168  FC 01 07 F2 */	fmul f0, f1, f31
/* 1053116C 0053116C  FC 20 F0 24 */	fdiv f1, f0, f30
/* 10531170 00531170  48 05 77 21 */	bl func_10588890
/* 10531174 00531174  90 7E 00 0C */	stw r3, 0xc(r30)
/* 10531178 00531178  90 7E 00 08 */	stw r3, 8(r30)
lbl_1053117C:
/* 1053117C 0053117C  3B 7B 00 01 */	addi r27, r27, 1
/* 10531180 00531180  3B DE 00 10 */	addi r30, r30, 0x10
/* 10531184 00531184  2C 1B 00 03 */	cmpwi r27, 3
/* 10531188 00531188  41 80 FE 84 */	blt lbl_1053100C
/* 1053118C 0053118C  38 00 00 00 */	li r0, 0
/* 10531190 00531190  38 61 00 68 */	addi r3, r1, 0x68
/* 10531194 00531194  98 01 00 40 */	stb r0, 0x40(r1)
/* 10531198 00531198  38 81 00 98 */	addi r4, r1, 0x98
/* 1053119C 0053119C  80 A1 00 40 */	lwz r5, 0x40(r1)
/* 105311A0 005311A0  48 00 01 91 */	bl "sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
lbl_105311A4:
/* 105311A4 005311A4  C8 21 00 78 */	lfd f1, 0x78(r1)
/* 105311A8 005311A8  C8 01 00 80 */	lfd f0, 0x80(r1)
/* 105311AC 005311AC  D8 3A 00 00 */	stfd f1, 0(r26)
/* 105311B0 005311B0  D8 1A 00 08 */	stfd f0, 8(r26)
/* 105311B4 005311B4  80 01 00 E8 */	lwz r0, 0xe8(r1)
/* 105311B8 005311B8  38 21 00 E0 */	addi r1, r1, 0xe0
/* 105311BC 005311BC  7C 08 03 A6 */	mtlr r0
/* 105311C0 005311C0  CB E1 FF F8 */	lfd f31, -8(r1)
/* 105311C4 005311C4  CB C1 FF F0 */	lfd f30, -0x10(r1)
/* 105311C8 005311C8  BA E1 FF CC */	lmw r23, -0x34(r1)
/* 105311CC 005311CC  4E 80 00 20 */	blr 

.global "cpuspeed"
"cpuspeed":
/* 10531200 00531200  BF 21 FF E4 */	stmw r25, -0x1c(r1)
/* 10531204 00531204  7C 08 02 A6 */	mflr r0
/* 10531208 00531208  3B 23 00 00 */	addi r25, r3, 0
/* 1053120C 0053120C  3B 44 00 00 */	addi r26, r4, 0
/* 10531210 00531210  90 01 00 08 */	stw r0, 8(r1)
/* 10531214 00531214  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 10531218 00531218  90 21 00 64 */	stw r1, 0x64(r1)
/* 1053121C 0053121C  7C 3F 0B 78 */	mr r31, r1
/* 10531220 00531220  4B FF FB 81 */	bl "wincpuid"
/* 10531224 00531224  7C 7D 1B 78 */	mr r29, r3
/* 10531228 00531228  4B FF F9 89 */	bl "wincpufeatures"
/* 1053122C 0053122C  57 BB 04 7E */	clrlwi r27, r29, 0x11
/* 10531230 00531230  3B C3 00 00 */	addi r30, r3, 0
/* 10531234 00531234  28 1B 00 0C */	cmplwi r27, 0xc
/* 10531238 00531238  57 BC 8F FE */	rlwinm r28, r29, 0x11, 0x1f, 0x1f
/* 1053123C 0053123C  3B A0 00 00 */	li r29, 0
/* 10531240 00531240  41 80 00 08 */	blt lbl_10531248
/* 10531244 00531244  3B 60 00 0B */	li r27, 0xb
lbl_10531248:
/* 10531248 00531248  38 7F 00 40 */	addi r3, r31, 0x40
/* 1053124C 0053124C  38 80 00 00 */	li r4, 0
/* 10531250 00531250  38 A0 00 10 */	li r5, 0x10
/* 10531254 00531254  48 05 CC 8D */	bl func_1058DEE0
/* 10531258 00531258  2C 1A 00 00 */	cmpwi r26, 0
/* 1053125C 0053125C  41 81 00 18 */	bgt lbl_10531274
/* 10531260 00531260  80 62 BC C4 */	lwz r3, lbl_105BD124-_R2_BASE_(r2)
/* 10531264 00531264  57 60 13 BA */	rlwinm r0, r27, 2, 0xe, 0x1d
/* 10531268 00531268  7C 03 00 2E */	lwzx r0, r3, r0
/* 1053126C 0053126C  1C 80 0F A0 */	mulli r4, r0, 0xfa0
/* 10531270 00531270  48 00 00 18 */	b lbl_10531288
lbl_10531274:
/* 10531274 00531274  2C 1A 00 96 */	cmpwi r26, 0x96
/* 10531278 00531278  40 81 00 08 */	ble lbl_10531280
/* 1053127C 0053127C  3B 40 00 96 */	li r26, 0x96
lbl_10531280:
/* 10531280 00531280  1C 9A 0F A0 */	mulli r4, r26, 0xfa0
/* 10531284 00531284  3B A0 00 01 */	li r29, 1
lbl_10531288:
/* 10531288 00531288  57 C0 06 F7 */	rlwinm. r0, r30, 0, 0x1b, 0x1b
/* 1053128C 0053128C  41 82 00 18 */	beq lbl_105312A4
/* 10531290 00531290  57 A0 06 3F */	clrlwi. r0, r29, 0x18
/* 10531294 00531294  40 82 00 10 */	bne lbl_105312A4
/* 10531298 00531298  7F 23 CB 78 */	mr r3, r25
/* 1053129C 0053129C  4B FF FD 05 */	bl "GetRDTSCCpuSpeed__Fv"
/* 105312A0 005312A0  48 00 00 54 */	b lbl_105312F4
lbl_105312A4:
/* 105312A4 005312A4  57 60 04 3E */	clrlwi r0, r27, 0x10
/* 105312A8 005312A8  28 00 00 03 */	cmplwi r0, 3
/* 105312AC 005312AC  40 80 00 0C */	bge lbl_105312B8
/* 105312B0 005312B0  57 80 06 3F */	clrlwi. r0, r28, 0x18
/* 105312B4 005312B4  41 82 00 30 */	beq lbl_105312E4
lbl_105312B8:
/* 105312B8 005312B8  7F 23 CB 78 */	mr r3, r25
/* 105312BC 005312BC  4B FF FB 95 */	bl "GetBSFCpuSpeed__FUl"
/* 105312C0 005312C0  48 00 00 34 */	b lbl_105312F4
/* 105312C4 005312C4  4B AF 7D 4D */	bl "GetCurrentThread_Win32"
/* 105312C8 005312C8  38 80 00 00 */	li r4, 0
/* 105312CC 005312CC  4B AF 7D 15 */	bl "SetThreadPriority"
/* 105312D0 005312D0  38 7F 00 50 */	addi r3, r31, 0x50
/* 105312D4 005312D4  48 05 68 6D */	bl func_10587B40
/* 105312D8 005312D8  80 01 00 00 */	lwz r0, 0(r1)
/* 105312DC 005312DC  80 3F 00 64 */	lwz r1, 0x64(r31)
/* 105312E0 005312E0  90 01 00 00 */	stw r0, 0(r1)
lbl_105312E4:
/* 105312E4 005312E4  C8 3F 00 40 */	lfd f1, 0x40(r31)
/* 105312E8 005312E8  C8 1F 00 48 */	lfd f0, 0x48(r31)
/* 105312EC 005312EC  D8 39 00 00 */	stfd f1, 0(r25)
/* 105312F0 005312F0  D8 19 00 08 */	stfd f0, 8(r25)
lbl_105312F4:
/* 105312F4 005312F4  80 1F 00 98 */	lwz r0, 0x98(r31)
/* 105312F8 005312F8  80 21 00 00 */	lwz r1, 0(r1)
/* 105312FC 005312FC  7C 08 03 A6 */	mtlr r0
/* 10531300 00531300  BB 21 FF E4 */	lmw r25, -0x1c(r1)
/* 10531304 00531304  4E 80 00 20 */	blr 

.global "sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
"sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v":
/* 10531330 00531330  BF 21 FF E4 */	stmw r25, -0x1c(r1)
/* 10531334 00531334  7C 08 02 A6 */	mflr r0
/* 10531338 00531338  3C C0 66 66 */	lis r6, 0x6666
/* 1053133C 0053133C  83 C2 9F 5C */	lwz r30, lbl_105BB3BC-_R2_BASE_(r2)
/* 10531340 00531340  3B 63 00 00 */	addi r27, r3, 0
/* 10531344 00531344  3B 84 00 00 */	addi r28, r4, 0
/* 10531348 00531348  3B E6 66 67 */	addi r31, r6, 0x6667
/* 1053134C 0053134C  90 01 00 08 */	stw r0, 8(r1)
/* 10531350 00531350  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 10531354 00531354  90 A1 00 80 */	stw r5, 0x80(r1)
lbl_10531358:
/* 10531358 00531358  7C 1B E0 50 */	subf r0, r27, r28
/* 1053135C 0053135C  7C 00 26 70 */	srawi r0, r0, 4
/* 10531360 00531360  7C C0 01 94 */	addze r6, r0
/* 10531364 00531364  2C 06 00 01 */	cmpwi r6, 1
/* 10531368 00531368  40 81 02 64 */	ble lbl_105315CC
/* 1053136C 0053136C  2C 06 00 14 */	cmpwi r6, 0x14
/* 10531370 00531370  41 81 00 18 */	bgt lbl_10531388
/* 10531374 00531374  80 A1 00 80 */	lwz r5, 0x80(r1)
/* 10531378 00531378  38 7B 00 00 */	addi r3, r27, 0
/* 1053137C 0053137C  38 9C 00 00 */	addi r4, r28, 0
/* 10531380 00531380  48 00 05 31 */	bl "__selection_sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
/* 10531384 00531384  48 00 02 48 */	b lbl_105315CC
lbl_10531388:
/* 10531388 00531388  80 9E 00 00 */	lwz r4, 0(r30)
/* 1053138C 0053138C  7C C0 16 70 */	srawi r0, r6, 2
/* 10531390 00531390  7C A0 01 94 */	addze r5, r0
/* 10531394 00531394  7C 7F 20 96 */	mulhw r3, r31, r4
/* 10531398 00531398  38 04 00 01 */	addi r0, r4, 1
/* 1053139C 0053139C  2C 00 00 05 */	cmpwi r0, 5
/* 105313A0 005313A0  90 1E 00 00 */	stw r0, 0(r30)
/* 105313A4 005313A4  7C 60 0E 70 */	srawi r0, r3, 1
/* 105313A8 005313A8  54 03 0F FE */	srwi r3, r0, 0x1f
/* 105313AC 005313AC  7C 00 1A 14 */	add r0, r0, r3
/* 105313B0 005313B0  1C 00 00 05 */	mulli r0, r0, 5
/* 105313B4 005313B4  7C 00 20 50 */	subf r0, r0, r4
/* 105313B8 005313B8  7C 05 02 14 */	add r0, r5, r0
/* 105313BC 005313BC  54 00 20 36 */	slwi r0, r0, 4
/* 105313C0 005313C0  7C 7B 02 14 */	add r3, r27, r0
/* 105313C4 005313C4  41 80 00 0C */	blt lbl_105313D0
/* 105313C8 005313C8  38 00 FF FC */	li r0, -4
/* 105313CC 005313CC  90 1E 00 00 */	stw r0, 0(r30)
lbl_105313D0:
/* 105313D0 005313D0  80 BE 00 00 */	lwz r5, 0(r30)
/* 105313D4 005313D4  1C C6 00 03 */	mulli r6, r6, 3
/* 105313D8 005313D8  38 05 00 01 */	addi r0, r5, 1
/* 105313DC 005313DC  7C 9F 28 96 */	mulhw r4, r31, r5
/* 105313E0 005313E0  2C 00 00 05 */	cmpwi r0, 5
/* 105313E4 005313E4  90 1E 00 00 */	stw r0, 0(r30)
/* 105313E8 005313E8  7C C0 16 70 */	srawi r0, r6, 2
/* 105313EC 005313EC  7C C0 01 94 */	addze r6, r0
/* 105313F0 005313F0  7C 80 0E 70 */	srawi r0, r4, 1
/* 105313F4 005313F4  54 04 0F FE */	srwi r4, r0, 0x1f
/* 105313F8 005313F8  7C 00 22 14 */	add r0, r0, r4
/* 105313FC 005313FC  1C 00 00 05 */	mulli r0, r0, 5
/* 10531400 00531400  7C 00 28 50 */	subf r0, r0, r5
/* 10531404 00531404  7C 06 02 14 */	add r0, r6, r0
/* 10531408 00531408  54 00 20 36 */	slwi r0, r0, 4
/* 1053140C 0053140C  7C 9B 02 14 */	add r4, r27, r0
/* 10531410 00531410  41 80 00 0C */	blt lbl_1053141C
/* 10531414 00531414  38 00 FF FC */	li r0, -4
/* 10531418 00531418  90 1E 00 00 */	stw r0, 0(r30)
lbl_1053141C:
/* 1053141C 0053141C  3B 3C FF F0 */	addi r25, r28, -16
/* 10531420 00531420  80 C1 00 80 */	lwz r6, 0x80(r1)
/* 10531424 00531424  7F 25 CB 78 */	mr r5, r25
/* 10531428 00531428  48 00 02 F9 */	bl "__sort132<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
/* 1053142C 0053142C  80 79 00 0C */	lwz r3, 0xc(r25)
/* 10531430 00531430  3B BB 00 00 */	addi r29, r27, 0
/* 10531434 00531434  3B 59 00 00 */	addi r26, r25, 0
/* 10531438 00531438  48 00 00 0C */	b lbl_10531444
/* 1053143C 0053143C  60 00 00 00 */	nop 
lbl_10531440:
/* 10531440 00531440  3B BD 00 10 */	addi r29, r29, 0x10
lbl_10531444:
/* 10531444 00531444  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 10531448 00531448  7C 00 18 40 */	cmplw r0, r3
/* 1053144C 0053144C  41 80 FF F4 */	blt lbl_10531440
lbl_10531450:
/* 10531450 00531450  3B 5A FF F0 */	addi r26, r26, -16
/* 10531454 00531454  7C 1D D0 40 */	cmplw r29, r26
/* 10531458 00531458  41 82 00 10 */	beq lbl_10531468
/* 1053145C 0053145C  80 1A 00 0C */	lwz r0, 0xc(r26)
/* 10531460 00531460  7C 00 18 40 */	cmplw r0, r3
/* 10531464 00531464  40 80 FF EC */	bge lbl_10531450
lbl_10531468:
/* 10531468 00531468  7C 1D D0 40 */	cmplw r29, r26
/* 1053146C 0053146C  40 80 00 58 */	bge lbl_105314C4
/* 10531470 00531470  38 7D 00 00 */	addi r3, r29, 0
/* 10531474 00531474  38 9A 00 00 */	addi r4, r26, 0
/* 10531478 00531478  48 00 02 09 */	bl "swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
/* 1053147C 0053147C  3B BD 00 10 */	addi r29, r29, 0x10
/* 10531480 00531480  48 00 00 08 */	b lbl_10531488
lbl_10531484:
/* 10531484 00531484  3B BD 00 10 */	addi r29, r29, 0x10
lbl_10531488:
/* 10531488 00531488  80 79 00 0C */	lwz r3, 0xc(r25)
/* 1053148C 0053148C  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 10531490 00531490  7C 00 18 40 */	cmplw r0, r3
/* 10531494 00531494  41 80 FF F0 */	blt lbl_10531484
lbl_10531498:
/* 10531498 00531498  80 1A FF FC */	lwz r0, -4(r26)
/* 1053149C 0053149C  3B 5A FF F0 */	addi r26, r26, -16
/* 105314A0 005314A0  7C 00 18 40 */	cmplw r0, r3
/* 105314A4 005314A4  40 80 FF F4 */	bge lbl_10531498
/* 105314A8 005314A8  7C 1D D0 40 */	cmplw r29, r26
/* 105314AC 005314AC  40 80 00 18 */	bge lbl_105314C4
/* 105314B0 005314B0  38 7D 00 00 */	addi r3, r29, 0
/* 105314B4 005314B4  38 9A 00 00 */	addi r4, r26, 0
/* 105314B8 005314B8  48 00 01 C9 */	bl "swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
/* 105314BC 005314BC  3B BD 00 10 */	addi r29, r29, 0x10
/* 105314C0 005314C0  4B FF FF C8 */	b lbl_10531488
lbl_105314C4:
/* 105314C4 005314C4  7C 1D D8 40 */	cmplw r29, r27
/* 105314C8 005314C8  40 82 00 B4 */	bne lbl_1053157C
/* 105314CC 005314CC  38 7D 00 00 */	addi r3, r29, 0
/* 105314D0 005314D0  38 99 00 00 */	addi r4, r25, 0
/* 105314D4 005314D4  48 00 01 AD */	bl "swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
/* 105314D8 005314D8  80 7B 00 0C */	lwz r3, 0xc(r27)
/* 105314DC 005314DC  3B 5C FF F0 */	addi r26, r28, -16
/* 105314E0 005314E0  80 1C FF FC */	lwz r0, -4(r28)
/* 105314E4 005314E4  3B BD 00 10 */	addi r29, r29, 0x10
/* 105314E8 005314E8  7C 03 00 40 */	cmplw r3, r0
/* 105314EC 005314EC  41 80 00 38 */	blt lbl_10531524
/* 105314F0 005314F0  48 00 00 0C */	b lbl_105314FC
/* 105314F4 005314F4  60 00 00 00 */	nop 
lbl_105314F8:
/* 105314F8 005314F8  3B BD 00 10 */	addi r29, r29, 0x10
lbl_105314FC:
/* 105314FC 005314FC  7C 1D E0 40 */	cmplw r29, r28
/* 10531500 00531500  41 82 00 10 */	beq lbl_10531510
/* 10531504 00531504  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 10531508 00531508  7C 03 00 40 */	cmplw r3, r0
/* 1053150C 0053150C  40 80 FF EC */	bge lbl_105314F8
lbl_10531510:
/* 10531510 00531510  7C 1D D0 40 */	cmplw r29, r26
/* 10531514 00531514  40 80 00 10 */	bge lbl_10531524
/* 10531518 00531518  38 7D 00 00 */	addi r3, r29, 0
/* 1053151C 0053151C  38 9A 00 00 */	addi r4, r26, 0
/* 10531520 00531520  48 00 01 61 */	bl "swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
lbl_10531524:
/* 10531524 00531524  7C 1D D0 40 */	cmplw r29, r26
/* 10531528 00531528  40 80 00 4C */	bge lbl_10531574
/* 1053152C 0053152C  48 00 00 08 */	b lbl_10531534
lbl_10531530:
/* 10531530 00531530  3B BD 00 10 */	addi r29, r29, 0x10
lbl_10531534:
/* 10531534 00531534  80 7B 00 0C */	lwz r3, 0xc(r27)
/* 10531538 00531538  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 1053153C 0053153C  7C 03 00 40 */	cmplw r3, r0
/* 10531540 00531540  40 80 FF F0 */	bge lbl_10531530
/* 10531544 00531544  60 00 00 00 */	nop 
lbl_10531548:
/* 10531548 00531548  80 1A FF FC */	lwz r0, -4(r26)
/* 1053154C 0053154C  3B 5A FF F0 */	addi r26, r26, -16
/* 10531550 00531550  7C 03 00 40 */	cmplw r3, r0
/* 10531554 00531554  41 80 FF F4 */	blt lbl_10531548
/* 10531558 00531558  7C 1D D0 40 */	cmplw r29, r26
/* 1053155C 0053155C  40 80 00 18 */	bge lbl_10531574
/* 10531560 00531560  38 7D 00 00 */	addi r3, r29, 0
/* 10531564 00531564  38 9A 00 00 */	addi r4, r26, 0
/* 10531568 00531568  48 00 01 19 */	bl "swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
/* 1053156C 0053156C  3B BD 00 10 */	addi r29, r29, 0x10
/* 10531570 00531570  4B FF FF C4 */	b lbl_10531534
lbl_10531574:
/* 10531574 00531574  7F BB EB 78 */	mr r27, r29
/* 10531578 00531578  4B FF FD E0 */	b lbl_10531358
lbl_1053157C:
/* 1053157C 0053157C  7C 1B E8 50 */	subf r0, r27, r29
/* 10531580 00531580  7C 00 26 70 */	srawi r0, r0, 4
/* 10531584 00531584  7C 60 01 94 */	addze r3, r0
/* 10531588 00531588  7C 1D E0 50 */	subf r0, r29, r28
/* 1053158C 0053158C  7C 00 26 70 */	srawi r0, r0, 4
/* 10531590 00531590  7C 00 01 94 */	addze r0, r0
/* 10531594 00531594  7C 03 00 00 */	cmpw r3, r0
/* 10531598 00531598  40 80 00 1C */	bge lbl_105315B4
/* 1053159C 0053159C  80 A1 00 80 */	lwz r5, 0x80(r1)
/* 105315A0 005315A0  38 7B 00 00 */	addi r3, r27, 0
/* 105315A4 005315A4  38 9D 00 00 */	addi r4, r29, 0
/* 105315A8 005315A8  4B FF FD 89 */	bl "sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
/* 105315AC 005315AC  7F BB EB 78 */	mr r27, r29
/* 105315B0 005315B0  4B FF FD A8 */	b lbl_10531358
lbl_105315B4:
/* 105315B4 005315B4  80 A1 00 80 */	lwz r5, 0x80(r1)
/* 105315B8 005315B8  38 7D 00 00 */	addi r3, r29, 0
/* 105315BC 005315BC  38 9C 00 00 */	addi r4, r28, 0
/* 105315C0 005315C0  4B FF FD 71 */	bl "sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
/* 105315C4 005315C4  7F BC EB 78 */	mr r28, r29
/* 105315C8 005315C8  4B FF FD 90 */	b lbl_10531358
lbl_105315CC:
/* 105315CC 005315CC  80 01 00 68 */	lwz r0, 0x68(r1)
/* 105315D0 005315D0  38 21 00 60 */	addi r1, r1, 0x60
/* 105315D4 005315D4  BB 21 FF E4 */	lmw r25, -0x1c(r1)
/* 105315D8 005315D8  7C 08 03 A6 */	mtlr r0
/* 105315DC 005315DC  4E 80 00 20 */	blr 

.global "swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
"swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v":
/* 10531680 00531680  C8 23 00 00 */	lfd f1, 0(r3)
/* 10531684 00531684  C8 03 00 08 */	lfd f0, 8(r3)
/* 10531688 00531688  80 04 00 00 */	lwz r0, 0(r4)
/* 1053168C 0053168C  D8 21 FF F0 */	stfd f1, -0x10(r1)
/* 10531690 00531690  90 03 00 00 */	stw r0, 0(r3)
/* 10531694 00531694  80 E1 FF F0 */	lwz r7, -0x10(r1)
/* 10531698 00531698  80 04 00 04 */	lwz r0, 4(r4)
/* 1053169C 0053169C  D8 01 FF F8 */	stfd f0, -8(r1)
/* 105316A0 005316A0  80 C1 FF F4 */	lwz r6, -0xc(r1)
/* 105316A4 005316A4  90 03 00 04 */	stw r0, 4(r3)
/* 105316A8 005316A8  80 A1 FF F8 */	lwz r5, -8(r1)
/* 105316AC 005316AC  81 04 00 08 */	lwz r8, 8(r4)
/* 105316B0 005316B0  80 01 FF FC */	lwz r0, -4(r1)
/* 105316B4 005316B4  91 03 00 08 */	stw r8, 8(r3)
/* 105316B8 005316B8  81 04 00 0C */	lwz r8, 0xc(r4)
/* 105316BC 005316BC  91 03 00 0C */	stw r8, 0xc(r3)
/* 105316C0 005316C0  90 E4 00 00 */	stw r7, 0(r4)
/* 105316C4 005316C4  90 C4 00 04 */	stw r6, 4(r4)
/* 105316C8 005316C8  90 A4 00 08 */	stw r5, 8(r4)
/* 105316CC 005316CC  90 04 00 0C */	stw r0, 0xc(r4)
/* 105316D0 005316D0  4E 80 00 20 */	blr 

.global "__sort132<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
"__sort132<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v":
/* 10531720 00531720  93 E1 FF FC */	stw r31, -4(r1)
/* 10531724 00531724  7C 08 02 A6 */	mflr r0
/* 10531728 00531728  93 C1 FF F8 */	stw r30, -8(r1)
/* 1053172C 0053172C  3B C5 00 00 */	addi r30, r5, 0
/* 10531730 00531730  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 10531734 00531734  7C 9D 23 78 */	mr r29, r4
/* 10531738 00531738  93 81 FF F0 */	stw r28, -0x10(r1)
/* 1053173C 0053173C  3B 83 00 00 */	addi r28, r3, 0
/* 10531740 00531740  90 01 00 08 */	stw r0, 8(r1)
/* 10531744 00531744  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 10531748 00531748  80 A3 00 0C */	lwz r5, 0xc(r3)
/* 1053174C 0053174C  80 DE 00 0C */	lwz r6, 0xc(r30)
/* 10531750 00531750  80 84 00 0C */	lwz r4, 0xc(r4)
/* 10531754 00531754  7C 05 30 50 */	subf r0, r5, r6
/* 10531758 00531758  7C C3 2B 38 */	orc r3, r6, r5
/* 1053175C 0053175C  54 00 F8 7E */	srwi r0, r0, 1
/* 10531760 00531760  7C 00 18 50 */	subf r0, r0, r3
/* 10531764 00531764  54 1F 0F FF */	rlwinm. r31, r0, 1, 0x1f, 0x1f
/* 10531768 00531768  7C 06 20 50 */	subf r0, r6, r4
/* 1053176C 0053176C  7C 83 33 38 */	orc r3, r4, r6
/* 10531770 00531770  54 00 F8 7E */	srwi r0, r0, 1
/* 10531774 00531774  7C 00 18 50 */	subf r0, r0, r3
/* 10531778 00531778  54 00 0F FE */	srwi r0, r0, 0x1f
/* 1053177C 0053177C  41 82 00 0C */	beq lbl_10531788
/* 10531780 00531780  28 00 00 00 */	cmplwi r0, 0
/* 10531784 00531784  40 82 00 5C */	bne lbl_105317E0
lbl_10531788:
/* 10531788 00531788  28 1F 00 00 */	cmplwi r31, 0
/* 1053178C 0053178C  40 82 00 1C */	bne lbl_105317A8
/* 10531790 00531790  28 00 00 00 */	cmplwi r0, 0
/* 10531794 00531794  40 82 00 14 */	bne lbl_105317A8
/* 10531798 00531798  38 7C 00 00 */	addi r3, r28, 0
/* 1053179C 0053179C  38 9D 00 00 */	addi r4, r29, 0
/* 105317A0 005317A0  4B FF FE E1 */	bl "swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
/* 105317A4 005317A4  48 00 00 3C */	b lbl_105317E0
lbl_105317A8:
/* 105317A8 005317A8  7C 04 28 40 */	cmplw r4, r5
/* 105317AC 005317AC  40 80 00 10 */	bge lbl_105317BC
/* 105317B0 005317B0  38 7C 00 00 */	addi r3, r28, 0
/* 105317B4 005317B4  38 9D 00 00 */	addi r4, r29, 0
/* 105317B8 005317B8  4B FF FE C9 */	bl "swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
lbl_105317BC:
/* 105317BC 005317BC  28 1F 00 00 */	cmplwi r31, 0
/* 105317C0 005317C0  41 82 00 14 */	beq lbl_105317D4
/* 105317C4 005317C4  38 7D 00 00 */	addi r3, r29, 0
/* 105317C8 005317C8  38 9E 00 00 */	addi r4, r30, 0
/* 105317CC 005317CC  4B FF FE B5 */	bl "swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
/* 105317D0 005317D0  48 00 00 10 */	b lbl_105317E0
lbl_105317D4:
/* 105317D4 005317D4  38 7C 00 00 */	addi r3, r28, 0
/* 105317D8 005317D8  38 9E 00 00 */	addi r4, r30, 0
/* 105317DC 005317DC  4B FF FE A5 */	bl "swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
lbl_105317E0:
/* 105317E0 005317E0  80 01 00 58 */	lwz r0, 0x58(r1)
/* 105317E4 005317E4  38 21 00 50 */	addi r1, r1, 0x50
/* 105317E8 005317E8  83 E1 FF FC */	lwz r31, -4(r1)
/* 105317EC 005317EC  83 C1 FF F8 */	lwz r30, -8(r1)
/* 105317F0 005317F0  7C 08 03 A6 */	mtlr r0
/* 105317F4 005317F4  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 105317F8 005317F8  83 81 FF F0 */	lwz r28, -0x10(r1)
/* 105317FC 005317FC  4E 80 00 20 */	blr 

.global "__selection_sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
"__selection_sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v":
/* 105318B0 005318B0  93 E1 FF FC */	stw r31, -4(r1)
/* 105318B4 005318B4  7C 08 02 A6 */	mflr r0
/* 105318B8 005318B8  93 C1 FF F8 */	stw r30, -8(r1)
/* 105318BC 005318BC  3B C4 00 00 */	addi r30, r4, 0
/* 105318C0 005318C0  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 105318C4 005318C4  3B A3 00 00 */	addi r29, r3, 0
/* 105318C8 005318C8  7C 1D F0 40 */	cmplw r29, r30
/* 105318CC 005318CC  90 01 00 08 */	stw r0, 8(r1)
/* 105318D0 005318D0  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 105318D4 005318D4  41 82 00 60 */	beq lbl_10531934
/* 105318D8 005318D8  3B FE FF F0 */	addi r31, r30, -16
/* 105318DC 005318DC  48 00 00 50 */	b lbl_1053192C
lbl_105318E0:
/* 105318E0 005318E0  7C 1D F0 40 */	cmplw r29, r30
/* 105318E4 005318E4  38 7D 00 00 */	addi r3, r29, 0
/* 105318E8 005318E8  41 82 00 30 */	beq lbl_10531918
/* 105318EC 005318EC  38 BD 00 10 */	addi r5, r29, 0x10
/* 105318F0 005318F0  48 00 00 20 */	b lbl_10531910
/* 105318F4 005318F4  60 00 00 00 */	nop 
lbl_105318F8:
/* 105318F8 005318F8  80 85 00 0C */	lwz r4, 0xc(r5)
/* 105318FC 005318FC  80 03 00 0C */	lwz r0, 0xc(r3)
/* 10531900 00531900  7C 04 00 40 */	cmplw r4, r0
/* 10531904 00531904  40 80 00 08 */	bge lbl_1053190C
/* 10531908 00531908  7C A3 2B 78 */	mr r3, r5
lbl_1053190C:
/* 1053190C 0053190C  38 A5 00 10 */	addi r5, r5, 0x10
lbl_10531910:
/* 10531910 00531910  7C 05 F0 40 */	cmplw r5, r30
/* 10531914 00531914  40 82 FF E4 */	bne lbl_105318F8
lbl_10531918:
/* 10531918 00531918  7C 03 E8 40 */	cmplw r3, r29
/* 1053191C 0053191C  41 82 00 0C */	beq lbl_10531928
/* 10531920 00531920  7F A4 EB 78 */	mr r4, r29
/* 10531924 00531924  4B FF FD 5D */	bl "swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
lbl_10531928:
/* 10531928 00531928  3B BD 00 10 */	addi r29, r29, 0x10
lbl_1053192C:
/* 1053192C 0053192C  7C 1D F8 40 */	cmplw r29, r31
/* 10531930 00531930  41 80 FF B0 */	blt lbl_105318E0
lbl_10531934:
/* 10531934 00531934  80 01 00 58 */	lwz r0, 0x58(r1)
/* 10531938 00531938  38 21 00 50 */	addi r1, r1, 0x50
/* 1053193C 0053193C  83 E1 FF FC */	lwz r31, -4(r1)
/* 10531940 00531940  83 C1 FF F8 */	lwz r30, -8(r1)
/* 10531944 00531944  7C 08 03 A6 */	mtlr r0
/* 10531948 00531948  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 1053194C 0053194C  4E 80 00 20 */	blr 

.global "__sinit_:RZCPUSpeed_cpp"
"__sinit_:RZCPUSpeed_cpp":
/* 10531A00 00531A00  80 82 88 58 */	lwz r4, lbl_105B9CB8-_R2_BASE_(r2)
/* 10531A04 00531A04  80 62 88 60 */	lwz r3, lbl_105B9CC0-_R2_BASE_(r2)
/* 10531A08 00531A08  C8 44 00 00 */	lfd f2, 0(r4)
/* 10531A0C 00531A0C  C0 A3 00 00 */	lfs f5, 0(r3)
/* 10531A10 00531A10  80 82 88 5C */	lwz r4, lbl_105B9CBC-_R2_BASE_(r2)
/* 10531A14 00531A14  FC 20 10 50 */	fneg f1, f2
/* 10531A18 00531A18  80 62 88 54 */	lwz r3, lbl_105B9CB4-_R2_BASE_(r2)
/* 10531A1C 00531A1C  FC 80 28 50 */	fneg f4, f5
/* 10531A20 00531A20  C0 64 00 00 */	lfs f3, 0(r4)
/* 10531A24 00531A24  C8 03 00 00 */	lfd f0, 0(r3)
/* 10531A28 00531A28  D0 82 2C 10 */	stfs f4, lbl_105C4070-_R2_BASE_(r2)
/* 10531A2C 00531A2C  D0 A2 2C 14 */	stfs f5, lbl_105C4074-_R2_BASE_(r2)
/* 10531A30 00531A30  D0 62 2C 18 */	stfs f3, lbl_105C4078-_R2_BASE_(r2)
/* 10531A34 00531A34  D0 A2 2C 1C */	stfs f5, lbl_105C407C-_R2_BASE_(r2)
/* 10531A38 00531A38  D8 22 2C 20 */	stfd f1, lbl_105C4080-_R2_BASE_(r2)
/* 10531A3C 00531A3C  D8 42 2C 28 */	stfd f2, lbl_105C4088-_R2_BASE_(r2)
/* 10531A40 00531A40  D8 02 2C 30 */	stfd f0, lbl_105C4090-_R2_BASE_(r2)
/* 10531A44 00531A44  D8 42 2C 38 */	stfd f2, lbl_105C4098-_R2_BASE_(r2)
/* 10531A48 00531A48  4E 80 00 20 */	blr 
