// Seed: 1046773267
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout tri0 id_1;
  assign id_1 = 1;
  wire id_3;
  assign id_1 = -1;
  wire id_4 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  wor id_6 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_5[-1] = 1;
endmodule
