{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702168285424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702168285426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 19:31:25 2023 " "Processing started: Sat Dec  9 19:31:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702168285426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702168285426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vedic_multiplier -c vedic_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off vedic_multiplier -c vedic_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702168285426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702168285988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702168285989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vedic_multiplier-rtl " "Found design unit 1: vedic_multiplier-rtl" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322400 ""} { "Info" "ISGN_ENTITY_NAME" "1 vedic_multiplier " "Found entity 1: vedic_multiplier" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702168322400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/two_bit_product.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/two_bit_product.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_bit_product-rtl " "Found design unit 1: two_bit_product-rtl" {  } { { "../src/two_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/two_bit_product.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322401 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_bit_product " "Found entity 1: two_bit_product" {  } { { "../src/two_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/two_bit_product.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702168322401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twentyfour_bit_product-rtl " "Found design unit 1: twentyfour_bit_product-rtl" {  } { { "../src/twentyfour_bits_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322403 ""} { "Info" "ISGN_ENTITY_NAME" "1 twentyfour_bit_product " "Found entity 1: twentyfour_bit_product" {  } { { "../src/twentyfour_bits_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702168322403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_product-rtl " "Found design unit 1: sixteen_bit_product-rtl" {  } { { "../src/sixteen_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322404 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_product " "Found entity 1: sixteen_bit_product" {  } { { "../src/sixteen_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702168322404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/rca.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/rca.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca-rtl " "Found design unit 1: rca-rtl" {  } { { "../src/rca.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/rca.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322405 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca " "Found entity 1: rca" {  } { { "../src/rca.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/rca.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702168322405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/half_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/half_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-rtl " "Found design unit 1: half_adder-rtl" {  } { { "../src/half_adder.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/half_adder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322406 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../src/half_adder.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/half_adder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702168322406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "../src/full_adder.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/full_adder.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322407 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../src/full_adder.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/full_adder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702168322407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_product-rtl " "Found design unit 1: four_bit_product-rtl" {  } { { "../src/four_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322411 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_product " "Found entity 1: four_bit_product" {  } { { "../src/four_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702168322411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_product-rtl " "Found design unit 1: eight_bit_product-rtl" {  } { { "../src/eight_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322414 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_product " "Found entity 1: eight_bit_product" {  } { { "../src/eight_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702168322414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/csa.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/csa.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csa-rtl " "Found design unit 1: csa-rtl" {  } { { "../src/csa.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/csa.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322415 ""} { "Info" "ISGN_ENTITY_NAME" "1 csa " "Found entity 1: csa" {  } { { "../src/csa.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/csa.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702168322415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702168322415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vedic_multiplier " "Elaborating entity \"vedic_multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702168322514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentyfour_bit_product twentyfour_bit_product:mult " "Elaborating entity \"twentyfour_bit_product\" for hierarchy \"twentyfour_bit_product:mult\"" {  } { { "../src/vedic_multiplier.vhdl" "mult" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702168322554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_product twentyfour_bit_product:mult\|sixteen_bit_product:mult1 " "Elaborating entity \"sixteen_bit_product\" for hierarchy \"twentyfour_bit_product:mult\|sixteen_bit_product:mult1\"" {  } { { "../src/twentyfour_bits_product.vhdl" "mult1" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702168322587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_product twentyfour_bit_product:mult\|sixteen_bit_product:mult1\|eight_bit_product:mult1 " "Elaborating entity \"eight_bit_product\" for hierarchy \"twentyfour_bit_product:mult\|sixteen_bit_product:mult1\|eight_bit_product:mult1\"" {  } { { "../src/sixteen_bit_product.vhdl" "mult1" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702168322603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_product twentyfour_bit_product:mult\|sixteen_bit_product:mult1\|eight_bit_product:mult1\|four_bit_product:mult1 " "Elaborating entity \"four_bit_product\" for hierarchy \"twentyfour_bit_product:mult\|sixteen_bit_product:mult1\|eight_bit_product:mult1\|four_bit_product:mult1\"" {  } { { "../src/eight_bit_product.vhdl" "mult1" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702168322614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_product twentyfour_bit_product:mult\|sixteen_bit_product:mult1\|eight_bit_product:mult1\|four_bit_product:mult1\|two_bit_product:first_product " "Elaborating entity \"two_bit_product\" for hierarchy \"twentyfour_bit_product:mult\|sixteen_bit_product:mult1\|eight_bit_product:mult1\|four_bit_product:mult1\|two_bit_product:first_product\"" {  } { { "../src/four_bit_product.vhdl" "first_product" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702168322617 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702168325997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702168327352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702168327352 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "96 " "Design contains 96 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[0\] " "Pin \"product\[0\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[1\] " "Pin \"product\[1\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[2\] " "Pin \"product\[2\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[3\] " "Pin \"product\[3\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[4\] " "Pin \"product\[4\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[5\] " "Pin \"product\[5\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[6\] " "Pin \"product\[6\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[7\] " "Pin \"product\[7\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[8\] " "Pin \"product\[8\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[9\] " "Pin \"product\[9\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[10\] " "Pin \"product\[10\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[11\] " "Pin \"product\[11\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[12\] " "Pin \"product\[12\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[13\] " "Pin \"product\[13\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[14\] " "Pin \"product\[14\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[15\] " "Pin \"product\[15\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[16\] " "Pin \"product\[16\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[17\] " "Pin \"product\[17\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[18\] " "Pin \"product\[18\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[19\] " "Pin \"product\[19\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[20\] " "Pin \"product\[20\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[21\] " "Pin \"product\[21\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[22\] " "Pin \"product\[22\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[23\] " "Pin \"product\[23\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[24\] " "Pin \"product\[24\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[25\] " "Pin \"product\[25\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[26\] " "Pin \"product\[26\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[27\] " "Pin \"product\[27\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[28\] " "Pin \"product\[28\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[29\] " "Pin \"product\[29\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[30\] " "Pin \"product\[30\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[31\] " "Pin \"product\[31\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[32\] " "Pin \"product\[32\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[33\] " "Pin \"product\[33\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[34\] " "Pin \"product\[34\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[35\] " "Pin \"product\[35\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[36\] " "Pin \"product\[36\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[37\] " "Pin \"product\[37\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[38\] " "Pin \"product\[38\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[39\] " "Pin \"product\[39\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[40\] " "Pin \"product\[40\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[41\] " "Pin \"product\[41\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[42\] " "Pin \"product\[42\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[43\] " "Pin \"product\[43\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[44\] " "Pin \"product\[44\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[45\] " "Pin \"product\[45\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[46\] " "Pin \"product\[46\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[47\] " "Pin \"product\[47\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[24\] " "Pin \"inputs\[24\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[0\] " "Pin \"inputs\[0\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[25\] " "Pin \"inputs\[25\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[1\] " "Pin \"inputs\[1\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[26\] " "Pin \"inputs\[26\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[2\] " "Pin \"inputs\[2\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[3\] " "Pin \"inputs\[3\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[27\] " "Pin \"inputs\[27\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[32\] " "Pin \"inputs\[32\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[33\] " "Pin \"inputs\[33\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[16\] " "Pin \"inputs\[16\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[40\] " "Pin \"inputs\[40\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[41\] " "Pin \"inputs\[41\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[17\] " "Pin \"inputs\[17\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[4\] " "Pin \"inputs\[4\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[28\] " "Pin \"inputs\[28\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[29\] " "Pin \"inputs\[29\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[5\] " "Pin \"inputs\[5\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[8\] " "Pin \"inputs\[8\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[9\] " "Pin \"inputs\[9\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[34\] " "Pin \"inputs\[34\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[35\] " "Pin \"inputs\[35\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[42\] " "Pin \"inputs\[42\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[18\] " "Pin \"inputs\[18\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[19\] " "Pin \"inputs\[19\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[43\] " "Pin \"inputs\[43\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[20\] " "Pin \"inputs\[20\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[44\] " "Pin \"inputs\[44\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[21\] " "Pin \"inputs\[21\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[45\] " "Pin \"inputs\[45\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[22\] " "Pin \"inputs\[22\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[47\] " "Pin \"inputs\[47\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[46\] " "Pin \"inputs\[46\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[23\] " "Pin \"inputs\[23\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[30\] " "Pin \"inputs\[30\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[6\] " "Pin \"inputs\[6\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[31\] " "Pin \"inputs\[31\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[7\] " "Pin \"inputs\[7\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[10\] " "Pin \"inputs\[10\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[11\] " "Pin \"inputs\[11\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[36\] " "Pin \"inputs\[36\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[37\] " "Pin \"inputs\[37\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[39\] " "Pin \"inputs\[39\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[38\] " "Pin \"inputs\[38\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[12\] " "Pin \"inputs\[12\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[13\] " "Pin \"inputs\[13\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[14\] " "Pin \"inputs\[14\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[15\] " "Pin \"inputs\[15\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702168327489 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1702168327489 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1180 " "Implemented 1180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702168327621 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702168327621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1178 " "Implemented 1178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702168327621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702168327621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702168327649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 19:32:07 2023 " "Processing ended: Sat Dec  9 19:32:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702168327649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702168327649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702168327649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702168327649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702168330521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702168330523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 19:32:09 2023 " "Processing started: Sat Dec  9 19:32:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702168330523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702168330523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vedic_multiplier -c vedic_multiplier " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vedic_multiplier -c vedic_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702168330524 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702168330655 ""}
{ "Info" "0" "" "Project  = vedic_multiplier" {  } {  } 0 0 "Project  = vedic_multiplier" 0 0 "Fitter" 0 0 1702168330657 ""}
{ "Info" "0" "" "Revision = vedic_multiplier" {  } {  } 0 0 "Revision = vedic_multiplier" 0 0 "Fitter" 0 0 1702168330657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702168331219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702168331220 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vedic_multiplier 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"vedic_multiplier\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702168331240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702168331435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702168331436 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702168332778 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702168332837 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702168333159 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702168334008 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702168356488 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 96 global CLKCTRL_G10 " "clk~inputCLKENA0 with 96 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702168356648 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702168356648 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702168356649 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702168356666 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702168356667 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702168356668 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702168356669 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702168356670 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702168356670 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702168356670 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702168356671 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702168356671 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702168356740 ""}
{ "Info" "ISTA_SDC_FOUND" "vedic_multiplier.sdc " "Reading SDC File: 'vedic_multiplier.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1702168371990 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702168372015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702168372017 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1702168372019 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702168372019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702168372019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          clk " "  10.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702168372019 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702168372019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702168372087 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702168372409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:35 " "Fitter placement preparation operations ending: elapsed time is 00:00:35" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702168406896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702168419615 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702168424762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702168424763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702168426326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 12 { 0 ""} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702168443456 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702168443456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702168460199 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702168460199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702168460214 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.25 " "Total time spent on timing analysis during the Fitter is 3.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702168464779 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702168464910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702168467441 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702168467443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702168469686 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702168473344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/quartus/output_files/vedic_multiplier.fit.smsg " "Generated suppressed messages file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/quartus/output_files/vedic_multiplier.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702168474150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2121 " "Peak virtual memory: 2121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702168475391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 19:34:35 2023 " "Processing ended: Sat Dec  9 19:34:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702168475391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:26 " "Elapsed time: 00:02:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702168475391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:47 " "Total CPU time (on all processors): 00:03:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702168475391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702168475391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702168477404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702168477406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 19:34:37 2023 " "Processing started: Sat Dec  9 19:34:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702168477406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702168477406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vedic_multiplier -c vedic_multiplier " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vedic_multiplier -c vedic_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702168477407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702168478738 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702168488334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "957 " "Peak virtual memory: 957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702168488922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 19:34:48 2023 " "Processing ended: Sat Dec  9 19:34:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702168488922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702168488922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702168488922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702168488922 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702168489247 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702168490315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702168490316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 19:34:49 2023 " "Processing started: Sat Dec  9 19:34:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702168490316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702168490316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vedic_multiplier -c vedic_multiplier " "Command: quartus_sta vedic_multiplier -c vedic_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702168490316 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702168490380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702168491259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702168491259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168491350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168491350 ""}
{ "Info" "ISTA_SDC_FOUND" "vedic_multiplier.sdc " "Reading SDC File: 'vedic_multiplier.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1702168492332 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702168492347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702168492348 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702168492349 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702168492358 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702168492469 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702168492469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.693 " "Worst-case setup slack is -2.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168492470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168492470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -62.730 clk  " "   -2.693             -62.730 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168492470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168492470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.592 " "Worst-case hold slack is 0.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168492486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168492486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 clk  " "    0.592               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168492486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168492486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702168492488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702168492497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.367 " "Worst-case minimum pulse width slack is 4.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168492499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168492499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.367               0.000 clk  " "    4.367               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168492499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168492499 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702168492539 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702168492602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702168495117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702168495309 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702168495331 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702168495331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.058 " "Worst-case setup slack is -3.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168495332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168495332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.058             -73.441 clk  " "   -3.058             -73.441 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168495332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168495332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.585 " "Worst-case hold slack is 0.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168495346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168495346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 clk  " "    0.585               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168495346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168495346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702168495348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702168495350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.293 " "Worst-case minimum pulse width slack is 4.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168495351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168495351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.293               0.000 clk  " "    4.293               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168495351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168495351 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702168495384 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702168495620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702168497713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702168497890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.702 " "Worst-case setup slack is 2.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168497900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168497900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.702               0.000 clk  " "    2.702               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168497900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168497900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168497906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168497906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 clk  " "    0.316               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168497906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168497906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702168497908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702168497910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.424 " "Worst-case minimum pulse width slack is 4.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168497911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168497911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.424               0.000 clk  " "    4.424               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168497911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168497911 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702168497935 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702168498236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.227 " "Worst-case setup slack is 3.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168498246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168498246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.227               0.000 clk  " "    3.227               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168498246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168498246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168498259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168498259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 clk  " "    0.303               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168498259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168498259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702168498262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702168498264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.422 " "Worst-case minimum pulse width slack is 4.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168498265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168498265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.422               0.000 clk  " "    4.422               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702168498265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702168498265 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702168499035 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702168499036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1158 " "Peak virtual memory: 1158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702168499082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 19:34:59 2023 " "Processing ended: Sat Dec  9 19:34:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702168499082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702168499082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702168499082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702168499082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702168500786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702168500787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 19:35:00 2023 " "Processing started: Sat Dec  9 19:35:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702168500787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702168500787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vedic_multiplier -c vedic_multiplier " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vedic_multiplier -c vedic_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702168500787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702168502035 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1702168502098 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vedic_multiplier.vo /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/quartus/simulation/modelsim/ simulation " "Generated file vedic_multiplier.vo in folder \"/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702168502563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1133 " "Peak virtual memory: 1133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702168502681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 19:35:02 2023 " "Processing ended: Sat Dec  9 19:35:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702168502681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702168502681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702168502681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702168502681 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus Prime Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702168502935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702168682920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702168682920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 19:38:02 2023 " "Processing started: Sat Dec  9 19:38:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702168682920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702168682920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp vedic_multiplier -c vedic_multiplier --netlist_type=atom_fit " "Command: quartus_npp vedic_multiplier -c vedic_multiplier --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702168682921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1702168683809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "880 " "Peak virtual memory: 880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702168684098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 19:38:04 2023 " "Processing ended: Sat Dec  9 19:38:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702168684098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702168684098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702168684098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702168684098 ""}
