A Massively Parallel Optimizer for Expression Evaluation.	Srinivas Aluru,John L. Gustafson	10.1145/165939.165960
Partitioning the Statement per Iteration Space Using Non-Singular Matrices.	Eduard Ayguadé,Jordi Torres	10.1145/165939.166021
The EM-4 Under Implicit Parallelism.	Lubomir Bic,Mayez A. Al-Mouhamed	10.1145/165939.165946
Compilation Techniques for Sparse Matrix Computations.	Aart J. C. Bik,Harry A. G. Wijshoff	10.1145/165939.166023
The Effectiveness of Decoupling.	Peter L. Bird,Alasdair Rawsthorne,Nigel P. Topham	10.1145/165939.165952
An Experimental Performance Evaluation of Touchstone Delta Concurrent File System.	Rajesh Bordawekar,Alok N. Choudhary,Juan Miguel del Rosario	10.1145/165939.166013
Evaluating the Communication Performance of MPPs Using Synthetic Sparse Matrix Multiplication Workloads.	Eric L. Boyd,John-David Wellman,Santosh G. Abraham,Edward S. Davidson	10.1145/165939.165974
A Cellular Automation Methodology for Solving the Wave Equation.	James B. Cole,Rudolph A. Krutar,Dennis B. Creamer,Susan K. Numrich	10.1145/165939.166009
Toward a Methodology of Optimizing Programs for High-Performance Computers.	Rudolf Eigenmann	10.1145/165939.165948
A Static Parameter Based Performance Prediction Tool for Parallel Programs.	Thomas Fahringer,Hans P. Zima	10.1145/165939.165971
Performance Analysis of Four SIMD Machines.	Rod Fatoohi	10.1145/165939.165962
Toward Automatic Partitioning of Arrays on Distributed Memory Computers.	Paul Feautrier	10.1145/165939.165968
Performance Prediction of Parallel Processing Systems: The PAMELA Methodology.	Arjan J. C. van Gemund	10.1145/165939.166002
Managing Pages in Shared Virtual Memory Systems: Getting the Compiler into the Game.	Elana D. Granston,Harry A. G. Wijshoff	10.1145/165939.165944
PARADIGM: A Compiler for Automatic Data Distribution on Multicomputers.	Manish Gupta,Prithviraj Banerjee	10.1145/165939.165959
A Micro-Vectorprocessor Architecture: Performance Modeling and Benchmarking.	Takashi Hashimoto,Kazuaki J. Murakami,Tetsuo Hironaka,Hiroto Yasuura	10.1145/165939.166000
Empirical Study of Latency Hiding on a Fine-Grain Parallel Processor.	Kei Hiraki,Toshio Shimada,Satoshi Sekiguchi	10.1145/165939.165972
Dynamic Control of Performance Monitoring on Large Scale Parallel Systems.	Jeffrey K. Hollingsworth,Barton P. Miller	10.1145/165939.165969
Speculative Prefetching.	Yvon Jégou,Olivier Temam	10.1145/165939.165954
File Archive Activity in a Supercomputing Environment.	David W. Jensen,Daniel A. Reed	10.1145/165939.166018
Parallel Processing Architecture for the Hitachi S-3800 Shared-Memory Vector Multiprocessor.	Katsuyoshi Kitai,Tadaaki Isobe,Yoshikazu Tanaka,Yoshiko Tamaki,Masakazu Fukagawa,Teruo Tanaka,Yasuhiro Inagami	10.1145/165939.165982
EMC-Y: Parallel Processing Element Optimizing Communication and Computation.	Yuetsu Kodama,Yasuhito Koumura,Mitsuhisa Sato,Hirohumi Sakane,Shuichi Sakai,Yoshinori Yamaguchi	10.1145/165939.165967
Anatomy of a Message in the Alewife Multiprocessor.	John Kubiatowicz,Anant Agarwal	10.1145/165939.165970
Data Stream Control Optimization in Dataflow Architectures.	Sholin Kyo,Satoshi Sekiguchi,Mitsuhisa Sato	10.1145/165939.165950
A High-Performance Parallel Database Architecture.	Clement H. C. Leung,H. T. Ghogomu	10.1145/165939.166015
Parallel Direct Solution of Large Sparse Systems in Finite Element Computations.	Hai-Xiang Lin,Henk J. Sips	10.1145/165939.165977
Graph Contraction for Physical Optimization Methods: A Quality-Cost Tradeoff for Mapping Data on Parallel Computers.	Nashat Mansour,Ravi Ponnusamy,Alok N. Choudhary,Geoffrey C. Fox	10.1145/165939.165942
Dynamic Switching of Coherent Cache Protocols and its Effects on Doacross Loops.	Takashi Matsumoto 0002,Kei Hiraki	10.1145/165939.166004
A Scalar Architecture for Pseudo Vector Processing Based on Slide-Windowed Registers.	Hiroshi Nakamura,Taisuke Boku,Hideo Wada,Hiromitsu Imori,Ikuo Nakata,Yasuhiro Inagami,Kisaburo Nakazawa,Yoshiyuki Yamashita	10.1145/165939.165998
Processor Autonomy on SIMD Architectures.	P. J. Narayanan	10.1145/165939.165963
Effects of Memory Latencies on Non-Blocking Processor/Cache Architectures.	Koray Öner,Michel Dubois 0001	10.1145/165939.166006
Static and Dynamic Evaluation of Data Dependence Analysis.	Paul Petersen,David A. Padua	10.1145/165939.165961
Parallel Eigenanalysis for Nested Grids.	Giorgio Pini,Giuseppe Gambolati	10.1145/165939.165980
CMAX: A Fortran Translator for the Connection Machine System.	Gary Sabot,Skef Wholey	10.1145/165939.165965
Super-Threading: Architectural and Software Mechanisms for Optimizing Parallel Computation.	Shuichi Sakai,Kazuaki Okamoto,Hiroshi Matsuoka,Hideo Hirono,Yuetsu Kodama,Mitsuhisa Sato	10.1145/165939.165976
Scalable Parallel Memory Architecture with a Skew Scheme.	Tadayuki Sakakibara,Katsuyoshi Kitai,Tadaaki Isobe,Shigeko Yazawa,Teruo Tanaka,Yasuhiro Inagami,Yoshiko Tamaki	10.1145/165939.165966
A Proposal of Level 3 Interface for Band and Skyline Matrix Factorization Subroutine.	Hikaru Samukawa	10.1145/165939.166019
Exact Side Effects for Interprocedural Dependence Analysis.	Peiyi Tang	10.1145/165939.165964
Speculative Execution and Branch Prediction on Parallel Machines.	Kevin B. Theobald,Guang R. Gao,Laurie J. Hendren	10.1145/165939.165958
The NuMesh: A Modular, Scalable Communications Substrate.	Steve Ward,Karim Abdalla,Rajeev Dujari,Michael Fetterman,Frank Honoré,Ricardo Jenez,Philippe Laffont,Kenneth Mackenzie,Chris Metcalf,Milan Minsky,John Nguyen,John Pezaris,Gill A. Pratt,Russell Tessier	10.1145/165939.165973
Parallel Two-Level Simulated Annealing.	Guoliang Xue	10.1145/165939.166011
Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache.	Tse-Yu Yeh,Deborah T. Marr,Yale N. Patt	10.1145/165939.165956
Parallel Triangular Decompositions of an Oil Refining Simulation.	Xiaodong Zhang 0001	10.1145/165939.165978
Proceedings of the 7th international conference on Supercomputing, ICS 1993, Tokyo, Japan, July 20-22, 1993	Yoichi Muraoka	10.1145/165939
