fixed_rate	,	V_16
samsung_clk_add_lookup	,	F_22
samsung_clk_register_div	,	F_24
"sclk_vpll"	,	L_20
"Exynos4x12"	,	L_16
E4210_MPLL_CON0	,	V_34
samsung_clk_register_pll46xx	,	F_19
samsung_clk_register_fixed_rate	,	F_11
ext_clk_match	,	V_31
id	,	V_11
"mout_mpll"	,	L_18
ARRAY_SIZE	,	F_13
exynos4_clk_register_finpll	,	F_6
samsung_clk_init	,	F_16
clk	,	V_7
exynos4210_clk_save	,	V_29
exynos4_clk_regs	,	V_28
"fout_vpll"	,	L_11
panic	,	F_15
EXYNOS4210	,	V_26
samsung_clk_register_pll35xx	,	F_20
__func__	,	V_10
"fout_mpll"	,	L_9
pr_err	,	F_9
"mout_vpllsrc"	,	L_12
samsung_clk_register_mux	,	F_23
epll	,	V_24
flags	,	V_14
exynos4210_div_clks	,	V_50
exynos4x12_mux_clks	,	V_52
exynos4_soc	,	V_20
device_node	,	V_3
exynos4210_clk_init	,	F_28
mpll	,	V_23
exynos4_fixed_rate_ext_clks	,	V_19
EPLL_CON0	,	V_35
xom	,	V_1
exynos4x12_gate_clks	,	V_54
fout_epll	,	V_42
"%s: failed to lookup parent clock %s, assuming "	,	L_4
fout_mpll	,	V_41
pr_info	,	F_26
exynos4_gate_clks	,	V_47
samsung_fixed_rate_clock	,	V_5
"fin_pll"	,	L_6
"samsung,exynos4210-chipid"	,	L_1
samsung_clk_register_pll36xx	,	F_21
exynos4_fixed_rate_clks	,	V_44
CLK_IS_ROOT	,	V_15
pll_4650c	,	V_38
exynos4_clk_init	,	F_14
of_iomap	,	F_3
__init	,	T_2
samsung_clk_register_gate	,	F_25
pll_4508	,	V_33
APLL_CON0	,	V_32
xusbxti_f	,	V_18
"Exynos4210"	,	L_15
parent_name	,	V_9
exynos4_get_xom	,	F_1
__iomem	,	T_1
EXYNOS4X12	,	V_55
"fout_epll"	,	L_10
xxti_f	,	V_17
E4X12_MPLL_CON0	,	V_39
vpll	,	V_25
finpll_f	,	V_8
"fin_pll clock frequency is 24MHz\n"	,	L_5
fin_pll	,	V_12
"sclk_epll"	,	L_19
exynos4_clk_register_fixed_ext	,	F_12
clk_get_rate	,	F_10
pll_4600	,	V_36
"xxti"	,	L_3
"%s: failed to map registers\n"	,	L_7
"xusbxti"	,	L_2
"\tsclk_epll = %ld, sclk_vpll = %ld, arm_clk = %ld\n"	,	L_14
name	,	V_13
exynos4412_clk_init	,	F_29
"%s clocks: sclk_apll = %ld, sclk_mpll = %ld\n"	,	L_13
_get_rate	,	F_27
iounmap	,	F_5
np	,	V_4
apll	,	V_22
exynos4210_fixed_rate_clks	,	V_48
exynos4210_mux_clks	,	V_49
exynos4x12_div_clks	,	V_53
VPLL_CON0	,	V_37
exynos4x12_clk_save	,	V_30
fclk	,	V_6
exynos4_mux_clks	,	V_45
exynos4_div_clks	,	V_46
of_find_compatible_node	,	F_2
reg_base	,	V_21
fout_apll	,	V_40
clk_get	,	F_7
samsung_clk_of_register_fixed_ext	,	F_17
samsung_clk_register_pll45xx	,	F_18
"armclk"	,	L_21
readl	,	F_4
"fout_apll"	,	L_8
fout_vpll	,	V_43
nr_clks	,	V_27
"sclk_apll"	,	L_17
chipid_base	,	V_2
IS_ERR	,	F_8
exynos4210_gate_clks	,	V_51
