Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Aug  3 18:07:47 2025
| Host         : ARIANSHAMAE22D1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file one_shift_lr_timing_summary_routed.rpt -pb one_shift_lr_timing_summary_routed.pb -rpx one_shift_lr_timing_summary_routed.rpx -warn_on_violation
| Design       : one_shift_lr
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.527ns  (logic 3.508ns (53.749%)  route 3.019ns (46.251%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    R18                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  in_IBUF[0]_inst/O
                         net (fo=2, routed)           1.472     2.325    in_IBUF[0]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.114     2.439 r  out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.547     3.985    out_OBUF[7]
    P23                  OBUF (Prop_obuf_I_O)         2.542     6.527 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.527    out[7]
    P23                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[4]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.439ns  (logic 3.569ns (55.425%)  route 2.870ns (44.575%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  in[4] (IN)
                         net (fo=0)                   0.000     0.000    in[4]
    T22                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  in_IBUF[4]_inst/O
                         net (fo=2, routed)           1.319     2.217    in_IBUF[4]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.119     2.336 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.551     3.887    out_OBUF[3]
    R25                  OBUF (Prop_obuf_I_O)         2.552     6.439 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.439    out[3]
    R25                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[7]
                            (input port)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.361ns  (logic 3.568ns (56.098%)  route 2.792ns (43.902%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  in[7] (IN)
                         net (fo=0)                   0.000     0.000    in[7]
    T25                  IBUF (Prop_ibuf_I_O)         0.909     0.909 r  in_IBUF[7]_inst/O
                         net (fo=2, routed)           1.247     2.156    in_IBUF[7]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.118     2.274 r  out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.546     3.820    out_OBUF[6]
    P24                  OBUF (Prop_obuf_I_O)         2.541     6.361 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.361    out[6]
    P24                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.168ns  (logic 3.596ns (58.298%)  route 2.572ns (41.702%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    R23                  IBUF (Prop_ibuf_I_O)         0.896     0.896 r  in_IBUF[1]_inst/O
                         net (fo=2, routed)           1.189     2.085    in_IBUF[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.126     2.211 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.383     3.595    out_OBUF[0]
    M26                  OBUF (Prop_obuf_I_O)         2.574     6.168 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.168    out[0]
    M26                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.086ns  (logic 3.385ns (55.624%)  route 2.701ns (44.376%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    R23                  IBUF (Prop_ibuf_I_O)         0.896     0.896 r  in_IBUF[1]_inst/O
                         net (fo=2, routed)           1.189     2.085    in_IBUF[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.105     2.190 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.512     3.702    out_OBUF[2]
    P25                  OBUF (Prop_obuf_I_O)         2.384     6.086 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.086    out[2]
    P25                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.071ns  (logic 3.411ns (56.176%)  route 2.661ns (43.824%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    T23                  IBUF (Prop_ibuf_I_O)         0.908     0.908 r  in_IBUF[2]_inst/O
                         net (fo=2, routed)           1.284     2.192    in_IBUF[2]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.105     2.297 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.377     3.674    out_OBUF[1]
    N26                  OBUF (Prop_obuf_I_O)         2.398     6.071 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.071    out[1]
    N26                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[6]
                            (input port)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.055ns  (logic 3.385ns (55.909%)  route 2.670ns (44.091%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  in[6] (IN)
                         net (fo=0)                   0.000     0.000    in[6]
    R26                  IBUF (Prop_ibuf_I_O)         0.927     0.927 r  in_IBUF[6]_inst/O
                         net (fo=2, routed)           1.130     2.057    in_IBUF[6]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.105     2.162 r  out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.539     3.702    out_OBUF[5]
    R20                  OBUF (Prop_obuf_I_O)         2.353     6.055 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.055    out[5]
    R20                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 3.360ns (56.311%)  route 2.607ns (43.689%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    R22                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  in_IBUF[3]_inst/O
                         net (fo=2, routed)           1.199     2.097    in_IBUF[3]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.105     2.202 r  out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.408     3.610    out_OBUF[4]
    R21                  OBUF (Prop_obuf_I_O)         2.357     5.967 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.967    out[4]
    R21                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lr
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.416ns (65.339%)  route 0.751ns (34.661%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  lr (IN)
                         net (fo=0)                   0.000     0.000    lr
    T24                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  lr_IBUF_inst/O
                         net (fo=8, routed)           0.417     0.620    lr_IBUF
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.045     0.665 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.334     0.999    out_OBUF[1]
    N26                  OBUF (Prop_obuf_I_O)         1.168     2.167 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.167    out[1]
    N26                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.394ns (64.212%)  route 0.777ns (35.788%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    R22                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  in_IBUF[3]_inst/O
                         net (fo=2, routed)           0.419     0.614    in_IBUF[3]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.045     0.659 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.017    out_OBUF[2]
    P25                  OBUF (Prop_obuf_I_O)         1.154     2.171 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.171    out[2]
    P25                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lr
                            (input port)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.376ns (62.766%)  route 0.816ns (37.234%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  lr (IN)
                         net (fo=0)                   0.000     0.000    lr
    T24                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  lr_IBUF_inst/O
                         net (fo=8, routed)           0.466     0.669    lr_IBUF
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.045     0.714 r  out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.064    out_OBUF[4]
    R21                  OBUF (Prop_obuf_I_O)         1.128     2.192 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.192    out[4]
    R21                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lr
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.487ns (66.791%)  route 0.739ns (33.209%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  lr (IN)
                         net (fo=0)                   0.000     0.000    lr
    T24                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  lr_IBUF_inst/O
                         net (fo=8, routed)           0.412     0.615    lr_IBUF
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.043     0.658 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.985    out_OBUF[0]
    M26                  OBUF (Prop_obuf_I_O)         1.241     2.226 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.226    out[0]
    M26                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[4]
                            (input port)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.363ns (60.963%)  route 0.873ns (39.037%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  in[4] (IN)
                         net (fo=0)                   0.000     0.000    in[4]
    T22                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  in_IBUF[4]_inst/O
                         net (fo=2, routed)           0.467     0.661    in_IBUF[4]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.045     0.706 r  out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.406     1.113    out_OBUF[5]
    R20                  OBUF (Prop_obuf_I_O)         1.124     2.236 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.236    out[5]
    R20                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lr
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.467ns (63.624%)  route 0.839ns (36.376%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  lr (IN)
                         net (fo=0)                   0.000     0.000    lr
    T24                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  lr_IBUF_inst/O
                         net (fo=8, routed)           0.417     0.620    lr_IBUF
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.042     0.662 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.084    out_OBUF[3]
    R25                  OBUF (Prop_obuf_I_O)         1.222     2.306 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.306    out[3]
    R25                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lr
                            (input port)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.461ns (62.883%)  route 0.863ns (37.117%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  lr (IN)
                         net (fo=0)                   0.000     0.000    lr
    T24                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  lr_IBUF_inst/O
                         net (fo=8, routed)           0.466     0.669    lr_IBUF
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.045     0.714 r  out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.397     1.110    out_OBUF[6]
    P24                  OBUF (Prop_obuf_I_O)         1.213     2.324 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.324    out[6]
    P24                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lr
                            (input port)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.457ns (62.351%)  route 0.880ns (37.649%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  lr (IN)
                         net (fo=0)                   0.000     0.000    lr
    T24                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  lr_IBUF_inst/O
                         net (fo=8, routed)           0.459     0.662    lr_IBUF
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.044     0.706 r  out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.421     1.127    out_OBUF[7]
    P23                  OBUF (Prop_obuf_I_O)         1.210     2.337 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.337    out[7]
    P23                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------





