Warning: Design 'Conv' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : Conv
Version: L-2016.03-SP5-5
Date   : Sun Feb 23 22:28:28 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          0.74
  Critical Path Slack:           0.23
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.36
  Critical Path Slack:           1.64
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              36.00
  Critical Path Length:          1.92
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1198
  Hierarchical Port Count:      67499
  Leaf Cell Count:              79764
  Buf/Inv Cell Count:           18263
  Buf Cell Count:                9257
  Inv Cell Count:                9006
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     56861
  Sequential Cell Count:        22903
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    70618.212397
  Noncombinational Area:
                        125716.125580
  Buf/Inv Area:          12197.695846
  Total Buffer Area:          7405.71
  Total Inverter Area:        4791.99
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :     1233252.62
  Net YLength        :     1129619.62
  -----------------------------------
  Cell Area:            196334.337977
  Design Area:          196334.337977
  Net Length        :      2362872.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         96640
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:            2
  -----------------------------------


  Hostname: caddy07

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   44.37
  Logic Optimization:                405.27
  Mapping Optimization:             2632.84
  -----------------------------------------
  Overall Compile Time:             3865.08
  Overall Compile Wall Clock Time:   785.51

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
