// Seed: 4223080026
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_0 = 0;
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1
);
  wire id_3;
  ;
  always @(posedge id_1) id_0 <= -1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd6
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  final $unsigned(78);
  ;
  parameter id_5 = 1 === -1'b0;
  logic id_6;
  assign id_6[""] = id_5[-1];
  wire [id_3  ==  -1 : 1 'd0] id_7 = id_4;
  wire id_8 = id_4;
  assign id_4[1] = 1;
  wire id_9 = id_1;
  module_0 modCall_1 (
      id_9,
      id_7
  );
endmodule
