
IO_Tile_1_17

 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (5 4)  (35 276)  (35 276)  routing T_1_17.span4_horz_r_5 <X> T_1_17.lc_trk_g0_5
 (7 4)  (37 276)  (37 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (8 5)  (38 277)  (38 277)  routing T_1_17.span4_horz_r_5 <X> T_1_17.lc_trk_g0_5
 (2 6)  (44 279)  (44 279)  IO control bit: IOUP_REN_0

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0

 (13 10)  (53 283)  (53 283)  routing T_1_17.lc_trk_g0_5 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (22 283)  (22 283)  IOB_1 IO Functioning bit
 (13 11)  (53 282)  (53 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (23 285)  (23 285)  IOB_1 IO Functioning bit
 (16 14)  (22 287)  (22 287)  IOB_1 IO Functioning bit


IO_Tile_2_17

 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (5 4)  (89 276)  (89 276)  routing T_2_17.span4_vert_29 <X> T_2_17.lc_trk_g0_5
 (6 4)  (90 276)  (90 276)  routing T_2_17.span4_vert_29 <X> T_2_17.lc_trk_g0_5
 (7 4)  (91 276)  (91 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
 (8 5)  (92 277)  (92 277)  routing T_2_17.span4_vert_29 <X> T_2_17.lc_trk_g0_5
 (2 6)  (98 279)  (98 279)  IO control bit: IOUP_REN_0

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0

 (13 10)  (107 283)  (107 283)  routing T_2_17.lc_trk_g0_5 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (76 283)  (76 283)  IOB_1 IO Functioning bit
 (13 11)  (107 282)  (107 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 285)  (77 285)  IOB_1 IO Functioning bit
 (16 14)  (76 287)  (76 287)  IOB_1 IO Functioning bit


IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (2 6)  (152 279)  (152 279)  IO control bit: IOUP_REN_0

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0

 (5 9)  (143 281)  (143 281)  routing T_3_17.span4_vert_16 <X> T_3_17.lc_trk_g1_0
 (6 9)  (144 281)  (144 281)  routing T_3_17.span4_vert_16 <X> T_3_17.lc_trk_g1_0
 (7 9)  (145 281)  (145 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (12 10)  (160 283)  (160 283)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 283)  (130 283)  IOB_1 IO Functioning bit
 (13 11)  (161 282)  (161 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 285)  (131 285)  IOB_1 IO Functioning bit
 (16 14)  (130 287)  (130 287)  IOB_1 IO Functioning bit


IO_Tile_4_17

 (5 0)  (185 272)  (185 272)  routing T_4_17.span4_vert_25 <X> T_4_17.lc_trk_g0_1
 (6 0)  (186 272)  (186 272)  routing T_4_17.span4_vert_25 <X> T_4_17.lc_trk_g0_1
 (7 0)  (187 272)  (187 272)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (16 0)  (172 272)  (172 272)  IOB_0 IO Functioning bit
 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (8 1)  (188 273)  (188 273)  routing T_4_17.span4_vert_25 <X> T_4_17.lc_trk_g0_1
 (17 3)  (173 274)  (173 274)  IOB_0 IO Functioning bit
 (12 4)  (202 276)  (202 276)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (172 276)  (172 276)  IOB_0 IO Functioning bit
 (12 5)  (202 277)  (202 277)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (203 277)  (203 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0

 (6 10)  (186 283)  (186 283)  routing T_4_17.span4_vert_3 <X> T_4_17.lc_trk_g1_3
 (7 10)  (187 283)  (187 283)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_3 lc_trk_g1_3
 (8 10)  (188 283)  (188 283)  routing T_4_17.span4_vert_3 <X> T_4_17.lc_trk_g1_3
 (16 10)  (172 283)  (172 283)  IOB_1 IO Functioning bit
 (13 11)  (203 282)  (203 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (173 285)  (173 285)  IOB_1 IO Functioning bit
 (16 14)  (172 287)  (172 287)  IOB_1 IO Functioning bit


IO_Tile_5_17

 (16 0)  (226 272)  (226 272)  IOB_0 IO Functioning bit
 (3 1)  (249 273)  (249 273)  IO control bit: IOUP_REN_1

 (4 1)  (238 273)  (238 273)  routing T_5_17.span4_vert_24 <X> T_5_17.lc_trk_g0_0
 (5 1)  (239 273)  (239 273)  routing T_5_17.span4_vert_24 <X> T_5_17.lc_trk_g0_0
 (6 1)  (240 273)  (240 273)  routing T_5_17.span4_vert_24 <X> T_5_17.lc_trk_g0_0
 (7 1)  (241 273)  (241 273)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (5 2)  (239 275)  (239 275)  routing T_5_17.span12_vert_3 <X> T_5_17.lc_trk_g0_3
 (7 2)  (241 275)  (241 275)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (242 275)  (242 275)  routing T_5_17.span12_vert_3 <X> T_5_17.lc_trk_g0_3
 (8 3)  (242 274)  (242 274)  routing T_5_17.span12_vert_3 <X> T_5_17.lc_trk_g0_3
 (17 3)  (227 274)  (227 274)  IOB_0 IO Functioning bit
 (16 4)  (226 276)  (226 276)  IOB_0 IO Functioning bit
 (13 5)  (257 277)  (257 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0

 (16 10)  (226 283)  (226 283)  IOB_1 IO Functioning bit
 (12 11)  (256 282)  (256 282)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (257 282)  (257 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (227 285)  (227 285)  IOB_1 IO Functioning bit
 (16 14)  (226 287)  (226 287)  IOB_1 IO Functioning bit


IO_Tile_6_17

 (16 0)  (280 272)  (280 272)  IOB_0 IO Functioning bit
 (3 1)  (303 273)  (303 273)  IO control bit: GIOUP1_REN_1

 (17 3)  (281 274)  (281 274)  IOB_0 IO Functioning bit
 (12 4)  (310 276)  (310 276)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (280 276)  (280 276)  IOB_0 IO Functioning bit
 (12 5)  (310 277)  (310 277)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (311 277)  (311 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (302 279)  (302 279)  IO control bit: GIOUP1_REN_0

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0

 (6 10)  (294 283)  (294 283)  routing T_6_17.span12_vert_11 <X> T_6_17.lc_trk_g1_3
 (7 10)  (295 283)  (295 283)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3
 (12 10)  (310 283)  (310 283)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (311 283)  (311 283)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (280 283)  (280 283)  IOB_1 IO Functioning bit
 (13 11)  (311 282)  (311 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (292 284)  (292 284)  routing T_6_17.span12_vert_4 <X> T_6_17.lc_trk_g1_4
 (4 13)  (292 285)  (292 285)  routing T_6_17.span12_vert_4 <X> T_6_17.lc_trk_g1_4
 (5 13)  (293 285)  (293 285)  routing T_6_17.span12_vert_4 <X> T_6_17.lc_trk_g1_4
 (7 13)  (295 285)  (295 285)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
 (17 13)  (281 285)  (281 285)  IOB_1 IO Functioning bit
 (16 14)  (280 287)  (280 287)  IOB_1 IO Functioning bit


IO_Tile_7_17

 (16 0)  (338 272)  (338 272)  IOB_0 IO Functioning bit
 (3 1)  (361 273)  (361 273)  IO control bit: GIOUP0_REN_1

 (17 3)  (339 274)  (339 274)  IOB_0 IO Functioning bit
 (12 4)  (368 276)  (368 276)  routing T_7_17.lc_trk_g1_1 <X> T_7_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (338 276)  (338 276)  IOB_0 IO Functioning bit
 (13 5)  (369 277)  (369 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (360 279)  (360 279)  IO control bit: GIOUP0_REN_0

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (5 8)  (351 280)  (351 280)  routing T_7_17.span12_vert_1 <X> T_7_17.lc_trk_g1_1
 (7 8)  (353 280)  (353 280)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (354 280)  (354 280)  routing T_7_17.span12_vert_1 <X> T_7_17.lc_trk_g1_1
 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0

 (8 9)  (354 281)  (354 281)  routing T_7_17.span12_vert_1 <X> T_7_17.lc_trk_g1_1


IO_Tile_8_17

 (16 0)  (392 272)  (392 272)  IOB_0 IO Functioning bit
 (3 1)  (415 273)  (415 273)  IO control bit: BIOUP_REN_1

 (17 3)  (393 274)  (393 274)  IOB_0 IO Functioning bit
 (5 4)  (405 276)  (405 276)  routing T_8_17.span4_vert_29 <X> T_8_17.lc_trk_g0_5
 (6 4)  (406 276)  (406 276)  routing T_8_17.span4_vert_29 <X> T_8_17.lc_trk_g0_5
 (7 4)  (407 276)  (407 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
 (13 4)  (423 276)  (423 276)  routing T_8_17.lc_trk_g0_6 <X> T_8_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (392 276)  (392 276)  IOB_0 IO Functioning bit
 (8 5)  (408 277)  (408 277)  routing T_8_17.span4_vert_29 <X> T_8_17.lc_trk_g0_5
 (12 5)  (422 277)  (422 277)  routing T_8_17.lc_trk_g0_6 <X> T_8_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (423 277)  (423 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (414 279)  (414 279)  IO control bit: BIOUP_REN_0

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (13 6)  (423 279)  (423 279)  routing T_8_17.span4_horz_r_2 <X> T_8_17.span4_vert_13
 (14 6)  (424 279)  (424 279)  routing T_8_17.span4_horz_r_2 <X> T_8_17.span4_vert_13
 (6 7)  (406 278)  (406 278)  routing T_8_17.span12_vert_14 <X> T_8_17.lc_trk_g0_6
 (7 7)  (407 278)  (407 278)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6
 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0

 (13 10)  (423 283)  (423 283)  routing T_8_17.lc_trk_g0_5 <X> T_8_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (392 283)  (392 283)  IOB_1 IO Functioning bit
 (13 11)  (423 282)  (423 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (393 285)  (393 285)  IOB_1 IO Functioning bit
 (16 14)  (392 287)  (392 287)  IOB_1 IO Functioning bit


IO_Tile_9_17

 (16 0)  (446 272)  (446 272)  IOB_0 IO Functioning bit
 (3 1)  (469 273)  (469 273)  IO control bit: IOUP_REN_1

 (5 3)  (459 274)  (459 274)  routing T_9_17.span4_vert_18 <X> T_9_17.lc_trk_g0_2
 (6 3)  (460 274)  (460 274)  routing T_9_17.span4_vert_18 <X> T_9_17.lc_trk_g0_2
 (7 3)  (461 274)  (461 274)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (447 274)  (447 274)  IOB_0 IO Functioning bit
 (16 4)  (446 276)  (446 276)  IOB_0 IO Functioning bit
 (12 5)  (476 277)  (476 277)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (477 277)  (477 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (468 279)  (468 279)  IO control bit: IOUP_REN_0

 (13 6)  (477 279)  (477 279)  routing T_9_17.span4_horz_r_2 <X> T_9_17.span4_vert_13
 (14 6)  (478 279)  (478 279)  routing T_9_17.span4_horz_r_2 <X> T_9_17.span4_vert_13
 (4 8)  (458 280)  (458 280)  routing T_9_17.span4_vert_8 <X> T_9_17.lc_trk_g1_0
 (4 9)  (458 281)  (458 281)  routing T_9_17.span4_vert_8 <X> T_9_17.lc_trk_g1_0
 (6 9)  (460 281)  (460 281)  routing T_9_17.span4_vert_8 <X> T_9_17.lc_trk_g1_0
 (7 9)  (461 281)  (461 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (12 10)  (476 283)  (476 283)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (446 283)  (446 283)  IOB_1 IO Functioning bit
 (13 11)  (477 282)  (477 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (447 285)  (447 285)  IOB_1 IO Functioning bit
 (16 14)  (446 287)  (446 287)  IOB_1 IO Functioning bit


IO_Tile_10_17

 (0 1)  (519 273)  (519 273)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_0
 (3 1)  (523 273)  (523 273)  IO control bit: IOUP_REN_1

 (17 3)  (501 274)  (501 274)  IOB_0 IO Functioning bit
 (2 6)  (522 279)  (522 279)  IO control bit: IOUP_REN_0

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0

 (1 10)  (521 283)  (521 283)  Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_10
 (17 13)  (501 285)  (501 285)  IOB_1 IO Functioning bit


IO_Tile_11_17

 (3 1)  (565 273)  (565 273)  IO control bit: IOUP_REN_1

 (2 6)  (564 279)  (564 279)  IO control bit: IOUP_REN_0

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0

 (1 10)  (563 283)  (563 283)  Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_10
 (17 13)  (543 285)  (543 285)  IOB_1 IO Functioning bit


IO_Tile_12_17

 (0 0)  (615 272)  (615 272)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (3 1)  (619 273)  (619 273)  IO control bit: IOUP_REN_1

 (17 3)  (597 274)  (597 274)  IOB_0 IO Functioning bit
 (2 6)  (618 279)  (618 279)  IO control bit: IOUP_REN_0

 (1 8)  (617 280)  (617 280)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (17 13)  (597 285)  (597 285)  IOB_1 IO Functioning bit


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



IO_Tile_13_16

 (3 1)  (649 257)  (649 257)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 262)  (648 262)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



LogicTile_2_15

 (13 6)  (85 246)  (85 246)  routing T_2_15.sp4_h_r_5 <X> T_2_15.sp4_v_t_40
 (12 7)  (84 247)  (84 247)  routing T_2_15.sp4_h_r_5 <X> T_2_15.sp4_v_t_40


RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_15

 (9 3)  (177 243)  (177 243)  routing T_4_15.sp4_v_b_5 <X> T_4_15.sp4_v_t_36
 (10 3)  (178 243)  (178 243)  routing T_4_15.sp4_v_b_5 <X> T_4_15.sp4_v_t_36


LogicTile_5_15

 (4 2)  (226 242)  (226 242)  routing T_5_15.sp4_v_b_0 <X> T_5_15.sp4_v_t_37


LogicTile_6_15

 (11 7)  (287 247)  (287 247)  routing T_6_15.sp4_h_r_5 <X> T_6_15.sp4_h_l_40


LogicTile_7_15

 (0 0)  (334 240)  (334 240)  Negative Clock bit

 (0 2)  (334 242)  (334 242)  routing T_7_15.glb_netwk_3 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (336 242)  (336 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (334 243)  (334 243)  routing T_7_15.glb_netwk_3 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (1 4)  (335 244)  (335 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (356 244)  (356 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (334 245)  (334 245)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (1 5)  (335 245)  (335 245)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (22 6)  (356 246)  (356 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (358 246)  (358 246)  routing T_7_15.bot_op_7 <X> T_7_15.lc_trk_g1_7
 (17 10)  (351 250)  (351 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (348 251)  (348 251)  routing T_7_15.sp4_r_v_b_36 <X> T_7_15.lc_trk_g2_4
 (17 11)  (351 251)  (351 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (352 251)  (352 251)  routing T_7_15.sp4_r_v_b_37 <X> T_7_15.lc_trk_g2_5
 (0 14)  (334 254)  (334 254)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 254)  (335 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (360 254)  (360 254)  routing T_7_15.lc_trk_g2_5 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (361 254)  (361 254)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 254)  (363 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (364 254)  (364 254)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (365 254)  (365 254)  routing T_7_15.lc_trk_g2_4 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 254)  (366 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 254)  (367 254)  routing T_7_15.lc_trk_g2_4 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (370 254)  (370 254)  LC_7 Logic Functioning bit
 (37 14)  (371 254)  (371 254)  LC_7 Logic Functioning bit
 (38 14)  (372 254)  (372 254)  LC_7 Logic Functioning bit
 (39 14)  (373 254)  (373 254)  LC_7 Logic Functioning bit
 (40 14)  (374 254)  (374 254)  LC_7 Logic Functioning bit
 (42 14)  (376 254)  (376 254)  LC_7 Logic Functioning bit
 (45 14)  (379 254)  (379 254)  LC_7 Logic Functioning bit
 (51 14)  (385 254)  (385 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (334 255)  (334 255)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (28 15)  (362 255)  (362 255)  routing T_7_15.lc_trk_g2_5 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 255)  (363 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (364 255)  (364 255)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (371 255)  (371 255)  LC_7 Logic Functioning bit
 (39 15)  (373 255)  (373 255)  LC_7 Logic Functioning bit
 (40 15)  (374 255)  (374 255)  LC_7 Logic Functioning bit
 (42 15)  (376 255)  (376 255)  LC_7 Logic Functioning bit


LogicTile_8_15

 (11 6)  (399 246)  (399 246)  routing T_8_15.sp4_h_r_11 <X> T_8_15.sp4_v_t_40
 (13 6)  (401 246)  (401 246)  routing T_8_15.sp4_h_r_11 <X> T_8_15.sp4_v_t_40
 (12 7)  (400 247)  (400 247)  routing T_8_15.sp4_h_r_11 <X> T_8_15.sp4_v_t_40


LogicTile_9_15

 (0 0)  (442 240)  (442 240)  Negative Clock bit

 (17 0)  (459 240)  (459 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (467 240)  (467 240)  routing T_9_15.sp4_v_b_2 <X> T_9_15.lc_trk_g0_2
 (26 0)  (468 240)  (468 240)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (469 240)  (469 240)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 240)  (471 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (474 240)  (474 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 240)  (475 240)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (476 240)  (476 240)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (478 240)  (478 240)  LC_0 Logic Functioning bit
 (38 0)  (480 240)  (480 240)  LC_0 Logic Functioning bit
 (43 0)  (485 240)  (485 240)  LC_0 Logic Functioning bit
 (45 0)  (487 240)  (487 240)  LC_0 Logic Functioning bit
 (17 1)  (459 241)  (459 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (460 241)  (460 241)  routing T_9_15.sp4_r_v_b_34 <X> T_9_15.lc_trk_g0_1
 (22 1)  (464 241)  (464 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (465 241)  (465 241)  routing T_9_15.sp4_v_b_2 <X> T_9_15.lc_trk_g0_2
 (26 1)  (468 241)  (468 241)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (470 241)  (470 241)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 241)  (471 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (473 241)  (473 241)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 241)  (474 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (478 241)  (478 241)  LC_0 Logic Functioning bit
 (37 1)  (479 241)  (479 241)  LC_0 Logic Functioning bit
 (38 1)  (480 241)  (480 241)  LC_0 Logic Functioning bit
 (42 1)  (484 241)  (484 241)  LC_0 Logic Functioning bit
 (51 1)  (493 241)  (493 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (442 242)  (442 242)  routing T_9_15.glb_netwk_3 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (444 242)  (444 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (457 242)  (457 242)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g0_5
 (16 2)  (458 242)  (458 242)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g0_5
 (17 2)  (459 242)  (459 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (463 242)  (463 242)  routing T_9_15.sp4_h_l_10 <X> T_9_15.lc_trk_g0_7
 (22 2)  (464 242)  (464 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (465 242)  (465 242)  routing T_9_15.sp4_h_l_10 <X> T_9_15.lc_trk_g0_7
 (24 2)  (466 242)  (466 242)  routing T_9_15.sp4_h_l_10 <X> T_9_15.lc_trk_g0_7
 (0 3)  (442 243)  (442 243)  routing T_9_15.glb_netwk_3 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (18 3)  (460 243)  (460 243)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g0_5
 (21 3)  (463 243)  (463 243)  routing T_9_15.sp4_h_l_10 <X> T_9_15.lc_trk_g0_7
 (1 4)  (443 244)  (443 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (457 244)  (457 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (16 4)  (458 244)  (458 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (17 4)  (459 244)  (459 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (460 244)  (460 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (1 5)  (443 245)  (443 245)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (26 6)  (468 246)  (468 246)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (470 246)  (470 246)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 246)  (471 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (473 246)  (473 246)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (474 246)  (474 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (475 246)  (475 246)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (476 246)  (476 246)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (477 246)  (477 246)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.input_2_3
 (36 6)  (478 246)  (478 246)  LC_3 Logic Functioning bit
 (37 6)  (479 246)  (479 246)  LC_3 Logic Functioning bit
 (38 6)  (480 246)  (480 246)  LC_3 Logic Functioning bit
 (41 6)  (483 246)  (483 246)  LC_3 Logic Functioning bit
 (43 6)  (485 246)  (485 246)  LC_3 Logic Functioning bit
 (45 6)  (487 246)  (487 246)  LC_3 Logic Functioning bit
 (46 6)  (488 246)  (488 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (459 247)  (459 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (468 247)  (468 247)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 247)  (471 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 247)  (472 247)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (473 247)  (473 247)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (474 247)  (474 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (478 247)  (478 247)  LC_3 Logic Functioning bit
 (37 7)  (479 247)  (479 247)  LC_3 Logic Functioning bit
 (26 8)  (468 248)  (468 248)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (471 248)  (471 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (474 248)  (474 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 248)  (475 248)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (476 248)  (476 248)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (477 248)  (477 248)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.input_2_4
 (36 8)  (478 248)  (478 248)  LC_4 Logic Functioning bit
 (38 8)  (480 248)  (480 248)  LC_4 Logic Functioning bit
 (43 8)  (485 248)  (485 248)  LC_4 Logic Functioning bit
 (45 8)  (487 248)  (487 248)  LC_4 Logic Functioning bit
 (22 9)  (464 249)  (464 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (465 249)  (465 249)  routing T_9_15.sp12_v_t_9 <X> T_9_15.lc_trk_g2_2
 (26 9)  (468 249)  (468 249)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (469 249)  (469 249)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (470 249)  (470 249)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 249)  (471 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (473 249)  (473 249)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (474 249)  (474 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (475 249)  (475 249)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.input_2_4
 (34 9)  (476 249)  (476 249)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.input_2_4
 (36 9)  (478 249)  (478 249)  LC_4 Logic Functioning bit
 (37 9)  (479 249)  (479 249)  LC_4 Logic Functioning bit
 (38 9)  (480 249)  (480 249)  LC_4 Logic Functioning bit
 (42 9)  (484 249)  (484 249)  LC_4 Logic Functioning bit
 (47 9)  (489 249)  (489 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (21 10)  (463 250)  (463 250)  routing T_9_15.bnl_op_7 <X> T_9_15.lc_trk_g2_7
 (22 10)  (464 250)  (464 250)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (468 250)  (468 250)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (469 250)  (469 250)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (471 250)  (471 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (473 250)  (473 250)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (474 250)  (474 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (475 250)  (475 250)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (476 250)  (476 250)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (478 250)  (478 250)  LC_5 Logic Functioning bit
 (37 10)  (479 250)  (479 250)  LC_5 Logic Functioning bit
 (38 10)  (480 250)  (480 250)  LC_5 Logic Functioning bit
 (39 10)  (481 250)  (481 250)  LC_5 Logic Functioning bit
 (40 10)  (482 250)  (482 250)  LC_5 Logic Functioning bit
 (42 10)  (484 250)  (484 250)  LC_5 Logic Functioning bit
 (45 10)  (487 250)  (487 250)  LC_5 Logic Functioning bit
 (51 10)  (493 250)  (493 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (463 251)  (463 251)  routing T_9_15.bnl_op_7 <X> T_9_15.lc_trk_g2_7
 (26 11)  (468 251)  (468 251)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (470 251)  (470 251)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 251)  (471 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (473 251)  (473 251)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (478 251)  (478 251)  LC_5 Logic Functioning bit
 (38 11)  (480 251)  (480 251)  LC_5 Logic Functioning bit
 (41 11)  (483 251)  (483 251)  LC_5 Logic Functioning bit
 (43 11)  (485 251)  (485 251)  LC_5 Logic Functioning bit
 (22 13)  (464 253)  (464 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (465 253)  (465 253)  routing T_9_15.sp12_v_t_9 <X> T_9_15.lc_trk_g3_2
 (0 14)  (442 254)  (442 254)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 254)  (443 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (458 254)  (458 254)  routing T_9_15.sp4_v_b_37 <X> T_9_15.lc_trk_g3_5
 (17 14)  (459 254)  (459 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (460 254)  (460 254)  routing T_9_15.sp4_v_b_37 <X> T_9_15.lc_trk_g3_5
 (21 14)  (463 254)  (463 254)  routing T_9_15.sp4_v_t_26 <X> T_9_15.lc_trk_g3_7
 (22 14)  (464 254)  (464 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (465 254)  (465 254)  routing T_9_15.sp4_v_t_26 <X> T_9_15.lc_trk_g3_7
 (0 15)  (442 255)  (442 255)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (460 255)  (460 255)  routing T_9_15.sp4_v_b_37 <X> T_9_15.lc_trk_g3_5
 (21 15)  (463 255)  (463 255)  routing T_9_15.sp4_v_t_26 <X> T_9_15.lc_trk_g3_7


RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



LogicTile_12_15

 (8 14)  (600 254)  (600 254)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_l_47
 (9 14)  (601 254)  (601 254)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_l_47
 (10 14)  (602 254)  (602 254)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_l_47


IO_Tile_13_15

 (3 1)  (649 241)  (649 241)  IO control bit: IORIGHT_REN_1

 (0 3)  (646 243)  (646 243)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (663 243)  (663 243)  IOB_0 IO Functioning bit
 (2 6)  (648 246)  (648 246)  IO control bit: IORIGHT_REN_0

 (0 11)  (646 251)  (646 251)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (663 253)  (663 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (4 8)  (13 232)  (13 232)  routing T_0_14.logic_op_rgt_0 <X> T_0_14.lc_trk_g1_0
 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0

 (4 9)  (13 233)  (13 233)  routing T_0_14.logic_op_rgt_0 <X> T_0_14.lc_trk_g1_0
 (7 9)  (10 233)  (10 233)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_rgt_0 lc_trk_g1_0
 (12 10)  (5 234)  (5 234)  routing T_0_14.lc_trk_g1_0 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 234)  (1 234)  IOB_1 IO Functioning bit
 (13 11)  (4 235)  (4 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 237)  (0 237)  IOB_1 IO Functioning bit
 (16 14)  (1 238)  (1 238)  IOB_1 IO Functioning bit


LogicTile_1_14

 (36 0)  (54 224)  (54 224)  LC_0 Logic Functioning bit
 (37 0)  (55 224)  (55 224)  LC_0 Logic Functioning bit
 (38 0)  (56 224)  (56 224)  LC_0 Logic Functioning bit
 (39 0)  (57 224)  (57 224)  LC_0 Logic Functioning bit
 (40 0)  (58 224)  (58 224)  LC_0 Logic Functioning bit
 (41 0)  (59 224)  (59 224)  LC_0 Logic Functioning bit
 (42 0)  (60 224)  (60 224)  LC_0 Logic Functioning bit
 (43 0)  (61 224)  (61 224)  LC_0 Logic Functioning bit
 (36 1)  (54 225)  (54 225)  LC_0 Logic Functioning bit
 (37 1)  (55 225)  (55 225)  LC_0 Logic Functioning bit
 (38 1)  (56 225)  (56 225)  LC_0 Logic Functioning bit
 (39 1)  (57 225)  (57 225)  LC_0 Logic Functioning bit
 (40 1)  (58 225)  (58 225)  LC_0 Logic Functioning bit
 (41 1)  (59 225)  (59 225)  LC_0 Logic Functioning bit
 (42 1)  (60 225)  (60 225)  LC_0 Logic Functioning bit
 (43 1)  (61 225)  (61 225)  LC_0 Logic Functioning bit


RAM_Tile_3_14

 (13 6)  (139 230)  (139 230)  routing T_3_14.sp4_h_r_5 <X> T_3_14.sp4_v_t_40
 (12 7)  (138 231)  (138 231)  routing T_3_14.sp4_h_r_5 <X> T_3_14.sp4_v_t_40


LogicTile_4_14

 (0 0)  (168 224)  (168 224)  Negative Clock bit

 (22 1)  (190 225)  (190 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (193 225)  (193 225)  routing T_4_14.sp4_r_v_b_33 <X> T_4_14.lc_trk_g0_2
 (0 2)  (168 226)  (168 226)  routing T_4_14.glb_netwk_3 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (2 2)  (170 226)  (170 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 227)  (168 227)  routing T_4_14.glb_netwk_3 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (1 4)  (169 228)  (169 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (190 228)  (190 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (191 228)  (191 228)  routing T_4_14.sp4_h_r_3 <X> T_4_14.lc_trk_g1_3
 (24 4)  (192 228)  (192 228)  routing T_4_14.sp4_h_r_3 <X> T_4_14.lc_trk_g1_3
 (1 5)  (169 229)  (169 229)  routing T_4_14.lc_trk_g0_2 <X> T_4_14.wire_logic_cluster/lc_7/cen
 (21 5)  (189 229)  (189 229)  routing T_4_14.sp4_h_r_3 <X> T_4_14.lc_trk_g1_3
 (14 6)  (182 230)  (182 230)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g1_4
 (26 6)  (194 230)  (194 230)  routing T_4_14.lc_trk_g1_4 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (196 230)  (196 230)  routing T_4_14.lc_trk_g2_2 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 230)  (197 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 230)  (200 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 230)  (202 230)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (203 230)  (203 230)  routing T_4_14.lc_trk_g2_5 <X> T_4_14.input_2_3
 (36 6)  (204 230)  (204 230)  LC_3 Logic Functioning bit
 (37 6)  (205 230)  (205 230)  LC_3 Logic Functioning bit
 (38 6)  (206 230)  (206 230)  LC_3 Logic Functioning bit
 (41 6)  (209 230)  (209 230)  LC_3 Logic Functioning bit
 (43 6)  (211 230)  (211 230)  LC_3 Logic Functioning bit
 (45 6)  (213 230)  (213 230)  LC_3 Logic Functioning bit
 (14 7)  (182 231)  (182 231)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g1_4
 (15 7)  (183 231)  (183 231)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g1_4
 (17 7)  (185 231)  (185 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (195 231)  (195 231)  routing T_4_14.lc_trk_g1_4 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 231)  (197 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 231)  (198 231)  routing T_4_14.lc_trk_g2_2 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 231)  (199 231)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 231)  (200 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (201 231)  (201 231)  routing T_4_14.lc_trk_g2_5 <X> T_4_14.input_2_3
 (36 7)  (204 231)  (204 231)  LC_3 Logic Functioning bit
 (37 7)  (205 231)  (205 231)  LC_3 Logic Functioning bit
 (51 7)  (219 231)  (219 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (193 232)  (193 232)  routing T_4_14.sp4_v_t_23 <X> T_4_14.lc_trk_g2_2
 (22 9)  (190 233)  (190 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (191 233)  (191 233)  routing T_4_14.sp4_v_t_23 <X> T_4_14.lc_trk_g2_2
 (25 9)  (193 233)  (193 233)  routing T_4_14.sp4_v_t_23 <X> T_4_14.lc_trk_g2_2
 (16 10)  (184 234)  (184 234)  routing T_4_14.sp4_v_t_16 <X> T_4_14.lc_trk_g2_5
 (17 10)  (185 234)  (185 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (186 234)  (186 234)  routing T_4_14.sp4_v_t_16 <X> T_4_14.lc_trk_g2_5
 (0 14)  (168 238)  (168 238)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 238)  (169 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (168 239)  (168 239)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r


LogicTile_7_14

 (21 2)  (355 226)  (355 226)  routing T_7_14.sp12_h_l_4 <X> T_7_14.lc_trk_g0_7
 (22 2)  (356 226)  (356 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (358 226)  (358 226)  routing T_7_14.sp12_h_l_4 <X> T_7_14.lc_trk_g0_7
 (21 3)  (355 227)  (355 227)  routing T_7_14.sp12_h_l_4 <X> T_7_14.lc_trk_g0_7
 (21 4)  (355 228)  (355 228)  routing T_7_14.sp4_v_b_11 <X> T_7_14.lc_trk_g1_3
 (22 4)  (356 228)  (356 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (357 228)  (357 228)  routing T_7_14.sp4_v_b_11 <X> T_7_14.lc_trk_g1_3
 (21 5)  (355 229)  (355 229)  routing T_7_14.sp4_v_b_11 <X> T_7_14.lc_trk_g1_3
 (22 5)  (356 229)  (356 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (359 229)  (359 229)  routing T_7_14.sp4_r_v_b_26 <X> T_7_14.lc_trk_g1_2
 (12 6)  (346 230)  (346 230)  routing T_7_14.sp4_v_t_46 <X> T_7_14.sp4_h_l_40
 (11 7)  (345 231)  (345 231)  routing T_7_14.sp4_v_t_46 <X> T_7_14.sp4_h_l_40
 (13 7)  (347 231)  (347 231)  routing T_7_14.sp4_v_t_46 <X> T_7_14.sp4_h_l_40
 (12 12)  (346 236)  (346 236)  routing T_7_14.sp4_v_b_11 <X> T_7_14.sp4_h_r_11
 (11 13)  (345 237)  (345 237)  routing T_7_14.sp4_v_b_11 <X> T_7_14.sp4_h_r_11
 (17 14)  (351 238)  (351 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (361 238)  (361 238)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 238)  (363 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (365 238)  (365 238)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 238)  (366 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 238)  (367 238)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (368 238)  (368 238)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (369 238)  (369 238)  routing T_7_14.lc_trk_g0_7 <X> T_7_14.input_2_7
 (37 14)  (371 238)  (371 238)  LC_7 Logic Functioning bit
 (38 14)  (372 238)  (372 238)  LC_7 Logic Functioning bit
 (39 14)  (373 238)  (373 238)  LC_7 Logic Functioning bit
 (41 14)  (375 238)  (375 238)  LC_7 Logic Functioning bit
 (26 15)  (360 239)  (360 239)  routing T_7_14.lc_trk_g1_2 <X> T_7_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (361 239)  (361 239)  routing T_7_14.lc_trk_g1_2 <X> T_7_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 239)  (363 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (364 239)  (364 239)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (366 239)  (366 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (369 239)  (369 239)  routing T_7_14.lc_trk_g0_7 <X> T_7_14.input_2_7
 (36 15)  (370 239)  (370 239)  LC_7 Logic Functioning bit
 (38 15)  (372 239)  (372 239)  LC_7 Logic Functioning bit
 (39 15)  (373 239)  (373 239)  LC_7 Logic Functioning bit
 (40 15)  (374 239)  (374 239)  LC_7 Logic Functioning bit
 (41 15)  (375 239)  (375 239)  LC_7 Logic Functioning bit
 (43 15)  (377 239)  (377 239)  LC_7 Logic Functioning bit


LogicTile_8_14

 (21 0)  (409 224)  (409 224)  routing T_8_14.sp4_h_r_11 <X> T_8_14.lc_trk_g0_3
 (22 0)  (410 224)  (410 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (411 224)  (411 224)  routing T_8_14.sp4_h_r_11 <X> T_8_14.lc_trk_g0_3
 (24 0)  (412 224)  (412 224)  routing T_8_14.sp4_h_r_11 <X> T_8_14.lc_trk_g0_3
 (25 2)  (413 226)  (413 226)  routing T_8_14.sp4_h_l_11 <X> T_8_14.lc_trk_g0_6
 (8 3)  (396 227)  (396 227)  routing T_8_14.sp4_v_b_10 <X> T_8_14.sp4_v_t_36
 (10 3)  (398 227)  (398 227)  routing T_8_14.sp4_v_b_10 <X> T_8_14.sp4_v_t_36
 (22 3)  (410 227)  (410 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (411 227)  (411 227)  routing T_8_14.sp4_h_l_11 <X> T_8_14.lc_trk_g0_6
 (24 3)  (412 227)  (412 227)  routing T_8_14.sp4_h_l_11 <X> T_8_14.lc_trk_g0_6
 (25 3)  (413 227)  (413 227)  routing T_8_14.sp4_h_l_11 <X> T_8_14.lc_trk_g0_6
 (15 6)  (403 230)  (403 230)  routing T_8_14.sp4_v_b_21 <X> T_8_14.lc_trk_g1_5
 (16 6)  (404 230)  (404 230)  routing T_8_14.sp4_v_b_21 <X> T_8_14.lc_trk_g1_5
 (17 6)  (405 230)  (405 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (4 7)  (392 231)  (392 231)  routing T_8_14.sp4_v_b_10 <X> T_8_14.sp4_h_l_38
 (25 12)  (413 236)  (413 236)  routing T_8_14.sp4_v_b_26 <X> T_8_14.lc_trk_g3_2
 (22 13)  (410 237)  (410 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (411 237)  (411 237)  routing T_8_14.sp4_v_b_26 <X> T_8_14.lc_trk_g3_2
 (29 14)  (417 238)  (417 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (418 238)  (418 238)  routing T_8_14.lc_trk_g0_6 <X> T_8_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (419 238)  (419 238)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (420 238)  (420 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (422 238)  (422 238)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (425 238)  (425 238)  LC_7 Logic Functioning bit
 (38 14)  (426 238)  (426 238)  LC_7 Logic Functioning bit
 (39 14)  (427 238)  (427 238)  LC_7 Logic Functioning bit
 (41 14)  (429 238)  (429 238)  LC_7 Logic Functioning bit
 (26 15)  (414 239)  (414 239)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (415 239)  (415 239)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (416 239)  (416 239)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (417 239)  (417 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (418 239)  (418 239)  routing T_8_14.lc_trk_g0_6 <X> T_8_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (420 239)  (420 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (423 239)  (423 239)  routing T_8_14.lc_trk_g0_3 <X> T_8_14.input_2_7
 (36 15)  (424 239)  (424 239)  LC_7 Logic Functioning bit
 (38 15)  (426 239)  (426 239)  LC_7 Logic Functioning bit
 (39 15)  (427 239)  (427 239)  LC_7 Logic Functioning bit
 (40 15)  (428 239)  (428 239)  LC_7 Logic Functioning bit
 (41 15)  (429 239)  (429 239)  LC_7 Logic Functioning bit
 (43 15)  (431 239)  (431 239)  LC_7 Logic Functioning bit


LogicTile_9_14

 (11 2)  (453 226)  (453 226)  routing T_9_14.sp4_v_b_11 <X> T_9_14.sp4_v_t_39
 (12 3)  (454 227)  (454 227)  routing T_9_14.sp4_v_b_11 <X> T_9_14.sp4_v_t_39


LogicTile_12_14

 (12 14)  (604 238)  (604 238)  routing T_12_14.sp4_v_t_40 <X> T_12_14.sp4_h_l_46
 (11 15)  (603 239)  (603 239)  routing T_12_14.sp4_v_t_40 <X> T_12_14.sp4_h_l_46
 (13 15)  (605 239)  (605 239)  routing T_12_14.sp4_v_t_40 <X> T_12_14.sp4_h_l_46


IO_Tile_13_14

 (3 1)  (649 225)  (649 225)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 227)  (663 227)  IOB_0 IO Functioning bit
 (17 5)  (663 229)  (663 229)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (648 230)  (648 230)  IO control bit: IORIGHT_REN_0

 (16 8)  (662 232)  (662 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (663 237)  (663 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (11 2)  (6 210)  (6 210)  routing T_0_13.span4_horz_7 <X> T_0_13.span4_vert_t_13
 (12 2)  (5 210)  (5 210)  routing T_0_13.span4_horz_7 <X> T_0_13.span4_vert_t_13
 (17 2)  (0 210)  (0 210)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 211)  (0 211)  IOB_0 IO Functioning bit
 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (17 9)  (0 217)  (0 217)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit


LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13

 (2 7)  (170 215)  (170 215)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (176 218)  (176 218)  routing T_4_13.sp4_h_r_11 <X> T_4_13.sp4_h_l_42
 (10 10)  (178 218)  (178 218)  routing T_4_13.sp4_h_r_11 <X> T_4_13.sp4_h_l_42
 (2 12)  (170 220)  (170 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (2 13)  (170 221)  (170 221)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_5_13



LogicTile_6_13

 (3 1)  (279 209)  (279 209)  routing T_6_13.sp12_h_l_23 <X> T_6_13.sp12_v_b_0
 (19 4)  (295 212)  (295 212)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (2 12)  (278 220)  (278 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (3 12)  (279 220)  (279 220)  routing T_6_13.sp12_v_b_1 <X> T_6_13.sp12_h_r_1
 (3 13)  (279 221)  (279 221)  routing T_6_13.sp12_v_b_1 <X> T_6_13.sp12_h_r_1


LogicTile_7_13

 (11 4)  (345 212)  (345 212)  routing T_7_13.sp4_h_l_46 <X> T_7_13.sp4_v_b_5
 (13 4)  (347 212)  (347 212)  routing T_7_13.sp4_h_l_46 <X> T_7_13.sp4_v_b_5
 (12 5)  (346 213)  (346 213)  routing T_7_13.sp4_h_l_46 <X> T_7_13.sp4_v_b_5
 (2 7)  (336 215)  (336 215)  Column buffer control bit: LH_colbuf_cntl_3

 (2 13)  (336 221)  (336 221)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_8_13

 (0 0)  (388 208)  (388 208)  Negative Clock bit

 (3 1)  (391 209)  (391 209)  routing T_8_13.sp12_h_l_23 <X> T_8_13.sp12_v_b_0
 (0 2)  (388 210)  (388 210)  routing T_8_13.glb_netwk_3 <X> T_8_13.wire_logic_cluster/lc_7/clk
 (2 2)  (390 210)  (390 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (388 211)  (388 211)  routing T_8_13.glb_netwk_3 <X> T_8_13.wire_logic_cluster/lc_7/clk
 (1 4)  (389 212)  (389 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (410 212)  (410 212)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (412 212)  (412 212)  routing T_8_13.bot_op_3 <X> T_8_13.lc_trk_g1_3
 (0 5)  (388 213)  (388 213)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.wire_logic_cluster/lc_7/cen
 (1 5)  (389 213)  (389 213)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.wire_logic_cluster/lc_7/cen
 (26 6)  (414 214)  (414 214)  routing T_8_13.lc_trk_g2_7 <X> T_8_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (415 214)  (415 214)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (416 214)  (416 214)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 214)  (417 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (418 214)  (418 214)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (420 214)  (420 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 214)  (421 214)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (422 214)  (422 214)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (423 214)  (423 214)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.input_2_3
 (45 6)  (433 214)  (433 214)  LC_3 Logic Functioning bit
 (52 6)  (440 214)  (440 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (2 7)  (390 215)  (390 215)  Column buffer control bit: LH_colbuf_cntl_3

 (26 7)  (414 215)  (414 215)  routing T_8_13.lc_trk_g2_7 <X> T_8_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (416 215)  (416 215)  routing T_8_13.lc_trk_g2_7 <X> T_8_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 215)  (417 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (418 215)  (418 215)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (419 215)  (419 215)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (420 215)  (420 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (421 215)  (421 215)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.input_2_3
 (34 7)  (422 215)  (422 215)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.input_2_3
 (36 7)  (424 215)  (424 215)  LC_3 Logic Functioning bit
 (41 7)  (429 215)  (429 215)  LC_3 Logic Functioning bit
 (43 7)  (431 215)  (431 215)  LC_3 Logic Functioning bit
 (21 10)  (409 218)  (409 218)  routing T_8_13.sp4_v_t_26 <X> T_8_13.lc_trk_g2_7
 (22 10)  (410 218)  (410 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (411 218)  (411 218)  routing T_8_13.sp4_v_t_26 <X> T_8_13.lc_trk_g2_7
 (21 11)  (409 219)  (409 219)  routing T_8_13.sp4_v_t_26 <X> T_8_13.lc_trk_g2_7
 (21 12)  (409 220)  (409 220)  routing T_8_13.sp4_v_t_22 <X> T_8_13.lc_trk_g3_3
 (22 12)  (410 220)  (410 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (411 220)  (411 220)  routing T_8_13.sp4_v_t_22 <X> T_8_13.lc_trk_g3_3
 (2 13)  (390 221)  (390 221)  Column buffer control bit: LH_colbuf_cntl_6

 (21 13)  (409 221)  (409 221)  routing T_8_13.sp4_v_t_22 <X> T_8_13.lc_trk_g3_3
 (0 14)  (388 222)  (388 222)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 222)  (389 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (410 222)  (410 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (388 223)  (388 223)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_logic_cluster/lc_7/s_r
 (11 15)  (399 223)  (399 223)  routing T_8_13.sp4_h_r_3 <X> T_8_13.sp4_h_l_46
 (13 15)  (401 223)  (401 223)  routing T_8_13.sp4_h_r_3 <X> T_8_13.sp4_h_l_46
 (14 15)  (402 223)  (402 223)  routing T_8_13.sp4_r_v_b_44 <X> T_8_13.lc_trk_g3_4
 (17 15)  (405 223)  (405 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (409 223)  (409 223)  routing T_8_13.sp4_r_v_b_47 <X> T_8_13.lc_trk_g3_7


LogicTile_9_13

 (0 0)  (442 208)  (442 208)  Negative Clock bit

 (0 2)  (442 210)  (442 210)  routing T_9_13.glb_netwk_3 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (444 210)  (444 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (457 210)  (457 210)  routing T_9_13.sp4_h_r_5 <X> T_9_13.lc_trk_g0_5
 (16 2)  (458 210)  (458 210)  routing T_9_13.sp4_h_r_5 <X> T_9_13.lc_trk_g0_5
 (17 2)  (459 210)  (459 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (467 210)  (467 210)  routing T_9_13.sp12_h_l_5 <X> T_9_13.lc_trk_g0_6
 (0 3)  (442 211)  (442 211)  routing T_9_13.glb_netwk_3 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (18 3)  (460 211)  (460 211)  routing T_9_13.sp4_h_r_5 <X> T_9_13.lc_trk_g0_5
 (22 3)  (464 211)  (464 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (466 211)  (466 211)  routing T_9_13.sp12_h_l_5 <X> T_9_13.lc_trk_g0_6
 (25 3)  (467 211)  (467 211)  routing T_9_13.sp12_h_l_5 <X> T_9_13.lc_trk_g0_6
 (0 4)  (442 212)  (442 212)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (1 4)  (443 212)  (443 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (442 213)  (442 213)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (1 5)  (443 213)  (443 213)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (14 5)  (456 213)  (456 213)  routing T_9_13.sp4_r_v_b_24 <X> T_9_13.lc_trk_g1_0
 (17 5)  (459 213)  (459 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (2 7)  (444 215)  (444 215)  Column buffer control bit: LH_colbuf_cntl_3

 (13 12)  (455 220)  (455 220)  routing T_9_13.sp4_h_l_46 <X> T_9_13.sp4_v_b_11
 (17 12)  (459 220)  (459 220)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (460 220)  (460 220)  routing T_9_13.bnl_op_1 <X> T_9_13.lc_trk_g3_1
 (21 12)  (463 220)  (463 220)  routing T_9_13.bnl_op_3 <X> T_9_13.lc_trk_g3_3
 (22 12)  (464 220)  (464 220)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (2 13)  (444 221)  (444 221)  Column buffer control bit: LH_colbuf_cntl_6

 (12 13)  (454 221)  (454 221)  routing T_9_13.sp4_h_l_46 <X> T_9_13.sp4_v_b_11
 (18 13)  (460 221)  (460 221)  routing T_9_13.bnl_op_1 <X> T_9_13.lc_trk_g3_1
 (21 13)  (463 221)  (463 221)  routing T_9_13.bnl_op_3 <X> T_9_13.lc_trk_g3_3
 (0 14)  (442 222)  (442 222)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 222)  (443 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (468 222)  (468 222)  routing T_9_13.lc_trk_g0_5 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (471 222)  (471 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (472 222)  (472 222)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (474 222)  (474 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (475 222)  (475 222)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (476 222)  (476 222)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (478 222)  (478 222)  LC_7 Logic Functioning bit
 (37 14)  (479 222)  (479 222)  LC_7 Logic Functioning bit
 (38 14)  (480 222)  (480 222)  LC_7 Logic Functioning bit
 (41 14)  (483 222)  (483 222)  LC_7 Logic Functioning bit
 (43 14)  (485 222)  (485 222)  LC_7 Logic Functioning bit
 (45 14)  (487 222)  (487 222)  LC_7 Logic Functioning bit
 (0 15)  (442 223)  (442 223)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (29 15)  (471 223)  (471 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (472 223)  (472 223)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (474 223)  (474 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (476 223)  (476 223)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.input_2_7
 (36 15)  (478 223)  (478 223)  LC_7 Logic Functioning bit
 (37 15)  (479 223)  (479 223)  LC_7 Logic Functioning bit
 (46 15)  (488 223)  (488 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control

 (8 15)  (504 223)  (504 223)  routing T_10_13.sp4_h_r_4 <X> T_10_13.sp4_v_t_47
 (9 15)  (505 223)  (505 223)  routing T_10_13.sp4_h_r_4 <X> T_10_13.sp4_v_t_47
 (10 15)  (506 223)  (506 223)  routing T_10_13.sp4_h_r_4 <X> T_10_13.sp4_v_t_47


LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 1)  (649 209)  (649 209)  IO control bit: IORIGHT_REN_1

 (0 3)  (646 211)  (646 211)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (663 211)  (663 211)  IOB_0 IO Functioning bit
 (2 6)  (648 214)  (648 214)  IO control bit: IORIGHT_REN_0

 (1 8)  (647 216)  (647 216)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (17 13)  (663 221)  (663 221)  IOB_1 IO Functioning bit


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (12 4)  (5 196)  (5 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0

 (12 10)  (5 202)  (5 202)  routing T_0_12.lc_trk_g1_4 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g1_4 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 204)  (12 204)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g1_5
 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (4 13)  (13 205)  (13 205)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g1_4
 (5 13)  (12 205)  (12 205)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g1_4
 (7 13)  (10 205)  (10 205)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (8 13)  (9 205)  (9 205)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g1_5
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (16 14)  (1 206)  (1 206)  IOB_1 IO Functioning bit


LogicTile_1_12



LogicTile_2_12

 (12 0)  (84 192)  (84 192)  routing T_2_12.sp4_v_b_2 <X> T_2_12.sp4_h_r_2
 (11 1)  (83 193)  (83 193)  routing T_2_12.sp4_v_b_2 <X> T_2_12.sp4_h_r_2


RAM_Tile_3_12



LogicTile_4_12

 (0 0)  (168 192)  (168 192)  Negative Clock bit

 (14 0)  (182 192)  (182 192)  routing T_4_12.sp4_v_b_0 <X> T_4_12.lc_trk_g0_0
 (25 0)  (193 192)  (193 192)  routing T_4_12.sp4_v_b_2 <X> T_4_12.lc_trk_g0_2
 (16 1)  (184 193)  (184 193)  routing T_4_12.sp4_v_b_0 <X> T_4_12.lc_trk_g0_0
 (17 1)  (185 193)  (185 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (190 193)  (190 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (191 193)  (191 193)  routing T_4_12.sp4_v_b_2 <X> T_4_12.lc_trk_g0_2
 (0 2)  (168 194)  (168 194)  routing T_4_12.glb_netwk_3 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (2 2)  (170 194)  (170 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 195)  (168 195)  routing T_4_12.glb_netwk_3 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (0 4)  (168 196)  (168 196)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_7/cen
 (1 4)  (169 196)  (169 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (182 196)  (182 196)  routing T_4_12.sp12_h_r_0 <X> T_4_12.lc_trk_g1_0
 (25 4)  (193 196)  (193 196)  routing T_4_12.sp12_h_r_2 <X> T_4_12.lc_trk_g1_2
 (27 4)  (195 196)  (195 196)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 196)  (196 196)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 196)  (197 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 196)  (200 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 196)  (202 196)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (203 196)  (203 196)  routing T_4_12.lc_trk_g2_4 <X> T_4_12.input_2_2
 (36 4)  (204 196)  (204 196)  LC_2 Logic Functioning bit
 (37 4)  (205 196)  (205 196)  LC_2 Logic Functioning bit
 (38 4)  (206 196)  (206 196)  LC_2 Logic Functioning bit
 (41 4)  (209 196)  (209 196)  LC_2 Logic Functioning bit
 (43 4)  (211 196)  (211 196)  LC_2 Logic Functioning bit
 (45 4)  (213 196)  (213 196)  LC_2 Logic Functioning bit
 (0 5)  (168 197)  (168 197)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_7/cen
 (1 5)  (169 197)  (169 197)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_7/cen
 (14 5)  (182 197)  (182 197)  routing T_4_12.sp12_h_r_0 <X> T_4_12.lc_trk_g1_0
 (15 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_r_0 <X> T_4_12.lc_trk_g1_0
 (17 5)  (185 197)  (185 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (190 197)  (190 197)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (192 197)  (192 197)  routing T_4_12.sp12_h_r_2 <X> T_4_12.lc_trk_g1_2
 (25 5)  (193 197)  (193 197)  routing T_4_12.sp12_h_r_2 <X> T_4_12.lc_trk_g1_2
 (26 5)  (194 197)  (194 197)  routing T_4_12.lc_trk_g0_2 <X> T_4_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 197)  (197 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 197)  (198 197)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (199 197)  (199 197)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (200 197)  (200 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (201 197)  (201 197)  routing T_4_12.lc_trk_g2_4 <X> T_4_12.input_2_2
 (36 5)  (204 197)  (204 197)  LC_2 Logic Functioning bit
 (37 5)  (205 197)  (205 197)  LC_2 Logic Functioning bit
 (53 5)  (221 197)  (221 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (179 198)  (179 198)  routing T_4_12.sp4_v_b_9 <X> T_4_12.sp4_v_t_40
 (13 6)  (181 198)  (181 198)  routing T_4_12.sp4_v_b_9 <X> T_4_12.sp4_v_t_40
 (2 7)  (170 199)  (170 199)  Column buffer control bit: LH_colbuf_cntl_3

 (27 8)  (195 200)  (195 200)  routing T_4_12.lc_trk_g1_0 <X> T_4_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 200)  (197 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 200)  (200 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 200)  (202 200)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 200)  (204 200)  LC_4 Logic Functioning bit
 (37 8)  (205 200)  (205 200)  LC_4 Logic Functioning bit
 (38 8)  (206 200)  (206 200)  LC_4 Logic Functioning bit
 (41 8)  (209 200)  (209 200)  LC_4 Logic Functioning bit
 (43 8)  (211 200)  (211 200)  LC_4 Logic Functioning bit
 (45 8)  (213 200)  (213 200)  LC_4 Logic Functioning bit
 (51 8)  (219 200)  (219 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (194 201)  (194 201)  routing T_4_12.lc_trk_g0_2 <X> T_4_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 201)  (197 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 201)  (199 201)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (200 201)  (200 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (204 201)  (204 201)  LC_4 Logic Functioning bit
 (37 9)  (205 201)  (205 201)  LC_4 Logic Functioning bit
 (16 11)  (184 203)  (184 203)  routing T_4_12.sp12_v_b_12 <X> T_4_12.lc_trk_g2_4
 (17 11)  (185 203)  (185 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 12)  (189 204)  (189 204)  routing T_4_12.sp4_h_r_43 <X> T_4_12.lc_trk_g3_3
 (22 12)  (190 204)  (190 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (191 204)  (191 204)  routing T_4_12.sp4_h_r_43 <X> T_4_12.lc_trk_g3_3
 (24 12)  (192 204)  (192 204)  routing T_4_12.sp4_h_r_43 <X> T_4_12.lc_trk_g3_3
 (2 13)  (170 205)  (170 205)  Column buffer control bit: LH_colbuf_cntl_6

 (21 13)  (189 205)  (189 205)  routing T_4_12.sp4_h_r_43 <X> T_4_12.lc_trk_g3_3
 (22 13)  (190 205)  (190 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (191 205)  (191 205)  routing T_4_12.sp4_h_l_15 <X> T_4_12.lc_trk_g3_2
 (24 13)  (192 205)  (192 205)  routing T_4_12.sp4_h_l_15 <X> T_4_12.lc_trk_g3_2
 (25 13)  (193 205)  (193 205)  routing T_4_12.sp4_h_l_15 <X> T_4_12.lc_trk_g3_2
 (0 14)  (168 206)  (168 206)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 206)  (169 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (168 207)  (168 207)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (9 15)  (177 207)  (177 207)  routing T_4_12.sp4_v_b_2 <X> T_4_12.sp4_v_t_47
 (10 15)  (178 207)  (178 207)  routing T_4_12.sp4_v_b_2 <X> T_4_12.sp4_v_t_47


LogicTile_5_12

 (0 0)  (222 192)  (222 192)  Negative Clock bit

 (0 2)  (222 194)  (222 194)  routing T_5_12.glb_netwk_3 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (2 2)  (224 194)  (224 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (243 194)  (243 194)  routing T_5_12.sp4_v_b_7 <X> T_5_12.lc_trk_g0_7
 (22 2)  (244 194)  (244 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (245 194)  (245 194)  routing T_5_12.sp4_v_b_7 <X> T_5_12.lc_trk_g0_7
 (0 3)  (222 195)  (222 195)  routing T_5_12.glb_netwk_3 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (14 3)  (236 195)  (236 195)  routing T_5_12.sp4_r_v_b_28 <X> T_5_12.lc_trk_g0_4
 (17 3)  (239 195)  (239 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (0 4)  (222 196)  (222 196)  routing T_5_12.lc_trk_g2_2 <X> T_5_12.wire_logic_cluster/lc_7/cen
 (1 4)  (223 196)  (223 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (223 197)  (223 197)  routing T_5_12.lc_trk_g2_2 <X> T_5_12.wire_logic_cluster/lc_7/cen
 (21 6)  (243 198)  (243 198)  routing T_5_12.sp4_h_l_2 <X> T_5_12.lc_trk_g1_7
 (22 6)  (244 198)  (244 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (245 198)  (245 198)  routing T_5_12.sp4_h_l_2 <X> T_5_12.lc_trk_g1_7
 (24 6)  (246 198)  (246 198)  routing T_5_12.sp4_h_l_2 <X> T_5_12.lc_trk_g1_7
 (2 7)  (224 199)  (224 199)  Column buffer control bit: LH_colbuf_cntl_3

 (22 9)  (244 201)  (244 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (245 201)  (245 201)  routing T_5_12.sp4_h_l_15 <X> T_5_12.lc_trk_g2_2
 (24 9)  (246 201)  (246 201)  routing T_5_12.sp4_h_l_15 <X> T_5_12.lc_trk_g2_2
 (25 9)  (247 201)  (247 201)  routing T_5_12.sp4_h_l_15 <X> T_5_12.lc_trk_g2_2
 (5 10)  (227 202)  (227 202)  routing T_5_12.sp4_h_r_3 <X> T_5_12.sp4_h_l_43
 (4 11)  (226 203)  (226 203)  routing T_5_12.sp4_h_r_3 <X> T_5_12.sp4_h_l_43
 (25 12)  (247 204)  (247 204)  routing T_5_12.sp4_h_r_42 <X> T_5_12.lc_trk_g3_2
 (26 12)  (248 204)  (248 204)  routing T_5_12.lc_trk_g1_7 <X> T_5_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (251 204)  (251 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 204)  (252 204)  routing T_5_12.lc_trk_g0_7 <X> T_5_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 204)  (254 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 204)  (255 204)  routing T_5_12.lc_trk_g3_2 <X> T_5_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 204)  (256 204)  routing T_5_12.lc_trk_g3_2 <X> T_5_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (257 204)  (257 204)  routing T_5_12.lc_trk_g0_4 <X> T_5_12.input_2_6
 (45 12)  (267 204)  (267 204)  LC_6 Logic Functioning bit
 (52 12)  (274 204)  (274 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (2 13)  (224 205)  (224 205)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (244 205)  (244 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (245 205)  (245 205)  routing T_5_12.sp4_h_r_42 <X> T_5_12.lc_trk_g3_2
 (24 13)  (246 205)  (246 205)  routing T_5_12.sp4_h_r_42 <X> T_5_12.lc_trk_g3_2
 (25 13)  (247 205)  (247 205)  routing T_5_12.sp4_h_r_42 <X> T_5_12.lc_trk_g3_2
 (26 13)  (248 205)  (248 205)  routing T_5_12.lc_trk_g1_7 <X> T_5_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (249 205)  (249 205)  routing T_5_12.lc_trk_g1_7 <X> T_5_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 205)  (251 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 205)  (252 205)  routing T_5_12.lc_trk_g0_7 <X> T_5_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (253 205)  (253 205)  routing T_5_12.lc_trk_g3_2 <X> T_5_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (254 205)  (254 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (258 205)  (258 205)  LC_6 Logic Functioning bit
 (0 14)  (222 206)  (222 206)  routing T_5_12.glb_netwk_6 <X> T_5_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 206)  (223 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (226 206)  (226 206)  routing T_5_12.sp4_h_r_3 <X> T_5_12.sp4_v_t_44
 (6 14)  (228 206)  (228 206)  routing T_5_12.sp4_h_r_3 <X> T_5_12.sp4_v_t_44
 (0 15)  (222 207)  (222 207)  routing T_5_12.glb_netwk_6 <X> T_5_12.wire_logic_cluster/lc_7/s_r
 (5 15)  (227 207)  (227 207)  routing T_5_12.sp4_h_r_3 <X> T_5_12.sp4_v_t_44


LogicTile_6_12

 (0 0)  (276 192)  (276 192)  Negative Clock bit

 (22 1)  (298 193)  (298 193)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (299 193)  (299 193)  routing T_6_12.sp12_h_r_10 <X> T_6_12.lc_trk_g0_2
 (0 2)  (276 194)  (276 194)  routing T_6_12.glb_netwk_3 <X> T_6_12.wire_logic_cluster/lc_7/clk
 (2 2)  (278 194)  (278 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (297 194)  (297 194)  routing T_6_12.sp4_v_b_7 <X> T_6_12.lc_trk_g0_7
 (22 2)  (298 194)  (298 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (299 194)  (299 194)  routing T_6_12.sp4_v_b_7 <X> T_6_12.lc_trk_g0_7
 (0 3)  (276 195)  (276 195)  routing T_6_12.glb_netwk_3 <X> T_6_12.wire_logic_cluster/lc_7/clk
 (1 4)  (277 196)  (277 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (298 196)  (298 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (28 4)  (304 196)  (304 196)  routing T_6_12.lc_trk_g2_3 <X> T_6_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 196)  (305 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 196)  (307 196)  routing T_6_12.lc_trk_g0_7 <X> T_6_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 196)  (308 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (45 4)  (321 196)  (321 196)  LC_2 Logic Functioning bit
 (52 4)  (328 196)  (328 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (277 197)  (277 197)  routing T_6_12.lc_trk_g0_2 <X> T_6_12.wire_logic_cluster/lc_7/cen
 (26 5)  (302 197)  (302 197)  routing T_6_12.lc_trk_g2_2 <X> T_6_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 197)  (304 197)  routing T_6_12.lc_trk_g2_2 <X> T_6_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 197)  (305 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 197)  (306 197)  routing T_6_12.lc_trk_g2_3 <X> T_6_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (307 197)  (307 197)  routing T_6_12.lc_trk_g0_7 <X> T_6_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 197)  (308 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (310 197)  (310 197)  routing T_6_12.lc_trk_g1_3 <X> T_6_12.input_2_2
 (35 5)  (311 197)  (311 197)  routing T_6_12.lc_trk_g1_3 <X> T_6_12.input_2_2
 (36 5)  (312 197)  (312 197)  LC_2 Logic Functioning bit
 (2 7)  (278 199)  (278 199)  Column buffer control bit: LH_colbuf_cntl_3

 (22 8)  (298 200)  (298 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (301 200)  (301 200)  routing T_6_12.sp12_v_t_1 <X> T_6_12.lc_trk_g2_2
 (21 9)  (297 201)  (297 201)  routing T_6_12.sp4_r_v_b_35 <X> T_6_12.lc_trk_g2_3
 (22 9)  (298 201)  (298 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (300 201)  (300 201)  routing T_6_12.sp12_v_t_1 <X> T_6_12.lc_trk_g2_2
 (25 9)  (301 201)  (301 201)  routing T_6_12.sp12_v_t_1 <X> T_6_12.lc_trk_g2_2
 (9 10)  (285 202)  (285 202)  routing T_6_12.sp4_v_b_7 <X> T_6_12.sp4_h_l_42
 (2 13)  (278 205)  (278 205)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (276 206)  (276 206)  routing T_6_12.glb_netwk_6 <X> T_6_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 206)  (277 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (276 207)  (276 207)  routing T_6_12.glb_netwk_6 <X> T_6_12.wire_logic_cluster/lc_7/s_r


LogicTile_7_12

 (0 0)  (334 192)  (334 192)  Negative Clock bit

 (0 2)  (334 194)  (334 194)  routing T_7_12.glb_netwk_3 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (2 2)  (336 194)  (336 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (346 194)  (346 194)  routing T_7_12.sp4_h_r_11 <X> T_7_12.sp4_h_l_39
 (0 3)  (334 195)  (334 195)  routing T_7_12.glb_netwk_3 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (13 3)  (347 195)  (347 195)  routing T_7_12.sp4_h_r_11 <X> T_7_12.sp4_h_l_39
 (1 4)  (335 196)  (335 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (355 196)  (355 196)  routing T_7_12.sp4_h_r_11 <X> T_7_12.lc_trk_g1_3
 (22 4)  (356 196)  (356 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (357 196)  (357 196)  routing T_7_12.sp4_h_r_11 <X> T_7_12.lc_trk_g1_3
 (24 4)  (358 196)  (358 196)  routing T_7_12.sp4_h_r_11 <X> T_7_12.lc_trk_g1_3
 (0 5)  (334 197)  (334 197)  routing T_7_12.lc_trk_g1_3 <X> T_7_12.wire_logic_cluster/lc_7/cen
 (1 5)  (335 197)  (335 197)  routing T_7_12.lc_trk_g1_3 <X> T_7_12.wire_logic_cluster/lc_7/cen
 (22 5)  (356 197)  (356 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (2 7)  (336 199)  (336 199)  Column buffer control bit: LH_colbuf_cntl_3

 (22 8)  (356 200)  (356 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (357 200)  (357 200)  routing T_7_12.sp12_v_b_19 <X> T_7_12.lc_trk_g2_3
 (21 9)  (355 201)  (355 201)  routing T_7_12.sp12_v_b_19 <X> T_7_12.lc_trk_g2_3
 (27 10)  (361 202)  (361 202)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (362 202)  (362 202)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 202)  (363 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (365 202)  (365 202)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 202)  (366 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 202)  (367 202)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (368 202)  (368 202)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (45 10)  (379 202)  (379 202)  LC_5 Logic Functioning bit
 (52 10)  (386 202)  (386 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (360 203)  (360 203)  routing T_7_12.lc_trk_g1_2 <X> T_7_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (361 203)  (361 203)  routing T_7_12.lc_trk_g1_2 <X> T_7_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 203)  (363 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 203)  (364 203)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (366 203)  (366 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (367 203)  (367 203)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.input_2_5
 (35 11)  (369 203)  (369 203)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.input_2_5
 (36 11)  (370 203)  (370 203)  LC_5 Logic Functioning bit
 (21 12)  (355 204)  (355 204)  routing T_7_12.sp4_v_t_22 <X> T_7_12.lc_trk_g3_3
 (22 12)  (356 204)  (356 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (357 204)  (357 204)  routing T_7_12.sp4_v_t_22 <X> T_7_12.lc_trk_g3_3
 (2 13)  (336 205)  (336 205)  Column buffer control bit: LH_colbuf_cntl_6

 (21 13)  (355 205)  (355 205)  routing T_7_12.sp4_v_t_22 <X> T_7_12.lc_trk_g3_3
 (0 14)  (334 206)  (334 206)  routing T_7_12.glb_netwk_6 <X> T_7_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 206)  (335 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (351 206)  (351 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (334 207)  (334 207)  routing T_7_12.glb_netwk_6 <X> T_7_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (352 207)  (352 207)  routing T_7_12.sp4_r_v_b_45 <X> T_7_12.lc_trk_g3_5


LogicTile_8_12

 (12 2)  (400 194)  (400 194)  routing T_8_12.sp4_v_b_2 <X> T_8_12.sp4_h_l_39
 (13 2)  (401 194)  (401 194)  routing T_8_12.sp4_v_b_2 <X> T_8_12.sp4_v_t_39
 (17 2)  (405 194)  (405 194)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 2)  (415 194)  (415 194)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 194)  (417 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (418 194)  (418 194)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (419 194)  (419 194)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 194)  (420 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 194)  (421 194)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.wire_logic_cluster/lc_1/in_3
 (47 2)  (435 194)  (435 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (414 195)  (414 195)  routing T_8_12.lc_trk_g1_2 <X> T_8_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (415 195)  (415 195)  routing T_8_12.lc_trk_g1_2 <X> T_8_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 195)  (417 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (418 195)  (418 195)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (419 195)  (419 195)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (424 195)  (424 195)  LC_1 Logic Functioning bit
 (38 3)  (426 195)  (426 195)  LC_1 Logic Functioning bit
 (51 3)  (439 195)  (439 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (441 195)  (441 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 4)  (413 196)  (413 196)  routing T_8_12.sp4_v_b_2 <X> T_8_12.lc_trk_g1_2
 (22 5)  (410 197)  (410 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (411 197)  (411 197)  routing T_8_12.sp4_v_b_2 <X> T_8_12.lc_trk_g1_2
 (22 6)  (410 198)  (410 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (415 198)  (415 198)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 198)  (417 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (418 198)  (418 198)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (419 198)  (419 198)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 198)  (420 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 198)  (421 198)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (423 198)  (423 198)  routing T_8_12.lc_trk_g0_5 <X> T_8_12.input_2_3
 (36 6)  (424 198)  (424 198)  LC_3 Logic Functioning bit
 (37 6)  (425 198)  (425 198)  LC_3 Logic Functioning bit
 (40 6)  (428 198)  (428 198)  LC_3 Logic Functioning bit
 (42 6)  (430 198)  (430 198)  LC_3 Logic Functioning bit
 (43 6)  (431 198)  (431 198)  LC_3 Logic Functioning bit
 (46 6)  (434 198)  (434 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (435 198)  (435 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (414 199)  (414 199)  routing T_8_12.lc_trk_g1_2 <X> T_8_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (415 199)  (415 199)  routing T_8_12.lc_trk_g1_2 <X> T_8_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 199)  (417 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (418 199)  (418 199)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (419 199)  (419 199)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (420 199)  (420 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (424 199)  (424 199)  LC_3 Logic Functioning bit
 (37 7)  (425 199)  (425 199)  LC_3 Logic Functioning bit
 (38 7)  (426 199)  (426 199)  LC_3 Logic Functioning bit
 (39 7)  (427 199)  (427 199)  LC_3 Logic Functioning bit
 (40 7)  (428 199)  (428 199)  LC_3 Logic Functioning bit
 (41 7)  (429 199)  (429 199)  LC_3 Logic Functioning bit
 (42 7)  (430 199)  (430 199)  LC_3 Logic Functioning bit
 (43 7)  (431 199)  (431 199)  LC_3 Logic Functioning bit
 (47 7)  (435 199)  (435 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (439 199)  (439 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (441 199)  (441 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (0 8)  (388 200)  (388 200)  routing T_8_12.glb_netwk_6 <X> T_8_12.glb2local_1
 (1 8)  (389 200)  (389 200)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (1 9)  (389 201)  (389 201)  routing T_8_12.glb_netwk_6 <X> T_8_12.glb2local_1
 (22 11)  (410 203)  (410 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (411 203)  (411 203)  routing T_8_12.sp4_v_b_46 <X> T_8_12.lc_trk_g2_6
 (24 11)  (412 203)  (412 203)  routing T_8_12.sp4_v_b_46 <X> T_8_12.lc_trk_g2_6
 (2 13)  (390 205)  (390 205)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_9_12

 (4 14)  (446 206)  (446 206)  routing T_9_12.sp4_v_b_9 <X> T_9_12.sp4_v_t_44
 (8 15)  (450 207)  (450 207)  routing T_9_12.sp4_v_b_7 <X> T_9_12.sp4_v_t_47
 (10 15)  (452 207)  (452 207)  routing T_9_12.sp4_v_b_7 <X> T_9_12.sp4_v_t_47


RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12

 (17 3)  (663 195)  (663 195)  IOB_0 IO Functioning bit
 (17 5)  (663 197)  (663 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 182)  (15 182)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



LogicTile_2_11

 (19 2)  (91 178)  (91 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



LogicTile_8_11

 (13 10)  (401 186)  (401 186)  routing T_8_11.sp4_v_b_8 <X> T_8_11.sp4_v_t_45
 (11 14)  (399 190)  (399 190)  routing T_8_11.sp4_v_b_8 <X> T_8_11.sp4_v_t_46
 (12 15)  (400 191)  (400 191)  routing T_8_11.sp4_v_b_8 <X> T_8_11.sp4_v_t_46


RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control

 (4 2)  (500 178)  (500 178)  routing T_10_11.sp4_h_r_0 <X> T_10_11.sp4_v_t_37
 (5 3)  (501 179)  (501 179)  routing T_10_11.sp4_h_r_0 <X> T_10_11.sp4_v_t_37
 (8 7)  (504 183)  (504 183)  routing T_10_11.sp4_h_r_4 <X> T_10_11.sp4_v_t_41
 (9 7)  (505 183)  (505 183)  routing T_10_11.sp4_h_r_4 <X> T_10_11.sp4_v_t_41


IO_Tile_13_11

 (1 0)  (647 176)  (647 176)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (649 177)  (649 177)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 179)  (663 179)  IOB_0 IO Functioning bit
 (2 6)  (648 182)  (648 182)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (1 8)  (647 184)  (647 184)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (17 13)  (663 189)  (663 189)  IOB_1 IO Functioning bit


IO_Tile_0_10

 (4 0)  (13 160)  (13 160)  routing T_0_10.span12_horz_0 <X> T_0_10.lc_trk_g0_0
 (16 0)  (1 160)  (1 160)  IOB_0 IO Functioning bit
 (3 1)  (14 161)  (14 161)  IO control bit: BIOLEFT_REN_1

 (4 1)  (13 161)  (13 161)  routing T_0_10.span12_horz_0 <X> T_0_10.lc_trk_g0_0
 (5 1)  (12 161)  (12 161)  routing T_0_10.span12_horz_0 <X> T_0_10.lc_trk_g0_0
 (7 1)  (10 161)  (10 161)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
 (17 3)  (0 163)  (0 163)  IOB_0 IO Functioning bit
 (16 4)  (1 164)  (1 164)  IOB_0 IO Functioning bit
 (13 5)  (4 165)  (4 165)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 166)  (15 166)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (4 8)  (13 168)  (13 168)  routing T_0_10.span4_horz_8 <X> T_0_10.lc_trk_g1_0
 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0

 (4 9)  (13 169)  (13 169)  routing T_0_10.span4_horz_8 <X> T_0_10.lc_trk_g1_0
 (6 9)  (11 169)  (11 169)  routing T_0_10.span4_horz_8 <X> T_0_10.lc_trk_g1_0
 (7 9)  (10 169)  (10 169)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (12 10)  (5 170)  (5 170)  routing T_0_10.lc_trk_g1_0 <X> T_0_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 170)  (1 170)  IOB_1 IO Functioning bit
 (13 11)  (4 171)  (4 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 173)  (0 173)  IOB_1 IO Functioning bit
 (16 14)  (1 174)  (1 174)  IOB_1 IO Functioning bit


LogicTile_4_10

 (0 0)  (168 160)  (168 160)  Negative Clock bit

 (32 0)  (200 160)  (200 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 160)  (201 160)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 160)  (202 160)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 160)  (204 160)  LC_0 Logic Functioning bit
 (37 0)  (205 160)  (205 160)  LC_0 Logic Functioning bit
 (38 0)  (206 160)  (206 160)  LC_0 Logic Functioning bit
 (39 0)  (207 160)  (207 160)  LC_0 Logic Functioning bit
 (45 0)  (213 160)  (213 160)  LC_0 Logic Functioning bit
 (47 0)  (215 160)  (215 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (199 161)  (199 161)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (204 161)  (204 161)  LC_0 Logic Functioning bit
 (37 1)  (205 161)  (205 161)  LC_0 Logic Functioning bit
 (38 1)  (206 161)  (206 161)  LC_0 Logic Functioning bit
 (39 1)  (207 161)  (207 161)  LC_0 Logic Functioning bit
 (44 1)  (212 161)  (212 161)  LC_0 Logic Functioning bit
 (0 2)  (168 162)  (168 162)  routing T_4_10.glb_netwk_3 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (2 2)  (170 162)  (170 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 163)  (168 163)  routing T_4_10.glb_netwk_3 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (12 10)  (180 170)  (180 170)  routing T_4_10.sp4_v_b_8 <X> T_4_10.sp4_h_l_45
 (25 12)  (193 172)  (193 172)  routing T_4_10.sp4_v_b_26 <X> T_4_10.lc_trk_g3_2
 (22 13)  (190 173)  (190 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (191 173)  (191 173)  routing T_4_10.sp4_v_b_26 <X> T_4_10.lc_trk_g3_2
 (0 14)  (168 174)  (168 174)  routing T_4_10.glb_netwk_6 <X> T_4_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 174)  (169 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (168 175)  (168 175)  routing T_4_10.glb_netwk_6 <X> T_4_10.wire_logic_cluster/lc_7/s_r


LogicTile_7_10

 (13 14)  (347 174)  (347 174)  routing T_7_10.sp4_v_b_11 <X> T_7_10.sp4_v_t_46


IO_Tile_13_10

 (3 1)  (649 161)  (649 161)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 166)  (648 166)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_9

 (11 0)  (6 144)  (6 144)  routing T_0_9.span4_vert_b_0 <X> T_0_9.span4_vert_t_12
 (16 0)  (1 144)  (1 144)  IOB_0 IO Functioning bit
 (3 1)  (14 145)  (14 145)  IO control bit: GIOLEFT0_REN_1

 (11 2)  (6 146)  (6 146)  routing T_0_9.span4_horz_7 <X> T_0_9.span4_vert_t_13
 (12 2)  (5 146)  (5 146)  routing T_0_9.span4_horz_7 <X> T_0_9.span4_vert_t_13
 (17 3)  (0 147)  (0 147)  IOB_0 IO Functioning bit
 (13 4)  (4 148)  (4 148)  routing T_0_9.lc_trk_g0_4 <X> T_0_9.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (3 148)  (3 148)  routing T_0_9.lc_trk_g0_7 <X> T_0_9.wire_gbuf/in
 (15 4)  (2 148)  (2 148)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (16 4)  (1 148)  (1 148)  IOB_0 IO Functioning bit
 (6 5)  (11 149)  (11 149)  routing T_0_9.span12_horz_12 <X> T_0_9.lc_trk_g0_4
 (7 5)  (10 149)  (10 149)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
 (13 5)  (4 149)  (4 149)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (2 149)  (2 149)  routing T_0_9.lc_trk_g0_7 <X> T_0_9.wire_gbuf/in
 (2 6)  (15 150)  (15 150)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 150)  (12 150)  routing T_0_9.span4_vert_b_15 <X> T_0_9.lc_trk_g0_7
 (7 6)  (10 150)  (10 150)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 150)  (9 150)  routing T_0_9.span4_vert_b_15 <X> T_0_9.lc_trk_g0_7
 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0

 (12 10)  (5 154)  (5 154)  routing T_0_9.lc_trk_g1_6 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 154)  (4 154)  routing T_0_9.lc_trk_g1_6 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 154)  (1 154)  IOB_1 IO Functioning bit
 (12 11)  (5 155)  (5 155)  routing T_0_9.lc_trk_g1_6 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 155)  (4 155)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 157)  (0 157)  IOB_1 IO Functioning bit
 (4 14)  (13 158)  (13 158)  routing T_0_9.span12_horz_6 <X> T_0_9.lc_trk_g1_6
 (16 14)  (1 158)  (1 158)  IOB_1 IO Functioning bit
 (4 15)  (13 159)  (13 159)  routing T_0_9.span12_horz_6 <X> T_0_9.lc_trk_g1_6
 (5 15)  (12 159)  (12 159)  routing T_0_9.span12_horz_6 <X> T_0_9.lc_trk_g1_6
 (7 15)  (10 159)  (10 159)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


LogicTile_2_9

 (8 5)  (80 149)  (80 149)  routing T_2_9.sp4_h_r_4 <X> T_2_9.sp4_v_b_4


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_9

 (0 0)  (168 144)  (168 144)  Negative Clock bit

 (3 0)  (171 144)  (171 144)  routing T_4_9.sp12_h_r_0 <X> T_4_9.sp12_v_b_0
 (3 1)  (171 145)  (171 145)  routing T_4_9.sp12_h_r_0 <X> T_4_9.sp12_v_b_0
 (0 2)  (168 146)  (168 146)  routing T_4_9.glb_netwk_3 <X> T_4_9.wire_logic_cluster/lc_7/clk
 (2 2)  (170 146)  (170 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 147)  (168 147)  routing T_4_9.glb_netwk_3 <X> T_4_9.wire_logic_cluster/lc_7/clk
 (14 6)  (182 150)  (182 150)  routing T_4_9.sp4_h_l_1 <X> T_4_9.lc_trk_g1_4
 (36 6)  (204 150)  (204 150)  LC_3 Logic Functioning bit
 (38 6)  (206 150)  (206 150)  LC_3 Logic Functioning bit
 (41 6)  (209 150)  (209 150)  LC_3 Logic Functioning bit
 (43 6)  (211 150)  (211 150)  LC_3 Logic Functioning bit
 (45 6)  (213 150)  (213 150)  LC_3 Logic Functioning bit
 (47 6)  (215 150)  (215 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (183 151)  (183 151)  routing T_4_9.sp4_h_l_1 <X> T_4_9.lc_trk_g1_4
 (16 7)  (184 151)  (184 151)  routing T_4_9.sp4_h_l_1 <X> T_4_9.lc_trk_g1_4
 (17 7)  (185 151)  (185 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (194 151)  (194 151)  routing T_4_9.lc_trk_g3_2 <X> T_4_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 151)  (195 151)  routing T_4_9.lc_trk_g3_2 <X> T_4_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 151)  (196 151)  routing T_4_9.lc_trk_g3_2 <X> T_4_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 151)  (197 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (205 151)  (205 151)  LC_3 Logic Functioning bit
 (39 7)  (207 151)  (207 151)  LC_3 Logic Functioning bit
 (40 7)  (208 151)  (208 151)  LC_3 Logic Functioning bit
 (42 7)  (210 151)  (210 151)  LC_3 Logic Functioning bit
 (44 7)  (212 151)  (212 151)  LC_3 Logic Functioning bit
 (10 10)  (178 154)  (178 154)  routing T_4_9.sp4_v_b_2 <X> T_4_9.sp4_h_l_42
 (31 12)  (199 156)  (199 156)  routing T_4_9.lc_trk_g1_4 <X> T_4_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 156)  (200 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 156)  (202 156)  routing T_4_9.lc_trk_g1_4 <X> T_4_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 156)  (204 156)  LC_6 Logic Functioning bit
 (37 12)  (205 156)  (205 156)  LC_6 Logic Functioning bit
 (38 12)  (206 156)  (206 156)  LC_6 Logic Functioning bit
 (39 12)  (207 156)  (207 156)  LC_6 Logic Functioning bit
 (45 12)  (213 156)  (213 156)  LC_6 Logic Functioning bit
 (48 12)  (216 156)  (216 156)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (190 157)  (190 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (193 157)  (193 157)  routing T_4_9.sp4_r_v_b_42 <X> T_4_9.lc_trk_g3_2
 (36 13)  (204 157)  (204 157)  LC_6 Logic Functioning bit
 (37 13)  (205 157)  (205 157)  LC_6 Logic Functioning bit
 (38 13)  (206 157)  (206 157)  LC_6 Logic Functioning bit
 (39 13)  (207 157)  (207 157)  LC_6 Logic Functioning bit
 (44 13)  (212 157)  (212 157)  LC_6 Logic Functioning bit
 (0 14)  (168 158)  (168 158)  routing T_4_9.glb_netwk_6 <X> T_4_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 158)  (169 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (168 159)  (168 159)  routing T_4_9.glb_netwk_6 <X> T_4_9.wire_logic_cluster/lc_7/s_r


LogicTile_6_9

 (0 0)  (276 144)  (276 144)  Negative Clock bit

 (15 0)  (291 144)  (291 144)  routing T_6_9.bot_op_1 <X> T_6_9.lc_trk_g0_1
 (17 0)  (293 144)  (293 144)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (276 146)  (276 146)  routing T_6_9.glb_netwk_3 <X> T_6_9.wire_logic_cluster/lc_7/clk
 (2 2)  (278 146)  (278 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (276 147)  (276 147)  routing T_6_9.glb_netwk_3 <X> T_6_9.wire_logic_cluster/lc_7/clk
 (15 4)  (291 148)  (291 148)  routing T_6_9.sp4_v_b_17 <X> T_6_9.lc_trk_g1_1
 (16 4)  (292 148)  (292 148)  routing T_6_9.sp4_v_b_17 <X> T_6_9.lc_trk_g1_1
 (17 4)  (293 148)  (293 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (302 148)  (302 148)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (29 4)  (305 148)  (305 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 148)  (307 148)  routing T_6_9.lc_trk_g1_6 <X> T_6_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 148)  (308 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 148)  (310 148)  routing T_6_9.lc_trk_g1_6 <X> T_6_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 148)  (312 148)  LC_2 Logic Functioning bit
 (38 4)  (314 148)  (314 148)  LC_2 Logic Functioning bit
 (39 4)  (315 148)  (315 148)  LC_2 Logic Functioning bit
 (40 4)  (316 148)  (316 148)  LC_2 Logic Functioning bit
 (41 4)  (317 148)  (317 148)  LC_2 Logic Functioning bit
 (45 4)  (321 148)  (321 148)  LC_2 Logic Functioning bit
 (52 4)  (328 148)  (328 148)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (303 149)  (303 149)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 149)  (305 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 149)  (307 149)  routing T_6_9.lc_trk_g1_6 <X> T_6_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 149)  (308 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (310 149)  (310 149)  routing T_6_9.lc_trk_g1_1 <X> T_6_9.input_2_2
 (38 5)  (314 149)  (314 149)  LC_2 Logic Functioning bit
 (39 5)  (315 149)  (315 149)  LC_2 Logic Functioning bit
 (40 5)  (316 149)  (316 149)  LC_2 Logic Functioning bit
 (41 5)  (317 149)  (317 149)  LC_2 Logic Functioning bit
 (44 5)  (320 149)  (320 149)  LC_2 Logic Functioning bit
 (8 6)  (284 150)  (284 150)  routing T_6_9.sp4_h_r_4 <X> T_6_9.sp4_h_l_41
 (15 6)  (291 150)  (291 150)  routing T_6_9.bot_op_5 <X> T_6_9.lc_trk_g1_5
 (17 6)  (293 150)  (293 150)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (301 150)  (301 150)  routing T_6_9.bnr_op_6 <X> T_6_9.lc_trk_g1_6
 (22 7)  (298 151)  (298 151)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (301 151)  (301 151)  routing T_6_9.bnr_op_6 <X> T_6_9.lc_trk_g1_6
 (12 9)  (288 153)  (288 153)  routing T_6_9.sp4_h_r_8 <X> T_6_9.sp4_v_b_8
 (6 12)  (282 156)  (282 156)  routing T_6_9.sp4_h_r_4 <X> T_6_9.sp4_v_b_9
 (0 14)  (276 158)  (276 158)  routing T_6_9.glb_netwk_6 <X> T_6_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 158)  (277 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (276 159)  (276 159)  routing T_6_9.glb_netwk_6 <X> T_6_9.wire_logic_cluster/lc_7/s_r


LogicTile_7_9

 (9 2)  (343 146)  (343 146)  routing T_7_9.sp4_v_b_1 <X> T_7_9.sp4_h_l_36
 (13 4)  (347 148)  (347 148)  routing T_7_9.sp4_v_t_40 <X> T_7_9.sp4_v_b_5
 (3 6)  (337 150)  (337 150)  routing T_7_9.sp12_v_b_0 <X> T_7_9.sp12_v_t_23


LogicTile_8_9

 (8 5)  (396 149)  (396 149)  routing T_8_9.sp4_h_r_4 <X> T_8_9.sp4_v_b_4


LogicTile_9_9

 (11 0)  (453 144)  (453 144)  routing T_9_9.sp4_v_t_46 <X> T_9_9.sp4_v_b_2
 (12 1)  (454 145)  (454 145)  routing T_9_9.sp4_v_t_46 <X> T_9_9.sp4_v_b_2


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control

 (8 6)  (504 150)  (504 150)  routing T_10_9.sp4_h_r_8 <X> T_10_9.sp4_h_l_41
 (10 6)  (506 150)  (506 150)  routing T_10_9.sp4_h_r_8 <X> T_10_9.sp4_h_l_41
 (11 11)  (507 155)  (507 155)  routing T_10_9.sp4_h_r_0 <X> T_10_9.sp4_h_l_45
 (13 11)  (509 155)  (509 155)  routing T_10_9.sp4_h_r_0 <X> T_10_9.sp4_h_l_45


LogicTile_12_9

 (8 6)  (600 150)  (600 150)  routing T_12_9.sp4_h_r_8 <X> T_12_9.sp4_h_l_41
 (10 6)  (602 150)  (602 150)  routing T_12_9.sp4_h_r_8 <X> T_12_9.sp4_h_l_41


IO_Tile_13_9

 (1 0)  (647 144)  (647 144)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (1 1)  (647 145)  (647 145)  Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_8
 (2 1)  (648 145)  (648 145)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (649 145)  (649 145)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (663 147)  (663 147)  IOB_0 IO Functioning bit
 (17 5)  (663 149)  (663 149)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (648 150)  (648 150)  IO control bit: GIORIGHT0_REN_0

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1



IO_Tile_0_8

 (0 1)  (17 129)  (17 129)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (3 1)  (14 129)  (14 129)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 131)  (0 131)  IOB_0 IO Functioning bit
 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (3 133)  (3 133)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_gbuf/in
 (15 5)  (2 133)  (2 133)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (0 9)  (17 137)  (17 137)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit
 (4 14)  (13 142)  (13 142)  routing T_0_8.logic_op_rgt_6 <X> T_0_8.lc_trk_g1_6
 (4 15)  (13 143)  (13 143)  routing T_0_8.logic_op_rgt_6 <X> T_0_8.lc_trk_g1_6
 (7 15)  (10 143)  (10 143)  Enable bit of Mux _local_links/g1_mux_6 => logic_op_rgt_6 lc_trk_g1_6


LogicTile_1_8

 (17 12)  (35 140)  (35 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (37 12)  (55 140)  (55 140)  LC_6 Logic Functioning bit
 (39 12)  (57 140)  (57 140)  LC_6 Logic Functioning bit
 (40 12)  (58 140)  (58 140)  LC_6 Logic Functioning bit
 (42 12)  (60 140)  (60 140)  LC_6 Logic Functioning bit
 (27 13)  (45 141)  (45 141)  routing T_1_8.lc_trk_g3_1 <X> T_1_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 141)  (46 141)  routing T_1_8.lc_trk_g3_1 <X> T_1_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 141)  (47 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (54 141)  (54 141)  LC_6 Logic Functioning bit
 (38 13)  (56 141)  (56 141)  LC_6 Logic Functioning bit
 (41 13)  (59 141)  (59 141)  LC_6 Logic Functioning bit
 (43 13)  (61 141)  (61 141)  LC_6 Logic Functioning bit


RAM_Tile_3_8

 (8 0)  (134 128)  (134 128)  routing T_3_8.sp4_v_b_1 <X> T_3_8.sp4_h_r_1
 (9 0)  (135 128)  (135 128)  routing T_3_8.sp4_v_b_1 <X> T_3_8.sp4_h_r_1


LogicTile_4_8

 (0 0)  (168 128)  (168 128)  Negative Clock bit

 (27 0)  (195 128)  (195 128)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 128)  (196 128)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 128)  (197 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 128)  (198 128)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 128)  (200 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 128)  (202 128)  routing T_4_8.lc_trk_g1_2 <X> T_4_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 128)  (204 128)  LC_0 Logic Functioning bit
 (40 0)  (208 128)  (208 128)  LC_0 Logic Functioning bit
 (41 0)  (209 128)  (209 128)  LC_0 Logic Functioning bit
 (42 0)  (210 128)  (210 128)  LC_0 Logic Functioning bit
 (43 0)  (211 128)  (211 128)  LC_0 Logic Functioning bit
 (45 0)  (213 128)  (213 128)  LC_0 Logic Functioning bit
 (22 1)  (190 129)  (190 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (191 129)  (191 129)  routing T_4_8.sp4_h_r_2 <X> T_4_8.lc_trk_g0_2
 (24 1)  (192 129)  (192 129)  routing T_4_8.sp4_h_r_2 <X> T_4_8.lc_trk_g0_2
 (25 1)  (193 129)  (193 129)  routing T_4_8.sp4_h_r_2 <X> T_4_8.lc_trk_g0_2
 (26 1)  (194 129)  (194 129)  routing T_4_8.lc_trk_g0_2 <X> T_4_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 129)  (197 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 129)  (198 129)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_0/in_1
 (31 1)  (199 129)  (199 129)  routing T_4_8.lc_trk_g1_2 <X> T_4_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 129)  (200 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (201 129)  (201 129)  routing T_4_8.lc_trk_g3_1 <X> T_4_8.input_2_0
 (34 1)  (202 129)  (202 129)  routing T_4_8.lc_trk_g3_1 <X> T_4_8.input_2_0
 (40 1)  (208 129)  (208 129)  LC_0 Logic Functioning bit
 (41 1)  (209 129)  (209 129)  LC_0 Logic Functioning bit
 (42 1)  (210 129)  (210 129)  LC_0 Logic Functioning bit
 (43 1)  (211 129)  (211 129)  LC_0 Logic Functioning bit
 (44 1)  (212 129)  (212 129)  LC_0 Logic Functioning bit
 (51 1)  (219 129)  (219 129)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (168 130)  (168 130)  routing T_4_8.glb_netwk_3 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (2 2)  (170 130)  (170 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (181 130)  (181 130)  routing T_4_8.sp4_h_r_2 <X> T_4_8.sp4_v_t_39
 (0 3)  (168 131)  (168 131)  routing T_4_8.glb_netwk_3 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (5 3)  (173 131)  (173 131)  routing T_4_8.sp4_h_l_37 <X> T_4_8.sp4_v_t_37
 (12 3)  (180 131)  (180 131)  routing T_4_8.sp4_h_r_2 <X> T_4_8.sp4_v_t_39
 (25 4)  (193 132)  (193 132)  routing T_4_8.bnr_op_2 <X> T_4_8.lc_trk_g1_2
 (22 5)  (190 133)  (190 133)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (193 133)  (193 133)  routing T_4_8.bnr_op_2 <X> T_4_8.lc_trk_g1_2
 (5 12)  (173 140)  (173 140)  routing T_4_8.sp4_v_b_3 <X> T_4_8.sp4_h_r_9
 (12 12)  (180 140)  (180 140)  routing T_4_8.sp4_v_b_11 <X> T_4_8.sp4_h_r_11
 (15 12)  (183 140)  (183 140)  routing T_4_8.sp4_h_r_33 <X> T_4_8.lc_trk_g3_1
 (16 12)  (184 140)  (184 140)  routing T_4_8.sp4_h_r_33 <X> T_4_8.lc_trk_g3_1
 (17 12)  (185 140)  (185 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (186 140)  (186 140)  routing T_4_8.sp4_h_r_33 <X> T_4_8.lc_trk_g3_1
 (4 13)  (172 141)  (172 141)  routing T_4_8.sp4_v_b_3 <X> T_4_8.sp4_h_r_9
 (6 13)  (174 141)  (174 141)  routing T_4_8.sp4_v_b_3 <X> T_4_8.sp4_h_r_9
 (11 13)  (179 141)  (179 141)  routing T_4_8.sp4_v_b_11 <X> T_4_8.sp4_h_r_11
 (0 14)  (168 142)  (168 142)  routing T_4_8.glb_netwk_6 <X> T_4_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 142)  (169 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (174 142)  (174 142)  routing T_4_8.sp4_h_l_41 <X> T_4_8.sp4_v_t_44
 (25 14)  (193 142)  (193 142)  routing T_4_8.sp4_h_r_38 <X> T_4_8.lc_trk_g3_6
 (0 15)  (168 143)  (168 143)  routing T_4_8.glb_netwk_6 <X> T_4_8.wire_logic_cluster/lc_7/s_r
 (22 15)  (190 143)  (190 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (191 143)  (191 143)  routing T_4_8.sp4_h_r_38 <X> T_4_8.lc_trk_g3_6
 (24 15)  (192 143)  (192 143)  routing T_4_8.sp4_h_r_38 <X> T_4_8.lc_trk_g3_6


LogicTile_5_8

 (17 0)  (239 128)  (239 128)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (240 128)  (240 128)  routing T_5_8.bnr_op_1 <X> T_5_8.lc_trk_g0_1
 (25 0)  (247 128)  (247 128)  routing T_5_8.bnr_op_2 <X> T_5_8.lc_trk_g0_2
 (29 0)  (251 128)  (251 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 128)  (252 128)  routing T_5_8.lc_trk_g0_5 <X> T_5_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 128)  (254 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 128)  (255 128)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (256 128)  (256 128)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (18 1)  (240 129)  (240 129)  routing T_5_8.bnr_op_1 <X> T_5_8.lc_trk_g0_1
 (22 1)  (244 129)  (244 129)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (247 129)  (247 129)  routing T_5_8.bnr_op_2 <X> T_5_8.lc_trk_g0_2
 (26 1)  (248 129)  (248 129)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (250 129)  (250 129)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 129)  (251 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 129)  (253 129)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 129)  (254 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (257 129)  (257 129)  routing T_5_8.lc_trk_g0_2 <X> T_5_8.input_2_0
 (36 1)  (258 129)  (258 129)  LC_0 Logic Functioning bit
 (14 2)  (236 130)  (236 130)  routing T_5_8.bnr_op_4 <X> T_5_8.lc_trk_g0_4
 (16 2)  (238 130)  (238 130)  routing T_5_8.sp4_v_b_13 <X> T_5_8.lc_trk_g0_5
 (17 2)  (239 130)  (239 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (240 130)  (240 130)  routing T_5_8.sp4_v_b_13 <X> T_5_8.lc_trk_g0_5
 (29 2)  (251 130)  (251 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 130)  (252 130)  routing T_5_8.lc_trk_g0_4 <X> T_5_8.wire_logic_cluster/lc_1/in_1
 (32 2)  (254 130)  (254 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 130)  (255 130)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (14 3)  (236 131)  (236 131)  routing T_5_8.bnr_op_4 <X> T_5_8.lc_trk_g0_4
 (17 3)  (239 131)  (239 131)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (240 131)  (240 131)  routing T_5_8.sp4_v_b_13 <X> T_5_8.lc_trk_g0_5
 (26 3)  (248 131)  (248 131)  routing T_5_8.lc_trk_g2_3 <X> T_5_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 131)  (250 131)  routing T_5_8.lc_trk_g2_3 <X> T_5_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 131)  (251 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 131)  (253 131)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (40 3)  (262 131)  (262 131)  LC_1 Logic Functioning bit
 (42 3)  (264 131)  (264 131)  LC_1 Logic Functioning bit
 (15 6)  (237 134)  (237 134)  routing T_5_8.bot_op_5 <X> T_5_8.lc_trk_g1_5
 (17 6)  (239 134)  (239 134)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (251 134)  (251 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 134)  (252 134)  routing T_5_8.lc_trk_g0_4 <X> T_5_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 134)  (254 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 134)  (255 134)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 134)  (258 134)  LC_3 Logic Functioning bit
 (37 6)  (259 134)  (259 134)  LC_3 Logic Functioning bit
 (38 6)  (260 134)  (260 134)  LC_3 Logic Functioning bit
 (39 6)  (261 134)  (261 134)  LC_3 Logic Functioning bit
 (43 6)  (265 134)  (265 134)  LC_3 Logic Functioning bit
 (4 7)  (226 135)  (226 135)  routing T_5_8.sp4_h_r_7 <X> T_5_8.sp4_h_l_38
 (6 7)  (228 135)  (228 135)  routing T_5_8.sp4_h_r_7 <X> T_5_8.sp4_h_l_38
 (26 7)  (248 135)  (248 135)  routing T_5_8.lc_trk_g2_3 <X> T_5_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 135)  (250 135)  routing T_5_8.lc_trk_g2_3 <X> T_5_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 135)  (251 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 135)  (253 135)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 135)  (254 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (258 135)  (258 135)  LC_3 Logic Functioning bit
 (37 7)  (259 135)  (259 135)  LC_3 Logic Functioning bit
 (38 7)  (260 135)  (260 135)  LC_3 Logic Functioning bit
 (39 7)  (261 135)  (261 135)  LC_3 Logic Functioning bit
 (42 7)  (264 135)  (264 135)  LC_3 Logic Functioning bit
 (43 7)  (265 135)  (265 135)  LC_3 Logic Functioning bit
 (22 8)  (244 136)  (244 136)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (245 136)  (245 136)  routing T_5_8.sp12_v_b_11 <X> T_5_8.lc_trk_g2_3
 (25 8)  (247 136)  (247 136)  routing T_5_8.bnl_op_2 <X> T_5_8.lc_trk_g2_2
 (26 8)  (248 136)  (248 136)  routing T_5_8.lc_trk_g0_4 <X> T_5_8.wire_logic_cluster/lc_4/in_0
 (28 8)  (250 136)  (250 136)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 136)  (251 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 136)  (252 136)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 136)  (254 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 136)  (255 136)  routing T_5_8.lc_trk_g3_0 <X> T_5_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (256 136)  (256 136)  routing T_5_8.lc_trk_g3_0 <X> T_5_8.wire_logic_cluster/lc_4/in_3
 (46 8)  (268 136)  (268 136)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (244 137)  (244 137)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (247 137)  (247 137)  routing T_5_8.bnl_op_2 <X> T_5_8.lc_trk_g2_2
 (29 9)  (251 137)  (251 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 137)  (252 137)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_4/in_1
 (36 9)  (258 137)  (258 137)  LC_4 Logic Functioning bit
 (38 9)  (260 137)  (260 137)  LC_4 Logic Functioning bit
 (21 10)  (243 138)  (243 138)  routing T_5_8.bnl_op_7 <X> T_5_8.lc_trk_g2_7
 (22 10)  (244 138)  (244 138)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (249 138)  (249 138)  routing T_5_8.lc_trk_g1_5 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 138)  (251 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 138)  (252 138)  routing T_5_8.lc_trk_g1_5 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 138)  (254 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 138)  (255 138)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (256 138)  (256 138)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (37 10)  (259 138)  (259 138)  LC_5 Logic Functioning bit
 (38 10)  (260 138)  (260 138)  LC_5 Logic Functioning bit
 (39 10)  (261 138)  (261 138)  LC_5 Logic Functioning bit
 (40 10)  (262 138)  (262 138)  LC_5 Logic Functioning bit
 (42 10)  (264 138)  (264 138)  LC_5 Logic Functioning bit
 (8 11)  (230 139)  (230 139)  routing T_5_8.sp4_h_r_7 <X> T_5_8.sp4_v_t_42
 (9 11)  (231 139)  (231 139)  routing T_5_8.sp4_h_r_7 <X> T_5_8.sp4_v_t_42
 (21 11)  (243 139)  (243 139)  routing T_5_8.bnl_op_7 <X> T_5_8.lc_trk_g2_7
 (29 11)  (251 139)  (251 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 139)  (253 139)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (32 11)  (254 139)  (254 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (255 139)  (255 139)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.input_2_5
 (34 11)  (256 139)  (256 139)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.input_2_5
 (35 11)  (257 139)  (257 139)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.input_2_5
 (37 11)  (259 139)  (259 139)  LC_5 Logic Functioning bit
 (39 11)  (261 139)  (261 139)  LC_5 Logic Functioning bit
 (42 11)  (264 139)  (264 139)  LC_5 Logic Functioning bit
 (17 12)  (239 140)  (239 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (240 140)  (240 140)  routing T_5_8.wire_logic_cluster/lc_1/out <X> T_5_8.lc_trk_g3_1
 (21 12)  (243 140)  (243 140)  routing T_5_8.bnl_op_3 <X> T_5_8.lc_trk_g3_3
 (22 12)  (244 140)  (244 140)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (247 140)  (247 140)  routing T_5_8.sp4_v_b_26 <X> T_5_8.lc_trk_g3_2
 (29 12)  (251 140)  (251 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 140)  (252 140)  routing T_5_8.lc_trk_g0_5 <X> T_5_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 140)  (254 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 140)  (255 140)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 140)  (256 140)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (35 12)  (257 140)  (257 140)  routing T_5_8.lc_trk_g3_5 <X> T_5_8.input_2_6
 (40 12)  (262 140)  (262 140)  LC_6 Logic Functioning bit
 (41 12)  (263 140)  (263 140)  LC_6 Logic Functioning bit
 (43 12)  (265 140)  (265 140)  LC_6 Logic Functioning bit
 (17 13)  (239 141)  (239 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (243 141)  (243 141)  routing T_5_8.bnl_op_3 <X> T_5_8.lc_trk_g3_3
 (22 13)  (244 141)  (244 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (245 141)  (245 141)  routing T_5_8.sp4_v_b_26 <X> T_5_8.lc_trk_g3_2
 (26 13)  (248 141)  (248 141)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 141)  (250 141)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 141)  (251 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (253 141)  (253 141)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (32 13)  (254 141)  (254 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (255 141)  (255 141)  routing T_5_8.lc_trk_g3_5 <X> T_5_8.input_2_6
 (34 13)  (256 141)  (256 141)  routing T_5_8.lc_trk_g3_5 <X> T_5_8.input_2_6
 (40 13)  (262 141)  (262 141)  LC_6 Logic Functioning bit
 (41 13)  (263 141)  (263 141)  LC_6 Logic Functioning bit
 (42 13)  (264 141)  (264 141)  LC_6 Logic Functioning bit
 (43 13)  (265 141)  (265 141)  LC_6 Logic Functioning bit
 (15 14)  (237 142)  (237 142)  routing T_5_8.sp4_v_t_32 <X> T_5_8.lc_trk_g3_5
 (16 14)  (238 142)  (238 142)  routing T_5_8.sp4_v_t_32 <X> T_5_8.lc_trk_g3_5
 (17 14)  (239 142)  (239 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (243 142)  (243 142)  routing T_5_8.bnl_op_7 <X> T_5_8.lc_trk_g3_7
 (22 14)  (244 142)  (244 142)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (248 142)  (248 142)  routing T_5_8.lc_trk_g3_4 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 142)  (249 142)  routing T_5_8.lc_trk_g3_1 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 142)  (250 142)  routing T_5_8.lc_trk_g3_1 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 142)  (251 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (253 142)  (253 142)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 142)  (254 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 142)  (255 142)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 142)  (256 142)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 142)  (258 142)  LC_7 Logic Functioning bit
 (37 14)  (259 142)  (259 142)  LC_7 Logic Functioning bit
 (38 14)  (260 142)  (260 142)  LC_7 Logic Functioning bit
 (39 14)  (261 142)  (261 142)  LC_7 Logic Functioning bit
 (40 14)  (262 142)  (262 142)  LC_7 Logic Functioning bit
 (41 14)  (263 142)  (263 142)  LC_7 Logic Functioning bit
 (42 14)  (264 142)  (264 142)  LC_7 Logic Functioning bit
 (43 14)  (265 142)  (265 142)  LC_7 Logic Functioning bit
 (47 14)  (269 142)  (269 142)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (272 142)  (272 142)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (239 143)  (239 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (243 143)  (243 143)  routing T_5_8.bnl_op_7 <X> T_5_8.lc_trk_g3_7
 (27 15)  (249 143)  (249 143)  routing T_5_8.lc_trk_g3_4 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 143)  (250 143)  routing T_5_8.lc_trk_g3_4 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 143)  (251 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 143)  (253 143)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (36 15)  (258 143)  (258 143)  LC_7 Logic Functioning bit
 (37 15)  (259 143)  (259 143)  LC_7 Logic Functioning bit
 (38 15)  (260 143)  (260 143)  LC_7 Logic Functioning bit
 (39 15)  (261 143)  (261 143)  LC_7 Logic Functioning bit
 (41 15)  (263 143)  (263 143)  LC_7 Logic Functioning bit
 (42 15)  (264 143)  (264 143)  LC_7 Logic Functioning bit
 (43 15)  (265 143)  (265 143)  LC_7 Logic Functioning bit


LogicTile_6_8

 (0 0)  (276 128)  (276 128)  Negative Clock bit

 (15 0)  (291 128)  (291 128)  routing T_6_8.bot_op_1 <X> T_6_8.lc_trk_g0_1
 (17 0)  (293 128)  (293 128)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (305 128)  (305 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 128)  (306 128)  routing T_6_8.lc_trk_g0_7 <X> T_6_8.wire_logic_cluster/lc_0/in_1
 (31 0)  (307 128)  (307 128)  routing T_6_8.lc_trk_g2_7 <X> T_6_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 128)  (308 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 128)  (309 128)  routing T_6_8.lc_trk_g2_7 <X> T_6_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 128)  (312 128)  LC_0 Logic Functioning bit
 (37 0)  (313 128)  (313 128)  LC_0 Logic Functioning bit
 (38 0)  (314 128)  (314 128)  LC_0 Logic Functioning bit
 (39 0)  (315 128)  (315 128)  LC_0 Logic Functioning bit
 (41 0)  (317 128)  (317 128)  LC_0 Logic Functioning bit
 (43 0)  (319 128)  (319 128)  LC_0 Logic Functioning bit
 (22 1)  (298 129)  (298 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (301 129)  (301 129)  routing T_6_8.sp4_r_v_b_33 <X> T_6_8.lc_trk_g0_2
 (27 1)  (303 129)  (303 129)  routing T_6_8.lc_trk_g3_1 <X> T_6_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 129)  (304 129)  routing T_6_8.lc_trk_g3_1 <X> T_6_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 129)  (305 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 129)  (306 129)  routing T_6_8.lc_trk_g0_7 <X> T_6_8.wire_logic_cluster/lc_0/in_1
 (31 1)  (307 129)  (307 129)  routing T_6_8.lc_trk_g2_7 <X> T_6_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 129)  (308 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (309 129)  (309 129)  routing T_6_8.lc_trk_g2_2 <X> T_6_8.input_2_0
 (35 1)  (311 129)  (311 129)  routing T_6_8.lc_trk_g2_2 <X> T_6_8.input_2_0
 (36 1)  (312 129)  (312 129)  LC_0 Logic Functioning bit
 (37 1)  (313 129)  (313 129)  LC_0 Logic Functioning bit
 (38 1)  (314 129)  (314 129)  LC_0 Logic Functioning bit
 (39 1)  (315 129)  (315 129)  LC_0 Logic Functioning bit
 (41 1)  (317 129)  (317 129)  LC_0 Logic Functioning bit
 (42 1)  (318 129)  (318 129)  LC_0 Logic Functioning bit
 (43 1)  (319 129)  (319 129)  LC_0 Logic Functioning bit
 (0 2)  (276 130)  (276 130)  routing T_6_8.glb_netwk_3 <X> T_6_8.wire_logic_cluster/lc_7/clk
 (2 2)  (278 130)  (278 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (290 130)  (290 130)  routing T_6_8.bnr_op_4 <X> T_6_8.lc_trk_g0_4
 (15 2)  (291 130)  (291 130)  routing T_6_8.sp4_v_b_21 <X> T_6_8.lc_trk_g0_5
 (16 2)  (292 130)  (292 130)  routing T_6_8.sp4_v_b_21 <X> T_6_8.lc_trk_g0_5
 (17 2)  (293 130)  (293 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (297 130)  (297 130)  routing T_6_8.bnr_op_7 <X> T_6_8.lc_trk_g0_7
 (22 2)  (298 130)  (298 130)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (303 130)  (303 130)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (304 130)  (304 130)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 130)  (305 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 130)  (306 130)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (307 130)  (307 130)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 130)  (308 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 130)  (310 130)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 130)  (312 130)  LC_1 Logic Functioning bit
 (37 2)  (313 130)  (313 130)  LC_1 Logic Functioning bit
 (38 2)  (314 130)  (314 130)  LC_1 Logic Functioning bit
 (41 2)  (317 130)  (317 130)  LC_1 Logic Functioning bit
 (43 2)  (319 130)  (319 130)  LC_1 Logic Functioning bit
 (45 2)  (321 130)  (321 130)  LC_1 Logic Functioning bit
 (46 2)  (322 130)  (322 130)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (326 130)  (326 130)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (276 131)  (276 131)  routing T_6_8.glb_netwk_3 <X> T_6_8.wire_logic_cluster/lc_7/clk
 (14 3)  (290 131)  (290 131)  routing T_6_8.bnr_op_4 <X> T_6_8.lc_trk_g0_4
 (17 3)  (293 131)  (293 131)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (297 131)  (297 131)  routing T_6_8.bnr_op_7 <X> T_6_8.lc_trk_g0_7
 (26 3)  (302 131)  (302 131)  routing T_6_8.lc_trk_g1_2 <X> T_6_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (303 131)  (303 131)  routing T_6_8.lc_trk_g1_2 <X> T_6_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 131)  (305 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 131)  (307 131)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (36 3)  (312 131)  (312 131)  LC_1 Logic Functioning bit
 (37 3)  (313 131)  (313 131)  LC_1 Logic Functioning bit
 (38 3)  (314 131)  (314 131)  LC_1 Logic Functioning bit
 (40 3)  (316 131)  (316 131)  LC_1 Logic Functioning bit
 (42 3)  (318 131)  (318 131)  LC_1 Logic Functioning bit
 (53 3)  (329 131)  (329 131)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (291 132)  (291 132)  routing T_6_8.lft_op_1 <X> T_6_8.lc_trk_g1_1
 (17 4)  (293 132)  (293 132)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (294 132)  (294 132)  routing T_6_8.lft_op_1 <X> T_6_8.lc_trk_g1_1
 (19 4)  (295 132)  (295 132)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (297 132)  (297 132)  routing T_6_8.lft_op_3 <X> T_6_8.lc_trk_g1_3
 (22 4)  (298 132)  (298 132)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (300 132)  (300 132)  routing T_6_8.lft_op_3 <X> T_6_8.lc_trk_g1_3
 (25 4)  (301 132)  (301 132)  routing T_6_8.sp4_h_l_7 <X> T_6_8.lc_trk_g1_2
 (26 4)  (302 132)  (302 132)  routing T_6_8.lc_trk_g2_4 <X> T_6_8.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 132)  (303 132)  routing T_6_8.lc_trk_g1_4 <X> T_6_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 132)  (305 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 132)  (306 132)  routing T_6_8.lc_trk_g1_4 <X> T_6_8.wire_logic_cluster/lc_2/in_1
 (32 4)  (308 132)  (308 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 132)  (309 132)  routing T_6_8.lc_trk_g3_0 <X> T_6_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 132)  (310 132)  routing T_6_8.lc_trk_g3_0 <X> T_6_8.wire_logic_cluster/lc_2/in_3
 (22 5)  (298 133)  (298 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (299 133)  (299 133)  routing T_6_8.sp4_h_l_7 <X> T_6_8.lc_trk_g1_2
 (24 5)  (300 133)  (300 133)  routing T_6_8.sp4_h_l_7 <X> T_6_8.lc_trk_g1_2
 (25 5)  (301 133)  (301 133)  routing T_6_8.sp4_h_l_7 <X> T_6_8.lc_trk_g1_2
 (28 5)  (304 133)  (304 133)  routing T_6_8.lc_trk_g2_4 <X> T_6_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 133)  (305 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (313 133)  (313 133)  LC_2 Logic Functioning bit
 (39 5)  (315 133)  (315 133)  LC_2 Logic Functioning bit
 (16 6)  (292 134)  (292 134)  routing T_6_8.sp4_v_b_13 <X> T_6_8.lc_trk_g1_5
 (17 6)  (293 134)  (293 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (294 134)  (294 134)  routing T_6_8.sp4_v_b_13 <X> T_6_8.lc_trk_g1_5
 (21 6)  (297 134)  (297 134)  routing T_6_8.lft_op_7 <X> T_6_8.lc_trk_g1_7
 (22 6)  (298 134)  (298 134)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (300 134)  (300 134)  routing T_6_8.lft_op_7 <X> T_6_8.lc_trk_g1_7
 (28 6)  (304 134)  (304 134)  routing T_6_8.lc_trk_g2_4 <X> T_6_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 134)  (305 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 134)  (306 134)  routing T_6_8.lc_trk_g2_4 <X> T_6_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 134)  (308 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (311 134)  (311 134)  routing T_6_8.lc_trk_g1_4 <X> T_6_8.input_2_3
 (37 6)  (313 134)  (313 134)  LC_3 Logic Functioning bit
 (38 6)  (314 134)  (314 134)  LC_3 Logic Functioning bit
 (39 6)  (315 134)  (315 134)  LC_3 Logic Functioning bit
 (41 6)  (317 134)  (317 134)  LC_3 Logic Functioning bit
 (43 6)  (319 134)  (319 134)  LC_3 Logic Functioning bit
 (15 7)  (291 135)  (291 135)  routing T_6_8.bot_op_4 <X> T_6_8.lc_trk_g1_4
 (17 7)  (293 135)  (293 135)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (294 135)  (294 135)  routing T_6_8.sp4_v_b_13 <X> T_6_8.lc_trk_g1_5
 (27 7)  (303 135)  (303 135)  routing T_6_8.lc_trk_g3_0 <X> T_6_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 135)  (304 135)  routing T_6_8.lc_trk_g3_0 <X> T_6_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 135)  (305 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 135)  (307 135)  routing T_6_8.lc_trk_g0_2 <X> T_6_8.wire_logic_cluster/lc_3/in_3
 (32 7)  (308 135)  (308 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (310 135)  (310 135)  routing T_6_8.lc_trk_g1_4 <X> T_6_8.input_2_3
 (37 7)  (313 135)  (313 135)  LC_3 Logic Functioning bit
 (40 7)  (316 135)  (316 135)  LC_3 Logic Functioning bit
 (42 7)  (318 135)  (318 135)  LC_3 Logic Functioning bit
 (43 7)  (319 135)  (319 135)  LC_3 Logic Functioning bit
 (25 8)  (301 136)  (301 136)  routing T_6_8.wire_logic_cluster/lc_2/out <X> T_6_8.lc_trk_g2_2
 (29 8)  (305 136)  (305 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 136)  (306 136)  routing T_6_8.lc_trk_g0_5 <X> T_6_8.wire_logic_cluster/lc_4/in_1
 (31 8)  (307 136)  (307 136)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 136)  (308 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 136)  (309 136)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (310 136)  (310 136)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 136)  (312 136)  LC_4 Logic Functioning bit
 (37 8)  (313 136)  (313 136)  LC_4 Logic Functioning bit
 (39 8)  (315 136)  (315 136)  LC_4 Logic Functioning bit
 (40 8)  (316 136)  (316 136)  LC_4 Logic Functioning bit
 (41 8)  (317 136)  (317 136)  LC_4 Logic Functioning bit
 (42 8)  (318 136)  (318 136)  LC_4 Logic Functioning bit
 (43 8)  (319 136)  (319 136)  LC_4 Logic Functioning bit
 (50 8)  (326 136)  (326 136)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (298 137)  (298 137)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (302 137)  (302 137)  routing T_6_8.lc_trk_g1_3 <X> T_6_8.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 137)  (303 137)  routing T_6_8.lc_trk_g1_3 <X> T_6_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 137)  (305 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (312 137)  (312 137)  LC_4 Logic Functioning bit
 (37 9)  (313 137)  (313 137)  LC_4 Logic Functioning bit
 (39 9)  (315 137)  (315 137)  LC_4 Logic Functioning bit
 (40 9)  (316 137)  (316 137)  LC_4 Logic Functioning bit
 (42 9)  (318 137)  (318 137)  LC_4 Logic Functioning bit
 (43 9)  (319 137)  (319 137)  LC_4 Logic Functioning bit
 (14 10)  (290 138)  (290 138)  routing T_6_8.sp4_h_r_36 <X> T_6_8.lc_trk_g2_4
 (17 10)  (293 138)  (293 138)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (294 138)  (294 138)  routing T_6_8.wire_logic_cluster/lc_5/out <X> T_6_8.lc_trk_g2_5
 (21 10)  (297 138)  (297 138)  routing T_6_8.wire_logic_cluster/lc_7/out <X> T_6_8.lc_trk_g2_7
 (22 10)  (298 138)  (298 138)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (302 138)  (302 138)  routing T_6_8.lc_trk_g2_5 <X> T_6_8.wire_logic_cluster/lc_5/in_0
 (27 10)  (303 138)  (303 138)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 138)  (305 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 138)  (306 138)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_5/in_1
 (31 10)  (307 138)  (307 138)  routing T_6_8.lc_trk_g0_4 <X> T_6_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 138)  (308 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (312 138)  (312 138)  LC_5 Logic Functioning bit
 (38 10)  (314 138)  (314 138)  LC_5 Logic Functioning bit
 (43 10)  (319 138)  (319 138)  LC_5 Logic Functioning bit
 (45 10)  (321 138)  (321 138)  LC_5 Logic Functioning bit
 (46 10)  (322 138)  (322 138)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (324 138)  (324 138)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (326 138)  (326 138)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (328 138)  (328 138)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (284 139)  (284 139)  routing T_6_8.sp4_h_r_1 <X> T_6_8.sp4_v_t_42
 (9 11)  (285 139)  (285 139)  routing T_6_8.sp4_h_r_1 <X> T_6_8.sp4_v_t_42
 (10 11)  (286 139)  (286 139)  routing T_6_8.sp4_h_r_1 <X> T_6_8.sp4_v_t_42
 (15 11)  (291 139)  (291 139)  routing T_6_8.sp4_h_r_36 <X> T_6_8.lc_trk_g2_4
 (16 11)  (292 139)  (292 139)  routing T_6_8.sp4_h_r_36 <X> T_6_8.lc_trk_g2_4
 (17 11)  (293 139)  (293 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (28 11)  (304 139)  (304 139)  routing T_6_8.lc_trk_g2_5 <X> T_6_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 139)  (305 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 139)  (306 139)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_5/in_1
 (36 11)  (312 139)  (312 139)  LC_5 Logic Functioning bit
 (37 11)  (313 139)  (313 139)  LC_5 Logic Functioning bit
 (38 11)  (314 139)  (314 139)  LC_5 Logic Functioning bit
 (39 11)  (315 139)  (315 139)  LC_5 Logic Functioning bit
 (40 11)  (316 139)  (316 139)  LC_5 Logic Functioning bit
 (42 11)  (318 139)  (318 139)  LC_5 Logic Functioning bit
 (43 11)  (319 139)  (319 139)  LC_5 Logic Functioning bit
 (15 12)  (291 140)  (291 140)  routing T_6_8.sp4_h_r_33 <X> T_6_8.lc_trk_g3_1
 (16 12)  (292 140)  (292 140)  routing T_6_8.sp4_h_r_33 <X> T_6_8.lc_trk_g3_1
 (17 12)  (293 140)  (293 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (294 140)  (294 140)  routing T_6_8.sp4_h_r_33 <X> T_6_8.lc_trk_g3_1
 (21 12)  (297 140)  (297 140)  routing T_6_8.sp4_h_r_35 <X> T_6_8.lc_trk_g3_3
 (22 12)  (298 140)  (298 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (299 140)  (299 140)  routing T_6_8.sp4_h_r_35 <X> T_6_8.lc_trk_g3_3
 (24 12)  (300 140)  (300 140)  routing T_6_8.sp4_h_r_35 <X> T_6_8.lc_trk_g3_3
 (29 12)  (305 140)  (305 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (307 140)  (307 140)  routing T_6_8.lc_trk_g0_5 <X> T_6_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 140)  (308 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (311 140)  (311 140)  routing T_6_8.lc_trk_g1_5 <X> T_6_8.input_2_6
 (38 12)  (314 140)  (314 140)  LC_6 Logic Functioning bit
 (40 12)  (316 140)  (316 140)  LC_6 Logic Functioning bit
 (41 12)  (317 140)  (317 140)  LC_6 Logic Functioning bit
 (42 12)  (318 140)  (318 140)  LC_6 Logic Functioning bit
 (43 12)  (319 140)  (319 140)  LC_6 Logic Functioning bit
 (15 13)  (291 141)  (291 141)  routing T_6_8.sp4_v_t_29 <X> T_6_8.lc_trk_g3_0
 (16 13)  (292 141)  (292 141)  routing T_6_8.sp4_v_t_29 <X> T_6_8.lc_trk_g3_0
 (17 13)  (293 141)  (293 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (303 141)  (303 141)  routing T_6_8.lc_trk_g1_1 <X> T_6_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 141)  (305 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (308 141)  (308 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (310 141)  (310 141)  routing T_6_8.lc_trk_g1_5 <X> T_6_8.input_2_6
 (37 13)  (313 141)  (313 141)  LC_6 Logic Functioning bit
 (39 13)  (315 141)  (315 141)  LC_6 Logic Functioning bit
 (40 13)  (316 141)  (316 141)  LC_6 Logic Functioning bit
 (41 13)  (317 141)  (317 141)  LC_6 Logic Functioning bit
 (42 13)  (318 141)  (318 141)  LC_6 Logic Functioning bit
 (43 13)  (319 141)  (319 141)  LC_6 Logic Functioning bit
 (14 14)  (290 142)  (290 142)  routing T_6_8.sp4_h_r_36 <X> T_6_8.lc_trk_g3_4
 (15 14)  (291 142)  (291 142)  routing T_6_8.sp4_h_l_24 <X> T_6_8.lc_trk_g3_5
 (16 14)  (292 142)  (292 142)  routing T_6_8.sp4_h_l_24 <X> T_6_8.lc_trk_g3_5
 (17 14)  (293 142)  (293 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (294 142)  (294 142)  routing T_6_8.sp4_h_l_24 <X> T_6_8.lc_trk_g3_5
 (26 14)  (302 142)  (302 142)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 142)  (303 142)  routing T_6_8.lc_trk_g1_3 <X> T_6_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 142)  (305 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (308 142)  (308 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 142)  (309 142)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (310 142)  (310 142)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_7/in_3
 (35 14)  (311 142)  (311 142)  routing T_6_8.lc_trk_g0_5 <X> T_6_8.input_2_7
 (36 14)  (312 142)  (312 142)  LC_7 Logic Functioning bit
 (37 14)  (313 142)  (313 142)  LC_7 Logic Functioning bit
 (38 14)  (314 142)  (314 142)  LC_7 Logic Functioning bit
 (39 14)  (315 142)  (315 142)  LC_7 Logic Functioning bit
 (40 14)  (316 142)  (316 142)  LC_7 Logic Functioning bit
 (41 14)  (317 142)  (317 142)  LC_7 Logic Functioning bit
 (4 15)  (280 143)  (280 143)  routing T_6_8.sp4_h_r_1 <X> T_6_8.sp4_h_l_44
 (6 15)  (282 143)  (282 143)  routing T_6_8.sp4_h_r_1 <X> T_6_8.sp4_h_l_44
 (15 15)  (291 143)  (291 143)  routing T_6_8.sp4_h_r_36 <X> T_6_8.lc_trk_g3_4
 (16 15)  (292 143)  (292 143)  routing T_6_8.sp4_h_r_36 <X> T_6_8.lc_trk_g3_4
 (17 15)  (293 143)  (293 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (303 143)  (303 143)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 143)  (304 143)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 143)  (305 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 143)  (306 143)  routing T_6_8.lc_trk_g1_3 <X> T_6_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (307 143)  (307 143)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_7/in_3
 (32 15)  (308 143)  (308 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (312 143)  (312 143)  LC_7 Logic Functioning bit
 (37 15)  (313 143)  (313 143)  LC_7 Logic Functioning bit
 (38 15)  (314 143)  (314 143)  LC_7 Logic Functioning bit
 (39 15)  (315 143)  (315 143)  LC_7 Logic Functioning bit
 (40 15)  (316 143)  (316 143)  LC_7 Logic Functioning bit
 (41 15)  (317 143)  (317 143)  LC_7 Logic Functioning bit
 (43 15)  (319 143)  (319 143)  LC_7 Logic Functioning bit


LogicTile_7_8

 (0 0)  (334 128)  (334 128)  Negative Clock bit

 (22 1)  (356 129)  (356 129)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (357 129)  (357 129)  routing T_7_8.sp12_h_r_10 <X> T_7_8.lc_trk_g0_2
 (0 2)  (334 130)  (334 130)  routing T_7_8.glb_netwk_3 <X> T_7_8.wire_logic_cluster/lc_7/clk
 (2 2)  (336 130)  (336 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (334 131)  (334 131)  routing T_7_8.glb_netwk_3 <X> T_7_8.wire_logic_cluster/lc_7/clk
 (1 4)  (335 132)  (335 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (351 132)  (351 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (359 132)  (359 132)  routing T_7_8.sp4_v_b_2 <X> T_7_8.lc_trk_g1_2
 (1 5)  (335 133)  (335 133)  routing T_7_8.lc_trk_g0_2 <X> T_7_8.wire_logic_cluster/lc_7/cen
 (12 5)  (346 133)  (346 133)  routing T_7_8.sp4_h_r_5 <X> T_7_8.sp4_v_b_5
 (18 5)  (352 133)  (352 133)  routing T_7_8.sp4_r_v_b_25 <X> T_7_8.lc_trk_g1_1
 (22 5)  (356 133)  (356 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (357 133)  (357 133)  routing T_7_8.sp4_v_b_2 <X> T_7_8.lc_trk_g1_2
 (4 6)  (338 134)  (338 134)  routing T_7_8.sp4_v_b_3 <X> T_7_8.sp4_v_t_38
 (21 6)  (355 134)  (355 134)  routing T_7_8.sp4_v_b_7 <X> T_7_8.lc_trk_g1_7
 (22 6)  (356 134)  (356 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (357 134)  (357 134)  routing T_7_8.sp4_v_b_7 <X> T_7_8.lc_trk_g1_7
 (25 6)  (359 134)  (359 134)  routing T_7_8.lft_op_6 <X> T_7_8.lc_trk_g1_6
 (22 7)  (356 135)  (356 135)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (358 135)  (358 135)  routing T_7_8.lft_op_6 <X> T_7_8.lc_trk_g1_6
 (6 8)  (340 136)  (340 136)  routing T_7_8.sp4_h_r_1 <X> T_7_8.sp4_v_b_6
 (16 8)  (350 136)  (350 136)  routing T_7_8.sp4_v_b_33 <X> T_7_8.lc_trk_g2_1
 (17 8)  (351 136)  (351 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (352 136)  (352 136)  routing T_7_8.sp4_v_b_33 <X> T_7_8.lc_trk_g2_1
 (27 8)  (361 136)  (361 136)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 136)  (363 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (365 136)  (365 136)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 136)  (366 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 136)  (367 136)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 136)  (368 136)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (35 8)  (369 136)  (369 136)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.input_2_4
 (37 8)  (371 136)  (371 136)  LC_4 Logic Functioning bit
 (42 8)  (376 136)  (376 136)  LC_4 Logic Functioning bit
 (18 9)  (352 137)  (352 137)  routing T_7_8.sp4_v_b_33 <X> T_7_8.lc_trk_g2_1
 (27 9)  (361 137)  (361 137)  routing T_7_8.lc_trk_g3_1 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 137)  (362 137)  routing T_7_8.lc_trk_g3_1 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 137)  (363 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (364 137)  (364 137)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.wire_logic_cluster/lc_4/in_1
 (32 9)  (366 137)  (366 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (368 137)  (368 137)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.input_2_4
 (35 9)  (369 137)  (369 137)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.input_2_4
 (43 9)  (377 137)  (377 137)  LC_4 Logic Functioning bit
 (25 10)  (359 138)  (359 138)  routing T_7_8.sp4_h_r_46 <X> T_7_8.lc_trk_g2_6
 (28 10)  (362 138)  (362 138)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 138)  (363 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (364 138)  (364 138)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (366 138)  (366 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (368 138)  (368 138)  routing T_7_8.lc_trk_g1_1 <X> T_7_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (370 138)  (370 138)  LC_5 Logic Functioning bit
 (38 10)  (372 138)  (372 138)  LC_5 Logic Functioning bit
 (41 10)  (375 138)  (375 138)  LC_5 Logic Functioning bit
 (42 10)  (376 138)  (376 138)  LC_5 Logic Functioning bit
 (43 10)  (377 138)  (377 138)  LC_5 Logic Functioning bit
 (50 10)  (384 138)  (384 138)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (356 139)  (356 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (357 139)  (357 139)  routing T_7_8.sp4_h_r_46 <X> T_7_8.lc_trk_g2_6
 (24 11)  (358 139)  (358 139)  routing T_7_8.sp4_h_r_46 <X> T_7_8.lc_trk_g2_6
 (25 11)  (359 139)  (359 139)  routing T_7_8.sp4_h_r_46 <X> T_7_8.lc_trk_g2_6
 (28 11)  (362 139)  (362 139)  routing T_7_8.lc_trk_g2_1 <X> T_7_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 139)  (363 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 139)  (364 139)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_5/in_1
 (36 11)  (370 139)  (370 139)  LC_5 Logic Functioning bit
 (38 11)  (372 139)  (372 139)  LC_5 Logic Functioning bit
 (41 11)  (375 139)  (375 139)  LC_5 Logic Functioning bit
 (43 11)  (377 139)  (377 139)  LC_5 Logic Functioning bit
 (17 12)  (351 140)  (351 140)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (352 140)  (352 140)  routing T_7_8.bnl_op_1 <X> T_7_8.lc_trk_g3_1
 (26 12)  (360 140)  (360 140)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.wire_logic_cluster/lc_6/in_0
 (27 12)  (361 140)  (361 140)  routing T_7_8.lc_trk_g1_6 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 140)  (363 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 140)  (364 140)  routing T_7_8.lc_trk_g1_6 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (366 140)  (366 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (367 140)  (367 140)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (368 140)  (368 140)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (370 140)  (370 140)  LC_6 Logic Functioning bit
 (37 12)  (371 140)  (371 140)  LC_6 Logic Functioning bit
 (38 12)  (372 140)  (372 140)  LC_6 Logic Functioning bit
 (39 12)  (373 140)  (373 140)  LC_6 Logic Functioning bit
 (41 12)  (375 140)  (375 140)  LC_6 Logic Functioning bit
 (42 12)  (376 140)  (376 140)  LC_6 Logic Functioning bit
 (43 12)  (377 140)  (377 140)  LC_6 Logic Functioning bit
 (45 12)  (379 140)  (379 140)  LC_6 Logic Functioning bit
 (50 12)  (384 140)  (384 140)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (352 141)  (352 141)  routing T_7_8.bnl_op_1 <X> T_7_8.lc_trk_g3_1
 (22 13)  (356 141)  (356 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (357 141)  (357 141)  routing T_7_8.sp4_v_b_42 <X> T_7_8.lc_trk_g3_2
 (24 13)  (358 141)  (358 141)  routing T_7_8.sp4_v_b_42 <X> T_7_8.lc_trk_g3_2
 (26 13)  (360 141)  (360 141)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (361 141)  (361 141)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 141)  (363 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (364 141)  (364 141)  routing T_7_8.lc_trk_g1_6 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (365 141)  (365 141)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (370 141)  (370 141)  LC_6 Logic Functioning bit
 (37 13)  (371 141)  (371 141)  LC_6 Logic Functioning bit
 (38 13)  (372 141)  (372 141)  LC_6 Logic Functioning bit
 (41 13)  (375 141)  (375 141)  LC_6 Logic Functioning bit
 (42 13)  (376 141)  (376 141)  LC_6 Logic Functioning bit
 (43 13)  (377 141)  (377 141)  LC_6 Logic Functioning bit
 (46 13)  (380 141)  (380 141)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (382 141)  (382 141)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (387 141)  (387 141)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (348 142)  (348 142)  routing T_7_8.bnl_op_4 <X> T_7_8.lc_trk_g3_4
 (14 15)  (348 143)  (348 143)  routing T_7_8.bnl_op_4 <X> T_7_8.lc_trk_g3_4
 (17 15)  (351 143)  (351 143)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_8_8

 (12 3)  (400 131)  (400 131)  routing T_8_8.sp4_h_l_39 <X> T_8_8.sp4_v_t_39


LogicTile_9_8

 (8 11)  (450 139)  (450 139)  routing T_9_8.sp4_h_l_42 <X> T_9_8.sp4_v_t_42
 (4 14)  (446 142)  (446 142)  routing T_9_8.sp4_v_b_9 <X> T_9_8.sp4_v_t_44
 (3 15)  (445 143)  (445 143)  routing T_9_8.sp12_h_l_22 <X> T_9_8.sp12_v_t_22


LogicTile_11_8

 (8 2)  (546 130)  (546 130)  routing T_11_8.sp4_h_r_5 <X> T_11_8.sp4_h_l_36
 (10 2)  (548 130)  (548 130)  routing T_11_8.sp4_h_r_5 <X> T_11_8.sp4_h_l_36
 (11 7)  (549 135)  (549 135)  routing T_11_8.sp4_h_r_5 <X> T_11_8.sp4_h_l_40


LogicTile_12_8

 (12 9)  (604 137)  (604 137)  routing T_12_8.sp4_h_r_8 <X> T_12_8.sp4_v_b_8


IO_Tile_13_8

 (0 0)  (646 128)  (646 128)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (1 1)  (647 129)  (647 129)  Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_8
 (3 1)  (649 129)  (649 129)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (663 131)  (663 131)  IOB_0 IO Functioning bit
 (2 6)  (648 134)  (648 134)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_2_7

 (3 4)  (75 116)  (75 116)  routing T_2_7.sp12_v_b_0 <X> T_2_7.sp12_h_r_0
 (3 5)  (75 117)  (75 117)  routing T_2_7.sp12_v_b_0 <X> T_2_7.sp12_h_r_0


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_7

 (25 0)  (193 112)  (193 112)  routing T_4_7.wire_logic_cluster/lc_2/out <X> T_4_7.lc_trk_g0_2
 (28 0)  (196 112)  (196 112)  routing T_4_7.lc_trk_g2_3 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 112)  (197 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 112)  (200 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 112)  (202 112)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 112)  (204 112)  LC_0 Logic Functioning bit
 (38 0)  (206 112)  (206 112)  LC_0 Logic Functioning bit
 (5 1)  (173 113)  (173 113)  routing T_4_7.sp4_h_r_0 <X> T_4_7.sp4_v_b_0
 (14 1)  (182 113)  (182 113)  routing T_4_7.sp4_h_r_0 <X> T_4_7.lc_trk_g0_0
 (15 1)  (183 113)  (183 113)  routing T_4_7.sp4_h_r_0 <X> T_4_7.lc_trk_g0_0
 (16 1)  (184 113)  (184 113)  routing T_4_7.sp4_h_r_0 <X> T_4_7.lc_trk_g0_0
 (17 1)  (185 113)  (185 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (190 113)  (190 113)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (194 113)  (194 113)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 113)  (195 113)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 113)  (196 113)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 113)  (197 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 113)  (198 113)  routing T_4_7.lc_trk_g2_3 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (31 1)  (199 113)  (199 113)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (14 2)  (182 114)  (182 114)  routing T_4_7.wire_logic_cluster/lc_4/out <X> T_4_7.lc_trk_g0_4
 (15 2)  (183 114)  (183 114)  routing T_4_7.bot_op_5 <X> T_4_7.lc_trk_g0_5
 (17 2)  (185 114)  (185 114)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (189 114)  (189 114)  routing T_4_7.sp4_v_b_7 <X> T_4_7.lc_trk_g0_7
 (22 2)  (190 114)  (190 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (191 114)  (191 114)  routing T_4_7.sp4_v_b_7 <X> T_4_7.lc_trk_g0_7
 (26 2)  (194 114)  (194 114)  routing T_4_7.lc_trk_g0_7 <X> T_4_7.wire_logic_cluster/lc_1/in_0
 (27 2)  (195 114)  (195 114)  routing T_4_7.lc_trk_g3_7 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 114)  (196 114)  routing T_4_7.lc_trk_g3_7 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 114)  (197 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 114)  (198 114)  routing T_4_7.lc_trk_g3_7 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 114)  (199 114)  routing T_4_7.lc_trk_g0_4 <X> T_4_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 114)  (200 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (204 114)  (204 114)  LC_1 Logic Functioning bit
 (37 2)  (205 114)  (205 114)  LC_1 Logic Functioning bit
 (38 2)  (206 114)  (206 114)  LC_1 Logic Functioning bit
 (39 2)  (207 114)  (207 114)  LC_1 Logic Functioning bit
 (41 2)  (209 114)  (209 114)  LC_1 Logic Functioning bit
 (43 2)  (211 114)  (211 114)  LC_1 Logic Functioning bit
 (50 2)  (218 114)  (218 114)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (221 114)  (221 114)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (185 115)  (185 115)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (190 115)  (190 115)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (192 115)  (192 115)  routing T_4_7.bot_op_6 <X> T_4_7.lc_trk_g0_6
 (26 3)  (194 115)  (194 115)  routing T_4_7.lc_trk_g0_7 <X> T_4_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 115)  (197 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 115)  (198 115)  routing T_4_7.lc_trk_g3_7 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (36 3)  (204 115)  (204 115)  LC_1 Logic Functioning bit
 (37 3)  (205 115)  (205 115)  LC_1 Logic Functioning bit
 (38 3)  (206 115)  (206 115)  LC_1 Logic Functioning bit
 (39 3)  (207 115)  (207 115)  LC_1 Logic Functioning bit
 (40 3)  (208 115)  (208 115)  LC_1 Logic Functioning bit
 (42 3)  (210 115)  (210 115)  LC_1 Logic Functioning bit
 (43 3)  (211 115)  (211 115)  LC_1 Logic Functioning bit
 (5 4)  (173 116)  (173 116)  routing T_4_7.sp4_v_b_9 <X> T_4_7.sp4_h_r_3
 (6 4)  (174 116)  (174 116)  routing T_4_7.sp4_h_r_10 <X> T_4_7.sp4_v_b_3
 (11 4)  (179 116)  (179 116)  routing T_4_7.sp4_h_r_0 <X> T_4_7.sp4_v_b_5
 (26 4)  (194 116)  (194 116)  routing T_4_7.lc_trk_g0_6 <X> T_4_7.wire_logic_cluster/lc_2/in_0
 (29 4)  (197 116)  (197 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 116)  (198 116)  routing T_4_7.lc_trk_g0_5 <X> T_4_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (199 116)  (199 116)  routing T_4_7.lc_trk_g1_4 <X> T_4_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 116)  (200 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 116)  (202 116)  routing T_4_7.lc_trk_g1_4 <X> T_4_7.wire_logic_cluster/lc_2/in_3
 (35 4)  (203 116)  (203 116)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.input_2_2
 (36 4)  (204 116)  (204 116)  LC_2 Logic Functioning bit
 (37 4)  (205 116)  (205 116)  LC_2 Logic Functioning bit
 (38 4)  (206 116)  (206 116)  LC_2 Logic Functioning bit
 (39 4)  (207 116)  (207 116)  LC_2 Logic Functioning bit
 (41 4)  (209 116)  (209 116)  LC_2 Logic Functioning bit
 (42 4)  (210 116)  (210 116)  LC_2 Logic Functioning bit
 (43 4)  (211 116)  (211 116)  LC_2 Logic Functioning bit
 (48 4)  (216 116)  (216 116)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (221 116)  (221 116)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (4 5)  (172 117)  (172 117)  routing T_4_7.sp4_v_b_9 <X> T_4_7.sp4_h_r_3
 (6 5)  (174 117)  (174 117)  routing T_4_7.sp4_v_b_9 <X> T_4_7.sp4_h_r_3
 (22 5)  (190 117)  (190 117)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (192 117)  (192 117)  routing T_4_7.bot_op_2 <X> T_4_7.lc_trk_g1_2
 (26 5)  (194 117)  (194 117)  routing T_4_7.lc_trk_g0_6 <X> T_4_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 117)  (197 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (200 117)  (200 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (202 117)  (202 117)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.input_2_2
 (35 5)  (203 117)  (203 117)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.input_2_2
 (36 5)  (204 117)  (204 117)  LC_2 Logic Functioning bit
 (37 5)  (205 117)  (205 117)  LC_2 Logic Functioning bit
 (38 5)  (206 117)  (206 117)  LC_2 Logic Functioning bit
 (39 5)  (207 117)  (207 117)  LC_2 Logic Functioning bit
 (40 5)  (208 117)  (208 117)  LC_2 Logic Functioning bit
 (41 5)  (209 117)  (209 117)  LC_2 Logic Functioning bit
 (42 5)  (210 117)  (210 117)  LC_2 Logic Functioning bit
 (43 5)  (211 117)  (211 117)  LC_2 Logic Functioning bit
 (51 5)  (219 117)  (219 117)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (190 118)  (190 118)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (192 118)  (192 118)  routing T_4_7.bot_op_7 <X> T_4_7.lc_trk_g1_7
 (25 6)  (193 118)  (193 118)  routing T_4_7.sp12_h_l_5 <X> T_4_7.lc_trk_g1_6
 (29 6)  (197 118)  (197 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 118)  (200 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 118)  (201 118)  routing T_4_7.lc_trk_g2_0 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (50 6)  (218 118)  (218 118)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (183 119)  (183 119)  routing T_4_7.bot_op_4 <X> T_4_7.lc_trk_g1_4
 (17 7)  (185 119)  (185 119)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (190 119)  (190 119)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (192 119)  (192 119)  routing T_4_7.sp12_h_l_5 <X> T_4_7.lc_trk_g1_6
 (25 7)  (193 119)  (193 119)  routing T_4_7.sp12_h_l_5 <X> T_4_7.lc_trk_g1_6
 (26 7)  (194 119)  (194 119)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 119)  (195 119)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 119)  (197 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (38 7)  (206 119)  (206 119)  LC_3 Logic Functioning bit
 (48 7)  (216 119)  (216 119)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (190 120)  (190 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (196 120)  (196 120)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 120)  (197 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 120)  (198 120)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (31 8)  (199 120)  (199 120)  routing T_4_7.lc_trk_g1_6 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 120)  (200 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 120)  (202 120)  routing T_4_7.lc_trk_g1_6 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (37 8)  (205 120)  (205 120)  LC_4 Logic Functioning bit
 (50 8)  (218 120)  (218 120)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (185 121)  (185 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (30 9)  (198 121)  (198 121)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (31 9)  (199 121)  (199 121)  routing T_4_7.lc_trk_g1_6 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (37 9)  (205 121)  (205 121)  LC_4 Logic Functioning bit
 (48 9)  (216 121)  (216 121)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (182 122)  (182 122)  routing T_4_7.sp12_v_t_3 <X> T_4_7.lc_trk_g2_4
 (22 10)  (190 122)  (190 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (194 122)  (194 122)  routing T_4_7.lc_trk_g1_6 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (28 10)  (196 122)  (196 122)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 122)  (197 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 122)  (198 122)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (31 10)  (199 122)  (199 122)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 122)  (200 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 122)  (201 122)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (202 122)  (202 122)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (35 10)  (203 122)  (203 122)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.input_2_5
 (37 10)  (205 122)  (205 122)  LC_5 Logic Functioning bit
 (39 10)  (207 122)  (207 122)  LC_5 Logic Functioning bit
 (40 10)  (208 122)  (208 122)  LC_5 Logic Functioning bit
 (42 10)  (210 122)  (210 122)  LC_5 Logic Functioning bit
 (43 10)  (211 122)  (211 122)  LC_5 Logic Functioning bit
 (53 10)  (221 122)  (221 122)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (182 123)  (182 123)  routing T_4_7.sp12_v_t_3 <X> T_4_7.lc_trk_g2_4
 (15 11)  (183 123)  (183 123)  routing T_4_7.sp12_v_t_3 <X> T_4_7.lc_trk_g2_4
 (17 11)  (185 123)  (185 123)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (21 11)  (189 123)  (189 123)  routing T_4_7.sp4_r_v_b_39 <X> T_4_7.lc_trk_g2_7
 (26 11)  (194 123)  (194 123)  routing T_4_7.lc_trk_g1_6 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (195 123)  (195 123)  routing T_4_7.lc_trk_g1_6 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 123)  (197 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (200 123)  (200 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (201 123)  (201 123)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.input_2_5
 (35 11)  (203 123)  (203 123)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.input_2_5
 (37 11)  (205 123)  (205 123)  LC_5 Logic Functioning bit
 (39 11)  (207 123)  (207 123)  LC_5 Logic Functioning bit
 (40 11)  (208 123)  (208 123)  LC_5 Logic Functioning bit
 (42 11)  (210 123)  (210 123)  LC_5 Logic Functioning bit
 (12 12)  (180 124)  (180 124)  routing T_4_7.sp4_v_b_11 <X> T_4_7.sp4_h_r_11
 (22 12)  (190 124)  (190 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (191 124)  (191 124)  routing T_4_7.sp4_v_t_30 <X> T_4_7.lc_trk_g3_3
 (24 12)  (192 124)  (192 124)  routing T_4_7.sp4_v_t_30 <X> T_4_7.lc_trk_g3_3
 (28 12)  (196 124)  (196 124)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 124)  (197 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 124)  (198 124)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 124)  (200 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 124)  (202 124)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 124)  (204 124)  LC_6 Logic Functioning bit
 (37 12)  (205 124)  (205 124)  LC_6 Logic Functioning bit
 (38 12)  (206 124)  (206 124)  LC_6 Logic Functioning bit
 (39 12)  (207 124)  (207 124)  LC_6 Logic Functioning bit
 (40 12)  (208 124)  (208 124)  LC_6 Logic Functioning bit
 (41 12)  (209 124)  (209 124)  LC_6 Logic Functioning bit
 (42 12)  (210 124)  (210 124)  LC_6 Logic Functioning bit
 (43 12)  (211 124)  (211 124)  LC_6 Logic Functioning bit
 (11 13)  (179 125)  (179 125)  routing T_4_7.sp4_v_b_11 <X> T_4_7.sp4_h_r_11
 (26 13)  (194 125)  (194 125)  routing T_4_7.lc_trk_g0_2 <X> T_4_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 125)  (197 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 125)  (198 125)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 125)  (199 125)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (32 13)  (200 125)  (200 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (204 125)  (204 125)  LC_6 Logic Functioning bit
 (37 13)  (205 125)  (205 125)  LC_6 Logic Functioning bit
 (39 13)  (207 125)  (207 125)  LC_6 Logic Functioning bit
 (40 13)  (208 125)  (208 125)  LC_6 Logic Functioning bit
 (42 13)  (210 125)  (210 125)  LC_6 Logic Functioning bit
 (51 13)  (219 125)  (219 125)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (183 126)  (183 126)  routing T_4_7.rgt_op_5 <X> T_4_7.lc_trk_g3_5
 (17 14)  (185 126)  (185 126)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (186 126)  (186 126)  routing T_4_7.rgt_op_5 <X> T_4_7.lc_trk_g3_5
 (21 14)  (189 126)  (189 126)  routing T_4_7.wire_logic_cluster/lc_7/out <X> T_4_7.lc_trk_g3_7
 (22 14)  (190 126)  (190 126)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (194 126)  (194 126)  routing T_4_7.lc_trk_g1_6 <X> T_4_7.wire_logic_cluster/lc_7/in_0
 (32 14)  (200 126)  (200 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (40 14)  (208 126)  (208 126)  LC_7 Logic Functioning bit
 (42 14)  (210 126)  (210 126)  LC_7 Logic Functioning bit
 (26 15)  (194 127)  (194 127)  routing T_4_7.lc_trk_g1_6 <X> T_4_7.wire_logic_cluster/lc_7/in_0
 (27 15)  (195 127)  (195 127)  routing T_4_7.lc_trk_g1_6 <X> T_4_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 127)  (197 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (199 127)  (199 127)  routing T_4_7.lc_trk_g0_2 <X> T_4_7.wire_logic_cluster/lc_7/in_3
 (41 15)  (209 127)  (209 127)  LC_7 Logic Functioning bit
 (43 15)  (211 127)  (211 127)  LC_7 Logic Functioning bit
 (48 15)  (216 127)  (216 127)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_7

 (0 0)  (222 112)  (222 112)  Negative Clock bit

 (12 0)  (234 112)  (234 112)  routing T_5_7.sp4_v_b_8 <X> T_5_7.sp4_h_r_2
 (14 0)  (236 112)  (236 112)  routing T_5_7.sp4_v_b_8 <X> T_5_7.lc_trk_g0_0
 (21 0)  (243 112)  (243 112)  routing T_5_7.lft_op_3 <X> T_5_7.lc_trk_g0_3
 (22 0)  (244 112)  (244 112)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (246 112)  (246 112)  routing T_5_7.lft_op_3 <X> T_5_7.lc_trk_g0_3
 (25 0)  (247 112)  (247 112)  routing T_5_7.lft_op_2 <X> T_5_7.lc_trk_g0_2
 (11 1)  (233 113)  (233 113)  routing T_5_7.sp4_v_b_8 <X> T_5_7.sp4_h_r_2
 (13 1)  (235 113)  (235 113)  routing T_5_7.sp4_v_b_8 <X> T_5_7.sp4_h_r_2
 (14 1)  (236 113)  (236 113)  routing T_5_7.sp4_v_b_8 <X> T_5_7.lc_trk_g0_0
 (16 1)  (238 113)  (238 113)  routing T_5_7.sp4_v_b_8 <X> T_5_7.lc_trk_g0_0
 (17 1)  (239 113)  (239 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (244 113)  (244 113)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (246 113)  (246 113)  routing T_5_7.lft_op_2 <X> T_5_7.lc_trk_g0_2
 (0 2)  (222 114)  (222 114)  routing T_5_7.glb_netwk_3 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (2 2)  (224 114)  (224 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (249 114)  (249 114)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 114)  (251 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 114)  (252 114)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 114)  (253 114)  routing T_5_7.lc_trk_g1_7 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 114)  (254 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (256 114)  (256 114)  routing T_5_7.lc_trk_g1_7 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (43 2)  (265 114)  (265 114)  LC_1 Logic Functioning bit
 (0 3)  (222 115)  (222 115)  routing T_5_7.glb_netwk_3 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (26 3)  (248 115)  (248 115)  routing T_5_7.lc_trk_g1_2 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 115)  (249 115)  routing T_5_7.lc_trk_g1_2 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 115)  (251 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 115)  (253 115)  routing T_5_7.lc_trk_g1_7 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 115)  (254 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (255 115)  (255 115)  routing T_5_7.lc_trk_g2_3 <X> T_5_7.input_2_1
 (35 3)  (257 115)  (257 115)  routing T_5_7.lc_trk_g2_3 <X> T_5_7.input_2_1
 (37 3)  (259 115)  (259 115)  LC_1 Logic Functioning bit
 (39 3)  (261 115)  (261 115)  LC_1 Logic Functioning bit
 (40 3)  (262 115)  (262 115)  LC_1 Logic Functioning bit
 (42 3)  (264 115)  (264 115)  LC_1 Logic Functioning bit
 (43 3)  (265 115)  (265 115)  LC_1 Logic Functioning bit
 (25 4)  (247 116)  (247 116)  routing T_5_7.wire_logic_cluster/lc_2/out <X> T_5_7.lc_trk_g1_2
 (27 4)  (249 116)  (249 116)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 116)  (251 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 116)  (252 116)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (253 116)  (253 116)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 116)  (254 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 116)  (255 116)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 116)  (258 116)  LC_2 Logic Functioning bit
 (37 4)  (259 116)  (259 116)  LC_2 Logic Functioning bit
 (40 4)  (262 116)  (262 116)  LC_2 Logic Functioning bit
 (42 4)  (264 116)  (264 116)  LC_2 Logic Functioning bit
 (43 4)  (265 116)  (265 116)  LC_2 Logic Functioning bit
 (45 4)  (267 116)  (267 116)  LC_2 Logic Functioning bit
 (50 4)  (272 116)  (272 116)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (236 117)  (236 117)  routing T_5_7.top_op_0 <X> T_5_7.lc_trk_g1_0
 (15 5)  (237 117)  (237 117)  routing T_5_7.top_op_0 <X> T_5_7.lc_trk_g1_0
 (17 5)  (239 117)  (239 117)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (244 117)  (244 117)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (249 117)  (249 117)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 117)  (250 117)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 117)  (251 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (258 117)  (258 117)  LC_2 Logic Functioning bit
 (37 5)  (259 117)  (259 117)  LC_2 Logic Functioning bit
 (42 5)  (264 117)  (264 117)  LC_2 Logic Functioning bit
 (43 5)  (265 117)  (265 117)  LC_2 Logic Functioning bit
 (14 6)  (236 118)  (236 118)  routing T_5_7.bnr_op_4 <X> T_5_7.lc_trk_g1_4
 (15 6)  (237 118)  (237 118)  routing T_5_7.top_op_5 <X> T_5_7.lc_trk_g1_5
 (17 6)  (239 118)  (239 118)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (243 118)  (243 118)  routing T_5_7.bnr_op_7 <X> T_5_7.lc_trk_g1_7
 (22 6)  (244 118)  (244 118)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (249 118)  (249 118)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 118)  (251 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 118)  (252 118)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 118)  (253 118)  routing T_5_7.lc_trk_g1_7 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 118)  (254 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 118)  (256 118)  routing T_5_7.lc_trk_g1_7 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (41 6)  (263 118)  (263 118)  LC_3 Logic Functioning bit
 (14 7)  (236 119)  (236 119)  routing T_5_7.bnr_op_4 <X> T_5_7.lc_trk_g1_4
 (17 7)  (239 119)  (239 119)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (240 119)  (240 119)  routing T_5_7.top_op_5 <X> T_5_7.lc_trk_g1_5
 (21 7)  (243 119)  (243 119)  routing T_5_7.bnr_op_7 <X> T_5_7.lc_trk_g1_7
 (27 7)  (249 119)  (249 119)  routing T_5_7.lc_trk_g3_0 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 119)  (250 119)  routing T_5_7.lc_trk_g3_0 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 119)  (251 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 119)  (253 119)  routing T_5_7.lc_trk_g1_7 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 119)  (254 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (255 119)  (255 119)  routing T_5_7.lc_trk_g2_3 <X> T_5_7.input_2_3
 (35 7)  (257 119)  (257 119)  routing T_5_7.lc_trk_g2_3 <X> T_5_7.input_2_3
 (37 7)  (259 119)  (259 119)  LC_3 Logic Functioning bit
 (39 7)  (261 119)  (261 119)  LC_3 Logic Functioning bit
 (40 7)  (262 119)  (262 119)  LC_3 Logic Functioning bit
 (41 7)  (263 119)  (263 119)  LC_3 Logic Functioning bit
 (42 7)  (264 119)  (264 119)  LC_3 Logic Functioning bit
 (5 8)  (227 120)  (227 120)  routing T_5_7.sp4_v_b_6 <X> T_5_7.sp4_h_r_6
 (15 8)  (237 120)  (237 120)  routing T_5_7.rgt_op_1 <X> T_5_7.lc_trk_g2_1
 (17 8)  (239 120)  (239 120)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (240 120)  (240 120)  routing T_5_7.rgt_op_1 <X> T_5_7.lc_trk_g2_1
 (22 8)  (244 120)  (244 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (249 120)  (249 120)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 120)  (251 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 120)  (252 120)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (31 8)  (253 120)  (253 120)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 120)  (254 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 120)  (255 120)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (258 120)  (258 120)  LC_4 Logic Functioning bit
 (37 8)  (259 120)  (259 120)  LC_4 Logic Functioning bit
 (40 8)  (262 120)  (262 120)  LC_4 Logic Functioning bit
 (42 8)  (264 120)  (264 120)  LC_4 Logic Functioning bit
 (43 8)  (265 120)  (265 120)  LC_4 Logic Functioning bit
 (45 8)  (267 120)  (267 120)  LC_4 Logic Functioning bit
 (50 8)  (272 120)  (272 120)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (273 120)  (273 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (6 9)  (228 121)  (228 121)  routing T_5_7.sp4_v_b_6 <X> T_5_7.sp4_h_r_6
 (14 9)  (236 121)  (236 121)  routing T_5_7.sp4_r_v_b_32 <X> T_5_7.lc_trk_g2_0
 (17 9)  (239 121)  (239 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (27 9)  (249 121)  (249 121)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 121)  (250 121)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 121)  (251 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (258 121)  (258 121)  LC_4 Logic Functioning bit
 (37 9)  (259 121)  (259 121)  LC_4 Logic Functioning bit
 (42 9)  (264 121)  (264 121)  LC_4 Logic Functioning bit
 (43 9)  (265 121)  (265 121)  LC_4 Logic Functioning bit
 (53 9)  (275 121)  (275 121)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (235 122)  (235 122)  routing T_5_7.sp4_v_b_8 <X> T_5_7.sp4_v_t_45
 (17 10)  (239 122)  (239 122)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (240 122)  (240 122)  routing T_5_7.wire_logic_cluster/lc_5/out <X> T_5_7.lc_trk_g2_5
 (29 10)  (251 122)  (251 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 122)  (254 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (257 122)  (257 122)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.input_2_5
 (36 10)  (258 122)  (258 122)  LC_5 Logic Functioning bit
 (37 10)  (259 122)  (259 122)  LC_5 Logic Functioning bit
 (38 10)  (260 122)  (260 122)  LC_5 Logic Functioning bit
 (39 10)  (261 122)  (261 122)  LC_5 Logic Functioning bit
 (41 10)  (263 122)  (263 122)  LC_5 Logic Functioning bit
 (42 10)  (264 122)  (264 122)  LC_5 Logic Functioning bit
 (43 10)  (265 122)  (265 122)  LC_5 Logic Functioning bit
 (46 10)  (268 122)  (268 122)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (248 123)  (248 123)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 123)  (249 123)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 123)  (250 123)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 123)  (251 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 123)  (253 123)  routing T_5_7.lc_trk_g0_2 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (254 123)  (254 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (255 123)  (255 123)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.input_2_5
 (34 11)  (256 123)  (256 123)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.input_2_5
 (36 11)  (258 123)  (258 123)  LC_5 Logic Functioning bit
 (37 11)  (259 123)  (259 123)  LC_5 Logic Functioning bit
 (38 11)  (260 123)  (260 123)  LC_5 Logic Functioning bit
 (39 11)  (261 123)  (261 123)  LC_5 Logic Functioning bit
 (40 11)  (262 123)  (262 123)  LC_5 Logic Functioning bit
 (41 11)  (263 123)  (263 123)  LC_5 Logic Functioning bit
 (42 11)  (264 123)  (264 123)  LC_5 Logic Functioning bit
 (43 11)  (265 123)  (265 123)  LC_5 Logic Functioning bit
 (15 12)  (237 124)  (237 124)  routing T_5_7.rgt_op_1 <X> T_5_7.lc_trk_g3_1
 (17 12)  (239 124)  (239 124)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (240 124)  (240 124)  routing T_5_7.rgt_op_1 <X> T_5_7.lc_trk_g3_1
 (25 12)  (247 124)  (247 124)  routing T_5_7.bnl_op_2 <X> T_5_7.lc_trk_g3_2
 (26 12)  (248 124)  (248 124)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (28 12)  (250 124)  (250 124)  routing T_5_7.lc_trk_g2_1 <X> T_5_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 124)  (251 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 124)  (254 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (260 124)  (260 124)  LC_6 Logic Functioning bit
 (41 12)  (263 124)  (263 124)  LC_6 Logic Functioning bit
 (50 12)  (272 124)  (272 124)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (237 125)  (237 125)  routing T_5_7.sp4_v_t_29 <X> T_5_7.lc_trk_g3_0
 (16 13)  (238 125)  (238 125)  routing T_5_7.sp4_v_t_29 <X> T_5_7.lc_trk_g3_0
 (17 13)  (239 125)  (239 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (244 125)  (244 125)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (247 125)  (247 125)  routing T_5_7.bnl_op_2 <X> T_5_7.lc_trk_g3_2
 (26 13)  (248 125)  (248 125)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (249 125)  (249 125)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 125)  (250 125)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 125)  (251 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (253 125)  (253 125)  routing T_5_7.lc_trk_g0_3 <X> T_5_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (258 125)  (258 125)  LC_6 Logic Functioning bit
 (38 13)  (260 125)  (260 125)  LC_6 Logic Functioning bit
 (0 14)  (222 126)  (222 126)  routing T_5_7.glb_netwk_6 <X> T_5_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 126)  (223 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (236 126)  (236 126)  routing T_5_7.rgt_op_4 <X> T_5_7.lc_trk_g3_4
 (21 14)  (243 126)  (243 126)  routing T_5_7.sp4_v_t_26 <X> T_5_7.lc_trk_g3_7
 (22 14)  (244 126)  (244 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (245 126)  (245 126)  routing T_5_7.sp4_v_t_26 <X> T_5_7.lc_trk_g3_7
 (28 14)  (250 126)  (250 126)  routing T_5_7.lc_trk_g2_0 <X> T_5_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 126)  (251 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (253 126)  (253 126)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 126)  (254 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (256 126)  (256 126)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 126)  (258 126)  LC_7 Logic Functioning bit
 (37 14)  (259 126)  (259 126)  LC_7 Logic Functioning bit
 (38 14)  (260 126)  (260 126)  LC_7 Logic Functioning bit
 (39 14)  (261 126)  (261 126)  LC_7 Logic Functioning bit
 (40 14)  (262 126)  (262 126)  LC_7 Logic Functioning bit
 (41 14)  (263 126)  (263 126)  LC_7 Logic Functioning bit
 (42 14)  (264 126)  (264 126)  LC_7 Logic Functioning bit
 (43 14)  (265 126)  (265 126)  LC_7 Logic Functioning bit
 (0 15)  (222 127)  (222 127)  routing T_5_7.glb_netwk_6 <X> T_5_7.wire_logic_cluster/lc_7/s_r
 (15 15)  (237 127)  (237 127)  routing T_5_7.rgt_op_4 <X> T_5_7.lc_trk_g3_4
 (17 15)  (239 127)  (239 127)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (243 127)  (243 127)  routing T_5_7.sp4_v_t_26 <X> T_5_7.lc_trk_g3_7
 (27 15)  (249 127)  (249 127)  routing T_5_7.lc_trk_g1_0 <X> T_5_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 127)  (251 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (258 127)  (258 127)  LC_7 Logic Functioning bit
 (37 15)  (259 127)  (259 127)  LC_7 Logic Functioning bit
 (38 15)  (260 127)  (260 127)  LC_7 Logic Functioning bit
 (39 15)  (261 127)  (261 127)  LC_7 Logic Functioning bit
 (40 15)  (262 127)  (262 127)  LC_7 Logic Functioning bit
 (42 15)  (264 127)  (264 127)  LC_7 Logic Functioning bit
 (48 15)  (270 127)  (270 127)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_7

 (0 0)  (276 112)  (276 112)  Negative Clock bit

 (21 0)  (297 112)  (297 112)  routing T_6_7.sp4_h_r_19 <X> T_6_7.lc_trk_g0_3
 (22 0)  (298 112)  (298 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (299 112)  (299 112)  routing T_6_7.sp4_h_r_19 <X> T_6_7.lc_trk_g0_3
 (24 0)  (300 112)  (300 112)  routing T_6_7.sp4_h_r_19 <X> T_6_7.lc_trk_g0_3
 (21 1)  (297 113)  (297 113)  routing T_6_7.sp4_h_r_19 <X> T_6_7.lc_trk_g0_3
 (0 2)  (276 114)  (276 114)  routing T_6_7.glb_netwk_3 <X> T_6_7.wire_logic_cluster/lc_7/clk
 (2 2)  (278 114)  (278 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (297 114)  (297 114)  routing T_6_7.sp4_h_l_2 <X> T_6_7.lc_trk_g0_7
 (22 2)  (298 114)  (298 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (299 114)  (299 114)  routing T_6_7.sp4_h_l_2 <X> T_6_7.lc_trk_g0_7
 (24 2)  (300 114)  (300 114)  routing T_6_7.sp4_h_l_2 <X> T_6_7.lc_trk_g0_7
 (27 2)  (303 114)  (303 114)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 114)  (305 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 114)  (306 114)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (307 114)  (307 114)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 114)  (308 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (312 114)  (312 114)  LC_1 Logic Functioning bit
 (45 2)  (321 114)  (321 114)  LC_1 Logic Functioning bit
 (47 2)  (323 114)  (323 114)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (276 115)  (276 115)  routing T_6_7.glb_netwk_3 <X> T_6_7.wire_logic_cluster/lc_7/clk
 (22 3)  (298 115)  (298 115)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (300 115)  (300 115)  routing T_6_7.bot_op_6 <X> T_6_7.lc_trk_g0_6
 (26 3)  (302 115)  (302 115)  routing T_6_7.lc_trk_g0_3 <X> T_6_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 115)  (305 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 115)  (306 115)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (31 3)  (307 115)  (307 115)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (308 115)  (308 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (310 115)  (310 115)  routing T_6_7.lc_trk_g1_0 <X> T_6_7.input_2_1
 (36 3)  (312 115)  (312 115)  LC_1 Logic Functioning bit
 (37 3)  (313 115)  (313 115)  LC_1 Logic Functioning bit
 (39 3)  (315 115)  (315 115)  LC_1 Logic Functioning bit
 (40 3)  (316 115)  (316 115)  LC_1 Logic Functioning bit
 (42 3)  (318 115)  (318 115)  LC_1 Logic Functioning bit
 (47 3)  (323 115)  (323 115)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (324 115)  (324 115)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (327 115)  (327 115)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (276 116)  (276 116)  routing T_6_7.lc_trk_g2_2 <X> T_6_7.wire_logic_cluster/lc_7/cen
 (1 4)  (277 116)  (277 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (287 116)  (287 116)  routing T_6_7.sp4_h_r_0 <X> T_6_7.sp4_v_b_5
 (27 4)  (303 116)  (303 116)  routing T_6_7.lc_trk_g1_4 <X> T_6_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 116)  (305 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 116)  (306 116)  routing T_6_7.lc_trk_g1_4 <X> T_6_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 116)  (307 116)  routing T_6_7.lc_trk_g0_7 <X> T_6_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 116)  (308 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (311 116)  (311 116)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.input_2_2
 (37 4)  (313 116)  (313 116)  LC_2 Logic Functioning bit
 (1 5)  (277 117)  (277 117)  routing T_6_7.lc_trk_g2_2 <X> T_6_7.wire_logic_cluster/lc_7/cen
 (15 5)  (291 117)  (291 117)  routing T_6_7.bot_op_0 <X> T_6_7.lc_trk_g1_0
 (17 5)  (293 117)  (293 117)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (303 117)  (303 117)  routing T_6_7.lc_trk_g3_1 <X> T_6_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 117)  (304 117)  routing T_6_7.lc_trk_g3_1 <X> T_6_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 117)  (305 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 117)  (307 117)  routing T_6_7.lc_trk_g0_7 <X> T_6_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 117)  (308 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (309 117)  (309 117)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.input_2_2
 (35 5)  (311 117)  (311 117)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.input_2_2
 (36 5)  (312 117)  (312 117)  LC_2 Logic Functioning bit
 (37 5)  (313 117)  (313 117)  LC_2 Logic Functioning bit
 (38 5)  (314 117)  (314 117)  LC_2 Logic Functioning bit
 (39 5)  (315 117)  (315 117)  LC_2 Logic Functioning bit
 (40 5)  (316 117)  (316 117)  LC_2 Logic Functioning bit
 (41 5)  (317 117)  (317 117)  LC_2 Logic Functioning bit
 (42 5)  (318 117)  (318 117)  LC_2 Logic Functioning bit
 (43 5)  (319 117)  (319 117)  LC_2 Logic Functioning bit
 (11 6)  (287 118)  (287 118)  routing T_6_7.sp4_v_b_9 <X> T_6_7.sp4_v_t_40
 (13 6)  (289 118)  (289 118)  routing T_6_7.sp4_v_b_9 <X> T_6_7.sp4_v_t_40
 (14 6)  (290 118)  (290 118)  routing T_6_7.wire_logic_cluster/lc_4/out <X> T_6_7.lc_trk_g1_4
 (21 6)  (297 118)  (297 118)  routing T_6_7.lft_op_7 <X> T_6_7.lc_trk_g1_7
 (22 6)  (298 118)  (298 118)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (300 118)  (300 118)  routing T_6_7.lft_op_7 <X> T_6_7.lc_trk_g1_7
 (17 7)  (293 119)  (293 119)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 8)  (297 120)  (297 120)  routing T_6_7.sp4_h_r_35 <X> T_6_7.lc_trk_g2_3
 (22 8)  (298 120)  (298 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (299 120)  (299 120)  routing T_6_7.sp4_h_r_35 <X> T_6_7.lc_trk_g2_3
 (24 8)  (300 120)  (300 120)  routing T_6_7.sp4_h_r_35 <X> T_6_7.lc_trk_g2_3
 (25 8)  (301 120)  (301 120)  routing T_6_7.bnl_op_2 <X> T_6_7.lc_trk_g2_2
 (26 8)  (302 120)  (302 120)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 120)  (303 120)  routing T_6_7.lc_trk_g1_0 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 120)  (305 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 120)  (308 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 120)  (309 120)  routing T_6_7.lc_trk_g2_3 <X> T_6_7.wire_logic_cluster/lc_4/in_3
 (35 8)  (311 120)  (311 120)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.input_2_4
 (38 8)  (314 120)  (314 120)  LC_4 Logic Functioning bit
 (39 8)  (315 120)  (315 120)  LC_4 Logic Functioning bit
 (45 8)  (321 120)  (321 120)  LC_4 Logic Functioning bit
 (46 8)  (322 120)  (322 120)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (298 121)  (298 121)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (301 121)  (301 121)  routing T_6_7.bnl_op_2 <X> T_6_7.lc_trk_g2_2
 (26 9)  (302 121)  (302 121)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 121)  (305 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 121)  (307 121)  routing T_6_7.lc_trk_g2_3 <X> T_6_7.wire_logic_cluster/lc_4/in_3
 (32 9)  (308 121)  (308 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (310 121)  (310 121)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.input_2_4
 (35 9)  (311 121)  (311 121)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.input_2_4
 (37 9)  (313 121)  (313 121)  LC_4 Logic Functioning bit
 (38 9)  (314 121)  (314 121)  LC_4 Logic Functioning bit
 (39 9)  (315 121)  (315 121)  LC_4 Logic Functioning bit
 (42 9)  (318 121)  (318 121)  LC_4 Logic Functioning bit
 (48 9)  (324 121)  (324 121)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (301 122)  (301 122)  routing T_6_7.sp4_v_b_30 <X> T_6_7.lc_trk_g2_6
 (22 11)  (298 123)  (298 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (299 123)  (299 123)  routing T_6_7.sp4_v_b_30 <X> T_6_7.lc_trk_g2_6
 (17 12)  (293 124)  (293 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (294 124)  (294 124)  routing T_6_7.wire_logic_cluster/lc_1/out <X> T_6_7.lc_trk_g3_1


LogicTile_7_7

 (15 0)  (349 112)  (349 112)  routing T_7_7.lft_op_1 <X> T_7_7.lc_trk_g0_1
 (17 0)  (351 112)  (351 112)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (352 112)  (352 112)  routing T_7_7.lft_op_1 <X> T_7_7.lc_trk_g0_1
 (22 1)  (356 113)  (356 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (357 113)  (357 113)  routing T_7_7.sp4_v_b_18 <X> T_7_7.lc_trk_g0_2
 (24 1)  (358 113)  (358 113)  routing T_7_7.sp4_v_b_18 <X> T_7_7.lc_trk_g0_2
 (14 2)  (348 114)  (348 114)  routing T_7_7.lft_op_4 <X> T_7_7.lc_trk_g0_4
 (16 2)  (350 114)  (350 114)  routing T_7_7.sp4_v_b_5 <X> T_7_7.lc_trk_g0_5
 (17 2)  (351 114)  (351 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (352 114)  (352 114)  routing T_7_7.sp4_v_b_5 <X> T_7_7.lc_trk_g0_5
 (15 3)  (349 115)  (349 115)  routing T_7_7.lft_op_4 <X> T_7_7.lc_trk_g0_4
 (17 3)  (351 115)  (351 115)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 4)  (356 116)  (356 116)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (357 116)  (357 116)  routing T_7_7.sp12_h_r_11 <X> T_7_7.lc_trk_g1_3
 (22 5)  (356 117)  (356 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (357 117)  (357 117)  routing T_7_7.sp4_v_b_18 <X> T_7_7.lc_trk_g1_2
 (24 5)  (358 117)  (358 117)  routing T_7_7.sp4_v_b_18 <X> T_7_7.lc_trk_g1_2
 (21 6)  (355 118)  (355 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (22 6)  (356 118)  (356 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (358 118)  (358 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (26 6)  (360 118)  (360 118)  routing T_7_7.lc_trk_g0_5 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (361 118)  (361 118)  routing T_7_7.lc_trk_g1_3 <X> T_7_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 118)  (363 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 118)  (365 118)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 118)  (366 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (368 118)  (368 118)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (35 6)  (369 118)  (369 118)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.input_2_3
 (40 6)  (374 118)  (374 118)  LC_3 Logic Functioning bit
 (21 7)  (355 119)  (355 119)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (29 7)  (363 119)  (363 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 119)  (364 119)  routing T_7_7.lc_trk_g1_3 <X> T_7_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (365 119)  (365 119)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (366 119)  (366 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (367 119)  (367 119)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.input_2_3
 (26 8)  (360 120)  (360 120)  routing T_7_7.lc_trk_g2_6 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (361 120)  (361 120)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (362 120)  (362 120)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 120)  (363 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 120)  (364 120)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (366 120)  (366 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 120)  (367 120)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 120)  (368 120)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (22 9)  (356 121)  (356 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (357 121)  (357 121)  routing T_7_7.sp4_h_l_15 <X> T_7_7.lc_trk_g2_2
 (24 9)  (358 121)  (358 121)  routing T_7_7.sp4_h_l_15 <X> T_7_7.lc_trk_g2_2
 (25 9)  (359 121)  (359 121)  routing T_7_7.sp4_h_l_15 <X> T_7_7.lc_trk_g2_2
 (26 9)  (360 121)  (360 121)  routing T_7_7.lc_trk_g2_6 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 121)  (362 121)  routing T_7_7.lc_trk_g2_6 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 121)  (363 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (365 121)  (365 121)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (41 9)  (375 121)  (375 121)  LC_4 Logic Functioning bit
 (43 9)  (377 121)  (377 121)  LC_4 Logic Functioning bit
 (15 10)  (349 122)  (349 122)  routing T_7_7.sp4_v_t_32 <X> T_7_7.lc_trk_g2_5
 (16 10)  (350 122)  (350 122)  routing T_7_7.sp4_v_t_32 <X> T_7_7.lc_trk_g2_5
 (17 10)  (351 122)  (351 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (359 122)  (359 122)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g2_6
 (29 10)  (363 122)  (363 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (364 122)  (364 122)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (366 122)  (366 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 122)  (367 122)  routing T_7_7.lc_trk_g2_2 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (40 10)  (374 122)  (374 122)  LC_5 Logic Functioning bit
 (42 10)  (376 122)  (376 122)  LC_5 Logic Functioning bit
 (10 11)  (344 123)  (344 123)  routing T_7_7.sp4_h_l_39 <X> T_7_7.sp4_v_t_42
 (22 11)  (356 123)  (356 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (357 123)  (357 123)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g2_6
 (24 11)  (358 123)  (358 123)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g2_6
 (29 11)  (363 123)  (363 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (365 123)  (365 123)  routing T_7_7.lc_trk_g2_2 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (25 12)  (359 124)  (359 124)  routing T_7_7.bnl_op_2 <X> T_7_7.lc_trk_g3_2
 (26 12)  (360 124)  (360 124)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (361 124)  (361 124)  routing T_7_7.lc_trk_g1_2 <X> T_7_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 124)  (363 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (365 124)  (365 124)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 124)  (366 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (367 124)  (367 124)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (368 124)  (368 124)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_6/in_3
 (37 12)  (371 124)  (371 124)  LC_6 Logic Functioning bit
 (42 12)  (376 124)  (376 124)  LC_6 Logic Functioning bit
 (50 12)  (384 124)  (384 124)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (356 125)  (356 125)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (359 125)  (359 125)  routing T_7_7.bnl_op_2 <X> T_7_7.lc_trk_g3_2
 (29 13)  (363 125)  (363 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (364 125)  (364 125)  routing T_7_7.lc_trk_g1_2 <X> T_7_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (365 125)  (365 125)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_6/in_3
 (37 13)  (371 125)  (371 125)  LC_6 Logic Functioning bit
 (39 13)  (373 125)  (373 125)  LC_6 Logic Functioning bit
 (42 13)  (376 125)  (376 125)  LC_6 Logic Functioning bit
 (14 14)  (348 126)  (348 126)  routing T_7_7.bnl_op_4 <X> T_7_7.lc_trk_g3_4
 (25 14)  (359 126)  (359 126)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6
 (26 14)  (360 126)  (360 126)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (29 14)  (363 126)  (363 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (366 126)  (366 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 126)  (367 126)  routing T_7_7.lc_trk_g2_2 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (370 126)  (370 126)  LC_7 Logic Functioning bit
 (37 14)  (371 126)  (371 126)  LC_7 Logic Functioning bit
 (39 14)  (373 126)  (373 126)  LC_7 Logic Functioning bit
 (41 14)  (375 126)  (375 126)  LC_7 Logic Functioning bit
 (42 14)  (376 126)  (376 126)  LC_7 Logic Functioning bit
 (43 14)  (377 126)  (377 126)  LC_7 Logic Functioning bit
 (50 14)  (384 126)  (384 126)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (348 127)  (348 127)  routing T_7_7.bnl_op_4 <X> T_7_7.lc_trk_g3_4
 (17 15)  (351 127)  (351 127)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (356 127)  (356 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (357 127)  (357 127)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6
 (24 15)  (358 127)  (358 127)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6
 (26 15)  (360 127)  (360 127)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (27 15)  (361 127)  (361 127)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (362 127)  (362 127)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 127)  (363 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (364 127)  (364 127)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.wire_logic_cluster/lc_7/in_1
 (31 15)  (365 127)  (365 127)  routing T_7_7.lc_trk_g2_2 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (36 15)  (370 127)  (370 127)  LC_7 Logic Functioning bit
 (37 15)  (371 127)  (371 127)  LC_7 Logic Functioning bit
 (40 15)  (374 127)  (374 127)  LC_7 Logic Functioning bit
 (42 15)  (376 127)  (376 127)  LC_7 Logic Functioning bit
 (43 15)  (377 127)  (377 127)  LC_7 Logic Functioning bit


LogicTile_9_7

 (5 13)  (447 125)  (447 125)  routing T_9_7.sp4_h_r_9 <X> T_9_7.sp4_v_b_9


RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control

 (4 3)  (500 115)  (500 115)  routing T_10_7.sp4_h_r_4 <X> T_10_7.sp4_h_l_37
 (6 3)  (502 115)  (502 115)  routing T_10_7.sp4_h_r_4 <X> T_10_7.sp4_h_l_37
 (8 5)  (504 117)  (504 117)  routing T_10_7.sp4_h_r_4 <X> T_10_7.sp4_v_b_4


IO_Tile_13_7

 (3 1)  (649 113)  (649 113)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 115)  (663 115)  IOB_0 IO Functioning bit
 (17 5)  (663 117)  (663 117)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (648 118)  (648 118)  IO control bit: IORIGHT_REN_0

 (1 8)  (647 120)  (647 120)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (0 11)  (646 123)  (646 123)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (663 125)  (663 125)  IOB_1 IO Functioning bit


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: BIOLEFT_REN_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (12 12)  (84 108)  (84 108)  routing T_2_6.sp4_v_b_5 <X> T_2_6.sp4_h_r_11
 (11 13)  (83 109)  (83 109)  routing T_2_6.sp4_v_b_5 <X> T_2_6.sp4_h_r_11
 (13 13)  (85 109)  (85 109)  routing T_2_6.sp4_v_b_5 <X> T_2_6.sp4_h_r_11


LogicTile_4_6

 (0 0)  (168 96)  (168 96)  Negative Clock bit

 (9 0)  (177 96)  (177 96)  routing T_4_6.sp4_v_t_36 <X> T_4_6.sp4_h_r_1
 (27 0)  (195 96)  (195 96)  routing T_4_6.lc_trk_g1_0 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 96)  (197 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 96)  (200 96)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (204 96)  (204 96)  LC_0 Logic Functioning bit
 (37 0)  (205 96)  (205 96)  LC_0 Logic Functioning bit
 (38 0)  (206 96)  (206 96)  LC_0 Logic Functioning bit
 (39 0)  (207 96)  (207 96)  LC_0 Logic Functioning bit
 (44 0)  (212 96)  (212 96)  LC_0 Logic Functioning bit
 (15 1)  (183 97)  (183 97)  routing T_4_6.sp4_v_t_5 <X> T_4_6.lc_trk_g0_0
 (16 1)  (184 97)  (184 97)  routing T_4_6.sp4_v_t_5 <X> T_4_6.lc_trk_g0_0
 (17 1)  (185 97)  (185 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (40 1)  (208 97)  (208 97)  LC_0 Logic Functioning bit
 (41 1)  (209 97)  (209 97)  LC_0 Logic Functioning bit
 (42 1)  (210 97)  (210 97)  LC_0 Logic Functioning bit
 (43 1)  (211 97)  (211 97)  LC_0 Logic Functioning bit
 (50 1)  (218 97)  (218 97)  Carry_In_Mux bit 

 (0 2)  (168 98)  (168 98)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (2 2)  (170 98)  (170 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (193 98)  (193 98)  routing T_4_6.sp4_v_t_3 <X> T_4_6.lc_trk_g0_6
 (29 2)  (197 98)  (197 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 98)  (198 98)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (32 2)  (200 98)  (200 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (204 98)  (204 98)  LC_1 Logic Functioning bit
 (37 2)  (205 98)  (205 98)  LC_1 Logic Functioning bit
 (38 2)  (206 98)  (206 98)  LC_1 Logic Functioning bit
 (39 2)  (207 98)  (207 98)  LC_1 Logic Functioning bit
 (44 2)  (212 98)  (212 98)  LC_1 Logic Functioning bit
 (53 2)  (221 98)  (221 98)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (168 99)  (168 99)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (22 3)  (190 99)  (190 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (191 99)  (191 99)  routing T_4_6.sp4_v_t_3 <X> T_4_6.lc_trk_g0_6
 (25 3)  (193 99)  (193 99)  routing T_4_6.sp4_v_t_3 <X> T_4_6.lc_trk_g0_6
 (30 3)  (198 99)  (198 99)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (40 3)  (208 99)  (208 99)  LC_1 Logic Functioning bit
 (41 3)  (209 99)  (209 99)  LC_1 Logic Functioning bit
 (42 3)  (210 99)  (210 99)  LC_1 Logic Functioning bit
 (43 3)  (211 99)  (211 99)  LC_1 Logic Functioning bit
 (0 4)  (168 100)  (168 100)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_7/cen
 (1 4)  (169 100)  (169 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (173 100)  (173 100)  routing T_4_6.sp4_v_b_3 <X> T_4_6.sp4_h_r_3
 (14 4)  (182 100)  (182 100)  routing T_4_6.bnr_op_0 <X> T_4_6.lc_trk_g1_0
 (25 4)  (193 100)  (193 100)  routing T_4_6.wire_logic_cluster/lc_2/out <X> T_4_6.lc_trk_g1_2
 (26 4)  (194 100)  (194 100)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 100)  (195 100)  routing T_4_6.lc_trk_g1_2 <X> T_4_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 100)  (197 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 100)  (200 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (205 100)  (205 100)  LC_2 Logic Functioning bit
 (39 4)  (207 100)  (207 100)  LC_2 Logic Functioning bit
 (44 4)  (212 100)  (212 100)  LC_2 Logic Functioning bit
 (45 4)  (213 100)  (213 100)  LC_2 Logic Functioning bit
 (46 4)  (214 100)  (214 100)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (169 101)  (169 101)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_7/cen
 (6 5)  (174 101)  (174 101)  routing T_4_6.sp4_v_b_3 <X> T_4_6.sp4_h_r_3
 (14 5)  (182 101)  (182 101)  routing T_4_6.bnr_op_0 <X> T_4_6.lc_trk_g1_0
 (17 5)  (185 101)  (185 101)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (190 101)  (190 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (194 101)  (194 101)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (27 5)  (195 101)  (195 101)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 101)  (196 101)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 101)  (197 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 101)  (198 101)  routing T_4_6.lc_trk_g1_2 <X> T_4_6.wire_logic_cluster/lc_2/in_1
 (41 5)  (209 101)  (209 101)  LC_2 Logic Functioning bit
 (43 5)  (211 101)  (211 101)  LC_2 Logic Functioning bit
 (46 5)  (214 101)  (214 101)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (216 101)  (216 101)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (221 101)  (221 101)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (185 102)  (185 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (186 102)  (186 102)  routing T_4_6.wire_logic_cluster/lc_5/out <X> T_4_6.lc_trk_g1_5
 (21 6)  (189 102)  (189 102)  routing T_4_6.wire_logic_cluster/lc_7/out <X> T_4_6.lc_trk_g1_7
 (22 6)  (190 102)  (190 102)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (193 102)  (193 102)  routing T_4_6.wire_logic_cluster/lc_6/out <X> T_4_6.lc_trk_g1_6
 (29 6)  (197 102)  (197 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 102)  (200 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (204 102)  (204 102)  LC_3 Logic Functioning bit
 (37 6)  (205 102)  (205 102)  LC_3 Logic Functioning bit
 (38 6)  (206 102)  (206 102)  LC_3 Logic Functioning bit
 (39 6)  (207 102)  (207 102)  LC_3 Logic Functioning bit
 (44 6)  (212 102)  (212 102)  LC_3 Logic Functioning bit
 (3 7)  (171 103)  (171 103)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_v_t_23
 (22 7)  (190 103)  (190 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (208 103)  (208 103)  LC_3 Logic Functioning bit
 (41 7)  (209 103)  (209 103)  LC_3 Logic Functioning bit
 (42 7)  (210 103)  (210 103)  LC_3 Logic Functioning bit
 (43 7)  (211 103)  (211 103)  LC_3 Logic Functioning bit
 (48 7)  (216 103)  (216 103)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (193 104)  (193 104)  routing T_4_6.rgt_op_2 <X> T_4_6.lc_trk_g2_2
 (26 8)  (194 104)  (194 104)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (195 104)  (195 104)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 104)  (196 104)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 104)  (197 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 104)  (198 104)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 104)  (200 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (205 104)  (205 104)  LC_4 Logic Functioning bit
 (39 8)  (207 104)  (207 104)  LC_4 Logic Functioning bit
 (44 8)  (212 104)  (212 104)  LC_4 Logic Functioning bit
 (45 8)  (213 104)  (213 104)  LC_4 Logic Functioning bit
 (22 9)  (190 105)  (190 105)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (192 105)  (192 105)  routing T_4_6.rgt_op_2 <X> T_4_6.lc_trk_g2_2
 (26 9)  (194 105)  (194 105)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 105)  (195 105)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 105)  (196 105)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 105)  (197 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (209 105)  (209 105)  LC_4 Logic Functioning bit
 (43 9)  (211 105)  (211 105)  LC_4 Logic Functioning bit
 (4 10)  (172 106)  (172 106)  routing T_4_6.sp4_v_b_10 <X> T_4_6.sp4_v_t_43
 (6 10)  (174 106)  (174 106)  routing T_4_6.sp4_v_b_10 <X> T_4_6.sp4_v_t_43
 (22 10)  (190 106)  (190 106)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (192 106)  (192 106)  routing T_4_6.tnr_op_7 <X> T_4_6.lc_trk_g2_7
 (26 10)  (194 106)  (194 106)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (27 10)  (195 106)  (195 106)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 106)  (197 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 106)  (198 106)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 106)  (200 106)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (205 106)  (205 106)  LC_5 Logic Functioning bit
 (39 10)  (207 106)  (207 106)  LC_5 Logic Functioning bit
 (44 10)  (212 106)  (212 106)  LC_5 Logic Functioning bit
 (45 10)  (213 106)  (213 106)  LC_5 Logic Functioning bit
 (26 11)  (194 107)  (194 107)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 107)  (196 107)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 107)  (197 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (209 107)  (209 107)  LC_5 Logic Functioning bit
 (43 11)  (211 107)  (211 107)  LC_5 Logic Functioning bit
 (5 12)  (173 108)  (173 108)  routing T_4_6.sp4_v_b_3 <X> T_4_6.sp4_h_r_9
 (8 12)  (176 108)  (176 108)  routing T_4_6.sp4_v_b_10 <X> T_4_6.sp4_h_r_10
 (9 12)  (177 108)  (177 108)  routing T_4_6.sp4_v_b_10 <X> T_4_6.sp4_h_r_10
 (26 12)  (194 108)  (194 108)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 108)  (195 108)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 108)  (197 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 108)  (198 108)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 108)  (200 108)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (205 108)  (205 108)  LC_6 Logic Functioning bit
 (39 12)  (207 108)  (207 108)  LC_6 Logic Functioning bit
 (44 12)  (212 108)  (212 108)  LC_6 Logic Functioning bit
 (45 12)  (213 108)  (213 108)  LC_6 Logic Functioning bit
 (4 13)  (172 109)  (172 109)  routing T_4_6.sp4_v_b_3 <X> T_4_6.sp4_h_r_9
 (6 13)  (174 109)  (174 109)  routing T_4_6.sp4_v_b_3 <X> T_4_6.sp4_h_r_9
 (26 13)  (194 109)  (194 109)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (27 13)  (195 109)  (195 109)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 109)  (196 109)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 109)  (197 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 109)  (198 109)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (41 13)  (209 109)  (209 109)  LC_6 Logic Functioning bit
 (43 13)  (211 109)  (211 109)  LC_6 Logic Functioning bit
 (14 14)  (182 110)  (182 110)  routing T_4_6.wire_logic_cluster/lc_4/out <X> T_4_6.lc_trk_g3_4
 (22 14)  (190 110)  (190 110)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (192 110)  (192 110)  routing T_4_6.tnr_op_7 <X> T_4_6.lc_trk_g3_7
 (26 14)  (194 110)  (194 110)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (27 14)  (195 110)  (195 110)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 110)  (197 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 110)  (198 110)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 110)  (200 110)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (205 110)  (205 110)  LC_7 Logic Functioning bit
 (39 14)  (207 110)  (207 110)  LC_7 Logic Functioning bit
 (45 14)  (213 110)  (213 110)  LC_7 Logic Functioning bit
 (17 15)  (185 111)  (185 111)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (194 111)  (194 111)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 111)  (196 111)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 111)  (197 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 111)  (198 111)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (41 15)  (209 111)  (209 111)  LC_7 Logic Functioning bit
 (43 15)  (211 111)  (211 111)  LC_7 Logic Functioning bit


LogicTile_5_6

 (0 0)  (222 96)  (222 96)  Negative Clock bit

 (0 2)  (222 98)  (222 98)  routing T_5_6.glb_netwk_3 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (2 2)  (224 98)  (224 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (233 98)  (233 98)  routing T_5_6.sp4_v_b_11 <X> T_5_6.sp4_v_t_39
 (14 2)  (236 98)  (236 98)  routing T_5_6.wire_logic_cluster/lc_4/out <X> T_5_6.lc_trk_g0_4
 (25 2)  (247 98)  (247 98)  routing T_5_6.sp4_v_t_3 <X> T_5_6.lc_trk_g0_6
 (28 2)  (250 98)  (250 98)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 98)  (251 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 98)  (252 98)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 98)  (253 98)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 98)  (254 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (256 98)  (256 98)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (0 3)  (222 99)  (222 99)  routing T_5_6.glb_netwk_3 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (12 3)  (234 99)  (234 99)  routing T_5_6.sp4_v_b_11 <X> T_5_6.sp4_v_t_39
 (17 3)  (239 99)  (239 99)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (244 99)  (244 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (245 99)  (245 99)  routing T_5_6.sp4_v_t_3 <X> T_5_6.lc_trk_g0_6
 (25 3)  (247 99)  (247 99)  routing T_5_6.sp4_v_t_3 <X> T_5_6.lc_trk_g0_6
 (28 3)  (250 99)  (250 99)  routing T_5_6.lc_trk_g2_1 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 99)  (251 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (263 99)  (263 99)  LC_1 Logic Functioning bit
 (43 3)  (265 99)  (265 99)  LC_1 Logic Functioning bit
 (12 4)  (234 100)  (234 100)  routing T_5_6.sp4_v_b_5 <X> T_5_6.sp4_h_r_5
 (28 4)  (250 100)  (250 100)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 100)  (251 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 100)  (252 100)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 100)  (254 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 100)  (255 100)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 100)  (256 100)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 100)  (258 100)  LC_2 Logic Functioning bit
 (37 4)  (259 100)  (259 100)  LC_2 Logic Functioning bit
 (38 4)  (260 100)  (260 100)  LC_2 Logic Functioning bit
 (39 4)  (261 100)  (261 100)  LC_2 Logic Functioning bit
 (40 4)  (262 100)  (262 100)  LC_2 Logic Functioning bit
 (41 4)  (263 100)  (263 100)  LC_2 Logic Functioning bit
 (42 4)  (264 100)  (264 100)  LC_2 Logic Functioning bit
 (50 4)  (272 100)  (272 100)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (233 101)  (233 101)  routing T_5_6.sp4_v_b_5 <X> T_5_6.sp4_h_r_5
 (30 5)  (252 101)  (252 101)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (31 5)  (253 101)  (253 101)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (258 101)  (258 101)  LC_2 Logic Functioning bit
 (37 5)  (259 101)  (259 101)  LC_2 Logic Functioning bit
 (38 5)  (260 101)  (260 101)  LC_2 Logic Functioning bit
 (39 5)  (261 101)  (261 101)  LC_2 Logic Functioning bit
 (40 5)  (262 101)  (262 101)  LC_2 Logic Functioning bit
 (41 5)  (263 101)  (263 101)  LC_2 Logic Functioning bit
 (42 5)  (264 101)  (264 101)  LC_2 Logic Functioning bit
 (15 6)  (237 102)  (237 102)  routing T_5_6.top_op_5 <X> T_5_6.lc_trk_g1_5
 (17 6)  (239 102)  (239 102)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (249 102)  (249 102)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 102)  (250 102)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 102)  (251 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 102)  (253 102)  routing T_5_6.lc_trk_g0_4 <X> T_5_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 102)  (254 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (258 102)  (258 102)  LC_3 Logic Functioning bit
 (46 6)  (268 102)  (268 102)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (240 103)  (240 103)  routing T_5_6.top_op_5 <X> T_5_6.lc_trk_g1_5
 (27 7)  (249 103)  (249 103)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 103)  (250 103)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 103)  (251 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (254 103)  (254 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (255 103)  (255 103)  routing T_5_6.lc_trk_g2_3 <X> T_5_6.input_2_3
 (35 7)  (257 103)  (257 103)  routing T_5_6.lc_trk_g2_3 <X> T_5_6.input_2_3
 (15 8)  (237 104)  (237 104)  routing T_5_6.tnr_op_1 <X> T_5_6.lc_trk_g2_1
 (17 8)  (239 104)  (239 104)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (243 104)  (243 104)  routing T_5_6.bnl_op_3 <X> T_5_6.lc_trk_g2_3
 (22 8)  (244 104)  (244 104)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (248 104)  (248 104)  routing T_5_6.lc_trk_g0_4 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (35 8)  (257 104)  (257 104)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.input_2_4
 (36 8)  (258 104)  (258 104)  LC_4 Logic Functioning bit
 (39 8)  (261 104)  (261 104)  LC_4 Logic Functioning bit
 (41 8)  (263 104)  (263 104)  LC_4 Logic Functioning bit
 (42 8)  (264 104)  (264 104)  LC_4 Logic Functioning bit
 (45 8)  (267 104)  (267 104)  LC_4 Logic Functioning bit
 (21 9)  (243 105)  (243 105)  routing T_5_6.bnl_op_3 <X> T_5_6.lc_trk_g2_3
 (29 9)  (251 105)  (251 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (254 105)  (254 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (255 105)  (255 105)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.input_2_4
 (35 9)  (257 105)  (257 105)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.input_2_4
 (37 9)  (259 105)  (259 105)  LC_4 Logic Functioning bit
 (38 9)  (260 105)  (260 105)  LC_4 Logic Functioning bit
 (40 9)  (262 105)  (262 105)  LC_4 Logic Functioning bit
 (43 9)  (265 105)  (265 105)  LC_4 Logic Functioning bit
 (14 10)  (236 106)  (236 106)  routing T_5_6.rgt_op_4 <X> T_5_6.lc_trk_g2_4
 (22 10)  (244 106)  (244 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (247 106)  (247 106)  routing T_5_6.wire_logic_cluster/lc_6/out <X> T_5_6.lc_trk_g2_6
 (26 10)  (248 106)  (248 106)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (29 10)  (251 106)  (251 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 106)  (252 106)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (31 10)  (253 106)  (253 106)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 106)  (254 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 106)  (255 106)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (35 10)  (257 106)  (257 106)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.input_2_5
 (36 10)  (258 106)  (258 106)  LC_5 Logic Functioning bit
 (15 11)  (237 107)  (237 107)  routing T_5_6.rgt_op_4 <X> T_5_6.lc_trk_g2_4
 (17 11)  (239 107)  (239 107)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (243 107)  (243 107)  routing T_5_6.sp4_r_v_b_39 <X> T_5_6.lc_trk_g2_7
 (22 11)  (244 107)  (244 107)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (249 107)  (249 107)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 107)  (250 107)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 107)  (251 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 107)  (252 107)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (31 11)  (253 107)  (253 107)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (32 11)  (254 107)  (254 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (255 107)  (255 107)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.input_2_5
 (34 11)  (256 107)  (256 107)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.input_2_5
 (35 11)  (257 107)  (257 107)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.input_2_5
 (46 11)  (268 107)  (268 107)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (236 108)  (236 108)  routing T_5_6.sp4_v_b_24 <X> T_5_6.lc_trk_g3_0
 (17 12)  (239 108)  (239 108)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (240 108)  (240 108)  routing T_5_6.bnl_op_1 <X> T_5_6.lc_trk_g3_1
 (25 12)  (247 108)  (247 108)  routing T_5_6.rgt_op_2 <X> T_5_6.lc_trk_g3_2
 (26 12)  (248 108)  (248 108)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (37 12)  (259 108)  (259 108)  LC_6 Logic Functioning bit
 (39 12)  (261 108)  (261 108)  LC_6 Logic Functioning bit
 (40 12)  (262 108)  (262 108)  LC_6 Logic Functioning bit
 (42 12)  (264 108)  (264 108)  LC_6 Logic Functioning bit
 (45 12)  (267 108)  (267 108)  LC_6 Logic Functioning bit
 (16 13)  (238 109)  (238 109)  routing T_5_6.sp4_v_b_24 <X> T_5_6.lc_trk_g3_0
 (17 13)  (239 109)  (239 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (240 109)  (240 109)  routing T_5_6.bnl_op_1 <X> T_5_6.lc_trk_g3_1
 (22 13)  (244 109)  (244 109)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (246 109)  (246 109)  routing T_5_6.rgt_op_2 <X> T_5_6.lc_trk_g3_2
 (26 13)  (248 109)  (248 109)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 109)  (250 109)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 109)  (251 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (258 109)  (258 109)  LC_6 Logic Functioning bit
 (38 13)  (260 109)  (260 109)  LC_6 Logic Functioning bit
 (41 13)  (263 109)  (263 109)  LC_6 Logic Functioning bit
 (43 13)  (265 109)  (265 109)  LC_6 Logic Functioning bit
 (0 14)  (222 110)  (222 110)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 110)  (223 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (236 110)  (236 110)  routing T_5_6.bnl_op_4 <X> T_5_6.lc_trk_g3_4
 (15 14)  (237 110)  (237 110)  routing T_5_6.tnl_op_5 <X> T_5_6.lc_trk_g3_5
 (17 14)  (239 110)  (239 110)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (247 110)  (247 110)  routing T_5_6.bnl_op_6 <X> T_5_6.lc_trk_g3_6
 (0 15)  (222 111)  (222 111)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (1 15)  (223 111)  (223 111)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (14 15)  (236 111)  (236 111)  routing T_5_6.bnl_op_4 <X> T_5_6.lc_trk_g3_4
 (17 15)  (239 111)  (239 111)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (240 111)  (240 111)  routing T_5_6.tnl_op_5 <X> T_5_6.lc_trk_g3_5
 (22 15)  (244 111)  (244 111)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (247 111)  (247 111)  routing T_5_6.bnl_op_6 <X> T_5_6.lc_trk_g3_6


LogicTile_6_6

 (15 0)  (291 96)  (291 96)  routing T_6_6.top_op_1 <X> T_6_6.lc_trk_g0_1
 (17 0)  (293 96)  (293 96)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (297 96)  (297 96)  routing T_6_6.lft_op_3 <X> T_6_6.lc_trk_g0_3
 (22 0)  (298 96)  (298 96)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (300 96)  (300 96)  routing T_6_6.lft_op_3 <X> T_6_6.lc_trk_g0_3
 (25 0)  (301 96)  (301 96)  routing T_6_6.wire_logic_cluster/lc_2/out <X> T_6_6.lc_trk_g0_2
 (26 0)  (302 96)  (302 96)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_0/in_0
 (32 0)  (308 96)  (308 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 96)  (310 96)  routing T_6_6.lc_trk_g1_0 <X> T_6_6.wire_logic_cluster/lc_0/in_3
 (37 0)  (313 96)  (313 96)  LC_0 Logic Functioning bit
 (39 0)  (315 96)  (315 96)  LC_0 Logic Functioning bit
 (40 0)  (316 96)  (316 96)  LC_0 Logic Functioning bit
 (41 0)  (317 96)  (317 96)  LC_0 Logic Functioning bit
 (42 0)  (318 96)  (318 96)  LC_0 Logic Functioning bit
 (43 0)  (319 96)  (319 96)  LC_0 Logic Functioning bit
 (18 1)  (294 97)  (294 97)  routing T_6_6.top_op_1 <X> T_6_6.lc_trk_g0_1
 (22 1)  (298 97)  (298 97)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (303 97)  (303 97)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 97)  (305 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (312 97)  (312 97)  LC_0 Logic Functioning bit
 (38 1)  (314 97)  (314 97)  LC_0 Logic Functioning bit
 (40 1)  (316 97)  (316 97)  LC_0 Logic Functioning bit
 (41 1)  (317 97)  (317 97)  LC_0 Logic Functioning bit
 (42 1)  (318 97)  (318 97)  LC_0 Logic Functioning bit
 (43 1)  (319 97)  (319 97)  LC_0 Logic Functioning bit
 (0 2)  (276 98)  (276 98)  routing T_6_6.glb_netwk_3 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (2 2)  (278 98)  (278 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (291 98)  (291 98)  routing T_6_6.lft_op_5 <X> T_6_6.lc_trk_g0_5
 (17 2)  (293 98)  (293 98)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (294 98)  (294 98)  routing T_6_6.lft_op_5 <X> T_6_6.lc_trk_g0_5
 (26 2)  (302 98)  (302 98)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (28 2)  (304 98)  (304 98)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 98)  (305 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 98)  (306 98)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (32 2)  (308 98)  (308 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (50 2)  (326 98)  (326 98)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (276 99)  (276 99)  routing T_6_6.glb_netwk_3 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (14 3)  (290 99)  (290 99)  routing T_6_6.top_op_4 <X> T_6_6.lc_trk_g0_4
 (15 3)  (291 99)  (291 99)  routing T_6_6.top_op_4 <X> T_6_6.lc_trk_g0_4
 (17 3)  (293 99)  (293 99)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (28 3)  (304 99)  (304 99)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 99)  (305 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 99)  (307 99)  routing T_6_6.lc_trk_g0_2 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (38 3)  (314 99)  (314 99)  LC_1 Logic Functioning bit
 (15 4)  (291 100)  (291 100)  routing T_6_6.top_op_1 <X> T_6_6.lc_trk_g1_1
 (17 4)  (293 100)  (293 100)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (28 4)  (304 100)  (304 100)  routing T_6_6.lc_trk_g2_3 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 100)  (305 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (308 100)  (308 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 100)  (310 100)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (35 4)  (311 100)  (311 100)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.input_2_2
 (36 4)  (312 100)  (312 100)  LC_2 Logic Functioning bit
 (43 4)  (319 100)  (319 100)  LC_2 Logic Functioning bit
 (45 4)  (321 100)  (321 100)  LC_2 Logic Functioning bit
 (15 5)  (291 101)  (291 101)  routing T_6_6.sp4_v_t_5 <X> T_6_6.lc_trk_g1_0
 (16 5)  (292 101)  (292 101)  routing T_6_6.sp4_v_t_5 <X> T_6_6.lc_trk_g1_0
 (17 5)  (293 101)  (293 101)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (294 101)  (294 101)  routing T_6_6.top_op_1 <X> T_6_6.lc_trk_g1_1
 (22 5)  (298 101)  (298 101)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (300 101)  (300 101)  routing T_6_6.bot_op_2 <X> T_6_6.lc_trk_g1_2
 (26 5)  (302 101)  (302 101)  routing T_6_6.lc_trk_g0_2 <X> T_6_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 101)  (305 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 101)  (306 101)  routing T_6_6.lc_trk_g2_3 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (31 5)  (307 101)  (307 101)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 101)  (308 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (309 101)  (309 101)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.input_2_2
 (34 5)  (310 101)  (310 101)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.input_2_2
 (36 5)  (312 101)  (312 101)  LC_2 Logic Functioning bit
 (42 5)  (318 101)  (318 101)  LC_2 Logic Functioning bit
 (43 5)  (319 101)  (319 101)  LC_2 Logic Functioning bit
 (17 6)  (293 102)  (293 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (29 6)  (305 102)  (305 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 102)  (306 102)  routing T_6_6.lc_trk_g0_4 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 102)  (308 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 102)  (309 102)  routing T_6_6.lc_trk_g2_0 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 102)  (312 102)  LC_3 Logic Functioning bit
 (37 6)  (313 102)  (313 102)  LC_3 Logic Functioning bit
 (38 6)  (314 102)  (314 102)  LC_3 Logic Functioning bit
 (39 6)  (315 102)  (315 102)  LC_3 Logic Functioning bit
 (41 6)  (317 102)  (317 102)  LC_3 Logic Functioning bit
 (43 6)  (319 102)  (319 102)  LC_3 Logic Functioning bit
 (3 7)  (279 103)  (279 103)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_v_t_23
 (18 7)  (294 103)  (294 103)  routing T_6_6.sp4_r_v_b_29 <X> T_6_6.lc_trk_g1_5
 (29 7)  (305 103)  (305 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (312 103)  (312 103)  LC_3 Logic Functioning bit
 (38 7)  (314 103)  (314 103)  LC_3 Logic Functioning bit
 (40 7)  (316 103)  (316 103)  LC_3 Logic Functioning bit
 (42 7)  (318 103)  (318 103)  LC_3 Logic Functioning bit
 (8 8)  (284 104)  (284 104)  routing T_6_6.sp4_h_l_46 <X> T_6_6.sp4_h_r_7
 (10 8)  (286 104)  (286 104)  routing T_6_6.sp4_h_l_46 <X> T_6_6.sp4_h_r_7
 (14 8)  (290 104)  (290 104)  routing T_6_6.bnl_op_0 <X> T_6_6.lc_trk_g2_0
 (22 8)  (298 104)  (298 104)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (300 104)  (300 104)  routing T_6_6.tnr_op_3 <X> T_6_6.lc_trk_g2_3
 (25 8)  (301 104)  (301 104)  routing T_6_6.sp4_h_r_34 <X> T_6_6.lc_trk_g2_2
 (29 8)  (305 104)  (305 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 104)  (306 104)  routing T_6_6.lc_trk_g0_5 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 104)  (308 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (313 104)  (313 104)  LC_4 Logic Functioning bit
 (42 8)  (318 104)  (318 104)  LC_4 Logic Functioning bit
 (51 8)  (327 104)  (327 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (290 105)  (290 105)  routing T_6_6.bnl_op_0 <X> T_6_6.lc_trk_g2_0
 (17 9)  (293 105)  (293 105)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (298 105)  (298 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (299 105)  (299 105)  routing T_6_6.sp4_h_r_34 <X> T_6_6.lc_trk_g2_2
 (24 9)  (300 105)  (300 105)  routing T_6_6.sp4_h_r_34 <X> T_6_6.lc_trk_g2_2
 (27 9)  (303 105)  (303 105)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 105)  (304 105)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 105)  (305 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 105)  (307 105)  routing T_6_6.lc_trk_g0_3 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (308 105)  (308 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (309 105)  (309 105)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.input_2_4
 (35 9)  (311 105)  (311 105)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.input_2_4
 (43 9)  (319 105)  (319 105)  LC_4 Logic Functioning bit
 (14 10)  (290 106)  (290 106)  routing T_6_6.wire_logic_cluster/lc_4/out <X> T_6_6.lc_trk_g2_4
 (15 10)  (291 106)  (291 106)  routing T_6_6.tnl_op_5 <X> T_6_6.lc_trk_g2_5
 (17 10)  (293 106)  (293 106)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (302 106)  (302 106)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_5/in_0
 (27 10)  (303 106)  (303 106)  routing T_6_6.lc_trk_g1_1 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 106)  (305 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (308 106)  (308 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (313 106)  (313 106)  LC_5 Logic Functioning bit
 (50 10)  (326 106)  (326 106)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (293 107)  (293 107)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (294 107)  (294 107)  routing T_6_6.tnl_op_5 <X> T_6_6.lc_trk_g2_5
 (22 11)  (298 107)  (298 107)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (300 107)  (300 107)  routing T_6_6.tnl_op_6 <X> T_6_6.lc_trk_g2_6
 (25 11)  (301 107)  (301 107)  routing T_6_6.tnl_op_6 <X> T_6_6.lc_trk_g2_6
 (28 11)  (304 107)  (304 107)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 107)  (305 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (307 107)  (307 107)  routing T_6_6.lc_trk_g0_2 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (15 12)  (291 108)  (291 108)  routing T_6_6.sp4_h_r_33 <X> T_6_6.lc_trk_g3_1
 (16 12)  (292 108)  (292 108)  routing T_6_6.sp4_h_r_33 <X> T_6_6.lc_trk_g3_1
 (17 12)  (293 108)  (293 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (294 108)  (294 108)  routing T_6_6.sp4_h_r_33 <X> T_6_6.lc_trk_g3_1
 (26 12)  (302 108)  (302 108)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (36 12)  (312 108)  (312 108)  LC_6 Logic Functioning bit
 (43 12)  (319 108)  (319 108)  LC_6 Logic Functioning bit
 (50 12)  (326 108)  (326 108)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (303 109)  (303 109)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (304 109)  (304 109)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 109)  (305 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (313 109)  (313 109)  LC_6 Logic Functioning bit
 (42 13)  (318 109)  (318 109)  LC_6 Logic Functioning bit
 (14 14)  (290 110)  (290 110)  routing T_6_6.wire_logic_cluster/lc_4/out <X> T_6_6.lc_trk_g3_4
 (15 14)  (291 110)  (291 110)  routing T_6_6.sp4_v_t_32 <X> T_6_6.lc_trk_g3_5
 (16 14)  (292 110)  (292 110)  routing T_6_6.sp4_v_t_32 <X> T_6_6.lc_trk_g3_5
 (17 14)  (293 110)  (293 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (302 110)  (302 110)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (28 14)  (304 110)  (304 110)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 110)  (305 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 110)  (306 110)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (308 110)  (308 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (311 110)  (311 110)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.input_2_7
 (36 14)  (312 110)  (312 110)  LC_7 Logic Functioning bit
 (38 14)  (314 110)  (314 110)  LC_7 Logic Functioning bit
 (41 14)  (317 110)  (317 110)  LC_7 Logic Functioning bit
 (42 14)  (318 110)  (318 110)  LC_7 Logic Functioning bit
 (43 14)  (319 110)  (319 110)  LC_7 Logic Functioning bit
 (17 15)  (293 111)  (293 111)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (304 111)  (304 111)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 111)  (305 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 111)  (306 111)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (31 15)  (307 111)  (307 111)  routing T_6_6.lc_trk_g0_2 <X> T_6_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (308 111)  (308 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (309 111)  (309 111)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.input_2_7
 (34 15)  (310 111)  (310 111)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.input_2_7
 (36 15)  (312 111)  (312 111)  LC_7 Logic Functioning bit
 (38 15)  (314 111)  (314 111)  LC_7 Logic Functioning bit
 (41 15)  (317 111)  (317 111)  LC_7 Logic Functioning bit
 (43 15)  (319 111)  (319 111)  LC_7 Logic Functioning bit


LogicTile_7_6

 (25 0)  (359 96)  (359 96)  routing T_7_6.sp4_h_l_7 <X> T_7_6.lc_trk_g0_2
 (28 0)  (362 96)  (362 96)  routing T_7_6.lc_trk_g2_1 <X> T_7_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 96)  (363 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (365 96)  (365 96)  routing T_7_6.lc_trk_g3_4 <X> T_7_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 96)  (366 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 96)  (367 96)  routing T_7_6.lc_trk_g3_4 <X> T_7_6.wire_logic_cluster/lc_0/in_3
 (34 0)  (368 96)  (368 96)  routing T_7_6.lc_trk_g3_4 <X> T_7_6.wire_logic_cluster/lc_0/in_3
 (35 0)  (369 96)  (369 96)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.input_2_0
 (36 0)  (370 96)  (370 96)  LC_0 Logic Functioning bit
 (37 0)  (371 96)  (371 96)  LC_0 Logic Functioning bit
 (38 0)  (372 96)  (372 96)  LC_0 Logic Functioning bit
 (39 0)  (373 96)  (373 96)  LC_0 Logic Functioning bit
 (40 0)  (374 96)  (374 96)  LC_0 Logic Functioning bit
 (41 0)  (375 96)  (375 96)  LC_0 Logic Functioning bit
 (43 0)  (377 96)  (377 96)  LC_0 Logic Functioning bit
 (22 1)  (356 97)  (356 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (357 97)  (357 97)  routing T_7_6.sp4_h_l_7 <X> T_7_6.lc_trk_g0_2
 (24 1)  (358 97)  (358 97)  routing T_7_6.sp4_h_l_7 <X> T_7_6.lc_trk_g0_2
 (25 1)  (359 97)  (359 97)  routing T_7_6.sp4_h_l_7 <X> T_7_6.lc_trk_g0_2
 (26 1)  (360 97)  (360 97)  routing T_7_6.lc_trk_g1_3 <X> T_7_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (361 97)  (361 97)  routing T_7_6.lc_trk_g1_3 <X> T_7_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 97)  (363 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 97)  (366 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (367 97)  (367 97)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.input_2_0
 (34 1)  (368 97)  (368 97)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.input_2_0
 (35 1)  (369 97)  (369 97)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.input_2_0
 (36 1)  (370 97)  (370 97)  LC_0 Logic Functioning bit
 (37 1)  (371 97)  (371 97)  LC_0 Logic Functioning bit
 (38 1)  (372 97)  (372 97)  LC_0 Logic Functioning bit
 (39 1)  (373 97)  (373 97)  LC_0 Logic Functioning bit
 (40 1)  (374 97)  (374 97)  LC_0 Logic Functioning bit
 (41 1)  (375 97)  (375 97)  LC_0 Logic Functioning bit
 (42 1)  (376 97)  (376 97)  LC_0 Logic Functioning bit
 (43 1)  (377 97)  (377 97)  LC_0 Logic Functioning bit
 (16 2)  (350 98)  (350 98)  routing T_7_6.sp4_v_b_5 <X> T_7_6.lc_trk_g0_5
 (17 2)  (351 98)  (351 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (352 98)  (352 98)  routing T_7_6.sp4_v_b_5 <X> T_7_6.lc_trk_g0_5
 (26 2)  (360 98)  (360 98)  routing T_7_6.lc_trk_g0_5 <X> T_7_6.wire_logic_cluster/lc_1/in_0
 (29 2)  (363 98)  (363 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (366 98)  (366 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 98)  (367 98)  routing T_7_6.lc_trk_g3_1 <X> T_7_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (368 98)  (368 98)  routing T_7_6.lc_trk_g3_1 <X> T_7_6.wire_logic_cluster/lc_1/in_3
 (35 2)  (369 98)  (369 98)  routing T_7_6.lc_trk_g1_4 <X> T_7_6.input_2_1
 (36 2)  (370 98)  (370 98)  LC_1 Logic Functioning bit
 (37 2)  (371 98)  (371 98)  LC_1 Logic Functioning bit
 (38 2)  (372 98)  (372 98)  LC_1 Logic Functioning bit
 (40 2)  (374 98)  (374 98)  LC_1 Logic Functioning bit
 (41 2)  (375 98)  (375 98)  LC_1 Logic Functioning bit
 (42 2)  (376 98)  (376 98)  LC_1 Logic Functioning bit
 (43 2)  (377 98)  (377 98)  LC_1 Logic Functioning bit
 (47 2)  (381 98)  (381 98)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (29 3)  (363 99)  (363 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (364 99)  (364 99)  routing T_7_6.lc_trk_g0_2 <X> T_7_6.wire_logic_cluster/lc_1/in_1
 (32 3)  (366 99)  (366 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (368 99)  (368 99)  routing T_7_6.lc_trk_g1_4 <X> T_7_6.input_2_1
 (36 3)  (370 99)  (370 99)  LC_1 Logic Functioning bit
 (37 3)  (371 99)  (371 99)  LC_1 Logic Functioning bit
 (38 3)  (372 99)  (372 99)  LC_1 Logic Functioning bit
 (39 3)  (373 99)  (373 99)  LC_1 Logic Functioning bit
 (40 3)  (374 99)  (374 99)  LC_1 Logic Functioning bit
 (41 3)  (375 99)  (375 99)  LC_1 Logic Functioning bit
 (42 3)  (376 99)  (376 99)  LC_1 Logic Functioning bit
 (43 3)  (377 99)  (377 99)  LC_1 Logic Functioning bit
 (48 3)  (382 99)  (382 99)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (386 99)  (386 99)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (348 100)  (348 100)  routing T_7_6.wire_logic_cluster/lc_0/out <X> T_7_6.lc_trk_g1_0
 (21 4)  (355 100)  (355 100)  routing T_7_6.lft_op_3 <X> T_7_6.lc_trk_g1_3
 (22 4)  (356 100)  (356 100)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (358 100)  (358 100)  routing T_7_6.lft_op_3 <X> T_7_6.lc_trk_g1_3
 (25 4)  (359 100)  (359 100)  routing T_7_6.lft_op_2 <X> T_7_6.lc_trk_g1_2
 (17 5)  (351 101)  (351 101)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (356 101)  (356 101)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (358 101)  (358 101)  routing T_7_6.lft_op_2 <X> T_7_6.lc_trk_g1_2
 (15 7)  (349 103)  (349 103)  routing T_7_6.sp4_v_t_9 <X> T_7_6.lc_trk_g1_4
 (16 7)  (350 103)  (350 103)  routing T_7_6.sp4_v_t_9 <X> T_7_6.lc_trk_g1_4
 (17 7)  (351 103)  (351 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (15 8)  (349 104)  (349 104)  routing T_7_6.sp4_h_r_41 <X> T_7_6.lc_trk_g2_1
 (16 8)  (350 104)  (350 104)  routing T_7_6.sp4_h_r_41 <X> T_7_6.lc_trk_g2_1
 (17 8)  (351 104)  (351 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (352 104)  (352 104)  routing T_7_6.sp4_h_r_41 <X> T_7_6.lc_trk_g2_1
 (25 8)  (359 104)  (359 104)  routing T_7_6.sp4_h_r_34 <X> T_7_6.lc_trk_g2_2
 (18 9)  (352 105)  (352 105)  routing T_7_6.sp4_h_r_41 <X> T_7_6.lc_trk_g2_1
 (22 9)  (356 105)  (356 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (357 105)  (357 105)  routing T_7_6.sp4_h_r_34 <X> T_7_6.lc_trk_g2_2
 (24 9)  (358 105)  (358 105)  routing T_7_6.sp4_h_r_34 <X> T_7_6.lc_trk_g2_2
 (11 10)  (345 106)  (345 106)  routing T_7_6.sp4_v_b_5 <X> T_7_6.sp4_v_t_45
 (25 10)  (359 106)  (359 106)  routing T_7_6.sp4_h_r_38 <X> T_7_6.lc_trk_g2_6
 (12 11)  (346 107)  (346 107)  routing T_7_6.sp4_v_b_5 <X> T_7_6.sp4_v_t_45
 (14 11)  (348 107)  (348 107)  routing T_7_6.tnl_op_4 <X> T_7_6.lc_trk_g2_4
 (15 11)  (349 107)  (349 107)  routing T_7_6.tnl_op_4 <X> T_7_6.lc_trk_g2_4
 (17 11)  (351 107)  (351 107)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (356 107)  (356 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (357 107)  (357 107)  routing T_7_6.sp4_h_r_38 <X> T_7_6.lc_trk_g2_6
 (24 11)  (358 107)  (358 107)  routing T_7_6.sp4_h_r_38 <X> T_7_6.lc_trk_g2_6
 (3 12)  (337 108)  (337 108)  routing T_7_6.sp12_v_b_1 <X> T_7_6.sp12_h_r_1
 (17 12)  (351 108)  (351 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (361 108)  (361 108)  routing T_7_6.lc_trk_g3_6 <X> T_7_6.wire_logic_cluster/lc_6/in_1
 (28 12)  (362 108)  (362 108)  routing T_7_6.lc_trk_g3_6 <X> T_7_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 108)  (363 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 108)  (364 108)  routing T_7_6.lc_trk_g3_6 <X> T_7_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (366 108)  (366 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (368 108)  (368 108)  routing T_7_6.lc_trk_g1_2 <X> T_7_6.wire_logic_cluster/lc_6/in_3
 (35 12)  (369 108)  (369 108)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.input_2_6
 (36 12)  (370 108)  (370 108)  LC_6 Logic Functioning bit
 (37 12)  (371 108)  (371 108)  LC_6 Logic Functioning bit
 (38 12)  (372 108)  (372 108)  LC_6 Logic Functioning bit
 (40 12)  (374 108)  (374 108)  LC_6 Logic Functioning bit
 (41 12)  (375 108)  (375 108)  LC_6 Logic Functioning bit
 (42 12)  (376 108)  (376 108)  LC_6 Logic Functioning bit
 (43 12)  (377 108)  (377 108)  LC_6 Logic Functioning bit
 (3 13)  (337 109)  (337 109)  routing T_7_6.sp12_v_b_1 <X> T_7_6.sp12_h_r_1
 (18 13)  (352 109)  (352 109)  routing T_7_6.sp4_r_v_b_41 <X> T_7_6.lc_trk_g3_1
 (26 13)  (360 109)  (360 109)  routing T_7_6.lc_trk_g2_2 <X> T_7_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (362 109)  (362 109)  routing T_7_6.lc_trk_g2_2 <X> T_7_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 109)  (363 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (364 109)  (364 109)  routing T_7_6.lc_trk_g3_6 <X> T_7_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (365 109)  (365 109)  routing T_7_6.lc_trk_g1_2 <X> T_7_6.wire_logic_cluster/lc_6/in_3
 (32 13)  (366 109)  (366 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (367 109)  (367 109)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.input_2_6
 (35 13)  (369 109)  (369 109)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.input_2_6
 (36 13)  (370 109)  (370 109)  LC_6 Logic Functioning bit
 (37 13)  (371 109)  (371 109)  LC_6 Logic Functioning bit
 (40 13)  (374 109)  (374 109)  LC_6 Logic Functioning bit
 (41 13)  (375 109)  (375 109)  LC_6 Logic Functioning bit
 (42 13)  (376 109)  (376 109)  LC_6 Logic Functioning bit
 (43 13)  (377 109)  (377 109)  LC_6 Logic Functioning bit
 (14 14)  (348 110)  (348 110)  routing T_7_6.sp4_h_r_36 <X> T_7_6.lc_trk_g3_4
 (15 14)  (349 110)  (349 110)  routing T_7_6.sp4_h_l_16 <X> T_7_6.lc_trk_g3_5
 (16 14)  (350 110)  (350 110)  routing T_7_6.sp4_h_l_16 <X> T_7_6.lc_trk_g3_5
 (17 14)  (351 110)  (351 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (355 110)  (355 110)  routing T_7_6.sp4_h_l_34 <X> T_7_6.lc_trk_g3_7
 (22 14)  (356 110)  (356 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (357 110)  (357 110)  routing T_7_6.sp4_h_l_34 <X> T_7_6.lc_trk_g3_7
 (24 14)  (358 110)  (358 110)  routing T_7_6.sp4_h_l_34 <X> T_7_6.lc_trk_g3_7
 (25 14)  (359 110)  (359 110)  routing T_7_6.sp4_h_r_46 <X> T_7_6.lc_trk_g3_6
 (28 14)  (362 110)  (362 110)  routing T_7_6.lc_trk_g2_4 <X> T_7_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 110)  (363 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (364 110)  (364 110)  routing T_7_6.lc_trk_g2_4 <X> T_7_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (365 110)  (365 110)  routing T_7_6.lc_trk_g3_5 <X> T_7_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 110)  (366 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 110)  (367 110)  routing T_7_6.lc_trk_g3_5 <X> T_7_6.wire_logic_cluster/lc_7/in_3
 (34 14)  (368 110)  (368 110)  routing T_7_6.lc_trk_g3_5 <X> T_7_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (370 110)  (370 110)  LC_7 Logic Functioning bit
 (38 14)  (372 110)  (372 110)  LC_7 Logic Functioning bit
 (41 14)  (375 110)  (375 110)  LC_7 Logic Functioning bit
 (42 14)  (376 110)  (376 110)  LC_7 Logic Functioning bit
 (43 14)  (377 110)  (377 110)  LC_7 Logic Functioning bit
 (50 14)  (384 110)  (384 110)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (339 111)  (339 111)  routing T_7_6.sp4_h_l_44 <X> T_7_6.sp4_v_t_44
 (15 15)  (349 111)  (349 111)  routing T_7_6.sp4_h_r_36 <X> T_7_6.lc_trk_g3_4
 (16 15)  (350 111)  (350 111)  routing T_7_6.sp4_h_r_36 <X> T_7_6.lc_trk_g3_4
 (17 15)  (351 111)  (351 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (352 111)  (352 111)  routing T_7_6.sp4_h_l_16 <X> T_7_6.lc_trk_g3_5
 (21 15)  (355 111)  (355 111)  routing T_7_6.sp4_h_l_34 <X> T_7_6.lc_trk_g3_7
 (22 15)  (356 111)  (356 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (357 111)  (357 111)  routing T_7_6.sp4_h_r_46 <X> T_7_6.lc_trk_g3_6
 (24 15)  (358 111)  (358 111)  routing T_7_6.sp4_h_r_46 <X> T_7_6.lc_trk_g3_6
 (25 15)  (359 111)  (359 111)  routing T_7_6.sp4_h_r_46 <X> T_7_6.lc_trk_g3_6
 (27 15)  (361 111)  (361 111)  routing T_7_6.lc_trk_g1_0 <X> T_7_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 111)  (363 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (371 111)  (371 111)  LC_7 Logic Functioning bit
 (39 15)  (373 111)  (373 111)  LC_7 Logic Functioning bit
 (40 15)  (374 111)  (374 111)  LC_7 Logic Functioning bit
 (42 15)  (376 111)  (376 111)  LC_7 Logic Functioning bit


LogicTile_8_6

 (8 3)  (396 99)  (396 99)  routing T_8_6.sp4_h_l_36 <X> T_8_6.sp4_v_t_36
 (19 6)  (407 102)  (407 102)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_9_6

 (22 0)  (464 96)  (464 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (463 97)  (463 97)  routing T_9_6.sp4_r_v_b_32 <X> T_9_6.lc_trk_g0_3
 (37 2)  (479 98)  (479 98)  LC_1 Logic Functioning bit
 (39 2)  (481 98)  (481 98)  LC_1 Logic Functioning bit
 (40 2)  (482 98)  (482 98)  LC_1 Logic Functioning bit
 (42 2)  (484 98)  (484 98)  LC_1 Logic Functioning bit
 (26 3)  (468 99)  (468 99)  routing T_9_6.lc_trk_g0_3 <X> T_9_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 99)  (471 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (478 99)  (478 99)  LC_1 Logic Functioning bit
 (38 3)  (480 99)  (480 99)  LC_1 Logic Functioning bit
 (41 3)  (483 99)  (483 99)  LC_1 Logic Functioning bit
 (43 3)  (485 99)  (485 99)  LC_1 Logic Functioning bit
 (46 3)  (488 99)  (488 99)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2


IO_Tile_13_6

 (16 0)  (662 96)  (662 96)  IOB_0 IO Functioning bit
 (3 1)  (649 97)  (649 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 99)  (663 99)  IOB_0 IO Functioning bit
 (12 4)  (658 100)  (658 100)  routing T_13_6.lc_trk_g1_5 <X> T_13_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (659 100)  (659 100)  routing T_13_6.lc_trk_g1_5 <X> T_13_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (662 100)  (662 100)  IOB_0 IO Functioning bit
 (13 5)  (659 101)  (659 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0

 (10 10)  (656 106)  (656 106)  routing T_13_6.lc_trk_g1_7 <X> T_13_6.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (657 106)  (657 106)  routing T_13_6.lc_trk_g1_7 <X> T_13_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (658 106)  (658 106)  routing T_13_6.lc_trk_g1_2 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (662 106)  (662 106)  IOB_1 IO Functioning bit
 (6 11)  (652 107)  (652 107)  routing T_13_6.span12_horz_10 <X> T_13_6.lc_trk_g1_2
 (7 11)  (653 107)  (653 107)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (10 11)  (656 107)  (656 107)  routing T_13_6.lc_trk_g1_7 <X> T_13_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (657 107)  (657 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (658 107)  (658 107)  routing T_13_6.lc_trk_g1_2 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (659 107)  (659 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (652 108)  (652 108)  routing T_13_6.span12_horz_21 <X> T_13_6.lc_trk_g1_5
 (7 12)  (653 108)  (653 108)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_21 lc_trk_g1_5
 (8 13)  (654 109)  (654 109)  routing T_13_6.span12_horz_21 <X> T_13_6.lc_trk_g1_5
 (17 13)  (663 109)  (663 109)  IOB_1 IO Functioning bit
 (5 14)  (651 110)  (651 110)  routing T_13_6.span4_horz_39 <X> T_13_6.lc_trk_g1_7
 (6 14)  (652 110)  (652 110)  routing T_13_6.span4_horz_39 <X> T_13_6.lc_trk_g1_7
 (7 14)  (653 110)  (653 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (654 110)  (654 110)  routing T_13_6.span4_horz_39 <X> T_13_6.lc_trk_g1_7
 (17 14)  (663 110)  (663 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (11 0)  (6 80)  (6 80)  routing T_0_5.span4_horz_1 <X> T_0_5.span4_vert_t_12
 (12 0)  (5 80)  (5 80)  routing T_0_5.span4_horz_1 <X> T_0_5.span4_vert_t_12
 (3 1)  (14 81)  (14 81)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 86)  (15 86)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5



LogicTile_2_5



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control

 (3 4)  (129 84)  (129 84)  routing T_3_5.sp12_v_b_0 <X> T_3_5.sp12_h_r_0
 (3 5)  (129 85)  (129 85)  routing T_3_5.sp12_v_b_0 <X> T_3_5.sp12_h_r_0


LogicTile_4_5

 (0 0)  (168 80)  (168 80)  Negative Clock bit

 (27 0)  (195 80)  (195 80)  routing T_4_5.lc_trk_g3_4 <X> T_4_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 80)  (196 80)  routing T_4_5.lc_trk_g3_4 <X> T_4_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 80)  (197 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 80)  (198 80)  routing T_4_5.lc_trk_g3_4 <X> T_4_5.wire_logic_cluster/lc_0/in_1
 (35 0)  (203 80)  (203 80)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.input_2_0
 (44 0)  (212 80)  (212 80)  LC_0 Logic Functioning bit
 (32 1)  (200 81)  (200 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (201 81)  (201 81)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.input_2_0
 (35 1)  (203 81)  (203 81)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.input_2_0
 (0 2)  (168 82)  (168 82)  routing T_4_5.glb_netwk_3 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (2 2)  (170 82)  (170 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (177 82)  (177 82)  routing T_4_5.sp4_h_r_10 <X> T_4_5.sp4_h_l_36
 (10 2)  (178 82)  (178 82)  routing T_4_5.sp4_h_r_10 <X> T_4_5.sp4_h_l_36
 (11 2)  (179 82)  (179 82)  routing T_4_5.sp4_h_r_8 <X> T_4_5.sp4_v_t_39
 (13 2)  (181 82)  (181 82)  routing T_4_5.sp4_h_r_8 <X> T_4_5.sp4_v_t_39
 (27 2)  (195 82)  (195 82)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 82)  (196 82)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 82)  (197 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 82)  (200 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (204 82)  (204 82)  LC_1 Logic Functioning bit
 (37 2)  (205 82)  (205 82)  LC_1 Logic Functioning bit
 (38 2)  (206 82)  (206 82)  LC_1 Logic Functioning bit
 (39 2)  (207 82)  (207 82)  LC_1 Logic Functioning bit
 (44 2)  (212 82)  (212 82)  LC_1 Logic Functioning bit
 (45 2)  (213 82)  (213 82)  LC_1 Logic Functioning bit
 (0 3)  (168 83)  (168 83)  routing T_4_5.glb_netwk_3 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (12 3)  (180 83)  (180 83)  routing T_4_5.sp4_h_r_8 <X> T_4_5.sp4_v_t_39
 (40 3)  (208 83)  (208 83)  LC_1 Logic Functioning bit
 (41 3)  (209 83)  (209 83)  LC_1 Logic Functioning bit
 (42 3)  (210 83)  (210 83)  LC_1 Logic Functioning bit
 (43 3)  (211 83)  (211 83)  LC_1 Logic Functioning bit
 (9 4)  (177 84)  (177 84)  routing T_4_5.sp4_v_t_41 <X> T_4_5.sp4_h_r_4
 (21 4)  (189 84)  (189 84)  routing T_4_5.wire_logic_cluster/lc_3/out <X> T_4_5.lc_trk_g1_3
 (22 4)  (190 84)  (190 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (193 84)  (193 84)  routing T_4_5.wire_logic_cluster/lc_2/out <X> T_4_5.lc_trk_g1_2
 (27 4)  (195 84)  (195 84)  routing T_4_5.lc_trk_g1_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 84)  (197 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 84)  (200 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (204 84)  (204 84)  LC_2 Logic Functioning bit
 (37 4)  (205 84)  (205 84)  LC_2 Logic Functioning bit
 (38 4)  (206 84)  (206 84)  LC_2 Logic Functioning bit
 (39 4)  (207 84)  (207 84)  LC_2 Logic Functioning bit
 (44 4)  (212 84)  (212 84)  LC_2 Logic Functioning bit
 (45 4)  (213 84)  (213 84)  LC_2 Logic Functioning bit
 (22 5)  (190 85)  (190 85)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (198 85)  (198 85)  routing T_4_5.lc_trk_g1_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (40 5)  (208 85)  (208 85)  LC_2 Logic Functioning bit
 (41 5)  (209 85)  (209 85)  LC_2 Logic Functioning bit
 (42 5)  (210 85)  (210 85)  LC_2 Logic Functioning bit
 (43 5)  (211 85)  (211 85)  LC_2 Logic Functioning bit
 (53 5)  (221 85)  (221 85)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (182 86)  (182 86)  routing T_4_5.wire_logic_cluster/lc_4/out <X> T_4_5.lc_trk_g1_4
 (17 6)  (185 86)  (185 86)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (186 86)  (186 86)  routing T_4_5.wire_logic_cluster/lc_5/out <X> T_4_5.lc_trk_g1_5
 (21 6)  (189 86)  (189 86)  routing T_4_5.wire_logic_cluster/lc_7/out <X> T_4_5.lc_trk_g1_7
 (22 6)  (190 86)  (190 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (193 86)  (193 86)  routing T_4_5.wire_logic_cluster/lc_6/out <X> T_4_5.lc_trk_g1_6
 (27 6)  (195 86)  (195 86)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 86)  (197 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 86)  (200 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (204 86)  (204 86)  LC_3 Logic Functioning bit
 (37 6)  (205 86)  (205 86)  LC_3 Logic Functioning bit
 (38 6)  (206 86)  (206 86)  LC_3 Logic Functioning bit
 (39 6)  (207 86)  (207 86)  LC_3 Logic Functioning bit
 (44 6)  (212 86)  (212 86)  LC_3 Logic Functioning bit
 (45 6)  (213 86)  (213 86)  LC_3 Logic Functioning bit
 (2 7)  (170 87)  (170 87)  Column buffer control bit: LH_colbuf_cntl_3

 (17 7)  (185 87)  (185 87)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (190 87)  (190 87)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (198 87)  (198 87)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (40 7)  (208 87)  (208 87)  LC_3 Logic Functioning bit
 (41 7)  (209 87)  (209 87)  LC_3 Logic Functioning bit
 (42 7)  (210 87)  (210 87)  LC_3 Logic Functioning bit
 (43 7)  (211 87)  (211 87)  LC_3 Logic Functioning bit
 (27 8)  (195 88)  (195 88)  routing T_4_5.lc_trk_g1_4 <X> T_4_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 88)  (197 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 88)  (198 88)  routing T_4_5.lc_trk_g1_4 <X> T_4_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 88)  (200 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (204 88)  (204 88)  LC_4 Logic Functioning bit
 (37 8)  (205 88)  (205 88)  LC_4 Logic Functioning bit
 (38 8)  (206 88)  (206 88)  LC_4 Logic Functioning bit
 (39 8)  (207 88)  (207 88)  LC_4 Logic Functioning bit
 (44 8)  (212 88)  (212 88)  LC_4 Logic Functioning bit
 (45 8)  (213 88)  (213 88)  LC_4 Logic Functioning bit
 (40 9)  (208 89)  (208 89)  LC_4 Logic Functioning bit
 (41 9)  (209 89)  (209 89)  LC_4 Logic Functioning bit
 (42 9)  (210 89)  (210 89)  LC_4 Logic Functioning bit
 (43 9)  (211 89)  (211 89)  LC_4 Logic Functioning bit
 (14 10)  (182 90)  (182 90)  routing T_4_5.sp4_h_r_44 <X> T_4_5.lc_trk_g2_4
 (27 10)  (195 90)  (195 90)  routing T_4_5.lc_trk_g1_5 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 90)  (197 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 90)  (198 90)  routing T_4_5.lc_trk_g1_5 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 90)  (200 90)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (204 90)  (204 90)  LC_5 Logic Functioning bit
 (37 10)  (205 90)  (205 90)  LC_5 Logic Functioning bit
 (38 10)  (206 90)  (206 90)  LC_5 Logic Functioning bit
 (39 10)  (207 90)  (207 90)  LC_5 Logic Functioning bit
 (44 10)  (212 90)  (212 90)  LC_5 Logic Functioning bit
 (45 10)  (213 90)  (213 90)  LC_5 Logic Functioning bit
 (53 10)  (221 90)  (221 90)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (182 91)  (182 91)  routing T_4_5.sp4_h_r_44 <X> T_4_5.lc_trk_g2_4
 (15 11)  (183 91)  (183 91)  routing T_4_5.sp4_h_r_44 <X> T_4_5.lc_trk_g2_4
 (16 11)  (184 91)  (184 91)  routing T_4_5.sp4_h_r_44 <X> T_4_5.lc_trk_g2_4
 (17 11)  (185 91)  (185 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (190 91)  (190 91)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (192 91)  (192 91)  routing T_4_5.tnr_op_6 <X> T_4_5.lc_trk_g2_6
 (40 11)  (208 91)  (208 91)  LC_5 Logic Functioning bit
 (41 11)  (209 91)  (209 91)  LC_5 Logic Functioning bit
 (42 11)  (210 91)  (210 91)  LC_5 Logic Functioning bit
 (43 11)  (211 91)  (211 91)  LC_5 Logic Functioning bit
 (17 12)  (185 92)  (185 92)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 92)  (186 92)  routing T_4_5.wire_logic_cluster/lc_1/out <X> T_4_5.lc_trk_g3_1
 (27 12)  (195 92)  (195 92)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 92)  (197 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 92)  (198 92)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 92)  (200 92)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (204 92)  (204 92)  LC_6 Logic Functioning bit
 (37 12)  (205 92)  (205 92)  LC_6 Logic Functioning bit
 (38 12)  (206 92)  (206 92)  LC_6 Logic Functioning bit
 (39 12)  (207 92)  (207 92)  LC_6 Logic Functioning bit
 (44 12)  (212 92)  (212 92)  LC_6 Logic Functioning bit
 (45 12)  (213 92)  (213 92)  LC_6 Logic Functioning bit
 (2 13)  (170 93)  (170 93)  Column buffer control bit: LH_colbuf_cntl_6

 (30 13)  (198 93)  (198 93)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (40 13)  (208 93)  (208 93)  LC_6 Logic Functioning bit
 (41 13)  (209 93)  (209 93)  LC_6 Logic Functioning bit
 (42 13)  (210 93)  (210 93)  LC_6 Logic Functioning bit
 (43 13)  (211 93)  (211 93)  LC_6 Logic Functioning bit
 (0 14)  (168 94)  (168 94)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 94)  (169 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (195 94)  (195 94)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 94)  (197 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 94)  (198 94)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 94)  (200 94)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (205 94)  (205 94)  LC_7 Logic Functioning bit
 (39 14)  (207 94)  (207 94)  LC_7 Logic Functioning bit
 (41 14)  (209 94)  (209 94)  LC_7 Logic Functioning bit
 (43 14)  (211 94)  (211 94)  LC_7 Logic Functioning bit
 (45 14)  (213 94)  (213 94)  LC_7 Logic Functioning bit
 (1 15)  (169 95)  (169 95)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_7/s_r
 (15 15)  (183 95)  (183 95)  routing T_4_5.tnr_op_4 <X> T_4_5.lc_trk_g3_4
 (17 15)  (185 95)  (185 95)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (30 15)  (198 95)  (198 95)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (37 15)  (205 95)  (205 95)  LC_7 Logic Functioning bit
 (39 15)  (207 95)  (207 95)  LC_7 Logic Functioning bit
 (41 15)  (209 95)  (209 95)  LC_7 Logic Functioning bit
 (43 15)  (211 95)  (211 95)  LC_7 Logic Functioning bit
 (48 15)  (216 95)  (216 95)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_5

 (0 0)  (222 80)  (222 80)  Negative Clock bit

 (4 0)  (226 80)  (226 80)  routing T_5_5.sp4_v_t_37 <X> T_5_5.sp4_v_b_0
 (17 0)  (239 80)  (239 80)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (240 80)  (240 80)  routing T_5_5.wire_logic_cluster/lc_1/out <X> T_5_5.lc_trk_g0_1
 (22 0)  (244 80)  (244 80)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (28 0)  (250 80)  (250 80)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 80)  (251 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 80)  (253 80)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 80)  (254 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 80)  (255 80)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (256 80)  (256 80)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (37 0)  (259 80)  (259 80)  LC_0 Logic Functioning bit
 (39 0)  (261 80)  (261 80)  LC_0 Logic Functioning bit
 (42 0)  (264 80)  (264 80)  LC_0 Logic Functioning bit
 (43 0)  (265 80)  (265 80)  LC_0 Logic Functioning bit
 (45 0)  (267 80)  (267 80)  LC_0 Logic Functioning bit
 (52 0)  (274 80)  (274 80)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (237 81)  (237 81)  routing T_5_5.bot_op_0 <X> T_5_5.lc_trk_g0_0
 (17 1)  (239 81)  (239 81)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (243 81)  (243 81)  routing T_5_5.sp4_r_v_b_32 <X> T_5_5.lc_trk_g0_3
 (22 1)  (244 81)  (244 81)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (246 81)  (246 81)  routing T_5_5.top_op_2 <X> T_5_5.lc_trk_g0_2
 (25 1)  (247 81)  (247 81)  routing T_5_5.top_op_2 <X> T_5_5.lc_trk_g0_2
 (27 1)  (249 81)  (249 81)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (250 81)  (250 81)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 81)  (251 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 81)  (252 81)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (253 81)  (253 81)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 81)  (254 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (255 81)  (255 81)  routing T_5_5.lc_trk_g2_0 <X> T_5_5.input_2_0
 (42 1)  (264 81)  (264 81)  LC_0 Logic Functioning bit
 (43 1)  (265 81)  (265 81)  LC_0 Logic Functioning bit
 (48 1)  (270 81)  (270 81)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (273 81)  (273 81)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (275 81)  (275 81)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (222 82)  (222 82)  routing T_5_5.glb_netwk_3 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (2 2)  (224 82)  (224 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (236 82)  (236 82)  routing T_5_5.wire_logic_cluster/lc_4/out <X> T_5_5.lc_trk_g0_4
 (27 2)  (249 82)  (249 82)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 82)  (250 82)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 82)  (251 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 82)  (254 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 82)  (255 82)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 82)  (258 82)  LC_1 Logic Functioning bit
 (37 2)  (259 82)  (259 82)  LC_1 Logic Functioning bit
 (39 2)  (261 82)  (261 82)  LC_1 Logic Functioning bit
 (43 2)  (265 82)  (265 82)  LC_1 Logic Functioning bit
 (0 3)  (222 83)  (222 83)  routing T_5_5.glb_netwk_3 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (17 3)  (239 83)  (239 83)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (249 83)  (249 83)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 83)  (250 83)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 83)  (251 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 83)  (252 83)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (31 3)  (253 83)  (253 83)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 83)  (254 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (257 83)  (257 83)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.input_2_1
 (36 3)  (258 83)  (258 83)  LC_1 Logic Functioning bit
 (37 3)  (259 83)  (259 83)  LC_1 Logic Functioning bit
 (38 3)  (260 83)  (260 83)  LC_1 Logic Functioning bit
 (40 3)  (262 83)  (262 83)  LC_1 Logic Functioning bit
 (42 3)  (264 83)  (264 83)  LC_1 Logic Functioning bit
 (1 4)  (223 84)  (223 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (237 84)  (237 84)  routing T_5_5.sp4_h_l_4 <X> T_5_5.lc_trk_g1_1
 (16 4)  (238 84)  (238 84)  routing T_5_5.sp4_h_l_4 <X> T_5_5.lc_trk_g1_1
 (17 4)  (239 84)  (239 84)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (240 84)  (240 84)  routing T_5_5.sp4_h_l_4 <X> T_5_5.lc_trk_g1_1
 (26 4)  (248 84)  (248 84)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (29 4)  (251 84)  (251 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 84)  (254 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 84)  (255 84)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 84)  (256 84)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (39 4)  (261 84)  (261 84)  LC_2 Logic Functioning bit
 (41 4)  (263 84)  (263 84)  LC_2 Logic Functioning bit
 (1 5)  (223 85)  (223 85)  routing T_5_5.lc_trk_g0_2 <X> T_5_5.wire_logic_cluster/lc_7/cen
 (18 5)  (240 85)  (240 85)  routing T_5_5.sp4_h_l_4 <X> T_5_5.lc_trk_g1_1
 (26 5)  (248 85)  (248 85)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 85)  (249 85)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 85)  (250 85)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 85)  (251 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 85)  (252 85)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (32 5)  (254 85)  (254 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (255 85)  (255 85)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.input_2_2
 (34 5)  (256 85)  (256 85)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.input_2_2
 (35 5)  (257 85)  (257 85)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.input_2_2
 (36 5)  (258 85)  (258 85)  LC_2 Logic Functioning bit
 (37 5)  (259 85)  (259 85)  LC_2 Logic Functioning bit
 (38 5)  (260 85)  (260 85)  LC_2 Logic Functioning bit
 (40 5)  (262 85)  (262 85)  LC_2 Logic Functioning bit
 (41 5)  (263 85)  (263 85)  LC_2 Logic Functioning bit
 (43 5)  (265 85)  (265 85)  LC_2 Logic Functioning bit
 (29 6)  (251 86)  (251 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 86)  (252 86)  routing T_5_5.lc_trk_g0_4 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 86)  (253 86)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 86)  (254 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 86)  (255 86)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 86)  (256 86)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 86)  (258 86)  LC_3 Logic Functioning bit
 (37 6)  (259 86)  (259 86)  LC_3 Logic Functioning bit
 (38 6)  (260 86)  (260 86)  LC_3 Logic Functioning bit
 (39 6)  (261 86)  (261 86)  LC_3 Logic Functioning bit
 (40 6)  (262 86)  (262 86)  LC_3 Logic Functioning bit
 (41 6)  (263 86)  (263 86)  LC_3 Logic Functioning bit
 (43 6)  (265 86)  (265 86)  LC_3 Logic Functioning bit
 (50 6)  (272 86)  (272 86)  Cascade bit: LH_LC03_inmux02_5

 (2 7)  (224 87)  (224 87)  Column buffer control bit: LH_colbuf_cntl_3

 (29 7)  (251 87)  (251 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (258 87)  (258 87)  LC_3 Logic Functioning bit
 (37 7)  (259 87)  (259 87)  LC_3 Logic Functioning bit
 (38 7)  (260 87)  (260 87)  LC_3 Logic Functioning bit
 (39 7)  (261 87)  (261 87)  LC_3 Logic Functioning bit
 (40 7)  (262 87)  (262 87)  LC_3 Logic Functioning bit
 (41 7)  (263 87)  (263 87)  LC_3 Logic Functioning bit
 (42 7)  (264 87)  (264 87)  LC_3 Logic Functioning bit
 (43 7)  (265 87)  (265 87)  LC_3 Logic Functioning bit
 (22 8)  (244 88)  (244 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (245 88)  (245 88)  routing T_5_5.sp4_v_t_30 <X> T_5_5.lc_trk_g2_3
 (24 8)  (246 88)  (246 88)  routing T_5_5.sp4_v_t_30 <X> T_5_5.lc_trk_g2_3
 (27 8)  (249 88)  (249 88)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 88)  (250 88)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 88)  (251 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (254 88)  (254 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (259 88)  (259 88)  LC_4 Logic Functioning bit
 (39 8)  (261 88)  (261 88)  LC_4 Logic Functioning bit
 (14 9)  (236 89)  (236 89)  routing T_5_5.tnl_op_0 <X> T_5_5.lc_trk_g2_0
 (15 9)  (237 89)  (237 89)  routing T_5_5.tnl_op_0 <X> T_5_5.lc_trk_g2_0
 (17 9)  (239 89)  (239 89)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (244 89)  (244 89)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (246 89)  (246 89)  routing T_5_5.tnl_op_2 <X> T_5_5.lc_trk_g2_2
 (25 9)  (247 89)  (247 89)  routing T_5_5.tnl_op_2 <X> T_5_5.lc_trk_g2_2
 (26 9)  (248 89)  (248 89)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (27 9)  (249 89)  (249 89)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 89)  (250 89)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 89)  (251 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 89)  (252 89)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_4/in_1
 (31 9)  (253 89)  (253 89)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (29 10)  (251 90)  (251 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 90)  (254 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 90)  (256 90)  routing T_5_5.lc_trk_g1_1 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (258 90)  (258 90)  LC_5 Logic Functioning bit
 (37 10)  (259 90)  (259 90)  LC_5 Logic Functioning bit
 (38 10)  (260 90)  (260 90)  LC_5 Logic Functioning bit
 (39 10)  (261 90)  (261 90)  LC_5 Logic Functioning bit
 (40 10)  (262 90)  (262 90)  LC_5 Logic Functioning bit
 (42 10)  (264 90)  (264 90)  LC_5 Logic Functioning bit
 (50 10)  (272 90)  (272 90)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (249 91)  (249 91)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 91)  (250 91)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 91)  (251 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (258 91)  (258 91)  LC_5 Logic Functioning bit
 (37 11)  (259 91)  (259 91)  LC_5 Logic Functioning bit
 (38 11)  (260 91)  (260 91)  LC_5 Logic Functioning bit
 (39 11)  (261 91)  (261 91)  LC_5 Logic Functioning bit
 (40 11)  (262 91)  (262 91)  LC_5 Logic Functioning bit
 (42 11)  (264 91)  (264 91)  LC_5 Logic Functioning bit
 (43 11)  (265 91)  (265 91)  LC_5 Logic Functioning bit
 (14 12)  (236 92)  (236 92)  routing T_5_5.wire_logic_cluster/lc_0/out <X> T_5_5.lc_trk_g3_0
 (15 12)  (237 92)  (237 92)  routing T_5_5.tnr_op_1 <X> T_5_5.lc_trk_g3_1
 (17 12)  (239 92)  (239 92)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (243 92)  (243 92)  routing T_5_5.rgt_op_3 <X> T_5_5.lc_trk_g3_3
 (22 12)  (244 92)  (244 92)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (246 92)  (246 92)  routing T_5_5.rgt_op_3 <X> T_5_5.lc_trk_g3_3
 (2 13)  (224 93)  (224 93)  Column buffer control bit: LH_colbuf_cntl_6

 (17 13)  (239 93)  (239 93)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (244 93)  (244 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (247 93)  (247 93)  routing T_5_5.sp4_r_v_b_42 <X> T_5_5.lc_trk_g3_2
 (5 14)  (227 94)  (227 94)  routing T_5_5.sp4_v_t_38 <X> T_5_5.sp4_h_l_44
 (15 14)  (237 94)  (237 94)  routing T_5_5.sp4_v_t_32 <X> T_5_5.lc_trk_g3_5
 (16 14)  (238 94)  (238 94)  routing T_5_5.sp4_v_t_32 <X> T_5_5.lc_trk_g3_5
 (17 14)  (239 94)  (239 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (243 94)  (243 94)  routing T_5_5.sp4_h_l_34 <X> T_5_5.lc_trk_g3_7
 (22 14)  (244 94)  (244 94)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (245 94)  (245 94)  routing T_5_5.sp4_h_l_34 <X> T_5_5.lc_trk_g3_7
 (24 14)  (246 94)  (246 94)  routing T_5_5.sp4_h_l_34 <X> T_5_5.lc_trk_g3_7
 (25 14)  (247 94)  (247 94)  routing T_5_5.sp4_v_b_38 <X> T_5_5.lc_trk_g3_6
 (4 15)  (226 95)  (226 95)  routing T_5_5.sp4_v_t_38 <X> T_5_5.sp4_h_l_44
 (6 15)  (228 95)  (228 95)  routing T_5_5.sp4_v_t_38 <X> T_5_5.sp4_h_l_44
 (21 15)  (243 95)  (243 95)  routing T_5_5.sp4_h_l_34 <X> T_5_5.lc_trk_g3_7
 (22 15)  (244 95)  (244 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (245 95)  (245 95)  routing T_5_5.sp4_v_b_38 <X> T_5_5.lc_trk_g3_6
 (25 15)  (247 95)  (247 95)  routing T_5_5.sp4_v_b_38 <X> T_5_5.lc_trk_g3_6


LogicTile_6_5

 (0 0)  (276 80)  (276 80)  Negative Clock bit

 (14 0)  (290 80)  (290 80)  routing T_6_5.wire_logic_cluster/lc_0/out <X> T_6_5.lc_trk_g0_0
 (21 0)  (297 80)  (297 80)  routing T_6_5.lft_op_3 <X> T_6_5.lc_trk_g0_3
 (22 0)  (298 80)  (298 80)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (300 80)  (300 80)  routing T_6_5.lft_op_3 <X> T_6_5.lc_trk_g0_3
 (28 0)  (304 80)  (304 80)  routing T_6_5.lc_trk_g2_1 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 80)  (305 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 80)  (308 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 80)  (310 80)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_0/in_3
 (35 0)  (311 80)  (311 80)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_0
 (36 0)  (312 80)  (312 80)  LC_0 Logic Functioning bit
 (45 0)  (321 80)  (321 80)  LC_0 Logic Functioning bit
 (13 1)  (289 81)  (289 81)  routing T_6_5.sp4_v_t_44 <X> T_6_5.sp4_h_r_2
 (17 1)  (293 81)  (293 81)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (298 81)  (298 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (299 81)  (299 81)  routing T_6_5.sp4_h_r_2 <X> T_6_5.lc_trk_g0_2
 (24 1)  (300 81)  (300 81)  routing T_6_5.sp4_h_r_2 <X> T_6_5.lc_trk_g0_2
 (25 1)  (301 81)  (301 81)  routing T_6_5.sp4_h_r_2 <X> T_6_5.lc_trk_g0_2
 (29 1)  (305 81)  (305 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (307 81)  (307 81)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 81)  (308 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (309 81)  (309 81)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_0
 (34 1)  (310 81)  (310 81)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_0
 (35 1)  (311 81)  (311 81)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_0
 (36 1)  (312 81)  (312 81)  LC_0 Logic Functioning bit
 (37 1)  (313 81)  (313 81)  LC_0 Logic Functioning bit
 (39 1)  (315 81)  (315 81)  LC_0 Logic Functioning bit
 (40 1)  (316 81)  (316 81)  LC_0 Logic Functioning bit
 (42 1)  (318 81)  (318 81)  LC_0 Logic Functioning bit
 (47 1)  (323 81)  (323 81)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (276 82)  (276 82)  routing T_6_5.glb_netwk_3 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (2 2)  (278 82)  (278 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (280 82)  (280 82)  routing T_6_5.sp4_h_r_6 <X> T_6_5.sp4_v_t_37
 (6 2)  (282 82)  (282 82)  routing T_6_5.sp4_h_r_6 <X> T_6_5.sp4_v_t_37
 (13 2)  (289 82)  (289 82)  routing T_6_5.sp4_h_r_2 <X> T_6_5.sp4_v_t_39
 (15 2)  (291 82)  (291 82)  routing T_6_5.top_op_5 <X> T_6_5.lc_trk_g0_5
 (17 2)  (293 82)  (293 82)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (297 82)  (297 82)  routing T_6_5.sp12_h_l_4 <X> T_6_5.lc_trk_g0_7
 (22 2)  (298 82)  (298 82)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (300 82)  (300 82)  routing T_6_5.sp12_h_l_4 <X> T_6_5.lc_trk_g0_7
 (27 2)  (303 82)  (303 82)  routing T_6_5.lc_trk_g1_1 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 82)  (305 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 82)  (308 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 82)  (309 82)  routing T_6_5.lc_trk_g3_1 <X> T_6_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 82)  (310 82)  routing T_6_5.lc_trk_g3_1 <X> T_6_5.wire_logic_cluster/lc_1/in_3
 (35 2)  (311 82)  (311 82)  routing T_6_5.lc_trk_g0_7 <X> T_6_5.input_2_1
 (36 2)  (312 82)  (312 82)  LC_1 Logic Functioning bit
 (41 2)  (317 82)  (317 82)  LC_1 Logic Functioning bit
 (43 2)  (319 82)  (319 82)  LC_1 Logic Functioning bit
 (45 2)  (321 82)  (321 82)  LC_1 Logic Functioning bit
 (0 3)  (276 83)  (276 83)  routing T_6_5.glb_netwk_3 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (5 3)  (281 83)  (281 83)  routing T_6_5.sp4_h_r_6 <X> T_6_5.sp4_v_t_37
 (12 3)  (288 83)  (288 83)  routing T_6_5.sp4_h_r_2 <X> T_6_5.sp4_v_t_39
 (18 3)  (294 83)  (294 83)  routing T_6_5.top_op_5 <X> T_6_5.lc_trk_g0_5
 (21 3)  (297 83)  (297 83)  routing T_6_5.sp12_h_l_4 <X> T_6_5.lc_trk_g0_7
 (26 3)  (302 83)  (302 83)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_1/in_0
 (27 3)  (303 83)  (303 83)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 83)  (305 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (308 83)  (308 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (311 83)  (311 83)  routing T_6_5.lc_trk_g0_7 <X> T_6_5.input_2_1
 (37 3)  (313 83)  (313 83)  LC_1 Logic Functioning bit
 (41 3)  (317 83)  (317 83)  LC_1 Logic Functioning bit
 (43 3)  (319 83)  (319 83)  LC_1 Logic Functioning bit
 (47 3)  (323 83)  (323 83)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (9 4)  (285 84)  (285 84)  routing T_6_5.sp4_v_t_41 <X> T_6_5.sp4_h_r_4
 (17 4)  (293 84)  (293 84)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (294 84)  (294 84)  routing T_6_5.wire_logic_cluster/lc_1/out <X> T_6_5.lc_trk_g1_1
 (21 4)  (297 84)  (297 84)  routing T_6_5.wire_logic_cluster/lc_3/out <X> T_6_5.lc_trk_g1_3
 (22 4)  (298 84)  (298 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (305 84)  (305 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 84)  (306 84)  routing T_6_5.lc_trk_g0_5 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 84)  (307 84)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 84)  (308 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 84)  (309 84)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 84)  (312 84)  LC_2 Logic Functioning bit
 (38 4)  (314 84)  (314 84)  LC_2 Logic Functioning bit
 (43 4)  (319 84)  (319 84)  LC_2 Logic Functioning bit
 (45 4)  (321 84)  (321 84)  LC_2 Logic Functioning bit
 (22 5)  (298 85)  (298 85)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (300 85)  (300 85)  routing T_6_5.top_op_2 <X> T_6_5.lc_trk_g1_2
 (25 5)  (301 85)  (301 85)  routing T_6_5.top_op_2 <X> T_6_5.lc_trk_g1_2
 (26 5)  (302 85)  (302 85)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 85)  (304 85)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 85)  (305 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 85)  (307 85)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 85)  (308 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (311 85)  (311 85)  routing T_6_5.lc_trk_g0_2 <X> T_6_5.input_2_2
 (37 5)  (313 85)  (313 85)  LC_2 Logic Functioning bit
 (39 5)  (315 85)  (315 85)  LC_2 Logic Functioning bit
 (43 5)  (319 85)  (319 85)  LC_2 Logic Functioning bit
 (15 6)  (291 86)  (291 86)  routing T_6_5.lft_op_5 <X> T_6_5.lc_trk_g1_5
 (17 6)  (293 86)  (293 86)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (294 86)  (294 86)  routing T_6_5.lft_op_5 <X> T_6_5.lc_trk_g1_5
 (26 6)  (302 86)  (302 86)  routing T_6_5.lc_trk_g0_5 <X> T_6_5.wire_logic_cluster/lc_3/in_0
 (28 6)  (304 86)  (304 86)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 86)  (305 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 86)  (306 86)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 86)  (308 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (310 86)  (310 86)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (37 6)  (313 86)  (313 86)  LC_3 Logic Functioning bit
 (39 6)  (315 86)  (315 86)  LC_3 Logic Functioning bit
 (45 6)  (321 86)  (321 86)  LC_3 Logic Functioning bit
 (2 7)  (278 87)  (278 87)  Column buffer control bit: LH_colbuf_cntl_3

 (29 7)  (305 87)  (305 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 87)  (307 87)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (36 7)  (312 87)  (312 87)  LC_3 Logic Functioning bit
 (37 7)  (313 87)  (313 87)  LC_3 Logic Functioning bit
 (38 7)  (314 87)  (314 87)  LC_3 Logic Functioning bit
 (39 7)  (315 87)  (315 87)  LC_3 Logic Functioning bit
 (40 7)  (316 87)  (316 87)  LC_3 Logic Functioning bit
 (42 7)  (318 87)  (318 87)  LC_3 Logic Functioning bit
 (46 7)  (322 87)  (322 87)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (329 87)  (329 87)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (291 88)  (291 88)  routing T_6_5.tnl_op_1 <X> T_6_5.lc_trk_g2_1
 (17 8)  (293 88)  (293 88)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (301 88)  (301 88)  routing T_6_5.wire_logic_cluster/lc_2/out <X> T_6_5.lc_trk_g2_2
 (10 9)  (286 89)  (286 89)  routing T_6_5.sp4_h_r_2 <X> T_6_5.sp4_v_b_7
 (18 9)  (294 89)  (294 89)  routing T_6_5.tnl_op_1 <X> T_6_5.lc_trk_g2_1
 (22 9)  (298 89)  (298 89)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (4 10)  (280 90)  (280 90)  routing T_6_5.sp4_h_r_6 <X> T_6_5.sp4_v_t_43
 (16 10)  (292 90)  (292 90)  routing T_6_5.sp4_v_t_16 <X> T_6_5.lc_trk_g2_5
 (17 10)  (293 90)  (293 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (294 90)  (294 90)  routing T_6_5.sp4_v_t_16 <X> T_6_5.lc_trk_g2_5
 (22 10)  (298 90)  (298 90)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (300 90)  (300 90)  routing T_6_5.tnr_op_7 <X> T_6_5.lc_trk_g2_7
 (25 10)  (301 90)  (301 90)  routing T_6_5.wire_logic_cluster/lc_6/out <X> T_6_5.lc_trk_g2_6
 (27 10)  (303 90)  (303 90)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 90)  (305 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 90)  (306 90)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (307 90)  (307 90)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 90)  (308 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 90)  (309 90)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 90)  (310 90)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (312 90)  (312 90)  LC_5 Logic Functioning bit
 (37 10)  (313 90)  (313 90)  LC_5 Logic Functioning bit
 (38 10)  (314 90)  (314 90)  LC_5 Logic Functioning bit
 (39 10)  (315 90)  (315 90)  LC_5 Logic Functioning bit
 (40 10)  (316 90)  (316 90)  LC_5 Logic Functioning bit
 (42 10)  (318 90)  (318 90)  LC_5 Logic Functioning bit
 (45 10)  (321 90)  (321 90)  LC_5 Logic Functioning bit
 (5 11)  (281 91)  (281 91)  routing T_6_5.sp4_h_r_6 <X> T_6_5.sp4_v_t_43
 (14 11)  (290 91)  (290 91)  routing T_6_5.sp12_v_b_20 <X> T_6_5.lc_trk_g2_4
 (16 11)  (292 91)  (292 91)  routing T_6_5.sp12_v_b_20 <X> T_6_5.lc_trk_g2_4
 (17 11)  (293 91)  (293 91)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (298 91)  (298 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (302 91)  (302 91)  routing T_6_5.lc_trk_g0_3 <X> T_6_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 91)  (305 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (312 91)  (312 91)  LC_5 Logic Functioning bit
 (38 11)  (314 91)  (314 91)  LC_5 Logic Functioning bit
 (15 12)  (291 92)  (291 92)  routing T_6_5.tnl_op_1 <X> T_6_5.lc_trk_g3_1
 (17 12)  (293 92)  (293 92)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (298 92)  (298 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (305 92)  (305 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 92)  (306 92)  routing T_6_5.lc_trk_g0_5 <X> T_6_5.wire_logic_cluster/lc_6/in_1
 (31 12)  (307 92)  (307 92)  routing T_6_5.lc_trk_g2_5 <X> T_6_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 92)  (308 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 92)  (309 92)  routing T_6_5.lc_trk_g2_5 <X> T_6_5.wire_logic_cluster/lc_6/in_3
 (35 12)  (311 92)  (311 92)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.input_2_6
 (36 12)  (312 92)  (312 92)  LC_6 Logic Functioning bit
 (37 12)  (313 92)  (313 92)  LC_6 Logic Functioning bit
 (38 12)  (314 92)  (314 92)  LC_6 Logic Functioning bit
 (42 12)  (318 92)  (318 92)  LC_6 Logic Functioning bit
 (45 12)  (321 92)  (321 92)  LC_6 Logic Functioning bit
 (2 13)  (278 93)  (278 93)  Column buffer control bit: LH_colbuf_cntl_6

 (18 13)  (294 93)  (294 93)  routing T_6_5.tnl_op_1 <X> T_6_5.lc_trk_g3_1
 (21 13)  (297 93)  (297 93)  routing T_6_5.sp4_r_v_b_43 <X> T_6_5.lc_trk_g3_3
 (26 13)  (302 93)  (302 93)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_6/in_0
 (27 13)  (303 93)  (303 93)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (304 93)  (304 93)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 93)  (305 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (308 93)  (308 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (309 93)  (309 93)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.input_2_6
 (35 13)  (311 93)  (311 93)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.input_2_6
 (37 13)  (313 93)  (313 93)  LC_6 Logic Functioning bit
 (42 13)  (318 93)  (318 93)  LC_6 Logic Functioning bit
 (0 14)  (276 94)  (276 94)  routing T_6_5.glb_netwk_6 <X> T_6_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 94)  (277 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (284 94)  (284 94)  routing T_6_5.sp4_v_t_47 <X> T_6_5.sp4_h_l_47
 (9 14)  (285 94)  (285 94)  routing T_6_5.sp4_v_t_47 <X> T_6_5.sp4_h_l_47
 (17 14)  (293 94)  (293 94)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (294 94)  (294 94)  routing T_6_5.wire_logic_cluster/lc_5/out <X> T_6_5.lc_trk_g3_5
 (22 14)  (298 94)  (298 94)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (276 95)  (276 95)  routing T_6_5.glb_netwk_6 <X> T_6_5.wire_logic_cluster/lc_7/s_r
 (21 15)  (297 95)  (297 95)  routing T_6_5.sp4_r_v_b_47 <X> T_6_5.lc_trk_g3_7


LogicTile_7_5

 (14 0)  (348 80)  (348 80)  routing T_7_5.wire_logic_cluster/lc_0/out <X> T_7_5.lc_trk_g0_0
 (22 0)  (356 80)  (356 80)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (358 80)  (358 80)  routing T_7_5.bot_op_3 <X> T_7_5.lc_trk_g0_3
 (26 0)  (360 80)  (360 80)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_0/in_0
 (27 0)  (361 80)  (361 80)  routing T_7_5.lc_trk_g1_0 <X> T_7_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 80)  (363 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (366 80)  (366 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 80)  (367 80)  routing T_7_5.lc_trk_g2_1 <X> T_7_5.wire_logic_cluster/lc_0/in_3
 (38 0)  (372 80)  (372 80)  LC_0 Logic Functioning bit
 (45 0)  (379 80)  (379 80)  LC_0 Logic Functioning bit
 (17 1)  (351 81)  (351 81)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (360 81)  (360 81)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (361 81)  (361 81)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 81)  (363 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 81)  (366 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (370 81)  (370 81)  LC_0 Logic Functioning bit
 (0 2)  (334 82)  (334 82)  routing T_7_5.glb_netwk_3 <X> T_7_5.wire_logic_cluster/lc_7/clk
 (2 2)  (336 82)  (336 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (349 82)  (349 82)  routing T_7_5.lft_op_5 <X> T_7_5.lc_trk_g0_5
 (17 2)  (351 82)  (351 82)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (352 82)  (352 82)  routing T_7_5.lft_op_5 <X> T_7_5.lc_trk_g0_5
 (26 2)  (360 82)  (360 82)  routing T_7_5.lc_trk_g0_5 <X> T_7_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (361 82)  (361 82)  routing T_7_5.lc_trk_g1_1 <X> T_7_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 82)  (363 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (366 82)  (366 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 82)  (367 82)  routing T_7_5.lc_trk_g2_0 <X> T_7_5.wire_logic_cluster/lc_1/in_3
 (40 2)  (374 82)  (374 82)  LC_1 Logic Functioning bit
 (42 2)  (376 82)  (376 82)  LC_1 Logic Functioning bit
 (0 3)  (334 83)  (334 83)  routing T_7_5.glb_netwk_3 <X> T_7_5.wire_logic_cluster/lc_7/clk
 (29 3)  (363 83)  (363 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (366 83)  (366 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (369 83)  (369 83)  routing T_7_5.lc_trk_g0_3 <X> T_7_5.input_2_1
 (40 3)  (374 83)  (374 83)  LC_1 Logic Functioning bit
 (15 4)  (349 84)  (349 84)  routing T_7_5.bot_op_1 <X> T_7_5.lc_trk_g1_1
 (17 4)  (351 84)  (351 84)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (28 4)  (362 84)  (362 84)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 84)  (363 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 84)  (364 84)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.wire_logic_cluster/lc_2/in_1
 (32 4)  (366 84)  (366 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (368 84)  (368 84)  routing T_7_5.lc_trk_g1_0 <X> T_7_5.wire_logic_cluster/lc_2/in_3
 (45 4)  (379 84)  (379 84)  LC_2 Logic Functioning bit
 (50 4)  (384 84)  (384 84)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (351 85)  (351 85)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (360 85)  (360 85)  routing T_7_5.lc_trk_g2_2 <X> T_7_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 85)  (362 85)  routing T_7_5.lc_trk_g2_2 <X> T_7_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 85)  (363 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (370 85)  (370 85)  LC_2 Logic Functioning bit
 (37 5)  (371 85)  (371 85)  LC_2 Logic Functioning bit
 (48 5)  (382 85)  (382 85)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (348 86)  (348 86)  routing T_7_5.wire_logic_cluster/lc_4/out <X> T_7_5.lc_trk_g1_4
 (21 6)  (355 86)  (355 86)  routing T_7_5.wire_logic_cluster/lc_7/out <X> T_7_5.lc_trk_g1_7
 (22 6)  (356 86)  (356 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (2 7)  (336 87)  (336 87)  Column buffer control bit: LH_colbuf_cntl_3

 (17 7)  (351 87)  (351 87)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (11 8)  (345 88)  (345 88)  routing T_7_5.sp4_v_t_40 <X> T_7_5.sp4_v_b_8
 (14 8)  (348 88)  (348 88)  routing T_7_5.bnl_op_0 <X> T_7_5.lc_trk_g2_0
 (17 8)  (351 88)  (351 88)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (352 88)  (352 88)  routing T_7_5.wire_logic_cluster/lc_1/out <X> T_7_5.lc_trk_g2_1
 (25 8)  (359 88)  (359 88)  routing T_7_5.wire_logic_cluster/lc_2/out <X> T_7_5.lc_trk_g2_2
 (26 8)  (360 88)  (360 88)  routing T_7_5.lc_trk_g3_5 <X> T_7_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (361 88)  (361 88)  routing T_7_5.lc_trk_g1_0 <X> T_7_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 88)  (363 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (365 88)  (365 88)  routing T_7_5.lc_trk_g1_4 <X> T_7_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 88)  (366 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (368 88)  (368 88)  routing T_7_5.lc_trk_g1_4 <X> T_7_5.wire_logic_cluster/lc_4/in_3
 (38 8)  (372 88)  (372 88)  LC_4 Logic Functioning bit
 (43 8)  (377 88)  (377 88)  LC_4 Logic Functioning bit
 (45 8)  (379 88)  (379 88)  LC_4 Logic Functioning bit
 (12 9)  (346 89)  (346 89)  routing T_7_5.sp4_v_t_40 <X> T_7_5.sp4_v_b_8
 (14 9)  (348 89)  (348 89)  routing T_7_5.bnl_op_0 <X> T_7_5.lc_trk_g2_0
 (17 9)  (351 89)  (351 89)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (356 89)  (356 89)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (361 89)  (361 89)  routing T_7_5.lc_trk_g3_5 <X> T_7_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 89)  (362 89)  routing T_7_5.lc_trk_g3_5 <X> T_7_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 89)  (363 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (366 89)  (366 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (367 89)  (367 89)  routing T_7_5.lc_trk_g2_2 <X> T_7_5.input_2_4
 (35 9)  (369 89)  (369 89)  routing T_7_5.lc_trk_g2_2 <X> T_7_5.input_2_4
 (36 9)  (370 89)  (370 89)  LC_4 Logic Functioning bit
 (38 9)  (372 89)  (372 89)  LC_4 Logic Functioning bit
 (17 10)  (351 90)  (351 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (352 90)  (352 90)  routing T_7_5.wire_logic_cluster/lc_5/out <X> T_7_5.lc_trk_g2_5
 (29 10)  (363 90)  (363 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (365 90)  (365 90)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 90)  (366 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (368 90)  (368 90)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (370 90)  (370 90)  LC_5 Logic Functioning bit
 (38 10)  (372 90)  (372 90)  LC_5 Logic Functioning bit
 (31 11)  (365 91)  (365 91)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (370 91)  (370 91)  LC_5 Logic Functioning bit
 (38 11)  (372 91)  (372 91)  LC_5 Logic Functioning bit
 (26 12)  (360 92)  (360 92)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_6/in_0
 (29 12)  (363 92)  (363 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (365 92)  (365 92)  routing T_7_5.lc_trk_g0_5 <X> T_7_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 92)  (366 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (26 13)  (360 93)  (360 93)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_6/in_0
 (27 13)  (361 93)  (361 93)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 93)  (363 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (364 93)  (364 93)  routing T_7_5.lc_trk_g0_3 <X> T_7_5.wire_logic_cluster/lc_6/in_1
 (37 13)  (371 93)  (371 93)  LC_6 Logic Functioning bit
 (39 13)  (373 93)  (373 93)  LC_6 Logic Functioning bit
 (40 13)  (374 93)  (374 93)  LC_6 Logic Functioning bit
 (41 13)  (375 93)  (375 93)  LC_6 Logic Functioning bit
 (42 13)  (376 93)  (376 93)  LC_6 Logic Functioning bit
 (43 13)  (377 93)  (377 93)  LC_6 Logic Functioning bit
 (17 14)  (351 94)  (351 94)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (352 94)  (352 94)  routing T_7_5.wire_logic_cluster/lc_5/out <X> T_7_5.lc_trk_g3_5
 (32 14)  (366 94)  (366 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 94)  (367 94)  routing T_7_5.lc_trk_g2_0 <X> T_7_5.wire_logic_cluster/lc_7/in_3
 (41 14)  (375 94)  (375 94)  LC_7 Logic Functioning bit
 (45 14)  (379 94)  (379 94)  LC_7 Logic Functioning bit
 (50 14)  (384 94)  (384 94)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (361 95)  (361 95)  routing T_7_5.lc_trk_g1_0 <X> T_7_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 95)  (363 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (40 15)  (374 95)  (374 95)  LC_7 Logic Functioning bit


LogicTile_8_5

 (4 0)  (392 80)  (392 80)  routing T_8_5.sp4_v_t_41 <X> T_8_5.sp4_v_b_0
 (6 0)  (394 80)  (394 80)  routing T_8_5.sp4_v_t_41 <X> T_8_5.sp4_v_b_0
 (26 0)  (414 80)  (414 80)  routing T_8_5.lc_trk_g3_7 <X> T_8_5.wire_logic_cluster/lc_0/in_0
 (27 0)  (415 80)  (415 80)  routing T_8_5.lc_trk_g3_4 <X> T_8_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (416 80)  (416 80)  routing T_8_5.lc_trk_g3_4 <X> T_8_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 80)  (417 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (418 80)  (418 80)  routing T_8_5.lc_trk_g3_4 <X> T_8_5.wire_logic_cluster/lc_0/in_1
 (32 0)  (420 80)  (420 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 80)  (421 80)  routing T_8_5.lc_trk_g2_1 <X> T_8_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (424 80)  (424 80)  LC_0 Logic Functioning bit
 (37 0)  (425 80)  (425 80)  LC_0 Logic Functioning bit
 (38 0)  (426 80)  (426 80)  LC_0 Logic Functioning bit
 (39 0)  (427 80)  (427 80)  LC_0 Logic Functioning bit
 (22 1)  (410 81)  (410 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (413 81)  (413 81)  routing T_8_5.sp4_r_v_b_33 <X> T_8_5.lc_trk_g0_2
 (26 1)  (414 81)  (414 81)  routing T_8_5.lc_trk_g3_7 <X> T_8_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (415 81)  (415 81)  routing T_8_5.lc_trk_g3_7 <X> T_8_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (416 81)  (416 81)  routing T_8_5.lc_trk_g3_7 <X> T_8_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 81)  (417 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (420 81)  (420 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (423 81)  (423 81)  routing T_8_5.lc_trk_g0_2 <X> T_8_5.input_2_0
 (36 1)  (424 81)  (424 81)  LC_0 Logic Functioning bit
 (37 1)  (425 81)  (425 81)  LC_0 Logic Functioning bit
 (38 1)  (426 81)  (426 81)  LC_0 Logic Functioning bit
 (39 1)  (427 81)  (427 81)  LC_0 Logic Functioning bit
 (40 1)  (428 81)  (428 81)  LC_0 Logic Functioning bit
 (15 8)  (403 88)  (403 88)  routing T_8_5.tnl_op_1 <X> T_8_5.lc_trk_g2_1
 (17 8)  (405 88)  (405 88)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (406 89)  (406 89)  routing T_8_5.tnl_op_1 <X> T_8_5.lc_trk_g2_1
 (21 14)  (409 94)  (409 94)  routing T_8_5.sp4_v_t_26 <X> T_8_5.lc_trk_g3_7
 (22 14)  (410 94)  (410 94)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (411 94)  (411 94)  routing T_8_5.sp4_v_t_26 <X> T_8_5.lc_trk_g3_7
 (14 15)  (402 95)  (402 95)  routing T_8_5.sp4_h_l_17 <X> T_8_5.lc_trk_g3_4
 (15 15)  (403 95)  (403 95)  routing T_8_5.sp4_h_l_17 <X> T_8_5.lc_trk_g3_4
 (16 15)  (404 95)  (404 95)  routing T_8_5.sp4_h_l_17 <X> T_8_5.lc_trk_g3_4
 (17 15)  (405 95)  (405 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (409 95)  (409 95)  routing T_8_5.sp4_v_t_26 <X> T_8_5.lc_trk_g3_7


LogicTile_9_5

 (11 4)  (453 84)  (453 84)  routing T_9_5.sp4_v_t_39 <X> T_9_5.sp4_v_b_5
 (12 5)  (454 85)  (454 85)  routing T_9_5.sp4_v_t_39 <X> T_9_5.sp4_v_b_5


RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 1)  (649 81)  (649 81)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 86)  (648 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: BIOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: BIOLEFT_REN_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_1_4



LogicTile_2_4



RAM_Tile_3_4

 (8 3)  (134 67)  (134 67)  routing T_3_4.sp4_h_r_7 <X> T_3_4.sp4_v_t_36
 (9 3)  (135 67)  (135 67)  routing T_3_4.sp4_h_r_7 <X> T_3_4.sp4_v_t_36
 (10 3)  (136 67)  (136 67)  routing T_3_4.sp4_h_r_7 <X> T_3_4.sp4_v_t_36
 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (0 0)  (168 64)  (168 64)  Negative Clock bit

 (2 0)  (170 64)  (170 64)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (168 66)  (168 66)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (2 2)  (170 66)  (170 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (195 66)  (195 66)  routing T_4_4.lc_trk_g1_1 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 66)  (197 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 66)  (199 66)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 66)  (200 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 66)  (201 66)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (34 2)  (202 66)  (202 66)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 66)  (204 66)  LC_1 Logic Functioning bit
 (37 2)  (205 66)  (205 66)  LC_1 Logic Functioning bit
 (38 2)  (206 66)  (206 66)  LC_1 Logic Functioning bit
 (39 2)  (207 66)  (207 66)  LC_1 Logic Functioning bit
 (41 2)  (209 66)  (209 66)  LC_1 Logic Functioning bit
 (43 2)  (211 66)  (211 66)  LC_1 Logic Functioning bit
 (45 2)  (213 66)  (213 66)  LC_1 Logic Functioning bit
 (46 2)  (214 66)  (214 66)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (168 67)  (168 67)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (36 3)  (204 67)  (204 67)  LC_1 Logic Functioning bit
 (37 3)  (205 67)  (205 67)  LC_1 Logic Functioning bit
 (38 3)  (206 67)  (206 67)  LC_1 Logic Functioning bit
 (39 3)  (207 67)  (207 67)  LC_1 Logic Functioning bit
 (41 3)  (209 67)  (209 67)  LC_1 Logic Functioning bit
 (43 3)  (211 67)  (211 67)  LC_1 Logic Functioning bit
 (51 3)  (219 67)  (219 67)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (221 67)  (221 67)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (185 68)  (185 68)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (186 68)  (186 68)  routing T_4_4.wire_logic_cluster/lc_1/out <X> T_4_4.lc_trk_g1_1
 (2 7)  (170 71)  (170 71)  Column buffer control bit: LH_colbuf_cntl_3

 (22 8)  (190 72)  (190 72)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (191 72)  (191 72)  routing T_4_4.sp12_v_b_11 <X> T_4_4.lc_trk_g2_3
 (26 8)  (194 72)  (194 72)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (28 8)  (196 72)  (196 72)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 72)  (197 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 72)  (198 72)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 72)  (200 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 72)  (201 72)  routing T_4_4.lc_trk_g3_0 <X> T_4_4.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 72)  (202 72)  routing T_4_4.lc_trk_g3_0 <X> T_4_4.wire_logic_cluster/lc_4/in_3
 (26 9)  (194 73)  (194 73)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 73)  (195 73)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 73)  (196 73)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 73)  (197 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (40 9)  (208 73)  (208 73)  LC_4 Logic Functioning bit
 (42 9)  (210 73)  (210 73)  LC_4 Logic Functioning bit
 (16 10)  (184 74)  (184 74)  routing T_4_4.sp4_v_b_37 <X> T_4_4.lc_trk_g2_5
 (17 10)  (185 74)  (185 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (186 74)  (186 74)  routing T_4_4.sp4_v_b_37 <X> T_4_4.lc_trk_g2_5
 (27 10)  (195 74)  (195 74)  routing T_4_4.lc_trk_g1_1 <X> T_4_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 74)  (197 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (200 74)  (200 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 74)  (201 74)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_5/in_3
 (34 10)  (202 74)  (202 74)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_5/in_3
 (37 10)  (205 74)  (205 74)  LC_5 Logic Functioning bit
 (39 10)  (207 74)  (207 74)  LC_5 Logic Functioning bit
 (40 10)  (208 74)  (208 74)  LC_5 Logic Functioning bit
 (42 10)  (210 74)  (210 74)  LC_5 Logic Functioning bit
 (43 10)  (211 74)  (211 74)  LC_5 Logic Functioning bit
 (50 10)  (218 74)  (218 74)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (219 74)  (219 74)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (186 75)  (186 75)  routing T_4_4.sp4_v_b_37 <X> T_4_4.lc_trk_g2_5
 (26 11)  (194 75)  (194 75)  routing T_4_4.lc_trk_g2_3 <X> T_4_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 75)  (196 75)  routing T_4_4.lc_trk_g2_3 <X> T_4_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 75)  (197 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (204 75)  (204 75)  LC_5 Logic Functioning bit
 (38 11)  (206 75)  (206 75)  LC_5 Logic Functioning bit
 (41 11)  (209 75)  (209 75)  LC_5 Logic Functioning bit
 (43 11)  (211 75)  (211 75)  LC_5 Logic Functioning bit
 (15 12)  (183 76)  (183 76)  routing T_4_4.sp4_v_t_28 <X> T_4_4.lc_trk_g3_1
 (16 12)  (184 76)  (184 76)  routing T_4_4.sp4_v_t_28 <X> T_4_4.lc_trk_g3_1
 (17 12)  (185 76)  (185 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (2 13)  (170 77)  (170 77)  Column buffer control bit: LH_colbuf_cntl_6

 (15 13)  (183 77)  (183 77)  routing T_4_4.tnr_op_0 <X> T_4_4.lc_trk_g3_0
 (17 13)  (185 77)  (185 77)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (0 14)  (168 78)  (168 78)  routing T_4_4.glb_netwk_6 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 78)  (169 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (183 78)  (183 78)  routing T_4_4.sp4_v_t_32 <X> T_4_4.lc_trk_g3_5
 (16 14)  (184 78)  (184 78)  routing T_4_4.sp4_v_t_32 <X> T_4_4.lc_trk_g3_5
 (17 14)  (185 78)  (185 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (190 78)  (190 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (191 78)  (191 78)  routing T_4_4.sp4_h_r_31 <X> T_4_4.lc_trk_g3_7
 (24 14)  (192 78)  (192 78)  routing T_4_4.sp4_h_r_31 <X> T_4_4.lc_trk_g3_7
 (0 15)  (168 79)  (168 79)  routing T_4_4.glb_netwk_6 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (19 15)  (187 79)  (187 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (189 79)  (189 79)  routing T_4_4.sp4_h_r_31 <X> T_4_4.lc_trk_g3_7


LogicTile_5_4

 (29 0)  (251 64)  (251 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 64)  (252 64)  routing T_5_4.lc_trk_g0_7 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (31 0)  (253 64)  (253 64)  routing T_5_4.lc_trk_g0_5 <X> T_5_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 64)  (254 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (259 64)  (259 64)  LC_0 Logic Functioning bit
 (39 0)  (261 64)  (261 64)  LC_0 Logic Functioning bit
 (14 1)  (236 65)  (236 65)  routing T_5_4.top_op_0 <X> T_5_4.lc_trk_g0_0
 (15 1)  (237 65)  (237 65)  routing T_5_4.top_op_0 <X> T_5_4.lc_trk_g0_0
 (17 1)  (239 65)  (239 65)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (248 65)  (248 65)  routing T_5_4.lc_trk_g1_3 <X> T_5_4.wire_logic_cluster/lc_0/in_0
 (27 1)  (249 65)  (249 65)  routing T_5_4.lc_trk_g1_3 <X> T_5_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 65)  (251 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 65)  (252 65)  routing T_5_4.lc_trk_g0_7 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (36 1)  (258 65)  (258 65)  LC_0 Logic Functioning bit
 (38 1)  (260 65)  (260 65)  LC_0 Logic Functioning bit
 (41 1)  (263 65)  (263 65)  LC_0 Logic Functioning bit
 (43 1)  (265 65)  (265 65)  LC_0 Logic Functioning bit
 (16 2)  (238 66)  (238 66)  routing T_5_4.sp4_v_b_13 <X> T_5_4.lc_trk_g0_5
 (17 2)  (239 66)  (239 66)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (240 66)  (240 66)  routing T_5_4.sp4_v_b_13 <X> T_5_4.lc_trk_g0_5
 (21 2)  (243 66)  (243 66)  routing T_5_4.wire_logic_cluster/lc_7/out <X> T_5_4.lc_trk_g0_7
 (22 2)  (244 66)  (244 66)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (17 3)  (239 67)  (239 67)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (240 67)  (240 67)  routing T_5_4.sp4_v_b_13 <X> T_5_4.lc_trk_g0_5
 (21 4)  (243 68)  (243 68)  routing T_5_4.wire_logic_cluster/lc_3/out <X> T_5_4.lc_trk_g1_3
 (22 4)  (244 68)  (244 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (248 68)  (248 68)  routing T_5_4.lc_trk_g0_4 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (32 4)  (254 68)  (254 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 68)  (255 68)  routing T_5_4.lc_trk_g2_1 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 68)  (258 68)  LC_2 Logic Functioning bit
 (37 4)  (259 68)  (259 68)  LC_2 Logic Functioning bit
 (38 4)  (260 68)  (260 68)  LC_2 Logic Functioning bit
 (39 4)  (261 68)  (261 68)  LC_2 Logic Functioning bit
 (41 4)  (263 68)  (263 68)  LC_2 Logic Functioning bit
 (43 4)  (265 68)  (265 68)  LC_2 Logic Functioning bit
 (29 5)  (251 69)  (251 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (258 69)  (258 69)  LC_2 Logic Functioning bit
 (37 5)  (259 69)  (259 69)  LC_2 Logic Functioning bit
 (38 5)  (260 69)  (260 69)  LC_2 Logic Functioning bit
 (39 5)  (261 69)  (261 69)  LC_2 Logic Functioning bit
 (40 5)  (262 69)  (262 69)  LC_2 Logic Functioning bit
 (42 5)  (264 69)  (264 69)  LC_2 Logic Functioning bit
 (0 6)  (222 70)  (222 70)  routing T_5_4.glb_netwk_6 <X> T_5_4.glb2local_0
 (1 6)  (223 70)  (223 70)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (29 6)  (251 70)  (251 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 70)  (253 70)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 70)  (254 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 70)  (255 70)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 70)  (256 70)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (41 6)  (263 70)  (263 70)  LC_3 Logic Functioning bit
 (1 7)  (223 71)  (223 71)  routing T_5_4.glb_netwk_6 <X> T_5_4.glb2local_0
 (26 7)  (248 71)  (248 71)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 71)  (249 71)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 71)  (250 71)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 71)  (251 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (254 71)  (254 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (255 71)  (255 71)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.input_2_3
 (35 7)  (257 71)  (257 71)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.input_2_3
 (43 7)  (265 71)  (265 71)  LC_3 Logic Functioning bit
 (15 8)  (237 72)  (237 72)  routing T_5_4.rgt_op_1 <X> T_5_4.lc_trk_g2_1
 (17 8)  (239 72)  (239 72)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (240 72)  (240 72)  routing T_5_4.rgt_op_1 <X> T_5_4.lc_trk_g2_1
 (22 8)  (244 72)  (244 72)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (246 72)  (246 72)  routing T_5_4.tnr_op_3 <X> T_5_4.lc_trk_g2_3
 (25 12)  (247 76)  (247 76)  routing T_5_4.sp4_h_r_42 <X> T_5_4.lc_trk_g3_2
 (2 13)  (224 77)  (224 77)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (244 77)  (244 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (245 77)  (245 77)  routing T_5_4.sp4_h_r_42 <X> T_5_4.lc_trk_g3_2
 (24 13)  (246 77)  (246 77)  routing T_5_4.sp4_h_r_42 <X> T_5_4.lc_trk_g3_2
 (25 13)  (247 77)  (247 77)  routing T_5_4.sp4_h_r_42 <X> T_5_4.lc_trk_g3_2
 (17 14)  (239 78)  (239 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (29 14)  (251 78)  (251 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (253 78)  (253 78)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 78)  (254 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 78)  (255 78)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 78)  (256 78)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 78)  (258 78)  LC_7 Logic Functioning bit
 (37 14)  (259 78)  (259 78)  LC_7 Logic Functioning bit
 (38 14)  (260 78)  (260 78)  LC_7 Logic Functioning bit
 (39 14)  (261 78)  (261 78)  LC_7 Logic Functioning bit
 (41 14)  (263 78)  (263 78)  LC_7 Logic Functioning bit
 (43 14)  (265 78)  (265 78)  LC_7 Logic Functioning bit
 (51 14)  (273 78)  (273 78)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (240 79)  (240 79)  routing T_5_4.sp4_r_v_b_45 <X> T_5_4.lc_trk_g3_5
 (26 15)  (248 79)  (248 79)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 79)  (250 79)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 79)  (251 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (258 79)  (258 79)  LC_7 Logic Functioning bit
 (37 15)  (259 79)  (259 79)  LC_7 Logic Functioning bit
 (38 15)  (260 79)  (260 79)  LC_7 Logic Functioning bit
 (39 15)  (261 79)  (261 79)  LC_7 Logic Functioning bit


LogicTile_6_4

 (25 0)  (301 64)  (301 64)  routing T_6_4.lft_op_2 <X> T_6_4.lc_trk_g0_2
 (28 0)  (304 64)  (304 64)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 64)  (305 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 64)  (306 64)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (31 0)  (307 64)  (307 64)  routing T_6_4.lc_trk_g1_6 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 64)  (308 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 64)  (310 64)  routing T_6_4.lc_trk_g1_6 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (35 0)  (311 64)  (311 64)  routing T_6_4.lc_trk_g2_4 <X> T_6_4.input_2_0
 (22 1)  (298 65)  (298 65)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (300 65)  (300 65)  routing T_6_4.lft_op_2 <X> T_6_4.lc_trk_g0_2
 (28 1)  (304 65)  (304 65)  routing T_6_4.lc_trk_g2_0 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 65)  (305 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 65)  (306 65)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (31 1)  (307 65)  (307 65)  routing T_6_4.lc_trk_g1_6 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 65)  (308 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (309 65)  (309 65)  routing T_6_4.lc_trk_g2_4 <X> T_6_4.input_2_0
 (40 1)  (316 65)  (316 65)  LC_0 Logic Functioning bit
 (0 2)  (276 66)  (276 66)  routing T_6_4.glb_netwk_3 <X> T_6_4.wire_logic_cluster/lc_7/clk
 (2 2)  (278 66)  (278 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (303 66)  (303 66)  routing T_6_4.lc_trk_g3_1 <X> T_6_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (304 66)  (304 66)  routing T_6_4.lc_trk_g3_1 <X> T_6_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 66)  (305 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 66)  (307 66)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 66)  (308 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 66)  (310 66)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 66)  (312 66)  LC_1 Logic Functioning bit
 (37 2)  (313 66)  (313 66)  LC_1 Logic Functioning bit
 (38 2)  (314 66)  (314 66)  LC_1 Logic Functioning bit
 (41 2)  (317 66)  (317 66)  LC_1 Logic Functioning bit
 (42 2)  (318 66)  (318 66)  LC_1 Logic Functioning bit
 (43 2)  (319 66)  (319 66)  LC_1 Logic Functioning bit
 (50 2)  (326 66)  (326 66)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (276 67)  (276 67)  routing T_6_4.glb_netwk_3 <X> T_6_4.wire_logic_cluster/lc_7/clk
 (26 3)  (302 67)  (302 67)  routing T_6_4.lc_trk_g2_3 <X> T_6_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 67)  (304 67)  routing T_6_4.lc_trk_g2_3 <X> T_6_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 67)  (305 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (312 67)  (312 67)  LC_1 Logic Functioning bit
 (37 3)  (313 67)  (313 67)  LC_1 Logic Functioning bit
 (38 3)  (314 67)  (314 67)  LC_1 Logic Functioning bit
 (39 3)  (315 67)  (315 67)  LC_1 Logic Functioning bit
 (41 3)  (317 67)  (317 67)  LC_1 Logic Functioning bit
 (42 3)  (318 67)  (318 67)  LC_1 Logic Functioning bit
 (43 3)  (319 67)  (319 67)  LC_1 Logic Functioning bit
 (1 4)  (277 68)  (277 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (277 69)  (277 69)  routing T_6_4.lc_trk_g0_2 <X> T_6_4.wire_logic_cluster/lc_7/cen
 (22 5)  (298 69)  (298 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (299 69)  (299 69)  routing T_6_4.sp4_v_b_18 <X> T_6_4.lc_trk_g1_2
 (24 5)  (300 69)  (300 69)  routing T_6_4.sp4_v_b_18 <X> T_6_4.lc_trk_g1_2
 (15 6)  (291 70)  (291 70)  routing T_6_4.top_op_5 <X> T_6_4.lc_trk_g1_5
 (17 6)  (293 70)  (293 70)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (2 7)  (278 71)  (278 71)  Column buffer control bit: LH_colbuf_cntl_3

 (18 7)  (294 71)  (294 71)  routing T_6_4.top_op_5 <X> T_6_4.lc_trk_g1_5
 (22 7)  (298 71)  (298 71)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (300 71)  (300 71)  routing T_6_4.top_op_6 <X> T_6_4.lc_trk_g1_6
 (25 7)  (301 71)  (301 71)  routing T_6_4.top_op_6 <X> T_6_4.lc_trk_g1_6
 (2 8)  (278 72)  (278 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (21 8)  (297 72)  (297 72)  routing T_6_4.rgt_op_3 <X> T_6_4.lc_trk_g2_3
 (22 8)  (298 72)  (298 72)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (300 72)  (300 72)  routing T_6_4.rgt_op_3 <X> T_6_4.lc_trk_g2_3
 (26 8)  (302 72)  (302 72)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 72)  (303 72)  routing T_6_4.lc_trk_g1_2 <X> T_6_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 72)  (305 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 72)  (308 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 72)  (309 72)  routing T_6_4.lc_trk_g2_3 <X> T_6_4.wire_logic_cluster/lc_4/in_3
 (37 8)  (313 72)  (313 72)  LC_4 Logic Functioning bit
 (39 8)  (315 72)  (315 72)  LC_4 Logic Functioning bit
 (40 8)  (316 72)  (316 72)  LC_4 Logic Functioning bit
 (41 8)  (317 72)  (317 72)  LC_4 Logic Functioning bit
 (42 8)  (318 72)  (318 72)  LC_4 Logic Functioning bit
 (43 8)  (319 72)  (319 72)  LC_4 Logic Functioning bit
 (45 8)  (321 72)  (321 72)  LC_4 Logic Functioning bit
 (15 9)  (291 73)  (291 73)  routing T_6_4.tnr_op_0 <X> T_6_4.lc_trk_g2_0
 (17 9)  (293 73)  (293 73)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (27 9)  (303 73)  (303 73)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 73)  (305 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 73)  (306 73)  routing T_6_4.lc_trk_g1_2 <X> T_6_4.wire_logic_cluster/lc_4/in_1
 (31 9)  (307 73)  (307 73)  routing T_6_4.lc_trk_g2_3 <X> T_6_4.wire_logic_cluster/lc_4/in_3
 (36 9)  (312 73)  (312 73)  LC_4 Logic Functioning bit
 (37 9)  (313 73)  (313 73)  LC_4 Logic Functioning bit
 (38 9)  (314 73)  (314 73)  LC_4 Logic Functioning bit
 (39 9)  (315 73)  (315 73)  LC_4 Logic Functioning bit
 (40 9)  (316 73)  (316 73)  LC_4 Logic Functioning bit
 (41 9)  (317 73)  (317 73)  LC_4 Logic Functioning bit
 (42 9)  (318 73)  (318 73)  LC_4 Logic Functioning bit
 (43 9)  (319 73)  (319 73)  LC_4 Logic Functioning bit
 (44 9)  (320 73)  (320 73)  LC_4 Logic Functioning bit
 (46 9)  (322 73)  (322 73)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (284 74)  (284 74)  routing T_6_4.sp4_v_t_42 <X> T_6_4.sp4_h_l_42
 (9 10)  (285 74)  (285 74)  routing T_6_4.sp4_v_t_42 <X> T_6_4.sp4_h_l_42
 (22 10)  (298 74)  (298 74)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (300 74)  (300 74)  routing T_6_4.tnr_op_7 <X> T_6_4.lc_trk_g2_7
 (15 11)  (291 75)  (291 75)  routing T_6_4.tnr_op_4 <X> T_6_4.lc_trk_g2_4
 (17 11)  (293 75)  (293 75)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (15 12)  (291 76)  (291 76)  routing T_6_4.rgt_op_1 <X> T_6_4.lc_trk_g3_1
 (17 12)  (293 76)  (293 76)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (294 76)  (294 76)  routing T_6_4.rgt_op_1 <X> T_6_4.lc_trk_g3_1
 (2 13)  (278 77)  (278 77)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (276 78)  (276 78)  routing T_6_4.glb_netwk_6 <X> T_6_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 78)  (277 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (276 79)  (276 79)  routing T_6_4.glb_netwk_6 <X> T_6_4.wire_logic_cluster/lc_7/s_r


LogicTile_7_4

 (14 1)  (348 65)  (348 65)  routing T_7_4.top_op_0 <X> T_7_4.lc_trk_g0_0
 (15 1)  (349 65)  (349 65)  routing T_7_4.top_op_0 <X> T_7_4.lc_trk_g0_0
 (17 1)  (351 65)  (351 65)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (15 2)  (349 66)  (349 66)  routing T_7_4.sp4_v_b_21 <X> T_7_4.lc_trk_g0_5
 (16 2)  (350 66)  (350 66)  routing T_7_4.sp4_v_b_21 <X> T_7_4.lc_trk_g0_5
 (17 2)  (351 66)  (351 66)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (29 2)  (363 66)  (363 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (365 66)  (365 66)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 66)  (366 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 66)  (368 66)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_1/in_3
 (35 2)  (369 66)  (369 66)  routing T_7_4.lc_trk_g1_4 <X> T_7_4.input_2_1
 (26 3)  (360 67)  (360 67)  routing T_7_4.lc_trk_g1_2 <X> T_7_4.wire_logic_cluster/lc_1/in_0
 (27 3)  (361 67)  (361 67)  routing T_7_4.lc_trk_g1_2 <X> T_7_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 67)  (363 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (365 67)  (365 67)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_1/in_3
 (32 3)  (366 67)  (366 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (368 67)  (368 67)  routing T_7_4.lc_trk_g1_4 <X> T_7_4.input_2_1
 (39 3)  (373 67)  (373 67)  LC_1 Logic Functioning bit
 (21 4)  (355 68)  (355 68)  routing T_7_4.wire_logic_cluster/lc_3/out <X> T_7_4.lc_trk_g1_3
 (22 4)  (356 68)  (356 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (363 68)  (363 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 68)  (364 68)  routing T_7_4.lc_trk_g0_5 <X> T_7_4.wire_logic_cluster/lc_2/in_1
 (31 4)  (365 68)  (365 68)  routing T_7_4.lc_trk_g3_4 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 68)  (366 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 68)  (367 68)  routing T_7_4.lc_trk_g3_4 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 68)  (368 68)  routing T_7_4.lc_trk_g3_4 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 68)  (370 68)  LC_2 Logic Functioning bit
 (37 4)  (371 68)  (371 68)  LC_2 Logic Functioning bit
 (38 4)  (372 68)  (372 68)  LC_2 Logic Functioning bit
 (42 4)  (376 68)  (376 68)  LC_2 Logic Functioning bit
 (43 4)  (377 68)  (377 68)  LC_2 Logic Functioning bit
 (48 4)  (382 68)  (382 68)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (356 69)  (356 69)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (358 69)  (358 69)  routing T_7_4.top_op_2 <X> T_7_4.lc_trk_g1_2
 (25 5)  (359 69)  (359 69)  routing T_7_4.top_op_2 <X> T_7_4.lc_trk_g1_2
 (26 5)  (360 69)  (360 69)  routing T_7_4.lc_trk_g3_3 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (361 69)  (361 69)  routing T_7_4.lc_trk_g3_3 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 69)  (362 69)  routing T_7_4.lc_trk_g3_3 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 69)  (363 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (366 69)  (366 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (367 69)  (367 69)  routing T_7_4.lc_trk_g2_2 <X> T_7_4.input_2_2
 (35 5)  (369 69)  (369 69)  routing T_7_4.lc_trk_g2_2 <X> T_7_4.input_2_2
 (36 5)  (370 69)  (370 69)  LC_2 Logic Functioning bit
 (37 5)  (371 69)  (371 69)  LC_2 Logic Functioning bit
 (38 5)  (372 69)  (372 69)  LC_2 Logic Functioning bit
 (39 5)  (373 69)  (373 69)  LC_2 Logic Functioning bit
 (42 5)  (376 69)  (376 69)  LC_2 Logic Functioning bit
 (43 5)  (377 69)  (377 69)  LC_2 Logic Functioning bit
 (6 6)  (340 70)  (340 70)  routing T_7_4.sp4_v_b_0 <X> T_7_4.sp4_v_t_38
 (22 6)  (356 70)  (356 70)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (358 70)  (358 70)  routing T_7_4.top_op_7 <X> T_7_4.lc_trk_g1_7
 (29 6)  (363 70)  (363 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 70)  (365 70)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 70)  (366 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (368 70)  (368 70)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_3/in_3
 (35 6)  (369 70)  (369 70)  routing T_7_4.lc_trk_g1_4 <X> T_7_4.input_2_3
 (40 6)  (374 70)  (374 70)  LC_3 Logic Functioning bit
 (2 7)  (336 71)  (336 71)  Column buffer control bit: LH_colbuf_cntl_3

 (5 7)  (339 71)  (339 71)  routing T_7_4.sp4_v_b_0 <X> T_7_4.sp4_v_t_38
 (14 7)  (348 71)  (348 71)  routing T_7_4.top_op_4 <X> T_7_4.lc_trk_g1_4
 (15 7)  (349 71)  (349 71)  routing T_7_4.top_op_4 <X> T_7_4.lc_trk_g1_4
 (17 7)  (351 71)  (351 71)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (355 71)  (355 71)  routing T_7_4.top_op_7 <X> T_7_4.lc_trk_g1_7
 (26 7)  (360 71)  (360 71)  routing T_7_4.lc_trk_g1_2 <X> T_7_4.wire_logic_cluster/lc_3/in_0
 (27 7)  (361 71)  (361 71)  routing T_7_4.lc_trk_g1_2 <X> T_7_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 71)  (363 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (365 71)  (365 71)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_3/in_3
 (32 7)  (366 71)  (366 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (368 71)  (368 71)  routing T_7_4.lc_trk_g1_4 <X> T_7_4.input_2_3
 (26 8)  (360 72)  (360 72)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_4/in_0
 (31 8)  (365 72)  (365 72)  routing T_7_4.lc_trk_g3_6 <X> T_7_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 72)  (366 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 72)  (367 72)  routing T_7_4.lc_trk_g3_6 <X> T_7_4.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 72)  (368 72)  routing T_7_4.lc_trk_g3_6 <X> T_7_4.wire_logic_cluster/lc_4/in_3
 (41 8)  (375 72)  (375 72)  LC_4 Logic Functioning bit
 (43 8)  (377 72)  (377 72)  LC_4 Logic Functioning bit
 (22 9)  (356 73)  (356 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (357 73)  (357 73)  routing T_7_4.sp4_v_b_42 <X> T_7_4.lc_trk_g2_2
 (24 9)  (358 73)  (358 73)  routing T_7_4.sp4_v_b_42 <X> T_7_4.lc_trk_g2_2
 (26 9)  (360 73)  (360 73)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (361 73)  (361 73)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 73)  (363 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (365 73)  (365 73)  routing T_7_4.lc_trk_g3_6 <X> T_7_4.wire_logic_cluster/lc_4/in_3
 (40 9)  (374 73)  (374 73)  LC_4 Logic Functioning bit
 (42 9)  (376 73)  (376 73)  LC_4 Logic Functioning bit
 (8 11)  (342 75)  (342 75)  routing T_7_4.sp4_h_l_42 <X> T_7_4.sp4_v_t_42
 (22 12)  (356 76)  (356 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (360 76)  (360 76)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (361 76)  (361 76)  routing T_7_4.lc_trk_g1_4 <X> T_7_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 76)  (363 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 76)  (364 76)  routing T_7_4.lc_trk_g1_4 <X> T_7_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (366 76)  (366 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (368 76)  (368 76)  routing T_7_4.lc_trk_g1_2 <X> T_7_4.wire_logic_cluster/lc_6/in_3
 (36 12)  (370 76)  (370 76)  LC_6 Logic Functioning bit
 (38 12)  (372 76)  (372 76)  LC_6 Logic Functioning bit
 (41 12)  (375 76)  (375 76)  LC_6 Logic Functioning bit
 (42 12)  (376 76)  (376 76)  LC_6 Logic Functioning bit
 (43 12)  (377 76)  (377 76)  LC_6 Logic Functioning bit
 (2 13)  (336 77)  (336 77)  Column buffer control bit: LH_colbuf_cntl_6

 (21 13)  (355 77)  (355 77)  routing T_7_4.sp4_r_v_b_43 <X> T_7_4.lc_trk_g3_3
 (26 13)  (360 77)  (360 77)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_6/in_0
 (27 13)  (361 77)  (361 77)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 77)  (363 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (365 77)  (365 77)  routing T_7_4.lc_trk_g1_2 <X> T_7_4.wire_logic_cluster/lc_6/in_3
 (32 13)  (366 77)  (366 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (370 77)  (370 77)  LC_6 Logic Functioning bit
 (37 13)  (371 77)  (371 77)  LC_6 Logic Functioning bit
 (38 13)  (372 77)  (372 77)  LC_6 Logic Functioning bit
 (39 13)  (373 77)  (373 77)  LC_6 Logic Functioning bit
 (41 13)  (375 77)  (375 77)  LC_6 Logic Functioning bit
 (42 13)  (376 77)  (376 77)  LC_6 Logic Functioning bit
 (43 13)  (377 77)  (377 77)  LC_6 Logic Functioning bit
 (14 14)  (348 78)  (348 78)  routing T_7_4.rgt_op_4 <X> T_7_4.lc_trk_g3_4
 (15 14)  (349 78)  (349 78)  routing T_7_4.tnl_op_5 <X> T_7_4.lc_trk_g3_5
 (17 14)  (351 78)  (351 78)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (27 14)  (361 78)  (361 78)  routing T_7_4.lc_trk_g1_3 <X> T_7_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 78)  (363 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (365 78)  (365 78)  routing T_7_4.lc_trk_g3_5 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 78)  (366 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 78)  (367 78)  routing T_7_4.lc_trk_g3_5 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (34 14)  (368 78)  (368 78)  routing T_7_4.lc_trk_g3_5 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (38 14)  (372 78)  (372 78)  LC_7 Logic Functioning bit
 (39 14)  (373 78)  (373 78)  LC_7 Logic Functioning bit
 (40 14)  (374 78)  (374 78)  LC_7 Logic Functioning bit
 (50 14)  (384 78)  (384 78)  Cascade bit: LH_LC07_inmux02_5

 (10 15)  (344 79)  (344 79)  routing T_7_4.sp4_h_l_40 <X> T_7_4.sp4_v_t_47
 (15 15)  (349 79)  (349 79)  routing T_7_4.rgt_op_4 <X> T_7_4.lc_trk_g3_4
 (17 15)  (351 79)  (351 79)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (352 79)  (352 79)  routing T_7_4.tnl_op_5 <X> T_7_4.lc_trk_g3_5
 (22 15)  (356 79)  (356 79)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (358 79)  (358 79)  routing T_7_4.tnl_op_6 <X> T_7_4.lc_trk_g3_6
 (25 15)  (359 79)  (359 79)  routing T_7_4.tnl_op_6 <X> T_7_4.lc_trk_g3_6
 (30 15)  (364 79)  (364 79)  routing T_7_4.lc_trk_g1_3 <X> T_7_4.wire_logic_cluster/lc_7/in_1
 (38 15)  (372 79)  (372 79)  LC_7 Logic Functioning bit
 (39 15)  (373 79)  (373 79)  LC_7 Logic Functioning bit
 (40 15)  (374 79)  (374 79)  LC_7 Logic Functioning bit


LogicTile_8_4

 (11 2)  (399 66)  (399 66)  routing T_8_4.sp4_h_r_8 <X> T_8_4.sp4_v_t_39
 (13 2)  (401 66)  (401 66)  routing T_8_4.sp4_h_r_8 <X> T_8_4.sp4_v_t_39
 (12 3)  (400 67)  (400 67)  routing T_8_4.sp4_h_r_8 <X> T_8_4.sp4_v_t_39
 (14 4)  (402 68)  (402 68)  routing T_8_4.sp4_h_r_8 <X> T_8_4.lc_trk_g1_0
 (15 5)  (403 69)  (403 69)  routing T_8_4.sp4_h_r_8 <X> T_8_4.lc_trk_g1_0
 (16 5)  (404 69)  (404 69)  routing T_8_4.sp4_h_r_8 <X> T_8_4.lc_trk_g1_0
 (17 5)  (405 69)  (405 69)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 8)  (410 72)  (410 72)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (411 72)  (411 72)  routing T_8_4.sp12_v_b_19 <X> T_8_4.lc_trk_g2_3
 (27 8)  (415 72)  (415 72)  routing T_8_4.lc_trk_g3_4 <X> T_8_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (416 72)  (416 72)  routing T_8_4.lc_trk_g3_4 <X> T_8_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 72)  (417 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 72)  (418 72)  routing T_8_4.lc_trk_g3_4 <X> T_8_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (420 72)  (420 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (422 72)  (422 72)  routing T_8_4.lc_trk_g1_0 <X> T_8_4.wire_logic_cluster/lc_4/in_3
 (37 8)  (425 72)  (425 72)  LC_4 Logic Functioning bit
 (39 8)  (427 72)  (427 72)  LC_4 Logic Functioning bit
 (41 8)  (429 72)  (429 72)  LC_4 Logic Functioning bit
 (43 8)  (431 72)  (431 72)  LC_4 Logic Functioning bit
 (21 9)  (409 73)  (409 73)  routing T_8_4.sp12_v_b_19 <X> T_8_4.lc_trk_g2_3
 (37 9)  (425 73)  (425 73)  LC_4 Logic Functioning bit
 (39 9)  (427 73)  (427 73)  LC_4 Logic Functioning bit
 (41 9)  (429 73)  (429 73)  LC_4 Logic Functioning bit
 (43 9)  (431 73)  (431 73)  LC_4 Logic Functioning bit
 (28 10)  (416 74)  (416 74)  routing T_8_4.lc_trk_g2_4 <X> T_8_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 74)  (417 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (418 74)  (418 74)  routing T_8_4.lc_trk_g2_4 <X> T_8_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (420 74)  (420 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (421 74)  (421 74)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_logic_cluster/lc_5/in_3
 (34 10)  (422 74)  (422 74)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_logic_cluster/lc_5/in_3
 (36 10)  (424 74)  (424 74)  LC_5 Logic Functioning bit
 (37 10)  (425 74)  (425 74)  LC_5 Logic Functioning bit
 (38 10)  (426 74)  (426 74)  LC_5 Logic Functioning bit
 (39 10)  (427 74)  (427 74)  LC_5 Logic Functioning bit
 (42 10)  (430 74)  (430 74)  LC_5 Logic Functioning bit
 (43 10)  (431 74)  (431 74)  LC_5 Logic Functioning bit
 (46 10)  (434 74)  (434 74)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (438 74)  (438 74)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (405 75)  (405 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (414 75)  (414 75)  routing T_8_4.lc_trk_g2_3 <X> T_8_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (416 75)  (416 75)  routing T_8_4.lc_trk_g2_3 <X> T_8_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 75)  (417 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (419 75)  (419 75)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_logic_cluster/lc_5/in_3
 (36 11)  (424 75)  (424 75)  LC_5 Logic Functioning bit
 (37 11)  (425 75)  (425 75)  LC_5 Logic Functioning bit
 (38 11)  (426 75)  (426 75)  LC_5 Logic Functioning bit
 (39 11)  (427 75)  (427 75)  LC_5 Logic Functioning bit
 (43 11)  (431 75)  (431 75)  LC_5 Logic Functioning bit
 (21 12)  (409 76)  (409 76)  routing T_8_4.sp4_v_t_14 <X> T_8_4.lc_trk_g3_3
 (22 12)  (410 76)  (410 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (411 76)  (411 76)  routing T_8_4.sp4_v_t_14 <X> T_8_4.lc_trk_g3_3
 (14 15)  (402 79)  (402 79)  routing T_8_4.sp4_r_v_b_44 <X> T_8_4.lc_trk_g3_4
 (17 15)  (405 79)  (405 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_9_4

 (27 0)  (469 64)  (469 64)  routing T_9_4.lc_trk_g1_0 <X> T_9_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 64)  (471 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (474 64)  (474 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 64)  (475 64)  routing T_9_4.lc_trk_g3_0 <X> T_9_4.wire_logic_cluster/lc_0/in_3
 (34 0)  (476 64)  (476 64)  routing T_9_4.lc_trk_g3_0 <X> T_9_4.wire_logic_cluster/lc_0/in_3
 (35 0)  (477 64)  (477 64)  routing T_9_4.lc_trk_g1_5 <X> T_9_4.input_2_0
 (36 0)  (478 64)  (478 64)  LC_0 Logic Functioning bit
 (37 0)  (479 64)  (479 64)  LC_0 Logic Functioning bit
 (38 0)  (480 64)  (480 64)  LC_0 Logic Functioning bit
 (39 0)  (481 64)  (481 64)  LC_0 Logic Functioning bit
 (41 0)  (483 64)  (483 64)  LC_0 Logic Functioning bit
 (48 0)  (490 64)  (490 64)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (27 1)  (469 65)  (469 65)  routing T_9_4.lc_trk_g3_1 <X> T_9_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (470 65)  (470 65)  routing T_9_4.lc_trk_g3_1 <X> T_9_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 65)  (471 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (474 65)  (474 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (476 65)  (476 65)  routing T_9_4.lc_trk_g1_5 <X> T_9_4.input_2_0
 (36 1)  (478 65)  (478 65)  LC_0 Logic Functioning bit
 (37 1)  (479 65)  (479 65)  LC_0 Logic Functioning bit
 (38 1)  (480 65)  (480 65)  LC_0 Logic Functioning bit
 (39 1)  (481 65)  (481 65)  LC_0 Logic Functioning bit
 (43 1)  (485 65)  (485 65)  LC_0 Logic Functioning bit
 (15 5)  (457 69)  (457 69)  routing T_9_4.sp4_v_t_5 <X> T_9_4.lc_trk_g1_0
 (16 5)  (458 69)  (458 69)  routing T_9_4.sp4_v_t_5 <X> T_9_4.lc_trk_g1_0
 (17 5)  (459 69)  (459 69)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (15 6)  (457 70)  (457 70)  routing T_9_4.sp4_h_r_21 <X> T_9_4.lc_trk_g1_5
 (16 6)  (458 70)  (458 70)  routing T_9_4.sp4_h_r_21 <X> T_9_4.lc_trk_g1_5
 (17 6)  (459 70)  (459 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (460 70)  (460 70)  routing T_9_4.sp4_h_r_21 <X> T_9_4.lc_trk_g1_5
 (18 7)  (460 71)  (460 71)  routing T_9_4.sp4_h_r_21 <X> T_9_4.lc_trk_g1_5
 (17 12)  (459 76)  (459 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (14 13)  (456 77)  (456 77)  routing T_9_4.tnl_op_0 <X> T_9_4.lc_trk_g3_0
 (15 13)  (457 77)  (457 77)  routing T_9_4.tnl_op_0 <X> T_9_4.lc_trk_g3_0
 (17 13)  (459 77)  (459 77)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (460 77)  (460 77)  routing T_9_4.sp4_r_v_b_41 <X> T_9_4.lc_trk_g3_1
 (27 14)  (469 78)  (469 78)  routing T_9_4.lc_trk_g3_1 <X> T_9_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (470 78)  (470 78)  routing T_9_4.lc_trk_g3_1 <X> T_9_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (471 78)  (471 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (473 78)  (473 78)  routing T_9_4.lc_trk_g1_5 <X> T_9_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (474 78)  (474 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (476 78)  (476 78)  routing T_9_4.lc_trk_g1_5 <X> T_9_4.wire_logic_cluster/lc_7/in_3
 (36 14)  (478 78)  (478 78)  LC_7 Logic Functioning bit
 (37 14)  (479 78)  (479 78)  LC_7 Logic Functioning bit
 (39 14)  (481 78)  (481 78)  LC_7 Logic Functioning bit
 (42 14)  (484 78)  (484 78)  LC_7 Logic Functioning bit
 (43 14)  (485 78)  (485 78)  LC_7 Logic Functioning bit
 (5 15)  (447 79)  (447 79)  routing T_9_4.sp4_h_l_44 <X> T_9_4.sp4_v_t_44
 (27 15)  (469 79)  (469 79)  routing T_9_4.lc_trk_g1_0 <X> T_9_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (471 79)  (471 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (474 79)  (474 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (475 79)  (475 79)  routing T_9_4.lc_trk_g3_0 <X> T_9_4.input_2_7
 (34 15)  (476 79)  (476 79)  routing T_9_4.lc_trk_g3_0 <X> T_9_4.input_2_7
 (36 15)  (478 79)  (478 79)  LC_7 Logic Functioning bit
 (37 15)  (479 79)  (479 79)  LC_7 Logic Functioning bit
 (41 15)  (483 79)  (483 79)  LC_7 Logic Functioning bit
 (42 15)  (484 79)  (484 79)  LC_7 Logic Functioning bit
 (43 15)  (485 79)  (485 79)  LC_7 Logic Functioning bit
 (53 15)  (495 79)  (495 79)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_10_4

 (13 0)  (509 64)  (509 64)  routing T_10_4.sp4_h_l_39 <X> T_10_4.sp4_v_b_2
 (12 1)  (508 65)  (508 65)  routing T_10_4.sp4_h_l_39 <X> T_10_4.sp4_v_b_2
 (12 11)  (508 75)  (508 75)  routing T_10_4.sp4_h_l_45 <X> T_10_4.sp4_v_t_45


LogicTile_11_4



LogicTile_12_4

 (12 10)  (604 74)  (604 74)  routing T_12_4.sp4_v_t_45 <X> T_12_4.sp4_h_l_45
 (11 11)  (603 75)  (603 75)  routing T_12_4.sp4_v_t_45 <X> T_12_4.sp4_h_l_45


IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 70)  (648 70)  IO control bit: IORIGHT_REN_0

 (16 8)  (662 72)  (662 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0

 (17 13)  (663 77)  (663 77)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



LogicTile_6_3

 (3 6)  (279 54)  (279 54)  routing T_6_3.sp12_h_r_0 <X> T_6_3.sp12_v_t_23
 (3 7)  (279 55)  (279 55)  routing T_6_3.sp12_h_r_0 <X> T_6_3.sp12_v_t_23
 (11 14)  (287 62)  (287 62)  routing T_6_3.sp4_v_b_8 <X> T_6_3.sp4_v_t_46
 (12 15)  (288 63)  (288 63)  routing T_6_3.sp4_v_b_8 <X> T_6_3.sp4_v_t_46


LogicTile_7_3

 (21 0)  (355 48)  (355 48)  routing T_7_3.wire_logic_cluster/lc_3/out <X> T_7_3.lc_trk_g0_3
 (22 0)  (356 48)  (356 48)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (334 50)  (334 50)  routing T_7_3.glb_netwk_3 <X> T_7_3.wire_logic_cluster/lc_7/clk
 (2 2)  (336 50)  (336 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (334 51)  (334 51)  routing T_7_3.glb_netwk_3 <X> T_7_3.wire_logic_cluster/lc_7/clk
 (14 3)  (348 51)  (348 51)  routing T_7_3.top_op_4 <X> T_7_3.lc_trk_g0_4
 (15 3)  (349 51)  (349 51)  routing T_7_3.top_op_4 <X> T_7_3.lc_trk_g0_4
 (17 3)  (351 51)  (351 51)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (11 6)  (345 54)  (345 54)  routing T_7_3.sp4_v_b_9 <X> T_7_3.sp4_v_t_40
 (13 6)  (347 54)  (347 54)  routing T_7_3.sp4_v_b_9 <X> T_7_3.sp4_v_t_40
 (22 6)  (356 54)  (356 54)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (358 54)  (358 54)  routing T_7_3.top_op_7 <X> T_7_3.lc_trk_g1_7
 (26 6)  (360 54)  (360 54)  routing T_7_3.lc_trk_g3_4 <X> T_7_3.wire_logic_cluster/lc_3/in_0
 (27 6)  (361 54)  (361 54)  routing T_7_3.lc_trk_g1_7 <X> T_7_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 54)  (363 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 54)  (364 54)  routing T_7_3.lc_trk_g1_7 <X> T_7_3.wire_logic_cluster/lc_3/in_1
 (31 6)  (365 54)  (365 54)  routing T_7_3.lc_trk_g0_4 <X> T_7_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 54)  (366 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (370 54)  (370 54)  LC_3 Logic Functioning bit
 (37 6)  (371 54)  (371 54)  LC_3 Logic Functioning bit
 (38 6)  (372 54)  (372 54)  LC_3 Logic Functioning bit
 (41 6)  (375 54)  (375 54)  LC_3 Logic Functioning bit
 (42 6)  (376 54)  (376 54)  LC_3 Logic Functioning bit
 (43 6)  (377 54)  (377 54)  LC_3 Logic Functioning bit
 (45 6)  (379 54)  (379 54)  LC_3 Logic Functioning bit
 (51 6)  (385 54)  (385 54)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (355 55)  (355 55)  routing T_7_3.top_op_7 <X> T_7_3.lc_trk_g1_7
 (27 7)  (361 55)  (361 55)  routing T_7_3.lc_trk_g3_4 <X> T_7_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (362 55)  (362 55)  routing T_7_3.lc_trk_g3_4 <X> T_7_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 55)  (363 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 55)  (364 55)  routing T_7_3.lc_trk_g1_7 <X> T_7_3.wire_logic_cluster/lc_3/in_1
 (32 7)  (366 55)  (366 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (369 55)  (369 55)  routing T_7_3.lc_trk_g0_3 <X> T_7_3.input_2_3
 (36 7)  (370 55)  (370 55)  LC_3 Logic Functioning bit
 (37 7)  (371 55)  (371 55)  LC_3 Logic Functioning bit
 (38 7)  (372 55)  (372 55)  LC_3 Logic Functioning bit
 (42 7)  (376 55)  (376 55)  LC_3 Logic Functioning bit
 (44 7)  (378 55)  (378 55)  LC_3 Logic Functioning bit
 (0 14)  (334 62)  (334 62)  routing T_7_3.glb_netwk_6 <X> T_7_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 62)  (335 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (338 62)  (338 62)  routing T_7_3.sp4_v_b_9 <X> T_7_3.sp4_v_t_44
 (0 15)  (334 63)  (334 63)  routing T_7_3.glb_netwk_6 <X> T_7_3.wire_logic_cluster/lc_7/s_r
 (15 15)  (349 63)  (349 63)  routing T_7_3.sp4_v_t_33 <X> T_7_3.lc_trk_g3_4
 (16 15)  (350 63)  (350 63)  routing T_7_3.sp4_v_t_33 <X> T_7_3.lc_trk_g3_4
 (17 15)  (351 63)  (351 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (504 49)  (504 49)  routing T_10_3.sp4_v_t_47 <X> T_10_3.sp4_v_b_1
 (10 1)  (506 49)  (506 49)  routing T_10_3.sp4_v_t_47 <X> T_10_3.sp4_v_b_1


IO_Tile_13_3

 (3 1)  (649 49)  (649 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 54)  (648 54)  IO control bit: IORIGHT_REN_0

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0

 (17 9)  (663 57)  (663 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (663 61)  (663 61)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (17 2)  (0 34)  (0 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 35)  (0 35)  IOB_0 IO Functioning bit
 (2 6)  (15 38)  (15 38)  IO control bit: BIOLEFT_REN_0

 (16 8)  (1 40)  (1 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 45)  (0 45)  IOB_1 IO Functioning bit


LogicTile_2_2

 (11 6)  (83 38)  (83 38)  routing T_2_2.sp4_v_b_9 <X> T_2_2.sp4_v_t_40
 (13 6)  (85 38)  (85 38)  routing T_2_2.sp4_v_b_9 <X> T_2_2.sp4_v_t_40
 (3 7)  (75 39)  (75 39)  routing T_2_2.sp12_h_l_23 <X> T_2_2.sp12_v_t_23


LogicTile_4_2

 (14 5)  (182 37)  (182 37)  routing T_4_2.sp12_h_r_16 <X> T_4_2.lc_trk_g1_0
 (16 5)  (184 37)  (184 37)  routing T_4_2.sp12_h_r_16 <X> T_4_2.lc_trk_g1_0
 (17 5)  (185 37)  (185 37)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (31 10)  (199 42)  (199 42)  routing T_4_2.lc_trk_g3_5 <X> T_4_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 42)  (200 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 42)  (201 42)  routing T_4_2.lc_trk_g3_5 <X> T_4_2.wire_logic_cluster/lc_5/in_3
 (34 10)  (202 42)  (202 42)  routing T_4_2.lc_trk_g3_5 <X> T_4_2.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 42)  (204 42)  LC_5 Logic Functioning bit
 (37 10)  (205 42)  (205 42)  LC_5 Logic Functioning bit
 (38 10)  (206 42)  (206 42)  LC_5 Logic Functioning bit
 (39 10)  (207 42)  (207 42)  LC_5 Logic Functioning bit
 (40 10)  (208 42)  (208 42)  LC_5 Logic Functioning bit
 (42 10)  (210 42)  (210 42)  LC_5 Logic Functioning bit
 (47 10)  (215 42)  (215 42)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (195 43)  (195 43)  routing T_4_2.lc_trk_g1_0 <X> T_4_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 43)  (197 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (204 43)  (204 43)  LC_5 Logic Functioning bit
 (37 11)  (205 43)  (205 43)  LC_5 Logic Functioning bit
 (38 11)  (206 43)  (206 43)  LC_5 Logic Functioning bit
 (39 11)  (207 43)  (207 43)  LC_5 Logic Functioning bit
 (41 11)  (209 43)  (209 43)  LC_5 Logic Functioning bit
 (43 11)  (211 43)  (211 43)  LC_5 Logic Functioning bit
 (19 12)  (187 44)  (187 44)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (16 14)  (184 46)  (184 46)  routing T_4_2.sp4_v_t_16 <X> T_4_2.lc_trk_g3_5
 (17 14)  (185 46)  (185 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (186 46)  (186 46)  routing T_4_2.sp4_v_t_16 <X> T_4_2.lc_trk_g3_5


LogicTile_7_2

 (11 6)  (345 38)  (345 38)  routing T_7_2.sp4_h_l_37 <X> T_7_2.sp4_v_t_40


IO_Tile_13_2

 (3 1)  (649 33)  (649 33)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 38)  (648 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



LogicTile_2_1

 (3 4)  (75 20)  (75 20)  routing T_2_1.sp12_v_b_0 <X> T_2_1.sp12_h_r_0
 (3 5)  (75 21)  (75 21)  routing T_2_1.sp12_v_b_0 <X> T_2_1.sp12_h_r_0


RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



LogicTile_6_1

 (32 0)  (308 16)  (308 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 16)  (310 16)  routing T_6_1.lc_trk_g1_0 <X> T_6_1.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 16)  (312 16)  LC_0 Logic Functioning bit
 (37 0)  (313 16)  (313 16)  LC_0 Logic Functioning bit
 (38 0)  (314 16)  (314 16)  LC_0 Logic Functioning bit
 (39 0)  (315 16)  (315 16)  LC_0 Logic Functioning bit
 (41 0)  (317 16)  (317 16)  LC_0 Logic Functioning bit
 (43 0)  (319 16)  (319 16)  LC_0 Logic Functioning bit
 (22 1)  (298 17)  (298 17)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (300 17)  (300 17)  routing T_6_1.bot_op_2 <X> T_6_1.lc_trk_g0_2
 (26 1)  (302 17)  (302 17)  routing T_6_1.lc_trk_g0_2 <X> T_6_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 17)  (305 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (312 17)  (312 17)  LC_0 Logic Functioning bit
 (37 1)  (313 17)  (313 17)  LC_0 Logic Functioning bit
 (38 1)  (314 17)  (314 17)  LC_0 Logic Functioning bit
 (39 1)  (315 17)  (315 17)  LC_0 Logic Functioning bit
 (40 1)  (316 17)  (316 17)  LC_0 Logic Functioning bit
 (42 1)  (318 17)  (318 17)  LC_0 Logic Functioning bit
 (53 1)  (329 17)  (329 17)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (3 4)  (279 20)  (279 20)  routing T_6_1.sp12_v_t_23 <X> T_6_1.sp12_h_r_0
 (16 5)  (292 21)  (292 21)  routing T_6_1.sp12_h_r_8 <X> T_6_1.lc_trk_g1_0
 (17 5)  (293 21)  (293 21)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (19 13)  (295 29)  (295 29)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_9_1

 (8 3)  (450 19)  (450 19)  routing T_9_1.sp4_h_l_36 <X> T_9_1.sp4_v_t_36


RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 1)  (649 17)  (649 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 22)  (648 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: BIODOWN_REN_1

 (17 1)  (77 14)  (77 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (77 13)  (77 13)  IOB_0 IO Functioning bit
 (2 6)  (98 8)  (98 8)  IO control bit: BIODOWN_REN_0

 (0 8)  (95 7)  (95 7)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (17 9)  (77 6)  (77 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (77 2)  (77 2)  IOB_1 IO Functioning bit


IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: BIODOWN_REN_1

 (17 2)  (131 12)  (131 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (131 13)  (131 13)  IOB_0 IO Functioning bit
 (2 6)  (152 8)  (152 8)  IO control bit: BIODOWN_REN_0

 (1 11)  (151 5)  (151 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (131 2)  (131 2)  IOB_1 IO Functioning bit


IO_Tile_4_0

 (3 1)  (195 14)  (195 14)  IO control bit: BIODOWN_REN_1

 (0 3)  (191 13)  (191 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (173 13)  (173 13)  IOB_0 IO Functioning bit
 (2 6)  (194 8)  (194 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1



IO_Tile_5_0

 (3 1)  (249 14)  (249 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (248 8)  (248 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (2 1)  (302 14)  (302 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (303 14)  (303 14)  IO control bit: GIODOWN1_REN_1

 (17 3)  (281 13)  (281 13)  IOB_0 IO Functioning bit
 (2 6)  (302 8)  (302 8)  IO control bit: GIODOWN1_REN_0

 (17 13)  (281 2)  (281 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (5 0)  (351 15)  (351 15)  routing T_7_0.span4_vert_41 <X> T_7_0.lc_trk_g0_1
 (6 0)  (352 15)  (352 15)  routing T_7_0.span4_vert_41 <X> T_7_0.lc_trk_g0_1
 (7 0)  (353 15)  (353 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (354 15)  (354 15)  routing T_7_0.span4_vert_41 <X> T_7_0.lc_trk_g0_1
 (3 1)  (361 14)  (361 14)  IO control bit: GIODOWN0_REN_1

 (8 1)  (354 14)  (354 14)  routing T_7_0.span4_vert_41 <X> T_7_0.lc_trk_g0_1
 (17 3)  (339 13)  (339 13)  IOB_0 IO Functioning bit
 (17 5)  (339 10)  (339 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (360 8)  (360 8)  IO control bit: GIODOWN0_REN_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (11 7)  (367 9)  (367 9)  routing T_7_0.span4_horz_l_14 <X> T_7_0.span4_vert_37
 (16 10)  (338 4)  (338 4)  IOB_1 IO Functioning bit
 (13 11)  (369 5)  (369 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (339 2)  (339 2)  IOB_1 IO Functioning bit
 (16 14)  (338 0)  (338 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (3 1)  (415 14)  (415 14)  IO control bit: IODOWN_REN_1

 (2 6)  (414 8)  (414 8)  IO control bit: IODOWN_REN_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 1)  (469 14)  (469 14)  IO control bit: IODOWN_REN_1

 (5 4)  (459 11)  (459 11)  routing T_9_0.span4_vert_37 <X> T_9_0.lc_trk_g0_5
 (6 4)  (460 11)  (460 11)  routing T_9_0.span4_vert_37 <X> T_9_0.lc_trk_g0_5
 (7 4)  (461 11)  (461 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
 (8 4)  (462 11)  (462 11)  routing T_9_0.span4_vert_37 <X> T_9_0.lc_trk_g0_5
 (2 6)  (468 8)  (468 8)  IO control bit: IODOWN_REN_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0

 (13 10)  (477 4)  (477 4)  routing T_9_0.lc_trk_g0_5 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (446 4)  (446 4)  IOB_1 IO Functioning bit
 (13 11)  (477 5)  (477 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (447 2)  (447 2)  IOB_1 IO Functioning bit
 (16 14)  (446 0)  (446 0)  IOB_1 IO Functioning bit


IO_Tile_10_0

 (5 0)  (513 15)  (513 15)  routing T_10_0.span4_vert_25 <X> T_10_0.lc_trk_g0_1
 (6 0)  (514 15)  (514 15)  routing T_10_0.span4_vert_25 <X> T_10_0.lc_trk_g0_1
 (7 0)  (515 15)  (515 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (16 0)  (500 15)  (500 15)  IOB_0 IO Functioning bit
 (3 1)  (523 14)  (523 14)  IO control bit: IODOWN_REN_1

 (8 1)  (516 14)  (516 14)  routing T_10_0.span4_vert_25 <X> T_10_0.lc_trk_g0_1
 (17 3)  (501 13)  (501 13)  IOB_0 IO Functioning bit
 (12 4)  (530 11)  (530 11)  routing T_10_0.lc_trk_g1_7 <X> T_10_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (531 11)  (531 11)  routing T_10_0.lc_trk_g1_7 <X> T_10_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (500 11)  (500 11)  IOB_0 IO Functioning bit
 (12 5)  (530 10)  (530 10)  routing T_10_0.lc_trk_g1_7 <X> T_10_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (531 10)  (531 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (522 8)  (522 8)  IO control bit: IODOWN_REN_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0

 (16 10)  (500 4)  (500 4)  IOB_1 IO Functioning bit
 (13 11)  (531 5)  (531 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (501 2)  (501 2)  IOB_1 IO Functioning bit
 (5 14)  (513 0)  (513 0)  routing T_10_0.span4_vert_39 <X> T_10_0.lc_trk_g1_7
 (6 14)  (514 0)  (514 0)  routing T_10_0.span4_vert_39 <X> T_10_0.lc_trk_g1_7
 (7 14)  (515 0)  (515 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_39 lc_trk_g1_7
 (8 14)  (516 0)  (516 0)  routing T_10_0.span4_vert_39 <X> T_10_0.lc_trk_g1_7
 (16 14)  (500 0)  (500 0)  IOB_1 IO Functioning bit


IO_Tile_11_0

 (3 1)  (565 14)  (565 14)  IO control bit: IODOWN_REN_1

 (2 6)  (564 8)  (564 8)  IO control bit: IODOWN_REN_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 1)  (619 14)  (619 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (618 8)  (618 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


