<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:department>Electronics</gtr:department><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/188EFFB9-1939-4C58-85ED-71566F010398"><gtr:id>188EFFB9-1939-4C58-85ED-71566F010398</gtr:id><gtr:firstName>Andy</gtr:firstName><gtr:surname>Tyrrell</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/50E3F688-DA31-49FF-8B55-1520B89CBD37"><gtr:id>50E3F688-DA31-49FF-8B55-1520B89CBD37</gtr:id><gtr:firstName>Gianluca</gtr:firstName><gtr:surname>Tempesti</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/37BA670D-030F-443B-8D67-D1FF62919099"><gtr:id>37BA670D-030F-443B-8D67-D1FF62919099</gtr:id><gtr:firstName>Geoff</gtr:firstName><gtr:surname>Merrett</gtr:surname><gtr:orcidId>0000-0003-4980-3894</gtr:orcidId><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/BCD5FFD8-8300-422E-9F5B-C10C854C3C0B"><gtr:id>BCD5FFD8-8300-422E-9F5B-C10C854C3C0B</gtr:id><gtr:firstName>Bashir M.</gtr:firstName><gtr:surname>Al-Hashimi</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/E7015D6B-3846-4E4F-A5BB-CBF9B025EB07"><gtr:id>E7015D6B-3846-4E4F-A5BB-CBF9B025EB07</gtr:id><gtr:firstName>Stephen</gtr:firstName><gtr:surname>Furber</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/B7729E6D-59B9-41D1-863C-EF75D1750E6F"><gtr:id>B7729E6D-59B9-41D1-863C-EF75D1750E6F</gtr:id><gtr:firstName>Martin</gtr:firstName><gtr:otherNames>Albrecht</gtr:otherNames><gtr:surname>Trefzer</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FL000563%2F1"><gtr:id>592A7276-0A3A-413B-B7CE-E8BE0D29B1E2</gtr:id><gtr:title>Continuous on-line adaptation in many-core systems: From graceful degradation to graceful amelioration</gtr:title><gtr:status>Active</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/L000563/1</gtr:grantReference><gtr:abstractText>Until recently, the ever-increasing demand of computing power has been met on one hand by increasing the operating frequency of processors and on the other by designing more and more complex processors capable of executing more than one instruction at the same time. However, both these approaches seem to be reaching (or possibly have already reached) their practical limits, mainly due to issues related to design complexity and cost-effectiveness.
The current trend in computer design seems to favour a shift to systems where computational power is achieved not by a single very fast and very complex processor, but through the parallel operation of several on-chip processors, each executing a single thread. This kind of approach is implemented commercially today through multi-core processors and in research through the Network On Chip (NoC) or the Chip Multi-Processors (CMP) paradigms. The natural evolution of these approaches sees the number of cores increasing constantly and it is generally accepted that the next few decades will witness the introduction of many-core systems, that is, systems that integrate hundreds or thousands of cores. 
This shift introduces problems common to all massively parallel systems, ranging from the design of applications that can exploit large numbers of processors to technological challenges related to the implementation of such cores in silicon substrates that are increasingly error-prone, due to their size and to the increasing sensitivity to faults of next-generation technologies, and to the dissipation of heat generated by the computational activity in the cores. Current architectures are not suitable for this kind of systems and there is a strong need to devise novel mechanisms and technologies that will allow the development of many-core systems and eventually their commercialization as consumer products.
Imagine then a many-core system with thousands or millions of processors that gets better and better with time at executing an application, &amp;quot;gracefully&amp;quot; providing optimal power usage while maximizing performance levels and tolerating component failures. The proposed project aims at investigating how such mechanisms can represent crucial enabling technologies for many-core systems.
Specifically, this project focuses on how to overcome three critical issues related to the implementation of many-core systems: reliability, energy efficiency, and on-line optimisation. The need for reliability is an accepted challenge for many-core systems, considering the large number of components and the increasing likelihood of faults of next-generation technologies, as is the requirement to reduce the heat dissipation related to energy consumption. On the other hand, on-line optimisation, that is, the ability of the system to improve over time without the need for external intervention (including becoming better at reliability and energy efficiency), is a mechanism that could be vital to enable the implementation of these properties in systems that cannot be managed centrally due to the vast number of cores involved. 
The proposed approach is centred around two basic processes: Graceful degradation implies that the system will be able to cope with faults (permanent or temporary) or potentially damaging power consumption peaks by lowering its performance. Graceful amelioration implies that the system will constantly seek for alternative, better ways to execute an application.</gtr:abstractText><gtr:potentialImpactText>The principal intended beneficiaries of the research carried out in the project are industries in the domain of processor and embedded system design and reconfigurable logic.
To achieve this impact, we have established contacts with some potential industrial collaborators, including Intel, Xilinx, and STMicroelectronics. The established long-term relationships between the partners and ARM (for example, Southampton has particularly strong links with ARM Ltd. through the ARM-ECS Research Centre, co-directed by Al-Hashimi), as well as the focus on ARM technology in the project platforms, will also ensure their involvement in the project from the start.
Outside the scope of our direct industrial collaborators, we will continually conduct research into the system design industry ourselves in order to identify hotspots and niches where the hardware, tools and services developed in this project could contribute to make improvements and will invite such industry to become involved in the project.
This approach, which prioritizes companies active in the UK, will allow these to exploit the project results to position themselves competitively in a market that is likely to prove highly relevant in the next decades, with a beneficial impact on the UK economy. 
The timeliness of the project is crucial in this context: the path to commercialisation for many-core systems is currently at a stage where the development of fundamental mechanisms is highly relevant. The choice of implementing our approach on two platforms at different levels of development reflects the aim to maximise impact: the SpiNNaker implementation will illustrate the effectiveness of the mechanisms on existing technology (ARM cores), showing potential benefits within a shorter timescale, whereas the custom board implementation will investigate more novel architectures to illustrate a longer-term path to the design of many-core systems.
The skills developed by the RAs and academics involved in the project will also represent a strong knowledge base in the domain that will be transmitted to future generations of engineers through teaching, both at the PhD, taught postgraduate and at undergraduate level.

To approach a more general public, we will create a website that will promote and explain the project. Project related events, such as meetings, workshops and documents will be made available for download. In addition, we will provide media-related material, such as diagrams, abstracts and animations, which aim to explain to the public the challenges of current electronic design as well as our approaches to overcome them.
In order to reach a broad audience, we will use existing platforms and events to promote our research, such as national science and engineering events (e.g. House of Lords annual event, National Science week), open science events and science at schools.</gtr:potentialImpactText><gtr:fund><gtr:end>2018-07-26</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2014-01-27</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>1323232</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>24AC25D6-A844-45F6-A511-C84BF941DDF4</gtr:id><gtr:title>High performance computing on SpiNNaker neuromorphic platform: A case study for energy efficient image processing</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/dd18edc0bd95fb57cec0af89d53f26bc"><gtr:id>dd18edc0bd95fb57cec0af89d53f26bc</gtr:id><gtr:otherNames>Sugiarto I</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>5aa2a504b3f537.61366269</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>320E9C78-A901-45AB-8B90-5AA78E922056</gtr:id><gtr:title>A Spiking Neural Network Model of the Lateral Geniculate Nucleus on the SpiNNaker Machine.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/54b8e847e3c1ee79829eb2897b6c2815"><gtr:id>54b8e847e3c1ee79829eb2897b6c2815</gtr:id><gtr:otherNames>Sen-Bhattacharya B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn><gtr:outcomeId>5a36241eb71f22.49497285</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6EA32B1B-2DA3-41E0-A2E9-EADDC1E106DE</gtr:id><gtr:title>Machine learning for run-time energy optimisation in many-core systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/97afc826f99792379d9a5ce7c48ea5cb"><gtr:id>97afc826f99792379d9a5ce7c48ea5cb</gtr:id><gtr:otherNames>Biswas D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5aa2a7ea19d9a1.70279222</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6F559E9E-C497-40B4-990B-F349394BCFCD</gtr:id><gtr:title>Software-defined PMC for runtime power management of a many-core neuromorphic platform</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/dd18edc0bd95fb57cec0af89d53f26bc"><gtr:id>dd18edc0bd95fb57cec0af89d53f26bc</gtr:id><gtr:otherNames>Sugiarto I</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5aa2a4a58c7c55.56908084</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B3A20E68-3683-44F2-B245-05E8B44C3431</gtr:id><gtr:title>The slowdown or race-to-idle question: Workload-aware energy optimization of SMT multicore platforms under process variation</gtr:title><gtr:parentPublicationTitle>Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/58f5b2f67183945147e7a2016d050010"><gtr:id>58f5b2f67183945147e7a2016d050010</gtr:id><gtr:otherNames>Das A.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>58b567bdd4d177.95159069</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1F21D8B9-0DB3-4D4E-88C9-601388B0AEDF</gtr:id><gtr:title>XL-STaGe: A cross-layer scalable tool for graph generation, evaluation and implementation</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/92c45b2677302fd95d875aa529f3196e"><gtr:id>92c45b2677302fd95d875aa529f3196e</gtr:id><gtr:otherNames>Campos P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>58b56b1a01a437.90708050</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>518562A7-8D94-4BE4-AC5F-B2112C0E6ACC</gtr:id><gtr:title>Hardware-software interaction for run-time power optimization: A case study of embedded Linux on multicore smartphones</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/d10e93066e667cdd76d1e66f25e5b519"><gtr:id>d10e93066e667cdd76d1e66f25e5b519</gtr:id><gtr:otherNames>Das A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:issn>15334678</gtr:issn><gtr:outcomeId>58b567bd77b275.65304313</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>760DBF7A-0BC6-4CD0-9428-6E266CFE209C</gtr:id><gtr:title>Learning-Based Run-Time Power and Energy Management of Multi/Many-Core Systems: Current and Future Trends</gtr:title><gtr:parentPublicationTitle>Journal of Low Power Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/62669b53e98481724294af0f7a2ae396"><gtr:id>62669b53e98481724294af0f7a2ae396</gtr:id><gtr:otherNames>Singh A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5aa2a7aa76cf87.43640470</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D16201EB-3590-4137-8C4B-06C822BD2A32</gtr:id><gtr:title>Adaptive and Hierarchical Runtime Manager for Energy-Aware Thermal Management of Embedded Systems</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Embedded Computing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/d10e93066e667cdd76d1e66f25e5b519"><gtr:id>d10e93066e667cdd76d1e66f25e5b519</gtr:id><gtr:otherNames>Das A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>15583465</gtr:issn><gtr:outcomeId>58b5664dddad40.37325964</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>48BD74C1-3557-4051-B0D4-F94EBCA58896</gtr:id><gtr:title>Optimized task graph mapping on a many-core neuromorphic supercomputer</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/dd18edc0bd95fb57cec0af89d53f26bc"><gtr:id>dd18edc0bd95fb57cec0af89d53f26bc</gtr:id><gtr:otherNames>Sugiarto I</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5aa2a32a57e277.42637300</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>34604939-E9A5-4D8F-A383-08674CE5524D</gtr:id><gtr:title>Workload uncertainty characterization and adaptive frequency scaling for energy minimization of embedded systems</gtr:title><gtr:parentPublicationTitle>Proceedings -Design, Automation and Test in Europe, DATE</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/58f5b2f67183945147e7a2016d050010"><gtr:id>58f5b2f67183945147e7a2016d050010</gtr:id><gtr:otherNames>Das A.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:issn>15301591</gtr:issn><gtr:outcomeId>58b567bd293476.17319293</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0C725971-9248-43E7-A9A4-22B4A6F2B403</gtr:id><gtr:title>Intermittently-powered energy harvesting step counter for fitness tracking</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/604e279f7a04382903bd3809bdfc8729"><gtr:id>604e279f7a04382903bd3809bdfc8729</gtr:id><gtr:otherNames>Rodriguez A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5aa2a75d06d684.35320078</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>AB895DBD-4D18-4657-AC90-0589EF5D6D56</gtr:id><gtr:title>Energy-driven computing: Rethinking the design of energy harvesting systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b0f8a48c896b3525facb327a4faa6089"><gtr:id>b0f8a48c896b3525facb327a4faa6089</gtr:id><gtr:otherNames>Merrett G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5aa2a683305f92.79791190</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>7B690B0E-3874-4639-A569-D7CC28324E72</gtr:id><gtr:title>Workload Change Point Detection for Runtime Thermal Management of Embedded Systems</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/d10e93066e667cdd76d1e66f25e5b519"><gtr:id>d10e93066e667cdd76d1e66f25e5b519</gtr:id><gtr:otherNames>Das A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>585d4048605021.11067663</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>3BBCB4D4-D5E6-486B-AC1B-6143C56574EA</gtr:id><gtr:title>Hibernus++: A Self-Calibrating and Adaptive System for Transiently-Powered Embedded Devices</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/a5922401d35b791d3b147c970c41bb2a"><gtr:id>a5922401d35b791d3b147c970c41bb2a</gtr:id><gtr:otherNames>Balsamo D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>02780070</gtr:issn><gtr:outcomeId>58b567be052301.89246521</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>C3764987-0C5D-4F99-A7F8-591C6CCCB9A3</gtr:id><gtr:title>Power neutral performance scaling for energy harvesting MP-SoCs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b9d87c6e1b352ef381a9e00563c7681c"><gtr:id>b9d87c6e1b352ef381a9e00563c7681c</gtr:id><gtr:otherNames>Fletcher B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5aa2a8110f07c6.35431836</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>404E856E-1A32-44CD-BEE5-BDBED921FCA0</gtr:id><gtr:title>Graceful Performance Modulation for Power-Neutral Transient Computing Systems</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/a5922401d35b791d3b147c970c41bb2a"><gtr:id>a5922401d35b791d3b147c970c41bb2a</gtr:id><gtr:otherNames>Balsamo D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>585d404aef7fb6.12496393</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>BDBF2C72-7E0F-4B97-9C07-458B100B5784</gtr:id><gtr:title>Energy-Efficient Run-Time Mapping and Thread Partitioning of Concurrent OpenCL Applications on CPU-GPU MPSoCs</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Embedded Computing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/62669b53e98481724294af0f7a2ae396"><gtr:id>62669b53e98481724294af0f7a2ae396</gtr:id><gtr:otherNames>Singh A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5aa2a63fe7e070.34860166</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B4F50914-29BB-4B43-8895-81EFA598E0FF</gtr:id><gtr:title>Characterisation of feasibility regions in FPGAs under adaptive DVFS</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/dfb71a9c7cd36673e621614a19fba066"><gtr:id>dfb71a9c7cd36673e621614a19fba066</gtr:id><gtr:otherNames>Dahir N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56dd88c38808e3.36639183</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0A8F6EE7-32AA-4CC8-8E5D-5F03068504B9</gtr:id><gtr:title>Fault tolerant task mapping on many-core arrays</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f0616f5e699f374cc7407c2c3cc5b2c3"><gtr:id>f0616f5e699f374cc7407c2c3cc5b2c3</gtr:id><gtr:otherNames>Bonney C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>58b56b19c5e534.18519751</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>3E83F8BE-57BE-44AB-B10D-EBA0DEF09145</gtr:id><gtr:title>Reliable mapping and partitioning of performance-constrained openCL applications on CPU-GPU MPSoCs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0ec9dacd0f1c64cea47278392c04ee50"><gtr:id>0ec9dacd0f1c64cea47278392c04ee50</gtr:id><gtr:otherNames>Wachter E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5aa2a849313696.43455891</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>C17878BA-BA4B-4F8B-B1F5-35AF00CE4802</gtr:id><gtr:title>An evolutionary approach to runtime variability mapping and mitigation on a multi-reconfigurable architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/2808aae4f5ef930c9f260b8a2e69c45b"><gtr:id>2808aae4f5ef930c9f260b8a2e69c45b</gtr:id><gtr:otherNames>Bale S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5aa2b41db15a80.91343378</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>17BDFB34-57A2-483F-86BB-0D2422873611</gtr:id><gtr:title>Inter-cluster Thread-to-core Mapping and DVFS on Heterogeneous Multi-cores</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Multi-Scale Computing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0e0928c4bbc40252db4bf883c83a0c2b"><gtr:id>0e0928c4bbc40252db4bf883c83a0c2b</gtr:id><gtr:otherNames>Reddy B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a2fea0c8ad274.70726928</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A63C6EA8-8BFF-49E8-9917-9716B7169649</gtr:id><gtr:title>LeAF: A low-overhead asymmetric frequency controller for NoC router interconnects</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/92c45b2677302fd95d875aa529f3196e"><gtr:id>92c45b2677302fd95d875aa529f3196e</gtr:id><gtr:otherNames>Campos P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5aa2b3704c0c01.10137399</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>9621D22D-95B8-4017-A508-2EB6F27A9ED8</gtr:id><gtr:title>Runtime Performance and Power Optimization of Parallel Disparity Estimation on Many-Core Platforms</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Embedded Computing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ed6272da26f7a46031545bd4282f1d3f"><gtr:id>ed6272da26f7a46031545bd4282f1d3f</gtr:id><gtr:otherNames>Leech C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a352dd923f813.27726391</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/L000563/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>D7BA1404-E001-4782-929E-E96E28B01201</gtr:id><gtr:percentage>65</gtr:percentage><gtr:text>Computer Sys. &amp; Architecture</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>35</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>