<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="fifo_1927/sim/ff_32i_128o_8d_dc_fifo_1927_spdtqci.v"
   type="VERILOG"
   library="fifo_1927" />
 <file
   path="fifo_1927/sim/ff_32i_128o_8d_dc_fifo_1927_spdtqci.sdc"
   type="SDC_ENTITY"
   library="fifo_1927" />
 <file
   path="sim/ff_32i_128o_8d_dc.v"
   type="VERILOG"
   library="ff_32i_128o_8d_dc"
   hasInlineConfiguration="true" />
 <topLevel name="ff_32i_128o_8d_dc.ff_32i_128o_8d_dc" />
 <deviceFamily name="agilex7" />
 <device name="AGFB027R24C2E2VR2" />
</simPackage>
