\doxysection{drivers/stm32f4xx\+\_\+usart.h File Reference}
\hypertarget{stm32f4xx__usart_8h}{}\label{stm32f4xx__usart_8h}\index{drivers/stm32f4xx\_usart.h@{drivers/stm32f4xx\_usart.h}}


This file contains all the functions prototypes for the USART firmware library.  


{\ttfamily \#include "{}stm32f4xx.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___init_type_def}{USART\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USART Init Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def}{USART\+\_\+\+Clock\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USART Clock Init Structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___constants_gae890b8e77c1b84a77c485a353949f7eb}{IS\+\_\+\+USART\+\_\+\+ALL\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___constants_ga478e548dbe61b1c0f622c0a678fed578}{IS\+\_\+\+USART\+\_\+1236\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___word___length_ga08682faddc657df85a93627b5a146c25}{USART\+\_\+\+Word\+Length\+\_\+8b}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___word___length_gae7dd162142660e09e2321aa3f33dc4d2}{USART\+\_\+\+Word\+Length\+\_\+9b}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___word___length_ga5b07b29ee91f0bea4c10ec0fd74fbc04}{IS\+\_\+\+USART\+\_\+\+WORD\+\_\+\+LENGTH}}(LENGTH)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___stop___bits_gae2cb35620ba001f0d63e9e0be93e4a05}{USART\+\_\+\+Stop\+Bits\+\_\+1}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___stop___bits_ga2ad06e3acfb691735d05ab9a314e2e32}{USART\+\_\+\+Stop\+Bits\+\_\+0\+\_\+5}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___stop___bits_ga652058b6be2f48ac0d82d0e75537fc81}{USART\+\_\+\+Stop\+Bits\+\_\+2}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___stop___bits_ga30897cc46d5b3790a9b14ffaba354527}{USART\+\_\+\+Stop\+Bits\+\_\+1\+\_\+5}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___stop___bits_ga6f9153c1fbee1058ba26ec88f0f20828}{IS\+\_\+\+USART\+\_\+\+STOPBITS}}(STOPBITS)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___parity_gab9deebcb0a859360dfec85074abaa3aa}{USART\+\_\+\+Parity\+\_\+\+No}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___parity_ga62193247d36fffe982e159c1f246271e}{USART\+\_\+\+Parity\+\_\+\+Even}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___parity_gafcd68937a6b4b8ffff8f96e68d6a5ecd}{USART\+\_\+\+Parity\+\_\+\+Odd}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___parity_gaa87b2e338e0ccc42887d3c56901bee87}{IS\+\_\+\+USART\+\_\+\+PARITY}}(PARITY)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___mode_gafefcc3d3c1a1f83b425784fa6289aecf}{USART\+\_\+\+Mode\+\_\+\+Rx}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___mode_ga22b2813509a062435ea68d086ec565b4}{USART\+\_\+\+Mode\+\_\+\+Tx}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___mode_gae9140e5ca405d2377fe0e82c79e136a2}{IS\+\_\+\+USART\+\_\+\+MODE}}(MODE)~((((MODE) \& (uint16\+\_\+t)0x\+FFF3) == 0x00) \&\& ((MODE) != (uint16\+\_\+t)0x00))
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___hardware___flow___control_gaf3deaf4429b88db7753ee203f4797bd3}{USART\+\_\+\+Hardware\+Flow\+Control\+\_\+\+None}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___hardware___flow___control_ga22d4339693e3356d992abca259b0418e}{USART\+\_\+\+Hardware\+Flow\+Control\+\_\+\+RTS}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___hardware___flow___control_ga4d989f112f94009c0849fe4dbe829d81}{USART\+\_\+\+Hardware\+Flow\+Control\+\_\+\+CTS}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___hardware___flow___control_ga2986aed8c6cba414ac8afe0180ab553e}{USART\+\_\+\+Hardware\+Flow\+Control\+\_\+\+RTS\+\_\+\+CTS}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___hardware___flow___control_ga9b905eb465780173a2e98bc8b602c030}{IS\+\_\+\+USART\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL}}(CONTROL)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___clock_ga56c12b81d19853c093e0a373d0c52fb5}{USART\+\_\+\+Clock\+\_\+\+Disable}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___clock_gacfe029e2ec4f49ddde031fd031654caa}{USART\+\_\+\+Clock\+\_\+\+Enable}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___clock_ga0f1e1ba37690b21b7338ed3b06614cf6}{IS\+\_\+\+USART\+\_\+\+CLOCK}}(CLOCK)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___clock___polarity_ga194d60b47d8042d39e843c52f3a6aa1a}{USART\+\_\+\+CPOL\+\_\+\+Low}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___clock___polarity_ga4ba6946dd9f0b4fd38115f24798c210f}{USART\+\_\+\+CPOL\+\_\+\+High}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___clock___polarity_ga833e9d2e85ab84658c7a7c18bd0bc8b9}{IS\+\_\+\+USART\+\_\+\+CPOL}}(CPOL)~(((CPOL) == \mbox{\hyperlink{group___u_s_a_r_t___clock___polarity_ga194d60b47d8042d39e843c52f3a6aa1a}{USART\+\_\+\+CPOL\+\_\+\+Low}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((CPOL) == \mbox{\hyperlink{group___u_s_a_r_t___clock___polarity_ga4ba6946dd9f0b4fd38115f24798c210f}{USART\+\_\+\+CPOL\+\_\+\+High}}))
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___clock___phase_gab6c0fb052fb9bc418cf368c1a0e4643b}{USART\+\_\+\+CPHA\+\_\+1\+Edge}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___clock___phase_ga66344d0725f1300e9d0f8f1708111f25}{USART\+\_\+\+CPHA\+\_\+2\+Edge}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___clock___phase_ga66fa1a3a757025fcd8dd069a90689f88}{IS\+\_\+\+USART\+\_\+\+CPHA}}(CPHA)~(((CPHA) == \mbox{\hyperlink{group___u_s_a_r_t___clock___phase_gab6c0fb052fb9bc418cf368c1a0e4643b}{USART\+\_\+\+CPHA\+\_\+1\+Edge}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((CPHA) == \mbox{\hyperlink{group___u_s_a_r_t___clock___phase_ga66344d0725f1300e9d0f8f1708111f25}{USART\+\_\+\+CPHA\+\_\+2\+Edge}}))
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___last___bit_ga129c89b9e0dbb3ce43ee92589b3324e5}{USART\+\_\+\+Last\+Bit\+\_\+\+Disable}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___last___bit_gaf8c19d1ce01c6efff8c24ee82cc7b52e}{USART\+\_\+\+Last\+Bit\+\_\+\+Enable}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___last___bit_gaa941695e5612b53e9c2aca6a9fa0d695}{IS\+\_\+\+USART\+\_\+\+LASTBIT}}(LASTBIT)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_gae607c28a462c224c575b7541dc4f7067}{USART\+\_\+\+IT\+\_\+\+PE}}~((uint16\+\_\+t)0x0028)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_gab18d0fe889204a4c34f6d5817fb5147d}{USART\+\_\+\+IT\+\_\+\+TXE}}~((uint16\+\_\+t)0x0727)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_ga748e86162cc110513330079982821c39}{USART\+\_\+\+IT\+\_\+\+TC}}~((uint16\+\_\+t)0x0626)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_gacdd49b93072655a21a63a35e6431f8ae}{USART\+\_\+\+IT\+\_\+\+RXNE}}~((uint16\+\_\+t)0x0525)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_gaad8fd44c80b30285dc3088a0b3aa5bd9}{USART\+\_\+\+IT\+\_\+\+ORE\+\_\+\+RX}}~((uint16\+\_\+t)0x0325) /\texorpdfstring{$\ast$}{*} In case interrupt is generated if the RXNEIE bit is set \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_ga5d85aab24b7b2dfddb61ba2a49fa6185}{USART\+\_\+\+IT\+\_\+\+IDLE}}~((uint16\+\_\+t)0x0424)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_ga063628e16cdda199b07d380421afc4a5}{USART\+\_\+\+IT\+\_\+\+LBD}}~((uint16\+\_\+t)0x0846)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_gab49efbefaca2921e8cbe8f5146e99dbd}{USART\+\_\+\+IT\+\_\+\+CTS}}~((uint16\+\_\+t)0x096A)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_ga631e83efd4c4789128d80a9539faf78a}{USART\+\_\+\+IT\+\_\+\+ERR}}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_ga1faa2d618b7c1038f8cad50fec7d0ba4}{USART\+\_\+\+IT\+\_\+\+ORE\+\_\+\+ER}}~((uint16\+\_\+t)0x0360) /\texorpdfstring{$\ast$}{*} In case interrupt is generated if the EIE bit is set \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_gad5de042f579b50f1e8643009176486b3}{USART\+\_\+\+IT\+\_\+\+NE}}~((uint16\+\_\+t)0x0260)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_ga9af8790f78f6cb1591506c57d0cc0fb3}{USART\+\_\+\+IT\+\_\+\+FE}}~((uint16\+\_\+t)0x0160)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___legacy_ga8b7d40e02a81be787fbb325bbe6dfbeb}{USART\+\_\+\+IT\+\_\+\+ORE}}~\mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_ga1faa2d618b7c1038f8cad50fec7d0ba4}{USART\+\_\+\+IT\+\_\+\+ORE\+\_\+\+ER}}
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_ga37ce140eae1938a414ff32afed5ef236}{IS\+\_\+\+USART\+\_\+\+CONFIG\+\_\+\+IT}}(IT)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_ga9a8014793a383d710eaaf4185f2b795d}{IS\+\_\+\+USART\+\_\+\+GET\+\_\+\+IT}}(IT)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___interrupt__definition_ga3ceda175140b84eea02a2261ebda4efd}{IS\+\_\+\+USART\+\_\+\+CLEAR\+\_\+\+IT}}(IT)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___d_m_a___requests_gae38097d8f82ba969c9812194022cae9a}{USART\+\_\+\+DMAReq\+\_\+\+Tx}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___d_m_a___requests_gaf33c13abb942251afab3297d8b8362ca}{USART\+\_\+\+DMAReq\+\_\+\+Rx}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___d_m_a___requests_ga8be7a899d21d82de2ee0a763b4564dc3}{IS\+\_\+\+USART\+\_\+\+DMAREQ}}(DMAREQ)~((((DMAREQ) \& (uint16\+\_\+t)0x\+FF3F) == 0x00) \&\& ((DMAREQ) != (uint16\+\_\+t)0x00))
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___wake_up__methods_ga9646d71590d5cef29ee12da0bb431d92}{USART\+\_\+\+Wake\+Up\+\_\+\+Idle\+Line}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___wake_up__methods_ga9f63c1671060682adee91b9a2f3202e4}{USART\+\_\+\+Wake\+Up\+\_\+\+Address\+Mark}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___wake_up__methods_ga3611be417bdb82f42dc2ca17584271f9}{IS\+\_\+\+USART\+\_\+\+WAKEUP}}(WAKEUP)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___l_i_n___break___detection___length_gacfd0aabae8774239440e828c961ac2a0}{USART\+\_\+\+LINBreak\+Detect\+Length\+\_\+10b}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___l_i_n___break___detection___length_gaf591cfcc859d67d71e6fa594eb5aec16}{USART\+\_\+\+LINBreak\+Detect\+Length\+\_\+11b}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___l_i_n___break___detection___length_gaa7a45d542b1df5da1160777ad4a80d72}{IS\+\_\+\+USART\+\_\+\+LIN\+\_\+\+BREAK\+\_\+\+DETECT\+\_\+\+LENGTH}}(LENGTH)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___ir_d_a___low___power_ga00c2635d0e6ca1a5b158f1c1673e862f}{USART\+\_\+\+Ir\+DAMode\+\_\+\+Low\+Power}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___ir_d_a___low___power_ga796cd5451deb896741206986bd6d03e6}{USART\+\_\+\+Ir\+DAMode\+\_\+\+Normal}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___ir_d_a___low___power_ga7790838ff8ee71089da2c0e5bceee569}{IS\+\_\+\+USART\+\_\+\+IRDA\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_ga94b7272319cca88a65075d5cb6048441}{USART\+\_\+\+FLAG\+\_\+\+CTS}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_ga27be6517de20ce14711f71dcd5a7b91f}{USART\+\_\+\+FLAG\+\_\+\+LBD}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_ga7129f13333f2a7218838cc32fe507bfa}{USART\+\_\+\+FLAG\+\_\+\+TXE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_gae7b85c9e2cc86af5bbc8b8d8b854410f}{USART\+\_\+\+FLAG\+\_\+\+TC}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_ga11d6b70c8f00216b6d8a43790dfdcf2f}{USART\+\_\+\+FLAG\+\_\+\+RXNE}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_gac2f1ccc91a834f9cbec3f058872b972a}{USART\+\_\+\+FLAG\+\_\+\+IDLE}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_gabdb285b5c1876d93f9c802f9304538d5}{USART\+\_\+\+FLAG\+\_\+\+ORE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_ga81781d27ffc8b85dfaf7b7b791229547}{USART\+\_\+\+FLAG\+\_\+\+NE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_ga3551a32bac49a2ec040e5fdafcc9c4bd}{USART\+\_\+\+FLAG\+\_\+\+FE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_ga5e87fde5704f27c75df25395e23404ad}{USART\+\_\+\+FLAG\+\_\+\+PE}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_ga3e20747ce7c97a36718933c0cb3dac29}{IS\+\_\+\+USART\+\_\+\+FLAG}}(FLAG)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_gadc905fdce8defba31c00c95554a26bc3}{IS\+\_\+\+USART\+\_\+\+CLEAR\+\_\+\+FLAG}}(FLAG)~((((FLAG) \& (uint16\+\_\+t)0x\+FC9F) == 0x00) \&\& ((FLAG) != (uint16\+\_\+t)0x00))
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_ga9dc365e0a1e01031a8e0757a34b9d420}{IS\+\_\+\+USART\+\_\+\+BAUDRATE}}(BAUDRATE)~(((BAUDRATE) $>$ 0) \&\& ((BAUDRATE) $<$ 7500001))
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_ga194e771c3324f9e130b2887c701460a7}{IS\+\_\+\+USART\+\_\+\+ADDRESS}}(ADDRESS)~((ADDRESS) $<$= 0xF)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___flags_gafd6307e41818e076d31f3c24cb5ba135}{IS\+\_\+\+USART\+\_\+\+DATA}}(DATA)~((DATA) $<$= 0x1\+FF)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga2f8e1ce72da21b6539d8e1f299ec3b0d}{USART\+\_\+\+De\+Init}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx)
\begin{DoxyCompactList}\small\item\em Deinitializes the USARTx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga98da340ea0324002ba1b4263e91ab2ff}{USART\+\_\+\+Init}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, \mbox{\hyperlink{struct_u_s_a_r_t___init_type_def}{USART\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}USART\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the USARTx peripheral according to the specified parameters in the USART\+\_\+\+Init\+Struct . \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga34e1faa2f312496c16cfd05155f4c8b1}{USART\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_u_s_a_r_t___init_type_def}{USART\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}USART\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each USART\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_gadb50c7a2175c91acd3728f8eefd0c63d}{USART\+\_\+\+Clock\+Init}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, \mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def}{USART\+\_\+\+Clock\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}USART\+\_\+\+Clock\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the USARTx peripheral Clock according to the specified parameters in the USART\+\_\+\+Clock\+Init\+Struct . \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga59df27d0adda18b16ee28d47672cc724}{USART\+\_\+\+Clock\+Struct\+Init}} (\mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def}{USART\+\_\+\+Clock\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}USART\+\_\+\+Clock\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each USART\+\_\+\+Clock\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga45e51626739c5f22a6567c8a85d1d85e}{USART\+\_\+\+Cmd}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified USART peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_gaf5da8f2eee8245425584d85d4f62cc33}{USART\+\_\+\+Set\+Prescaler}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, uint8\+\_\+t USART\+\_\+\+Prescaler)
\begin{DoxyCompactList}\small\item\em Sets the system clock prescaler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga3897bab07491d9239f8a238a9a7cddea}{USART\+\_\+\+Over\+Sampling8\+Cmd}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the USART\textquotesingle{}s 8x oversampling mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga3ed89ea8765d851510cfe90f7d90cbbb}{USART\+\_\+\+One\+Bit\+Method\+Cmd}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the USART\textquotesingle{}s one bit sampling method. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga0b43d42da9540f446d494bf69823c6fb}{USART\+\_\+\+Send\+Data}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, uint16\+\_\+t Data)
\begin{DoxyCompactList}\small\item\em Transmits single data through the USARTx peripheral. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___u_s_a_r_t_gac67a91845b0b1d54d31bdfb1c5e9867c}{USART\+\_\+\+Receive\+Data}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx)
\begin{DoxyCompactList}\small\item\em Returns the most recent received data by the USARTx peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga65ec9928817f3f031dd9a4dfc95d6666}{USART\+\_\+\+Set\+Address}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, uint8\+\_\+t USART\+\_\+\+Address)
\begin{DoxyCompactList}\small\item\em Sets the address of the USART node. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga4965417c2412c36e462fcad50a8d5393}{USART\+\_\+\+Wake\+Up\+Config}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, uint16\+\_\+t USART\+\_\+\+Wake\+Up)
\begin{DoxyCompactList}\small\item\em Selects the USART Wake\+Up method. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_gac27b78ce445a16fe33851d2f87781c02}{USART\+\_\+\+Receiver\+Wake\+Up\+Cmd}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Determines if the USART is in mute mode or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga7bc2d291831cbc5e53e73337308029b5}{USART\+\_\+\+LINBreak\+Detect\+Length\+Config}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, uint16\+\_\+t USART\+\_\+\+LINBreak\+Detect\+Length)
\begin{DoxyCompactList}\small\item\em Sets the USART LIN Break detection length. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga9fdd6296f4ca4acdfcbd58bf56bd4185}{USART\+\_\+\+LINCmd}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the USART\textquotesingle{}s LIN mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga39a3d33e23ee28529fa8f7259ce6811e}{USART\+\_\+\+Send\+Break}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx)
\begin{DoxyCompactList}\small\item\em Transmits break characters. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_gaaa23b05fe0e1896bad90da7f82750831}{USART\+\_\+\+Half\+Duplex\+Cmd}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the USART\textquotesingle{}s Half Duplex communication. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_gabd1347e244c623447151ba3a5e986c5f}{USART\+\_\+\+Smart\+Card\+Cmd}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the USART\textquotesingle{}s Smart Card mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga62e22f47e38aa53f2edce8771f7a5dfa}{USART\+\_\+\+Smart\+Card\+NACKCmd}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables NACK transmission. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_gac4a35c6acd71ae7e0d67c1f03f0a8777}{USART\+\_\+\+Set\+Guard\+Time}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, uint8\+\_\+t USART\+\_\+\+Guard\+Time)
\begin{DoxyCompactList}\small\item\em Sets the specified USART guard time. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga81a0cd36199040bf6d266b57babd678e}{USART\+\_\+\+Ir\+DAConfig}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, uint16\+\_\+t USART\+\_\+\+Ir\+DAMode)
\begin{DoxyCompactList}\small\item\em Configures the USART\textquotesingle{}s Ir\+DA interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_gabff56ebb494fdfadcc6ef4fe9ac8dd24}{USART\+\_\+\+Ir\+DACmd}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the USART\textquotesingle{}s Ir\+DA interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga902857f199ebfba21c63d725354af66f}{USART\+\_\+\+DMACmd}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, uint16\+\_\+t USART\+\_\+\+DMAReq, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the USART\textquotesingle{}s DMA interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga6d8f2dd1f34060ae7e386e3e5d56b6f6}{USART\+\_\+\+ITConfig}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, uint16\+\_\+t USART\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified USART interrupts. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___u_s_a_r_t_ga144630722defc9e312f0ad280b68e9da}{USART\+\_\+\+Get\+Flag\+Status}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, uint16\+\_\+t USART\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified USART flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_gad962e148fc466ae1b45b288f6c91d966}{USART\+\_\+\+Clear\+Flag}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, uint16\+\_\+t USART\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Clears the USARTx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
ITStatus \mbox{\hyperlink{group___u_s_a_r_t_ga93d8f031241bcdbe938d091a85295445}{USART\+\_\+\+Get\+ITStatus}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, uint16\+\_\+t USART\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified USART interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_s_a_r_t_ga1fc25d0338695063be5e50156955d9bc}{USART\+\_\+\+Clear\+ITPending\+Bit}} (USART\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}USARTx, uint16\+\_\+t USART\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the USARTx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the USART firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }