// Seed: 3433614530
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output tri1 id_2;
  input wire id_1;
  assign id_2 = 1'd0;
  assign module_1.id_2 = 0;
  `define pp_4 0
endmodule
module module_1 #(
    parameter id_13 = 32'd40,
    parameter id_7  = 32'd26,
    parameter id_9  = 32'd72
) (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output tri id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    output uwire _id_7,
    input supply0 id_8,
    input tri _id_9,
    input tri id_10,
    input supply1 id_11,
    input wire id_12,
    output wire _id_13
);
  logic [{  id_9  {  id_7  }  } : 1] id_15;
  logic id_16;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_16
  );
  assign id_15 = id_0;
  logic [-1 'h0 : id_13] id_17;
  ;
endmodule
