NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v1.sv","mvau_stream_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Initial blocks","Initial"],["Signals","Signal"],["Testbench","Testbench"]],[[1,0,1,"Testbench","Testbench"],[2,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v1.</span>&#8203;sv (testbench)","mvau_stream_tb_v1.sv"],[3,0,1,"Signals","Signals"],[4,0,3,"rst_n","rst_n"],[5,0,3,"out_v","out_v"],[6,0,3,"out","out"],[7,0,3,"out_packed","out_packed"],[8,0,3,"in_v","in_v"],[9,0,3,"weights","weights"],[10,0,3,"in_wgt","in_wgt"],[11,0,3,"in_mat","in_mat"],[12,0,3,"in_act","in_act"],[13,0,3,"mvau_beh","mvau_beh"],[14,0,3,"test_count","test_count"],[15,0,1,"Initial blocks","Initial_blocks"],[16,0,2,"CLK_RST_GEN","CLK_RST_GEN"],[17,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[18,0,0,"CLK_GEN","CLK_GEN"],[19,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[20,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[21,0,0,"INP_ACT_GEN_DUT","INP_ACT_GEN_DUT"],[22,0,0,"WGT_GEN_DUT","WGT_GEN_DUT"]]);