Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 30 08:34:32 2023
| Host         : LAPTOP-OMKLKK1U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.708     -887.358                   1085                73581        0.062        0.000                      0                73581        3.000        0.000                       0                  9834  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll         -1.708     -887.358                   1085                73515        0.062        0.000                      0                73515        8.750        0.000                       0                  9729  
  timer_clk_clk_pll        5.721        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :         1085  Failing Endpoints,  Worst Slack       -1.708ns,  Total Violation     -887.358ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_7/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.150ns  (logic 4.954ns (23.421%)  route 16.197ns (76.579%))
  Logic Levels:           23  (CARRY4=2 LUT4=1 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 18.053 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.744    -2.224    cpu/cpu_clk
    SLICE_X41Y130        FDSE                                         r  cpu/pc_reg[2]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y130        FDSE (Prop_fdse_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]_replica_7/Q
                         net (fo=660, routed)         1.822     0.054    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/A0
    SLICE_X44Y143        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.391     0.445 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.445    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/OA
    SLICE_X44Y143        MUXF7 (Prop_muxf7_I1_O)      0.214     0.659 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/F7.A/O
                         net (fo=1, routed)           0.000     0.659    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/O1
    SLICE_X44Y143        MUXF8 (Prop_muxf8_I1_O)      0.088     0.747 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/F8/O
                         net (fo=1, routed)           1.701     2.448    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23_n_0
    SLICE_X55Y158        LUT6 (Prop_lut6_I0_O)        0.319     2.767 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     2.767    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_20_n_0
    SLICE_X55Y158        MUXF7 (Prop_muxf7_I1_O)      0.217     2.984 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.984    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_8_n_0
    SLICE_X55Y158        MUXF8 (Prop_muxf8_I1_O)      0.094     3.078 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           1.182     4.260    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_2_n_0
    SLICE_X55Y168        LUT6 (Prop_lut6_I1_O)        0.316     4.576 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=12, routed)          0.748     5.324    cpu/u_regfile/spo[23]
    SLICE_X54Y169        LUT4 (Prop_lut4_I0_O)        0.124     5.448 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.963     6.410    cpu/u_regfile/bbstub_spo[25]_0
    SLICE_X54Y171        LUT6 (Prop_lut6_I1_O)        0.124     6.534 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=53, routed)          1.617     8.151    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRA0
    SLICE_X60Y179        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.301 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=3, routed)           1.074     9.375    cpu/u_regfile/rdata20[18]
    SLICE_X61Y171        LUT6 (Prop_lut6_I0_O)        0.328     9.703 r  cpu/u_regfile/data_ram_i_24/O
                         net (fo=32, routed)          0.653    10.357    cpu/u_regfile/D[2]
    SLICE_X63Y171        LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_120/O
                         net (fo=3, routed)           0.533    11.014    cpu/u_alu/rf_reg_r1_0_31_12_17_i_106_1
    SLICE_X63Y178        LUT6 (Prop_lut6_I5_O)        0.124    11.138 r  cpu/u_alu/rf_reg_r1_0_31_12_17_i_147/O
                         net (fo=1, routed)           0.000    11.138    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_52_2[2]
    SLICE_X63Y178        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.536 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.536    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_106_n_0
    SLICE_X63Y179        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.849 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_149/O[3]
                         net (fo=1, routed)           0.642    12.491    u_confreg/rf_reg_r1_0_31_18_23_i_101[2]
    SLICE_X64Y185        LUT5 (Prop_lut5_I0_O)        0.306    12.797 f  u_confreg/rf_reg_r1_0_31_18_23_i_134/O
                         net (fo=1, routed)           0.544    13.341    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_50_1
    SLICE_X64Y185        LUT6 (Prop_lut6_I2_O)        0.124    13.465 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_101/O
                         net (fo=1, routed)           0.286    13.751    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X64Y185        LUT6 (Prop_lut6_I0_O)        0.124    13.875 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_50/O
                         net (fo=1, routed)           0.307    14.182    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X63Y184        LUT6 (Prop_lut6_I5_O)        0.124    14.306 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_15/O
                         net (fo=6, routed)           1.154    15.460    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_15_n_0
    SLICE_X59Y180        LUT5 (Prop_lut5_I0_O)        0.124    15.584 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_48_comp/O
                         net (fo=2, routed)           0.805    16.389    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X58Y177        LUT6 (Prop_lut6_I4_O)        0.124    16.513 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_comp/O
                         net (fo=32, routed)          1.086    17.599    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_n_0
    SLICE_X50Y174        LUT6 (Prop_lut6_I2_O)        0.124    17.723 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_20_comp/O
                         net (fo=1, routed)           0.399    18.123    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_20_n_0
    SLICE_X53Y174        LUT6 (Prop_lut6_I5_O)        0.124    18.247 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.680    18.927    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIC1
    SLICE_X52Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.523    18.053    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X52Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.498    17.554    
                         clock uncertainty           -0.087    17.467    
    SLICE_X52Y174        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.218    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.218    
                         arrival time                         -18.927    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.664ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_7/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.108ns  (logic 4.954ns (23.468%)  route 16.154ns (76.532%))
  Logic Levels:           23  (CARRY4=2 LUT4=1 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 18.055 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.744    -2.224    cpu/cpu_clk
    SLICE_X41Y130        FDSE                                         r  cpu/pc_reg[2]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y130        FDSE (Prop_fdse_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]_replica_7/Q
                         net (fo=660, routed)         1.822     0.054    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/A0
    SLICE_X44Y143        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.391     0.445 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.445    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/OA
    SLICE_X44Y143        MUXF7 (Prop_muxf7_I1_O)      0.214     0.659 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/F7.A/O
                         net (fo=1, routed)           0.000     0.659    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/O1
    SLICE_X44Y143        MUXF8 (Prop_muxf8_I1_O)      0.088     0.747 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/F8/O
                         net (fo=1, routed)           1.701     2.448    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23_n_0
    SLICE_X55Y158        LUT6 (Prop_lut6_I0_O)        0.319     2.767 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     2.767    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_20_n_0
    SLICE_X55Y158        MUXF7 (Prop_muxf7_I1_O)      0.217     2.984 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.984    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_8_n_0
    SLICE_X55Y158        MUXF8 (Prop_muxf8_I1_O)      0.094     3.078 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           1.182     4.260    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_2_n_0
    SLICE_X55Y168        LUT6 (Prop_lut6_I1_O)        0.316     4.576 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=12, routed)          0.748     5.324    cpu/u_regfile/spo[23]
    SLICE_X54Y169        LUT4 (Prop_lut4_I0_O)        0.124     5.448 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.963     6.410    cpu/u_regfile/bbstub_spo[25]_0
    SLICE_X54Y171        LUT6 (Prop_lut6_I1_O)        0.124     6.534 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=53, routed)          1.617     8.151    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRA0
    SLICE_X60Y179        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.301 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=3, routed)           1.074     9.375    cpu/u_regfile/rdata20[18]
    SLICE_X61Y171        LUT6 (Prop_lut6_I0_O)        0.328     9.703 r  cpu/u_regfile/data_ram_i_24/O
                         net (fo=32, routed)          0.653    10.357    cpu/u_regfile/D[2]
    SLICE_X63Y171        LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_120/O
                         net (fo=3, routed)           0.533    11.014    cpu/u_alu/rf_reg_r1_0_31_12_17_i_106_1
    SLICE_X63Y178        LUT6 (Prop_lut6_I5_O)        0.124    11.138 r  cpu/u_alu/rf_reg_r1_0_31_12_17_i_147/O
                         net (fo=1, routed)           0.000    11.138    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_52_2[2]
    SLICE_X63Y178        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.536 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.536    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_106_n_0
    SLICE_X63Y179        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.849 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_149/O[3]
                         net (fo=1, routed)           0.642    12.491    u_confreg/rf_reg_r1_0_31_18_23_i_101[2]
    SLICE_X64Y185        LUT5 (Prop_lut5_I0_O)        0.306    12.797 f  u_confreg/rf_reg_r1_0_31_18_23_i_134/O
                         net (fo=1, routed)           0.544    13.341    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_50_1
    SLICE_X64Y185        LUT6 (Prop_lut6_I2_O)        0.124    13.465 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_101/O
                         net (fo=1, routed)           0.286    13.751    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X64Y185        LUT6 (Prop_lut6_I0_O)        0.124    13.875 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_50/O
                         net (fo=1, routed)           0.307    14.182    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X63Y184        LUT6 (Prop_lut6_I5_O)        0.124    14.306 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_15/O
                         net (fo=6, routed)           1.154    15.460    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_15_n_0
    SLICE_X59Y180        LUT5 (Prop_lut5_I0_O)        0.124    15.584 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_48_comp/O
                         net (fo=2, routed)           0.805    16.389    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X58Y177        LUT6 (Prop_lut6_I4_O)        0.124    16.513 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_comp/O
                         net (fo=32, routed)          1.086    17.599    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_n_0
    SLICE_X50Y174        LUT6 (Prop_lut6_I2_O)        0.124    17.723 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_20_comp/O
                         net (fo=1, routed)           0.399    18.123    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_20_n_0
    SLICE_X53Y174        LUT6 (Prop_lut6_I5_O)        0.124    18.247 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.638    18.884    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIC1
    SLICE_X56Y172        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.525    18.055    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y172        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.498    17.556    
                         clock uncertainty           -0.087    17.469    
    SLICE_X56Y172        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.220    cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                         -18.884    
  -------------------------------------------------------------------
                         slack                                 -1.664    

Slack (VIOLATED) :        -1.655ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.286ns  (logic 3.999ns (18.787%)  route 17.287ns (81.213%))
  Logic Levels:           20  (LUT3=1 LUT4=1 LUT6=9 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.656    -2.312    cpu/cpu_clk
    SLICE_X95Y157        FDSE                                         r  cpu/pc_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDSE (Prop_fdse_C_Q)         0.456    -1.856 r  cpu/pc_reg[2]_replica/Q
                         net (fo=660, routed)         1.695    -0.162    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/A0
    SLICE_X102Y160       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    -0.038 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/OD
    SLICE_X102Y160       MUXF7 (Prop_muxf7_I0_O)      0.241     0.203 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/F7.B/O
                         net (fo=1, routed)           0.000     0.203    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/O0
    SLICE_X102Y160       MUXF8 (Prop_muxf8_I0_O)      0.098     0.301 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/F8/O
                         net (fo=1, routed)           2.459     2.760    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29_n_0
    SLICE_X59Y167        LUT6 (Prop_lut6_I1_O)        0.319     3.079 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.079    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X59Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     3.296 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.296    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X59Y167        MUXF8 (Prop_muxf8_I1_O)      0.094     3.390 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.796     4.186    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X58Y165        LUT6 (Prop_lut6_I3_O)        0.316     4.502 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=8, routed)           0.793     5.295    cpu/u_regfile/spo[29]
    SLICE_X55Y169        LUT4 (Prop_lut4_I2_O)        0.124     5.419 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=49, routed)          0.614     6.032    cpu/u_regfile/bbstub_spo[28]
    SLICE_X57Y169        LUT6 (Prop_lut6_I4_O)        0.124     6.156 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.264     6.421    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X57Y169        LUT3 (Prop_lut3_I1_O)        0.124     6.545 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.334     7.879    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y172        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.032 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=24, routed)          1.553     9.586    cpu/u_regfile/rdata20[4]
    SLICE_X65Y177        LUT6 (Prop_lut6_I4_O)        0.331     9.917 f  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           1.076    10.992    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y180        LUT6 (Prop_lut6_I0_O)        0.124    11.116 f  cpu/u_regfile/data_ram_i_113/O
                         net (fo=2, routed)           1.452    12.568    cpu/u_regfile/data_ram_i_113_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I4_O)        0.124    12.692 r  cpu/u_regfile/data_ram_i_62/O
                         net (fo=1, routed)           0.553    13.245    cpu/u_regfile/data_ram_i_62_n_0
    SLICE_X57Y187        LUT6 (Prop_lut6_I1_O)        0.124    13.369 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=662, routed)         1.817    15.186    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/A2
    SLICE_X46Y197        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    15.310 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.310    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/OD
    SLICE_X46Y197        MUXF7 (Prop_muxf7_I0_O)      0.241    15.551 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/F7.B/O
                         net (fo=1, routed)           0.000    15.551    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/O0
    SLICE_X46Y197        MUXF8 (Prop_muxf8_I0_O)      0.098    15.649 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/F8/O
                         net (fo=1, routed)           1.454    17.103    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6_n_0
    SLICE_X49Y177        LUT6 (Prop_lut6_I0_O)        0.319    17.422 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.671    18.093    cpu/u_regfile/rf_reg_r2_0_31_30_31_0[6]
    SLICE_X50Y171        LUT6 (Prop_lut6_I5_O)        0.124    18.217 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2_replica/O
                         net (fo=1, routed)           0.757    18.974    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X56Y170        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.528    18.058    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X56Y170        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.491    17.566    
                         clock uncertainty           -0.087    17.479    
    SLICE_X56Y170        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.318    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                         -18.974    
  -------------------------------------------------------------------
                         slack                                 -1.655    

Slack (VIOLATED) :        -1.649ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.273ns  (logic 4.175ns (19.624%)  route 17.099ns (80.376%))
  Logic Levels:           20  (LUT3=1 LUT4=1 LUT6=9 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.656    -2.312    cpu/cpu_clk
    SLICE_X95Y157        FDSE                                         r  cpu/pc_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDSE (Prop_fdse_C_Q)         0.456    -1.856 r  cpu/pc_reg[2]_replica/Q
                         net (fo=660, routed)         1.695    -0.162    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/A0
    SLICE_X102Y160       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    -0.038 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/OD
    SLICE_X102Y160       MUXF7 (Prop_muxf7_I0_O)      0.241     0.203 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/F7.B/O
                         net (fo=1, routed)           0.000     0.203    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/O0
    SLICE_X102Y160       MUXF8 (Prop_muxf8_I0_O)      0.098     0.301 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/F8/O
                         net (fo=1, routed)           2.459     2.760    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29_n_0
    SLICE_X59Y167        LUT6 (Prop_lut6_I1_O)        0.319     3.079 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.079    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X59Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     3.296 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.296    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X59Y167        MUXF8 (Prop_muxf8_I1_O)      0.094     3.390 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.796     4.186    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X58Y165        LUT6 (Prop_lut6_I3_O)        0.316     4.502 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=8, routed)           0.793     5.295    cpu/u_regfile/spo[29]
    SLICE_X55Y169        LUT4 (Prop_lut4_I2_O)        0.124     5.419 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=49, routed)          0.614     6.032    cpu/u_regfile/bbstub_spo[28]
    SLICE_X57Y169        LUT6 (Prop_lut6_I4_O)        0.124     6.156 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.264     6.421    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X57Y169        LUT3 (Prop_lut3_I1_O)        0.124     6.545 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.334     7.879    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y172        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.032 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=24, routed)          1.553     9.586    cpu/u_regfile/rdata20[4]
    SLICE_X65Y177        LUT6 (Prop_lut6_I4_O)        0.331     9.917 f  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           1.076    10.992    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y180        LUT6 (Prop_lut6_I0_O)        0.124    11.116 f  cpu/u_regfile/data_ram_i_113/O
                         net (fo=2, routed)           1.452    12.568    cpu/u_regfile/data_ram_i_113_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I4_O)        0.124    12.692 r  cpu/u_regfile/data_ram_i_62/O
                         net (fo=1, routed)           0.553    13.245    cpu/u_regfile/data_ram_i_62_n_0
    SLICE_X57Y187        LUT6 (Prop_lut6_I1_O)        0.124    13.369 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=662, routed)         1.446    14.815    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/A2
    SLICE_X56Y182        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.337    15.152 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.152    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/OA
    SLICE_X56Y182        MUXF7 (Prop_muxf7_I1_O)      0.214    15.366 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F7.A/O
                         net (fo=1, routed)           0.000    15.366    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/O1
    SLICE_X56Y182        MUXF8 (Prop_muxf8_I1_O)      0.088    15.454 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F8/O
                         net (fo=1, routed)           1.146    16.600    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18_n_0
    SLICE_X47Y178        LUT6 (Prop_lut6_I3_O)        0.319    16.919 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=1, routed)           0.827    17.746    cpu/u_regfile/rf_reg_r2_0_31_30_31_0[18]
    SLICE_X58Y178        LUT6 (Prop_lut6_I5_O)        0.124    17.870 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           1.091    18.961    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA0
    SLICE_X56Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.522    18.052    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.491    17.560    
                         clock uncertainty           -0.087    17.473    
    SLICE_X56Y174        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.312    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         17.312    
                         arrival time                         -18.961    
  -------------------------------------------------------------------
                         slack                                 -1.649    

Slack (VIOLATED) :        -1.635ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_7/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.067ns  (logic 3.944ns (18.722%)  route 17.123ns (81.278%))
  Logic Levels:           19  (LUT4=2 LUT5=1 LUT6=7 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.744    -2.224    cpu/cpu_clk
    SLICE_X41Y130        FDSE                                         r  cpu/pc_reg[2]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y130        FDSE (Prop_fdse_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]_replica_7/Q
                         net (fo=660, routed)         1.681    -0.087    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6/A0
    SLICE_X40Y115        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.274     0.188 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.188    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6/OA
    SLICE_X40Y115        MUXF7 (Prop_muxf7_I1_O)      0.214     0.402 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6/F7.A/O
                         net (fo=1, routed)           0.000     0.402    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6/O1
    SLICE_X40Y115        MUXF8 (Prop_muxf8_I1_O)      0.088     0.490 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6/F8/O
                         net (fo=1, routed)           2.199     2.689    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6_n_0
    SLICE_X57Y149        LUT6 (Prop_lut6_I0_O)        0.319     3.008 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     3.008    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_17_n_0
    SLICE_X57Y149        MUXF7 (Prop_muxf7_I0_O)      0.238     3.246 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.246    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_7_n_0
    SLICE_X57Y149        MUXF8 (Prop_muxf8_I0_O)      0.104     3.350 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.347     4.697    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X57Y167        LUT6 (Prop_lut6_I1_O)        0.316     5.013 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=50, routed)          1.369     6.381    cpu/u_regfile/rf_reg_r1_0_31_30_31/ADDRA1
    SLICE_X56Y173        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.505 r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/O
                         net (fo=7, routed)           1.192     7.697    cpu/u_regfile/rdata10_0[31]
    SLICE_X58Y178        LUT4 (Prop_lut4_I1_O)        0.124     7.821 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_108/O
                         net (fo=11, routed)          0.973     8.794    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_108_n_0
    SLICE_X65Y178        LUT4 (Prop_lut4_I0_O)        0.124     8.918 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=39, routed)          1.186    10.104    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X69Y172        LUT6 (Prop_lut6_I0_O)        0.124    10.228 f  cpu/u_regfile/data_ram_i_141/O
                         net (fo=1, routed)           0.507    10.736    cpu/u_regfile/data_ram_i_141_n_0
    SLICE_X71Y176        LUT5 (Prop_lut5_I4_O)        0.124    10.860 f  cpu/u_regfile/data_ram_i_81/O
                         net (fo=4, routed)           1.016    11.876    cpu/u_regfile/data_ram_i_81_n_0
    SLICE_X67Y182        LUT6 (Prop_lut6_I3_O)        0.124    12.000 f  cpu/u_regfile/data_ram_i_63/O
                         net (fo=2, routed)           1.190    13.189    cpu/u_regfile/data_ram_i_63_n_0
    SLICE_X59Y186        LUT6 (Prop_lut6_I1_O)        0.124    13.313 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_31_comp/O
                         net (fo=644, routed)         1.600    14.913    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/A3
    SLICE_X46Y198        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.327    15.240 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_B/O
                         net (fo=1, routed)           0.000    15.240    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/OB
    SLICE_X46Y198        MUXF7 (Prop_muxf7_I0_O)      0.209    15.449 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    15.449    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/O1
    SLICE_X46Y198        MUXF8 (Prop_muxf8_I1_O)      0.088    15.537 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           1.474    17.011    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19_n_0
    SLICE_X50Y179        LUT6 (Prop_lut6_I0_O)        0.319    17.330 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=1, routed)           0.723    18.053    cpu/u_regfile/rf_reg_r2_0_31_30_31_0[19]
    SLICE_X59Y176        LUT6 (Prop_lut6_I5_O)        0.124    18.177 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.666    18.843    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA1
    SLICE_X56Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.522    18.052    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.498    17.553    
                         clock uncertainty           -0.087    17.466    
    SLICE_X56Y174        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.208    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.208    
                         arrival time                         -18.843    
  -------------------------------------------------------------------
                         slack                                 -1.635    

Slack (VIOLATED) :        -1.626ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_7/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.073ns  (logic 4.954ns (23.507%)  route 16.119ns (76.493%))
  Logic Levels:           23  (CARRY4=2 LUT4=1 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.744    -2.224    cpu/cpu_clk
    SLICE_X41Y130        FDSE                                         r  cpu/pc_reg[2]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y130        FDSE (Prop_fdse_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]_replica_7/Q
                         net (fo=660, routed)         1.822     0.054    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/A0
    SLICE_X44Y143        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.391     0.445 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.445    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/OA
    SLICE_X44Y143        MUXF7 (Prop_muxf7_I1_O)      0.214     0.659 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/F7.A/O
                         net (fo=1, routed)           0.000     0.659    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/O1
    SLICE_X44Y143        MUXF8 (Prop_muxf8_I1_O)      0.088     0.747 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/F8/O
                         net (fo=1, routed)           1.701     2.448    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23_n_0
    SLICE_X55Y158        LUT6 (Prop_lut6_I0_O)        0.319     2.767 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     2.767    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_20_n_0
    SLICE_X55Y158        MUXF7 (Prop_muxf7_I1_O)      0.217     2.984 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.984    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_8_n_0
    SLICE_X55Y158        MUXF8 (Prop_muxf8_I1_O)      0.094     3.078 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           1.182     4.260    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_2_n_0
    SLICE_X55Y168        LUT6 (Prop_lut6_I1_O)        0.316     4.576 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=12, routed)          0.748     5.324    cpu/u_regfile/spo[23]
    SLICE_X54Y169        LUT4 (Prop_lut4_I0_O)        0.124     5.448 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.963     6.410    cpu/u_regfile/bbstub_spo[25]_0
    SLICE_X54Y171        LUT6 (Prop_lut6_I1_O)        0.124     6.534 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=53, routed)          1.617     8.151    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRA0
    SLICE_X60Y179        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.301 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=3, routed)           1.074     9.375    cpu/u_regfile/rdata20[18]
    SLICE_X61Y171        LUT6 (Prop_lut6_I0_O)        0.328     9.703 r  cpu/u_regfile/data_ram_i_24/O
                         net (fo=32, routed)          0.653    10.357    cpu/u_regfile/D[2]
    SLICE_X63Y171        LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_120/O
                         net (fo=3, routed)           0.533    11.014    cpu/u_alu/rf_reg_r1_0_31_12_17_i_106_1
    SLICE_X63Y178        LUT6 (Prop_lut6_I5_O)        0.124    11.138 r  cpu/u_alu/rf_reg_r1_0_31_12_17_i_147/O
                         net (fo=1, routed)           0.000    11.138    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_52_2[2]
    SLICE_X63Y178        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.536 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.536    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_106_n_0
    SLICE_X63Y179        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.849 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_149/O[3]
                         net (fo=1, routed)           0.642    12.491    u_confreg/rf_reg_r1_0_31_18_23_i_101[2]
    SLICE_X64Y185        LUT5 (Prop_lut5_I0_O)        0.306    12.797 f  u_confreg/rf_reg_r1_0_31_18_23_i_134/O
                         net (fo=1, routed)           0.544    13.341    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_50_1
    SLICE_X64Y185        LUT6 (Prop_lut6_I2_O)        0.124    13.465 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_101/O
                         net (fo=1, routed)           0.286    13.751    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X64Y185        LUT6 (Prop_lut6_I0_O)        0.124    13.875 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_50/O
                         net (fo=1, routed)           0.307    14.182    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X63Y184        LUT6 (Prop_lut6_I5_O)        0.124    14.306 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_15/O
                         net (fo=6, routed)           1.154    15.460    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_15_n_0
    SLICE_X59Y180        LUT5 (Prop_lut5_I0_O)        0.124    15.584 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_48_comp/O
                         net (fo=2, routed)           0.805    16.389    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X58Y177        LUT6 (Prop_lut6_I4_O)        0.124    16.513 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_comp/O
                         net (fo=32, routed)          1.109    17.622    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_n_0
    SLICE_X54Y174        LUT6 (Prop_lut6_I3_O)        0.124    17.746 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_18_comp/O
                         net (fo=1, routed)           0.433    18.179    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_18_n_0
    SLICE_X54Y174        LUT6 (Prop_lut6_I4_O)        0.124    18.303 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.546    18.849    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIC1
    SLICE_X56Y170        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.528    18.058    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X56Y170        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.498    17.559    
                         clock uncertainty           -0.087    17.472    
    SLICE_X56Y170        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.223    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.223    
                         arrival time                         -18.849    
  -------------------------------------------------------------------
                         slack                                 -1.626    

Slack (VIOLATED) :        -1.621ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.158ns  (logic 4.220ns (19.943%)  route 16.938ns (80.057%))
  Logic Levels:           21  (LUT3=2 LUT4=1 LUT6=9 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.656    -2.312    cpu/cpu_clk
    SLICE_X95Y157        FDSE                                         r  cpu/pc_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDSE (Prop_fdse_C_Q)         0.456    -1.856 r  cpu/pc_reg[2]_replica/Q
                         net (fo=660, routed)         1.695    -0.162    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/A0
    SLICE_X102Y160       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    -0.038 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/OD
    SLICE_X102Y160       MUXF7 (Prop_muxf7_I0_O)      0.241     0.203 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/F7.B/O
                         net (fo=1, routed)           0.000     0.203    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/O0
    SLICE_X102Y160       MUXF8 (Prop_muxf8_I0_O)      0.098     0.301 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/F8/O
                         net (fo=1, routed)           2.459     2.760    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29_n_0
    SLICE_X59Y167        LUT6 (Prop_lut6_I1_O)        0.319     3.079 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.079    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X59Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     3.296 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.296    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X59Y167        MUXF8 (Prop_muxf8_I1_O)      0.094     3.390 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.796     4.186    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X58Y165        LUT6 (Prop_lut6_I3_O)        0.316     4.502 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=8, routed)           0.793     5.295    cpu/u_regfile/spo[29]
    SLICE_X55Y169        LUT4 (Prop_lut4_I2_O)        0.124     5.419 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=49, routed)          0.614     6.032    cpu/u_regfile/bbstub_spo[28]
    SLICE_X57Y169        LUT6 (Prop_lut6_I4_O)        0.124     6.156 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.264     6.421    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X57Y169        LUT3 (Prop_lut3_I1_O)        0.124     6.545 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.334     7.879    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y172        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.032 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=24, routed)          1.553     9.586    cpu/u_regfile/rdata20[4]
    SLICE_X65Y177        LUT6 (Prop_lut6_I4_O)        0.331     9.917 f  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           1.076    10.992    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y180        LUT6 (Prop_lut6_I0_O)        0.124    11.116 f  cpu/u_regfile/data_ram_i_113/O
                         net (fo=2, routed)           1.452    12.568    cpu/u_regfile/data_ram_i_113_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I4_O)        0.124    12.692 r  cpu/u_regfile/data_ram_i_62/O
                         net (fo=1, routed)           0.553    13.245    cpu/u_regfile/data_ram_i_62_n_0
    SLICE_X57Y187        LUT6 (Prop_lut6_I1_O)        0.124    13.369 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=662, routed)         1.702    15.071    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/A2
    SLICE_X42Y185        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.215    15.286 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.286    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/OC
    SLICE_X42Y185        MUXF7 (Prop_muxf7_I1_O)      0.247    15.533 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/F7.B/O
                         net (fo=1, routed)           0.000    15.533    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/O0
    SLICE_X42Y185        MUXF8 (Prop_muxf8_I0_O)      0.098    15.631 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/F8/O
                         net (fo=1, routed)           1.273    16.904    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5_n_0
    SLICE_X49Y172        LUT3 (Prop_lut3_I2_O)        0.319    17.223 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_comp/O
                         net (fo=1, routed)           0.264    17.487    cpu/u_regfile/rf_reg_r2_0_31_30_31_0[5]
    SLICE_X49Y172        LUT6 (Prop_lut6_I4_O)        0.124    17.611 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_comp/O
                         net (fo=1, routed)           0.480    18.091    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X59Y172        LUT6 (Prop_lut6_I5_O)        0.124    18.215 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.631    18.846    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X60Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.522    18.052    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X60Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.491    17.560    
                         clock uncertainty           -0.087    17.473    
    SLICE_X60Y174        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.224    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.224    
                         arrival time                         -18.846    
  -------------------------------------------------------------------
                         slack                                 -1.621    

Slack (VIOLATED) :        -1.604ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_7/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.042ns  (logic 3.944ns (18.744%)  route 17.098ns (81.256%))
  Logic Levels:           19  (LUT4=2 LUT5=1 LUT6=7 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.744    -2.224    cpu/cpu_clk
    SLICE_X41Y130        FDSE                                         r  cpu/pc_reg[2]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y130        FDSE (Prop_fdse_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]_replica_7/Q
                         net (fo=660, routed)         1.681    -0.087    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6/A0
    SLICE_X40Y115        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.274     0.188 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.188    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6/OA
    SLICE_X40Y115        MUXF7 (Prop_muxf7_I1_O)      0.214     0.402 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6/F7.A/O
                         net (fo=1, routed)           0.000     0.402    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6/O1
    SLICE_X40Y115        MUXF8 (Prop_muxf8_I1_O)      0.088     0.490 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6/F8/O
                         net (fo=1, routed)           2.199     2.689    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_6_6_n_0
    SLICE_X57Y149        LUT6 (Prop_lut6_I0_O)        0.319     3.008 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     3.008    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_17_n_0
    SLICE_X57Y149        MUXF7 (Prop_muxf7_I0_O)      0.238     3.246 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.246    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_7_n_0
    SLICE_X57Y149        MUXF8 (Prop_muxf8_I0_O)      0.104     3.350 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.347     4.697    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X57Y167        LUT6 (Prop_lut6_I1_O)        0.316     5.013 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=50, routed)          1.369     6.381    cpu/u_regfile/rf_reg_r1_0_31_30_31/ADDRA1
    SLICE_X56Y173        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.505 r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/O
                         net (fo=7, routed)           1.192     7.697    cpu/u_regfile/rdata10_0[31]
    SLICE_X58Y178        LUT4 (Prop_lut4_I1_O)        0.124     7.821 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_108/O
                         net (fo=11, routed)          0.973     8.794    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_108_n_0
    SLICE_X65Y178        LUT4 (Prop_lut4_I0_O)        0.124     8.918 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=39, routed)          1.186    10.104    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X69Y172        LUT6 (Prop_lut6_I0_O)        0.124    10.228 f  cpu/u_regfile/data_ram_i_141/O
                         net (fo=1, routed)           0.507    10.736    cpu/u_regfile/data_ram_i_141_n_0
    SLICE_X71Y176        LUT5 (Prop_lut5_I4_O)        0.124    10.860 f  cpu/u_regfile/data_ram_i_81/O
                         net (fo=4, routed)           1.016    11.876    cpu/u_regfile/data_ram_i_81_n_0
    SLICE_X67Y182        LUT6 (Prop_lut6_I3_O)        0.124    12.000 f  cpu/u_regfile/data_ram_i_63/O
                         net (fo=2, routed)           1.190    13.189    cpu/u_regfile/data_ram_i_63_n_0
    SLICE_X59Y186        LUT6 (Prop_lut6_I1_O)        0.124    13.313 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_31_comp/O
                         net (fo=644, routed)         1.600    14.913    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/A3
    SLICE_X46Y198        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.327    15.240 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_B/O
                         net (fo=1, routed)           0.000    15.240    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/OB
    SLICE_X46Y198        MUXF7 (Prop_muxf7_I0_O)      0.209    15.449 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/F7.A/O
                         net (fo=1, routed)           0.000    15.449    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/O1
    SLICE_X46Y198        MUXF8 (Prop_muxf8_I1_O)      0.088    15.537 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           1.474    17.011    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19_n_0
    SLICE_X50Y179        LUT6 (Prop_lut6_I0_O)        0.319    17.330 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=1, routed)           0.723    18.053    cpu/u_regfile/rf_reg_r2_0_31_30_31_0[19]
    SLICE_X59Y176        LUT6 (Prop_lut6_I5_O)        0.124    18.177 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.641    18.818    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA1
    SLICE_X60Y179        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.528    18.058    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X60Y179        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.498    17.559    
                         clock uncertainty           -0.087    17.472    
    SLICE_X60Y179        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.214    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.214    
                         arrival time                         -18.818    
  -------------------------------------------------------------------
                         slack                                 -1.604    

Slack (VIOLATED) :        -1.593ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.210ns  (logic 4.025ns (18.975%)  route 17.185ns (81.025%))
  Logic Levels:           20  (LUT3=1 LUT4=1 LUT6=9 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.656    -2.312    cpu/cpu_clk
    SLICE_X95Y157        FDSE                                         r  cpu/pc_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDSE (Prop_fdse_C_Q)         0.456    -1.856 r  cpu/pc_reg[2]_replica/Q
                         net (fo=660, routed)         1.695    -0.162    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/A0
    SLICE_X102Y160       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    -0.038 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/OD
    SLICE_X102Y160       MUXF7 (Prop_muxf7_I0_O)      0.241     0.203 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/F7.B/O
                         net (fo=1, routed)           0.000     0.203    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/O0
    SLICE_X102Y160       MUXF8 (Prop_muxf8_I0_O)      0.098     0.301 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/F8/O
                         net (fo=1, routed)           2.459     2.760    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29_n_0
    SLICE_X59Y167        LUT6 (Prop_lut6_I1_O)        0.319     3.079 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.079    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X59Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     3.296 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.296    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X59Y167        MUXF8 (Prop_muxf8_I1_O)      0.094     3.390 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.796     4.186    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X58Y165        LUT6 (Prop_lut6_I3_O)        0.316     4.502 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=8, routed)           0.793     5.295    cpu/u_regfile/spo[29]
    SLICE_X55Y169        LUT4 (Prop_lut4_I2_O)        0.124     5.419 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=49, routed)          0.614     6.032    cpu/u_regfile/bbstub_spo[28]
    SLICE_X57Y169        LUT6 (Prop_lut6_I4_O)        0.124     6.156 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.264     6.421    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X57Y169        LUT3 (Prop_lut3_I1_O)        0.124     6.545 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.334     7.879    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y172        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.032 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=24, routed)          1.553     9.586    cpu/u_regfile/rdata20[4]
    SLICE_X65Y177        LUT6 (Prop_lut6_I4_O)        0.331     9.917 f  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           1.076    10.992    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y180        LUT6 (Prop_lut6_I0_O)        0.124    11.116 f  cpu/u_regfile/data_ram_i_113/O
                         net (fo=2, routed)           1.452    12.568    cpu/u_regfile/data_ram_i_113_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I4_O)        0.124    12.692 r  cpu/u_regfile/data_ram_i_62/O
                         net (fo=1, routed)           0.553    13.245    cpu/u_regfile/data_ram_i_62_n_0
    SLICE_X57Y187        LUT6 (Prop_lut6_I1_O)        0.124    13.369 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=662, routed)         1.693    15.062    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/A2
    SLICE_X48Y198        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.187    15.249 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.249    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/OA
    SLICE_X48Y198        MUXF7 (Prop_muxf7_I1_O)      0.214    15.463 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/F7.A/O
                         net (fo=1, routed)           0.000    15.463    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/O1
    SLICE_X48Y198        MUXF8 (Prop_muxf8_I1_O)      0.088    15.551 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/F8/O
                         net (fo=1, routed)           0.927    16.478    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10_n_0
    SLICE_X47Y194        LUT6 (Prop_lut6_I5_O)        0.319    16.797 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0/O
                         net (fo=1, routed)           1.094    17.890    cpu/u_regfile/rf_reg_r2_0_31_30_31_0[10]
    SLICE_X54Y175        LUT6 (Prop_lut6_I5_O)        0.124    18.014 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.883    18.898    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIC0
    SLICE_X56Y170        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.528    18.058    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X56Y170        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.491    17.566    
                         clock uncertainty           -0.087    17.479    
    SLICE_X56Y170        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    17.304    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -18.898    
  -------------------------------------------------------------------
                         slack                                 -1.593    

Slack (VIOLATED) :        -1.583ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.114ns  (logic 3.999ns (18.940%)  route 17.115ns (81.060%))
  Logic Levels:           20  (LUT3=1 LUT4=1 LUT6=9 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 18.055 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.656    -2.312    cpu/cpu_clk
    SLICE_X95Y157        FDSE                                         r  cpu/pc_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDSE (Prop_fdse_C_Q)         0.456    -1.856 r  cpu/pc_reg[2]_replica/Q
                         net (fo=660, routed)         1.695    -0.162    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/A0
    SLICE_X102Y160       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    -0.038 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/OD
    SLICE_X102Y160       MUXF7 (Prop_muxf7_I0_O)      0.241     0.203 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/F7.B/O
                         net (fo=1, routed)           0.000     0.203    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/O0
    SLICE_X102Y160       MUXF8 (Prop_muxf8_I0_O)      0.098     0.301 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29/F8/O
                         net (fo=1, routed)           2.459     2.760    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_29_29_n_0
    SLICE_X59Y167        LUT6 (Prop_lut6_I1_O)        0.319     3.079 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.079    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X59Y167        MUXF7 (Prop_muxf7_I1_O)      0.217     3.296 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.296    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X59Y167        MUXF8 (Prop_muxf8_I1_O)      0.094     3.390 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.796     4.186    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X58Y165        LUT6 (Prop_lut6_I3_O)        0.316     4.502 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=8, routed)           0.793     5.295    cpu/u_regfile/spo[29]
    SLICE_X55Y169        LUT4 (Prop_lut4_I2_O)        0.124     5.419 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=49, routed)          0.614     6.032    cpu/u_regfile/bbstub_spo[28]
    SLICE_X57Y169        LUT6 (Prop_lut6_I4_O)        0.124     6.156 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.264     6.421    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X57Y169        LUT3 (Prop_lut3_I1_O)        0.124     6.545 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.334     7.879    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y172        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.032 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=24, routed)          1.553     9.586    cpu/u_regfile/rdata20[4]
    SLICE_X65Y177        LUT6 (Prop_lut6_I4_O)        0.331     9.917 f  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           1.076    10.992    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y180        LUT6 (Prop_lut6_I0_O)        0.124    11.116 f  cpu/u_regfile/data_ram_i_113/O
                         net (fo=2, routed)           1.452    12.568    cpu/u_regfile/data_ram_i_113_n_0
    SLICE_X57Y189        LUT6 (Prop_lut6_I4_O)        0.124    12.692 r  cpu/u_regfile/data_ram_i_62/O
                         net (fo=1, routed)           0.553    13.245    cpu/u_regfile/data_ram_i_62_n_0
    SLICE_X57Y187        LUT6 (Prop_lut6_I1_O)        0.124    13.369 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=662, routed)         1.684    15.053    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/A2
    SLICE_X44Y191        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    15.177 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.177    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/OD
    SLICE_X44Y191        MUXF7 (Prop_muxf7_I0_O)      0.241    15.418 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/F7.B/O
                         net (fo=1, routed)           0.000    15.418    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/O0
    SLICE_X44Y191        MUXF8 (Prop_muxf8_I0_O)      0.098    15.516 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/F8/O
                         net (fo=1, routed)           1.377    16.893    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25_n_0
    SLICE_X49Y178        LUT6 (Prop_lut6_I5_O)        0.319    17.212 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=1, routed)           0.797    18.009    cpu/u_regfile/rf_reg_r2_0_31_30_31_0[25]
    SLICE_X49Y177        LUT6 (Prop_lut6_I5_O)        0.124    18.133 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.668    18.802    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIA1
    SLICE_X52Y173        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.525    18.055    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y173        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.491    17.563    
                         clock uncertainty           -0.087    17.476    
    SLICE_X52Y173        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.218    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.218    
                         arrival time                         -18.802    
  -------------------------------------------------------------------
                         slack                                 -1.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_34/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.856%)  route 0.504ns (78.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.623    -0.497    cpu/cpu_clk
    SLICE_X23Y150        FDSE                                         r  cpu/pc_reg[2]_replica_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y150        FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  cpu/pc_reg[2]_replica_34/Q
                         net (fo=4, routed)           0.504     0.148    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/A0
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.896    -0.255    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/WCLK
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_A/CLK
                         clock pessimism              0.031    -0.224    
    SLICE_X22Y145        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     0.086    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_34/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.856%)  route 0.504ns (78.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.623    -0.497    cpu/cpu_clk
    SLICE_X23Y150        FDSE                                         r  cpu/pc_reg[2]_replica_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y150        FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  cpu/pc_reg[2]_replica_34/Q
                         net (fo=4, routed)           0.504     0.148    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/A0
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.896    -0.255    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/WCLK
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_B/CLK
                         clock pessimism              0.031    -0.224    
    SLICE_X22Y145        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     0.086    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_34/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.856%)  route 0.504ns (78.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.623    -0.497    cpu/cpu_clk
    SLICE_X23Y150        FDSE                                         r  cpu/pc_reg[2]_replica_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y150        FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  cpu/pc_reg[2]_replica_34/Q
                         net (fo=4, routed)           0.504     0.148    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/A0
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.896    -0.255    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/WCLK
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_C/CLK
                         clock pessimism              0.031    -0.224    
    SLICE_X22Y145        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     0.086    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_34/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.856%)  route 0.504ns (78.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.623    -0.497    cpu/cpu_clk
    SLICE_X23Y150        FDSE                                         r  cpu/pc_reg[2]_replica_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y150        FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  cpu/pc_reg[2]_replica_34/Q
                         net (fo=4, routed)           0.504     0.148    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/A0
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.896    -0.255    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/WCLK
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_D/CLK
                         clock pessimism              0.031    -0.224    
    SLICE_X22Y145        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     0.086    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.791%)  route 0.452ns (76.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.623    -0.497    cpu/cpu_clk
    SLICE_X23Y150        FDSE                                         r  cpu/pc_reg[5]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y150        FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  cpu/pc_reg[5]_replica_19/Q
                         net (fo=4, routed)           0.452     0.096    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/A3
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.896    -0.255    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/WCLK
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_A/CLK
                         clock pessimism              0.031    -0.224    
    SLICE_X22Y145        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     0.016    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.791%)  route 0.452ns (76.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.623    -0.497    cpu/cpu_clk
    SLICE_X23Y150        FDSE                                         r  cpu/pc_reg[5]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y150        FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  cpu/pc_reg[5]_replica_19/Q
                         net (fo=4, routed)           0.452     0.096    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/A3
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.896    -0.255    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/WCLK
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_B/CLK
                         clock pessimism              0.031    -0.224    
    SLICE_X22Y145        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     0.016    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.791%)  route 0.452ns (76.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.623    -0.497    cpu/cpu_clk
    SLICE_X23Y150        FDSE                                         r  cpu/pc_reg[5]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y150        FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  cpu/pc_reg[5]_replica_19/Q
                         net (fo=4, routed)           0.452     0.096    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/A3
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.896    -0.255    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/WCLK
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_C/CLK
                         clock pessimism              0.031    -0.224    
    SLICE_X22Y145        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     0.016    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.791%)  route 0.452ns (76.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.623    -0.497    cpu/cpu_clk
    SLICE_X23Y150        FDSE                                         r  cpu/pc_reg[5]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y150        FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  cpu/pc_reg[5]_replica_19/Q
                         net (fo=4, routed)           0.452     0.096    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/A3
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.896    -0.255    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/WCLK
    SLICE_X22Y145        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_D/CLK
                         clock pessimism              0.031    -0.224    
    SLICE_X22Y145        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     0.016    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]_replica_7/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_3_3/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.081%)  route 0.194ns (57.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.571    -0.549    cpu/cpu_clk
    SLICE_X61Y123        FDSE                                         r  cpu/pc_reg[5]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y123        FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  cpu/pc_reg[5]_replica_7/Q
                         net (fo=520, routed)         0.194    -0.214    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_3_3/A3
    SLICE_X60Y123        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_3_3/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.839    -0.312    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_3_3/WCLK
    SLICE_X60Y123        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.224    -0.536    
    SLICE_X60Y123        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.296    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]_replica_7/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_3_3/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.081%)  route 0.194ns (57.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.571    -0.549    cpu/cpu_clk
    SLICE_X61Y123        FDSE                                         r  cpu/pc_reg[5]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y123        FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  cpu/pc_reg[5]_replica_7/Q
                         net (fo=520, routed)         0.194    -0.214    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_3_3/A3
    SLICE_X60Y123        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_3_3/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.839    -0.312    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_3_3/WCLK
    SLICE_X60Y123        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.224    -0.536    
    SLICE_X60Y123        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.296    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X69Y173   cpu/pc_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X55Y161   cpu/pc_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X55Y160   cpu/pc_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X54Y160   cpu/pc_reg[12]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X55Y162   cpu/pc_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X53Y167   cpu/pc_reg[14]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X53Y167   cpu/pc_reg[15]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X50Y174   cpu/pc_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X48Y158   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_22_22/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X72Y127   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_10_10/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X72Y127   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_10_10/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X72Y127   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_10_10/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X72Y127   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_10_10/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X84Y138   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_11_11/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X98Y136   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X44Y175   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_8_8/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X18Y152   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_24_24/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X62Y122   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_26_26/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X60Y189   data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X60Y189   data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X70Y154   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X70Y151   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_3_3/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X70Y151   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X70Y151   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_3_3/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X70Y151   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X60Y131   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X60Y131   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X66Y115   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_21_21/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 2.152ns (50.980%)  route 2.069ns (49.020%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 8.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.658    -2.310    u_confreg/timer_clk
    SLICE_X53Y192        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDRE (Prop_fdre_C_Q)         0.419    -1.891 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.069     0.178    u_confreg/write_timer_begin_r2
    SLICE_X58Y185        LUT4 (Prop_lut4_I2_O)        0.297     0.475 r  u_confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.475    u_confreg/timer[4]_i_5_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.007 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.007    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.121 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.121    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.235 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.911 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.911    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X58Y191        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.538     8.068    u_confreg/timer_clk
    SLICE_X58Y191        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.420     7.648    
                         clock uncertainty           -0.077     7.570    
    SLICE_X58Y191        FDRE (Setup_fdre_C_D)        0.062     7.632    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -1.911    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.131ns (50.734%)  route 2.069ns (49.266%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 8.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.658    -2.310    u_confreg/timer_clk
    SLICE_X53Y192        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDRE (Prop_fdre_C_Q)         0.419    -1.891 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.069     0.178    u_confreg/write_timer_begin_r2
    SLICE_X58Y185        LUT4 (Prop_lut4_I2_O)        0.297     0.475 r  u_confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.475    u_confreg/timer[4]_i_5_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.007 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.007    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.121 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.121    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.235 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.890 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X58Y191        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.538     8.068    u_confreg/timer_clk
    SLICE_X58Y191        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.420     7.648    
                         clock uncertainty           -0.077     7.570    
    SLICE_X58Y191        FDRE (Setup_fdre_C_D)        0.062     7.632    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -1.890    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 2.057ns (49.851%)  route 2.069ns (50.149%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 8.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.658    -2.310    u_confreg/timer_clk
    SLICE_X53Y192        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDRE (Prop_fdre_C_Q)         0.419    -1.891 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.069     0.178    u_confreg/write_timer_begin_r2
    SLICE_X58Y185        LUT4 (Prop_lut4_I2_O)        0.297     0.475 r  u_confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.475    u_confreg/timer[4]_i_5_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.007 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.007    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.121 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.121    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.235 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.816 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X58Y191        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.538     8.068    u_confreg/timer_clk
    SLICE_X58Y191        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.420     7.648    
                         clock uncertainty           -0.077     7.570    
    SLICE_X58Y191        FDRE (Setup_fdre_C_D)        0.062     7.632    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 2.041ns (49.656%)  route 2.069ns (50.344%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 8.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.658    -2.310    u_confreg/timer_clk
    SLICE_X53Y192        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDRE (Prop_fdre_C_Q)         0.419    -1.891 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.069     0.178    u_confreg/write_timer_begin_r2
    SLICE_X58Y185        LUT4 (Prop_lut4_I2_O)        0.297     0.475 r  u_confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.475    u_confreg/timer[4]_i_5_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.007 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.007    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.121 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.121    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.235 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.800 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X58Y191        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.538     8.068    u_confreg/timer_clk
    SLICE_X58Y191        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.420     7.648    
                         clock uncertainty           -0.077     7.570    
    SLICE_X58Y191        FDRE (Setup_fdre_C_D)        0.062     7.632    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -1.800    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 2.038ns (49.619%)  route 2.069ns (50.381%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.658    -2.310    u_confreg/timer_clk
    SLICE_X53Y192        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDRE (Prop_fdre_C_Q)         0.419    -1.891 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.069     0.178    u_confreg/write_timer_begin_r2
    SLICE_X58Y185        LUT4 (Prop_lut4_I2_O)        0.297     0.475 r  u_confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.475    u_confreg/timer[4]_i_5_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.007 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.007    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.121 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.121    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.235 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.797 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.797    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X58Y190        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.537     8.067    u_confreg/timer_clk
    SLICE_X58Y190        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.420     7.647    
                         clock uncertainty           -0.077     7.569    
    SLICE_X58Y190        FDRE (Setup_fdre_C_D)        0.062     7.631    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 2.017ns (49.360%)  route 2.069ns (50.640%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.658    -2.310    u_confreg/timer_clk
    SLICE_X53Y192        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDRE (Prop_fdre_C_Q)         0.419    -1.891 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.069     0.178    u_confreg/write_timer_begin_r2
    SLICE_X58Y185        LUT4 (Prop_lut4_I2_O)        0.297     0.475 r  u_confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.475    u_confreg/timer[4]_i_5_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.007 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.007    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.121 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.121    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.235 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.776 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X58Y190        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.537     8.067    u_confreg/timer_clk
    SLICE_X58Y190        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.420     7.647    
                         clock uncertainty           -0.077     7.569    
    SLICE_X58Y190        FDRE (Setup_fdre_C_D)        0.062     7.631    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.943ns (48.426%)  route 2.069ns (51.574%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.658    -2.310    u_confreg/timer_clk
    SLICE_X53Y192        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDRE (Prop_fdre_C_Q)         0.419    -1.891 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.069     0.178    u_confreg/write_timer_begin_r2
    SLICE_X58Y185        LUT4 (Prop_lut4_I2_O)        0.297     0.475 r  u_confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.475    u_confreg/timer[4]_i_5_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.007 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.007    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.121 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.121    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.235 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.702 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.702    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X58Y190        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.537     8.067    u_confreg/timer_clk
    SLICE_X58Y190        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.420     7.647    
                         clock uncertainty           -0.077     7.569    
    SLICE_X58Y190        FDRE (Setup_fdre_C_D)        0.062     7.631    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.927ns (48.220%)  route 2.069ns (51.780%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.658    -2.310    u_confreg/timer_clk
    SLICE_X53Y192        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDRE (Prop_fdre_C_Q)         0.419    -1.891 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.069     0.178    u_confreg/write_timer_begin_r2
    SLICE_X58Y185        LUT4 (Prop_lut4_I2_O)        0.297     0.475 r  u_confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.475    u_confreg/timer[4]_i_5_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.007 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.007    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.121 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.121    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.235 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y190        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.686 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.686    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X58Y190        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.537     8.067    u_confreg/timer_clk
    SLICE_X58Y190        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.420     7.647    
                         clock uncertainty           -0.077     7.569    
    SLICE_X58Y190        FDRE (Setup_fdre_C_D)        0.062     7.631    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.686    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.924ns (48.181%)  route 2.069ns (51.819%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.658    -2.310    u_confreg/timer_clk
    SLICE_X53Y192        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDRE (Prop_fdre_C_Q)         0.419    -1.891 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.069     0.178    u_confreg/write_timer_begin_r2
    SLICE_X58Y185        LUT4 (Prop_lut4_I2_O)        0.297     0.475 r  u_confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.475    u_confreg/timer[4]_i_5_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.007 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.007    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.121 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.121    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.235 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.683 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.683    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X58Y189        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.537     8.067    u_confreg/timer_clk
    SLICE_X58Y189        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.420     7.647    
                         clock uncertainty           -0.077     7.569    
    SLICE_X58Y189        FDRE (Setup_fdre_C_D)        0.062     7.631    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.903ns (47.907%)  route 2.069ns (52.093%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.310ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.658    -2.310    u_confreg/timer_clk
    SLICE_X53Y192        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDRE (Prop_fdre_C_Q)         0.419    -1.891 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.069     0.178    u_confreg/write_timer_begin_r2
    SLICE_X58Y185        LUT4 (Prop_lut4_I2_O)        0.297     0.475 r  u_confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.475    u_confreg/timer[4]_i_5_n_0
    SLICE_X58Y185        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.007 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.007    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.121 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.121    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.235 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.662 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.662    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X58Y189        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.537     8.067    u_confreg/timer_clk
    SLICE_X58Y189        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.420     7.647    
                         clock uncertainty           -0.077     7.569    
    SLICE_X58Y189        FDRE (Setup_fdre_C_D)        0.062     7.631    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.662    
  -------------------------------------------------------------------
                         slack                                  5.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X47Y189        FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y189        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[30]
    SLICE_X47Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.851    -0.299    u_confreg/timer_clk
    SLICE_X47Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.239    -0.538    
    SLICE_X47Y189        FDRE (Hold_fdre_C_D)         0.078    -0.460    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X47Y189        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y189        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[29]
    SLICE_X47Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.851    -0.299    u_confreg/timer_clk
    SLICE_X47Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.239    -0.538    
    SLICE_X47Y189        FDRE (Hold_fdre_C_D)         0.076    -0.462    u_confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X47Y189        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y189        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[23]
    SLICE_X47Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.851    -0.299    u_confreg/timer_clk
    SLICE_X47Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/C
                         clock pessimism             -0.239    -0.538    
    SLICE_X47Y189        FDRE (Hold_fdre_C_D)         0.075    -0.463    u_confreg/conf_wdata_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X54Y190        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[21]/Q
                         net (fo=1, routed)           0.059    -0.338    u_confreg/conf_wdata_r1[21]
    SLICE_X54Y190        FDRE                                         r  u_confreg/conf_wdata_r2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.852    -0.298    u_confreg/timer_clk
    SLICE_X54Y190        FDRE                                         r  u_confreg/conf_wdata_r2_reg[21]/C
                         clock pessimism             -0.240    -0.538    
    SLICE_X54Y190        FDRE (Hold_fdre_C_D)         0.076    -0.462    u_confreg/conf_wdata_r2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X54Y191        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y191        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[26]/Q
                         net (fo=1, routed)           0.059    -0.338    u_confreg/conf_wdata_r1[26]
    SLICE_X54Y191        FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.852    -0.298    u_confreg/timer_clk
    SLICE_X54Y191        FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/C
                         clock pessimism             -0.240    -0.538    
    SLICE_X54Y191        FDRE (Hold_fdre_C_D)         0.076    -0.462    u_confreg/conf_wdata_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X54Y191        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y191        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.062    -0.335    u_confreg/conf_wdata_r1[31]
    SLICE_X54Y191        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.852    -0.298    u_confreg/timer_clk
    SLICE_X54Y191        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.240    -0.538    
    SLICE_X54Y191        FDRE (Hold_fdre_C_D)         0.078    -0.460    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X47Y189        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y189        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[28]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[28]
    SLICE_X47Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.851    -0.299    u_confreg/timer_clk
    SLICE_X47Y189        FDRE                                         r  u_confreg/conf_wdata_r2_reg[28]/C
                         clock pessimism             -0.239    -0.538    
    SLICE_X47Y189        FDRE (Hold_fdre_C_D)         0.071    -0.467    u_confreg/conf_wdata_r2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X54Y190        FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[18]/Q
                         net (fo=1, routed)           0.058    -0.339    u_confreg/conf_wdata_r1[18]
    SLICE_X54Y190        FDRE                                         r  u_confreg/conf_wdata_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.852    -0.298    u_confreg/timer_clk
    SLICE_X54Y190        FDRE                                         r  u_confreg/conf_wdata_r2_reg[18]/C
                         clock pessimism             -0.240    -0.538    
    SLICE_X54Y190        FDRE (Hold_fdre_C_D)         0.071    -0.467    u_confreg/conf_wdata_r2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X54Y191        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y191        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[25]/Q
                         net (fo=1, routed)           0.058    -0.339    u_confreg/conf_wdata_r1[25]
    SLICE_X54Y191        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.852    -0.298    u_confreg/timer_clk
    SLICE_X54Y191        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/C
                         clock pessimism             -0.240    -0.538    
    SLICE_X54Y191        FDRE (Hold_fdre_C_D)         0.071    -0.467    u_confreg/conf_wdata_r2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X54Y190        FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.065    -0.332    u_confreg/conf_wdata_r1[13]
    SLICE_X54Y190        FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.852    -0.298    u_confreg/timer_clk
    SLICE_X54Y190        FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism             -0.240    -0.538    
    SLICE_X54Y190        FDRE (Hold_fdre_C_D)         0.075    -0.463    u_confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y191   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y188   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y191   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y190   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y190   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y190   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y188   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y190   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y191   u_confreg/conf_wdata_r1_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y182   u_confreg/conf_wdata_r1_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y192   u_confreg/conf_wdata_r1_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y191   u_confreg/conf_wdata_r1_reg[24]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y191   u_confreg/conf_wdata_r1_reg[25]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y191   u_confreg/conf_wdata_r1_reg[26]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y191   u_confreg/conf_wdata_r1_reg[27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y182   u_confreg/conf_wdata_r1_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y191   u_confreg/conf_wdata_r1_reg[31]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y192   u_confreg/conf_wdata_r1_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y191   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y191   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y188   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y188   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y191   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y191   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y190   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y190   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y190   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y190   u_confreg/conf_wdata_r1_reg[14]/C



