/* 801A7B68 001A4AA8  94 21 FF C0 */ stwu r1, -0x40(r1)
/* 801A7B6C 001A4AAC  7C 60 07 34 */ extsh r0, r3
/* 801A7B70 001A4AB0  C8 42 A2 30 */ lfd f2, lbl_80453C30-_SDA2_BASE_(r2)
/* 801A7B74 001A4AB4  6C 00 80 00 */ xoris r0, r0, 0x8000
/* 801A7B78 001A4AB8  90 01 00 0C */ stw r0, 0xc(r1)
/* 801A7B7C 001A4ABC  3C C0 43 30 */ lis r6, 0x4330
/* 801A7B80 001A4AC0  90 C1 00 08 */ stw r6, 8(r1)
/* 801A7B84 001A4AC4  C8 01 00 08 */ lfd f0, 8(r1)
/* 801A7B88 001A4AC8  EC 00 10 28 */ fsubs f0, f0, f2
/* 801A7B8C 001A4ACC  EC 00 00 72 */ fmuls f0, f0, f1
/* 801A7B90 001A4AD0  FC 00 00 1E */ fctiwz f0, f0
/* 801A7B94 001A4AD4  D8 01 00 10 */ stfd f0, 0x10(r1)
/* 801A7B98 001A4AD8  80 01 00 14 */ lwz r0, 0x14(r1)
/* 801A7B9C 001A4ADC  3C 60 80 43 */ lis r3, lbl_8042CA54@ha
/* 801A7BA0 001A4AE0  38 63 CA 54 */ addi r3, r3, lbl_8042CA54@l
/* 801A7BA4 001A4AE4  B0 03 11 70 */ sth r0, 0x1170(r3)
/* 801A7BA8 001A4AE8  7C 80 07 34 */ extsh r0, r4
/* 801A7BAC 001A4AEC  6C 00 80 00 */ xoris r0, r0, 0x8000
/* 801A7BB0 001A4AF0  90 01 00 1C */ stw r0, 0x1c(r1)
/* 801A7BB4 001A4AF4  90 C1 00 18 */ stw r6, 0x18(r1)
/* 801A7BB8 001A4AF8  C8 01 00 18 */ lfd f0, 0x18(r1)
/* 801A7BBC 001A4AFC  EC 00 10 28 */ fsubs f0, f0, f2
/* 801A7BC0 001A4B00  EC 00 00 72 */ fmuls f0, f0, f1
/* 801A7BC4 001A4B04  FC 00 00 1E */ fctiwz f0, f0
/* 801A7BC8 001A4B08  D8 01 00 20 */ stfd f0, 0x20(r1)
/* 801A7BCC 001A4B0C  80 01 00 24 */ lwz r0, 0x24(r1)
/* 801A7BD0 001A4B10  B0 03 11 72 */ sth r0, 0x1172(r3)
/* 801A7BD4 001A4B14  7C A0 07 34 */ extsh r0, r5
/* 801A7BD8 001A4B18  6C 00 80 00 */ xoris r0, r0, 0x8000
/* 801A7BDC 001A4B1C  90 01 00 2C */ stw r0, 0x2c(r1)
/* 801A7BE0 001A4B20  90 C1 00 28 */ stw r6, 0x28(r1)
/* 801A7BE4 001A4B24  C8 01 00 28 */ lfd f0, 0x28(r1)
/* 801A7BE8 001A4B28  EC 00 10 28 */ fsubs f0, f0, f2
/* 801A7BEC 001A4B2C  EC 00 00 72 */ fmuls f0, f0, f1
/* 801A7BF0 001A4B30  FC 00 00 1E */ fctiwz f0, f0
/* 801A7BF4 001A4B34  D8 01 00 30 */ stfd f0, 0x30(r1)
/* 801A7BF8 001A4B38  80 01 00 34 */ lwz r0, 0x34(r1)
/* 801A7BFC 001A4B3C  B0 03 11 74 */ sth r0, 0x1174(r3)
/* 801A7C00 001A4B40  38 21 00 40 */ addi r1, r1, 0x40
/* 801A7C04 001A4B44  4E 80 00 20 */ blr
