#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 25 00:46:39 2025
# Process ID: 13116
# Current directory: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18368 C:\harman\May_team_project_I2C_SPI\project_I2C_SPI\project_I2C_SPI.xpr
# Log file: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/vivado.log
# Journal file: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/kccistc/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun May 25 01:27:48 2025] Launched synth_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/synth_1/runme.log
[Sun May 25 01:27:48 2025] Launched impl_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7B18A
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun May 25 01:40:50 2025] Launched synth_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/synth_1/runme.log
[Sun May 25 01:40:50 2025] Launched impl_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun May 25 02:31:45 2025] Launched synth_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/synth_1/runme.log
[Sun May 25 02:31:45 2025] Launched impl_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_I2C_Slave
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3223.309 ; gain = 258.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
	Parameter SLV_ADDR bound to: 7'b0000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:128]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Slave' (1#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/CMD_Watch/btn_debounce.v:3]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/CMD_Watch/btn_debounce.v:44]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (2#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/CMD_Watch/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (3#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (4#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (5#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (6#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (7#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-226] default block is never used [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:180]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (8#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (9#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (10#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_I2C_Slave' (11#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3273.297 ; gain = 308.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3291.230 ; gain = 326.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3291.230 ; gain = 326.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3291.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3396.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3504.508 ; gain = 539.566
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3504.508 ; gain = 815.559
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 25 02:44:05 2025...
