library IEEE;
USE IEEE.Std_logic_1164.all;

entity FlashingLights is
	port (LeftBlinker, RightBlinker, Clock: in bit; L1, L2, L3, R1, R2, R3: out bit);
end FlashingLights;


architecture Behaviour of FlashingLights is
signal Q1, Q2: bit;
begin
process(Clock)
	begin
		if (Clock'event and Clock='0')then
			Q1 <=(NOT (RightBlinker) AND NOT (Q1) AND Q2) OR (NOT (LeftBlinker) AND NOT (Q1) AND Q2) OR (Q1 AND NOT(Q2));
			Q2 <= NOT Q2;
		end if;
	end process;
	L3 <=(LeftBlinker AND RightBlinker AND NOT(Q2)) OR (LeftBlinker AND Q1 AND Q2);
	L2 <=(NOT(RightBlinker) AND NOT(Q1) AND Q2) OR (LeftBlinker AND Q1 AND NOT(Q2)) OR (LeftBlinker AND RightBlinker AND NOT(Q2));
	L1 <=(NOT(RightBlinker) AND NOT(Q1)) OR (LeftBlinker AND NOT(Q2));
	R1 <=(NOT(LeftBlinker) AND NOT(Q1)) OR (RightBlinker AND NOT(Q2));
	R2 <=(NOT(LeftBlinker) AND NOT(Q1) AND Q2) OR (NOT(LeftBlinker) AND Q1 AND NOT(Q2)) OR (LeftBlinker AND RightBlinker AND NOT(Q2));
	R3 <=(LeftBlinker AND RightBlinker AND NOT(Q2)) OR (RightBlinker AND Q1 AND NOT(Q2));
end ;
