Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Oct 18 22:53:10 2023
| Host         : cad01 running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/calvin0901/vivado_project/fir_timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (159)
6. checking no_output_delay (133)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (159)
--------------------------------
 There are 159 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (133)
---------------------------------
 There are 133 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0                  391        0.140        0.000                      0                  391        3.575        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
axi_clk  {0.000 4.075}        8.150           122.699         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_clk             0.068        0.000                      0                  391        0.140        0.000                      0                  391        3.575        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axi_clk                     
(none)                      axi_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_clk
  To Clock:  axi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            fir_multi_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.150ns  (axi_clk rise@8.150ns - axi_clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 4.809ns (73.965%)  route 1.693ns (26.035%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.278 - 8.150 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_cs_reg[1]/Q
                         net (fo=90, unplaced)        0.838     3.772    fir_cs[1]
                                                                      r  fir_multi0__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.067 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.867    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.036     8.903 r  fir_multi0__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     8.958    fir_multi0__0_n_153
                         DSP48E1                                      r  fir_multi_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.150     8.150 r  
                                                      0.000     8.150 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.150    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.988 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.748    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.839 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    10.278    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  fir_multi_reg/CLK
                         clock pessimism              0.184    10.461    
                         clock uncertainty           -0.035    10.426    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.026    fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            fir_multi_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.150ns  (axi_clk rise@8.150ns - axi_clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 4.809ns (73.965%)  route 1.693ns (26.035%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.278 - 8.150 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_cs_reg[1]/Q
                         net (fo=90, unplaced)        0.838     3.772    fir_cs[1]
                                                                      r  fir_multi0__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.067 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.867    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.036     8.903 r  fir_multi0__0/PCOUT[10]
                         net (fo=1, unplaced)         0.055     8.958    fir_multi0__0_n_143
                         DSP48E1                                      r  fir_multi_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.150     8.150 r  
                                                      0.000     8.150 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.150    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.988 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.748    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.839 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    10.278    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  fir_multi_reg/CLK
                         clock pessimism              0.184    10.461    
                         clock uncertainty           -0.035    10.426    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.026    fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            fir_multi_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.150ns  (axi_clk rise@8.150ns - axi_clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 4.809ns (73.965%)  route 1.693ns (26.035%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.278 - 8.150 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_cs_reg[1]/Q
                         net (fo=90, unplaced)        0.838     3.772    fir_cs[1]
                                                                      r  fir_multi0__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.067 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.867    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.036     8.903 r  fir_multi0__0/PCOUT[11]
                         net (fo=1, unplaced)         0.055     8.958    fir_multi0__0_n_142
                         DSP48E1                                      r  fir_multi_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.150     8.150 r  
                                                      0.000     8.150 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.150    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.988 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.748    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.839 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    10.278    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  fir_multi_reg/CLK
                         clock pessimism              0.184    10.461    
                         clock uncertainty           -0.035    10.426    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.026    fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            fir_multi_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.150ns  (axi_clk rise@8.150ns - axi_clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 4.809ns (73.965%)  route 1.693ns (26.035%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.278 - 8.150 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_cs_reg[1]/Q
                         net (fo=90, unplaced)        0.838     3.772    fir_cs[1]
                                                                      r  fir_multi0__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.067 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.867    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.036     8.903 r  fir_multi0__0/PCOUT[12]
                         net (fo=1, unplaced)         0.055     8.958    fir_multi0__0_n_141
                         DSP48E1                                      r  fir_multi_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.150     8.150 r  
                                                      0.000     8.150 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.150    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.988 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.748    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.839 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    10.278    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  fir_multi_reg/CLK
                         clock pessimism              0.184    10.461    
                         clock uncertainty           -0.035    10.426    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.026    fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            fir_multi_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.150ns  (axi_clk rise@8.150ns - axi_clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 4.809ns (73.965%)  route 1.693ns (26.035%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.278 - 8.150 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_cs_reg[1]/Q
                         net (fo=90, unplaced)        0.838     3.772    fir_cs[1]
                                                                      r  fir_multi0__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.067 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.867    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.036     8.903 r  fir_multi0__0/PCOUT[13]
                         net (fo=1, unplaced)         0.055     8.958    fir_multi0__0_n_140
                         DSP48E1                                      r  fir_multi_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.150     8.150 r  
                                                      0.000     8.150 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.150    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.988 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.748    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.839 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    10.278    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  fir_multi_reg/CLK
                         clock pessimism              0.184    10.461    
                         clock uncertainty           -0.035    10.426    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.026    fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            fir_multi_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.150ns  (axi_clk rise@8.150ns - axi_clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 4.809ns (73.965%)  route 1.693ns (26.035%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.278 - 8.150 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_cs_reg[1]/Q
                         net (fo=90, unplaced)        0.838     3.772    fir_cs[1]
                                                                      r  fir_multi0__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.067 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.867    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.036     8.903 r  fir_multi0__0/PCOUT[14]
                         net (fo=1, unplaced)         0.055     8.958    fir_multi0__0_n_139
                         DSP48E1                                      r  fir_multi_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.150     8.150 r  
                                                      0.000     8.150 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.150    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.988 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.748    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.839 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    10.278    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  fir_multi_reg/CLK
                         clock pessimism              0.184    10.461    
                         clock uncertainty           -0.035    10.426    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.026    fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            fir_multi_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.150ns  (axi_clk rise@8.150ns - axi_clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 4.809ns (73.965%)  route 1.693ns (26.035%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.278 - 8.150 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_cs_reg[1]/Q
                         net (fo=90, unplaced)        0.838     3.772    fir_cs[1]
                                                                      r  fir_multi0__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.067 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.867    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     8.903 r  fir_multi0__0/PCOUT[15]
                         net (fo=1, unplaced)         0.055     8.958    fir_multi0__0_n_138
                         DSP48E1                                      r  fir_multi_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.150     8.150 r  
                                                      0.000     8.150 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.150    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.988 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.748    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.839 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    10.278    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  fir_multi_reg/CLK
                         clock pessimism              0.184    10.461    
                         clock uncertainty           -0.035    10.426    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.026    fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            fir_multi_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.150ns  (axi_clk rise@8.150ns - axi_clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 4.809ns (73.965%)  route 1.693ns (26.035%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.278 - 8.150 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_cs_reg[1]/Q
                         net (fo=90, unplaced)        0.838     3.772    fir_cs[1]
                                                                      r  fir_multi0__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.067 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.867    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.036     8.903 r  fir_multi0__0/PCOUT[16]
                         net (fo=1, unplaced)         0.055     8.958    fir_multi0__0_n_137
                         DSP48E1                                      r  fir_multi_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.150     8.150 r  
                                                      0.000     8.150 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.150    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.988 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.748    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.839 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    10.278    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  fir_multi_reg/CLK
                         clock pessimism              0.184    10.461    
                         clock uncertainty           -0.035    10.426    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.026    fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            fir_multi_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.150ns  (axi_clk rise@8.150ns - axi_clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 4.809ns (73.965%)  route 1.693ns (26.035%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.278 - 8.150 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_cs_reg[1]/Q
                         net (fo=90, unplaced)        0.838     3.772    fir_cs[1]
                                                                      r  fir_multi0__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.067 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.867    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.036     8.903 r  fir_multi0__0/PCOUT[17]
                         net (fo=1, unplaced)         0.055     8.958    fir_multi0__0_n_136
                         DSP48E1                                      r  fir_multi_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.150     8.150 r  
                                                      0.000     8.150 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.150    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.988 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.748    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.839 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    10.278    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  fir_multi_reg/CLK
                         clock pessimism              0.184    10.461    
                         clock uncertainty           -0.035    10.426    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.026    fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            fir_multi_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.150ns  (axi_clk rise@8.150ns - axi_clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 4.809ns (73.965%)  route 1.693ns (26.035%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.278 - 8.150 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  fir_cs_reg[1]/Q
                         net (fo=90, unplaced)        0.838     3.772    fir_cs[1]
                                                                      r  fir_multi0__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.067 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.867    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.036     8.903 r  fir_multi0__0/PCOUT[18]
                         net (fo=1, unplaced)         0.055     8.958    fir_multi0__0_n_135
                         DSP48E1                                      r  fir_multi_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    8.150     8.150 r  
                                                      0.000     8.150 r  axis_clk (IN)
                         net (fo=0)                   0.000     8.150    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.988 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.748    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.839 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439    10.278    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  fir_multi_reg/CLK
                         clock pessimism              0.184    10.461    
                         clock uncertainty           -0.035    10.426    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     9.026    fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  0.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_count_reg[3]/Q
                         net (fo=3, unplaced)         0.139     0.963    data_count_reg[3]
                                                                      r  data_count[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.061 r  data_count[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.061    p_0_in__1[3]
                         FDRE                                         r  data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_count_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 proc_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            proc_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  proc_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  proc_count_reg[2]/Q
                         net (fo=3, unplaced)         0.139     0.963    proc_count_reg[2]
                                                                      r  proc_count[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  proc_count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    p_0_in__2[2]
                         FDRE                                         r  proc_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  proc_count_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    proc_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 proc_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            proc_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  proc_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  proc_count_reg[3]/Q
                         net (fo=2, unplaced)         0.136     0.960    proc_count_reg[3]
                                                                      r  proc_count[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.061 r  proc_count[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.061    p_0_in__2[3]
                         FDRE                                         r  proc_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  proc_count_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    proc_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 proc_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            proc_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  proc_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  proc_count_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    proc_count_reg[0]
                                                                      f  proc_count[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.065 r  proc_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    p_0_in__2[0]
                         FDRE                                         r  proc_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  proc_count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    proc_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 proc_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            proc_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  proc_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  proc_count_reg[1]/Q
                         net (fo=4, unplaced)         0.141     0.966    proc_count_reg[1]
                                                                      r  proc_count[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.067 r  proc_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in__2[1]
                         FDRE                                         r  proc_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  proc_count_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    proc_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            cs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cs_r_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    cs_r[0]
                                                                      r  cs_r[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.067 r  cs_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    cs_r[0]_i_1_n_0
                         FDRE                                         r  cs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cs_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 data_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_count_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    data_count_reg[1]
                                                                      r  data_count[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.067 r  data_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    data_count[1]_i_1_n_0
                         FDRE                                         r  data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_count_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  data_count_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    data_count_reg[0]
                                                                      f  data_count[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.068 r  data_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    fir_ns3[0]
                         FDRE                                         r  data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 data_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_count_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    data_count_reg[2]
                                                                      r  data_count[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.068 r  data_count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    data_count[2]_i_1_n_0
                         FDRE                                         r  data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_count_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            cs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cs_r_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    cs_r[1]
                                                                      r  cs_r[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.070 r  cs_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    cs_r[1]_i_1_n_0
                         FDRE                                         r  cs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cs_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_clk
Waveform(ns):       { 0.000 4.075 }
Period(ns):         8.150
Sources:            { axis_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.150       5.995                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.150       5.996                fir_multi0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.150       5.996                fir_multi_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         8.150       7.150                TAP0_buf_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.150       7.150                TAP0_buf_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.150       7.150                TAP0_buf_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.150       7.150                TAP0_buf_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.150       7.150                TAP0_buf_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.150       7.150                TAP0_buf_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.150       7.150                TAP0_buf_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.075       3.575                TAP0_buf_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.038ns  (logic 4.094ns (50.938%)  route 3.943ns (49.062%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      r  fir_cs[0]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     2.797    fir_cs[0]_i_2_n_0
                                                                      f  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.921 f  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     3.405    fir_cs[0]_i_1_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.521 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=17, unplaced)        0.958     4.479    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.603 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.403    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.038 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.038    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.038ns  (logic 4.094ns (50.938%)  route 3.943ns (49.062%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      r  fir_cs[0]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     2.797    fir_cs[0]_i_2_n_0
                                                                      f  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.921 f  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     3.405    fir_cs[0]_i_1_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.521 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=17, unplaced)        0.958     4.479    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.603 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.403    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.038 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.038    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.038ns  (logic 4.094ns (50.938%)  route 3.943ns (49.062%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      r  fir_cs[0]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     2.797    fir_cs[0]_i_2_n_0
                                                                      f  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.921 f  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     3.405    fir_cs[0]_i_1_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.521 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=17, unplaced)        0.958     4.479    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.603 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.403    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.038 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.038    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.038ns  (logic 4.094ns (50.938%)  route 3.943ns (49.062%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      r  fir_cs[0]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     2.797    fir_cs[0]_i_2_n_0
                                                                      f  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.921 f  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     3.405    fir_cs[0]_i_1_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.521 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=17, unplaced)        0.958     4.479    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.603 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.403    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.038 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.038    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 4.102ns (54.000%)  route 3.494ns (46.000%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      r  fir_cs[0]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     2.797    fir_cs[0]_i_2_n_0
                                                                      f  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.921 f  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     3.405    fir_cs[0]_i_1_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.529 f  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=20, unplaced)        0.509     4.038    data_WE_OBUF[0]
                                                                      f  data_A_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.162 r  data_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.962    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.597 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.597    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 4.102ns (54.000%)  route 3.494ns (46.000%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      r  fir_cs[0]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     2.797    fir_cs[0]_i_2_n_0
                                                                      f  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.921 f  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     3.405    fir_cs[0]_i_1_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.529 f  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=20, unplaced)        0.509     4.038    data_WE_OBUF[0]
                                                                      f  data_A_OBUF[11]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.162 r  data_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.962    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.597 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.597    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 4.102ns (54.000%)  route 3.494ns (46.000%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      f  fir_cs[0]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     2.797    fir_cs[0]_i_2_n_0
                                                                      r  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.921 r  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     3.405    fir_cs[0]_i_1_n_0
                                                                      r  data_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.529 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=20, unplaced)        0.509     4.038    data_WE_OBUF[0]
                                                                      r  data_A_OBUF[2]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.162 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.962    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.597 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.597    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 4.102ns (54.000%)  route 3.494ns (46.000%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      f  fir_cs[0]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     2.797    fir_cs[0]_i_2_n_0
                                                                      r  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.921 r  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     3.405    fir_cs[0]_i_1_n_0
                                                                      r  data_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.529 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=20, unplaced)        0.509     4.038    data_WE_OBUF[0]
                                                                      r  data_A_OBUF[3]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.162 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.962    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.597 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.597    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 4.102ns (54.000%)  route 3.494ns (46.000%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      f  fir_cs[0]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     2.797    fir_cs[0]_i_2_n_0
                                                                      r  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.921 r  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     3.405    fir_cs[0]_i_1_n_0
                                                                      r  data_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.529 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=20, unplaced)        0.509     4.038    data_WE_OBUF[0]
                                                                      r  data_A_OBUF[5]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.162 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.962    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.597 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.597    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 4.102ns (54.000%)  route 3.494ns (46.000%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  ss_tvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      f  fir_cs[0]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     2.797    fir_cs[0]_i_2_n_0
                                                                      r  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.921 r  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     3.405    fir_cs[0]_i_1_n_0
                                                                      r  data_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.529 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=20, unplaced)        0.509     4.038    data_WE_OBUF[0]
                                                                      r  data_A_OBUF[7]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.162 r  data_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.962    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.597 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.597    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=11, unplaced)        0.337     0.538    data_EN_OBUF
                                                                      r  data_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_EN_OBUF_inst/O
                         net (fo=0)                   0.000     1.689    data_EN
                                                                      r  data_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                                                                      r  tap_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[16]
                                                                      r  tap_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axi_clk
  To Clock:  

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tlast_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 3.771ns (49.190%)  route 3.896ns (50.810%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tlast_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tlast_flag_reg/Q
                         net (fo=2, unplaced)         0.752     3.686    tlast_flag
                                                                      r  fir_cs[0]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     4.883    fir_cs[0]_i_2_n_0
                                                                      f  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.007 f  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     5.491    fir_cs[0]_i_1_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     5.607 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=17, unplaced)        0.958     6.565    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.689 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.489    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.124 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.124    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlast_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 3.771ns (49.190%)  route 3.896ns (50.810%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tlast_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tlast_flag_reg/Q
                         net (fo=2, unplaced)         0.752     3.686    tlast_flag
                                                                      r  fir_cs[0]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     4.883    fir_cs[0]_i_2_n_0
                                                                      f  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.007 f  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     5.491    fir_cs[0]_i_1_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     5.607 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=17, unplaced)        0.958     6.565    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.689 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.489    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.124 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.124    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlast_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 3.771ns (49.190%)  route 3.896ns (50.810%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tlast_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tlast_flag_reg/Q
                         net (fo=2, unplaced)         0.752     3.686    tlast_flag
                                                                      r  fir_cs[0]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     4.883    fir_cs[0]_i_2_n_0
                                                                      f  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.007 f  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     5.491    fir_cs[0]_i_1_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     5.607 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=17, unplaced)        0.958     6.565    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.689 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.489    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.124 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.124    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlast_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 3.771ns (49.190%)  route 3.896ns (50.810%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tlast_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tlast_flag_reg/Q
                         net (fo=2, unplaced)         0.752     3.686    tlast_flag
                                                                      r  fir_cs[0]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     4.883    fir_cs[0]_i_2_n_0
                                                                      f  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.007 f  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     5.491    fir_cs[0]_i_1_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     5.607 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=17, unplaced)        0.958     6.565    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.689 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.489    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.124 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.124    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlast_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 3.779ns (52.302%)  route 3.447ns (47.698%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tlast_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tlast_flag_reg/Q
                         net (fo=2, unplaced)         0.752     3.686    tlast_flag
                                                                      r  fir_cs[0]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     4.883    fir_cs[0]_i_2_n_0
                                                                      f  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.007 f  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     5.491    fir_cs[0]_i_1_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.615 f  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=20, unplaced)        0.509     6.124    data_WE_OBUF[0]
                                                                      f  data_A_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.248 r  data_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.048    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.683 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.683    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlast_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 3.779ns (52.302%)  route 3.447ns (47.698%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tlast_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tlast_flag_reg/Q
                         net (fo=2, unplaced)         0.752     3.686    tlast_flag
                                                                      r  fir_cs[0]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     4.883    fir_cs[0]_i_2_n_0
                                                                      f  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.007 f  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     5.491    fir_cs[0]_i_1_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.615 f  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=20, unplaced)        0.509     6.124    data_WE_OBUF[0]
                                                                      f  data_A_OBUF[11]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.248 r  data_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.048    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.683 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.683    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlast_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 3.779ns (52.302%)  route 3.447ns (47.698%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tlast_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  tlast_flag_reg/Q
                         net (fo=2, unplaced)         0.752     3.686    tlast_flag
                                                                      f  fir_cs[0]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 r  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     4.883    fir_cs[0]_i_2_n_0
                                                                      r  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     5.491    fir_cs[0]_i_1_n_0
                                                                      r  data_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.615 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=20, unplaced)        0.509     6.124    data_WE_OBUF[0]
                                                                      r  data_A_OBUF[2]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.248 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.048    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.683 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.683    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlast_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 3.779ns (52.302%)  route 3.447ns (47.698%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tlast_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  tlast_flag_reg/Q
                         net (fo=2, unplaced)         0.752     3.686    tlast_flag
                                                                      f  fir_cs[0]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 r  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     4.883    fir_cs[0]_i_2_n_0
                                                                      r  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     5.491    fir_cs[0]_i_1_n_0
                                                                      r  data_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.615 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=20, unplaced)        0.509     6.124    data_WE_OBUF[0]
                                                                      r  data_A_OBUF[3]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.248 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.048    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.683 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.683    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlast_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 3.779ns (52.302%)  route 3.447ns (47.698%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tlast_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  tlast_flag_reg/Q
                         net (fo=2, unplaced)         0.752     3.686    tlast_flag
                                                                      f  fir_cs[0]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 r  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     4.883    fir_cs[0]_i_2_n_0
                                                                      r  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     5.491    fir_cs[0]_i_1_n_0
                                                                      r  data_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.615 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=20, unplaced)        0.509     6.124    data_WE_OBUF[0]
                                                                      r  data_A_OBUF[5]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.248 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.048    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.683 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.683    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlast_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 3.779ns (52.302%)  route 3.447ns (47.698%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tlast_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  tlast_flag_reg/Q
                         net (fo=2, unplaced)         0.752     3.686    tlast_flag
                                                                      f  fir_cs[0]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 r  fir_cs[0]_i_2/O
                         net (fo=1, unplaced)         0.902     4.883    fir_cs[0]_i_2_n_0
                                                                      r  fir_cs[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.007 r  fir_cs[0]_i_1/O
                         net (fo=7, unplaced)         0.484     5.491    fir_cs[0]_i_1_n_0
                                                                      r  data_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.615 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=20, unplaced)        0.509     6.124    data_WE_OBUF[0]
                                                                      r  data_A_OBUF[7]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.248 r  data_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.048    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.683 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.683    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xt_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  xt_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  xt_buf_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xt_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  xt_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  xt_buf_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xt_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  xt_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  xt_buf_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xt_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  xt_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  xt_buf_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xt_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  xt_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  xt_buf_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xt_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  xt_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  xt_buf_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xt_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  xt_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  xt_buf_reg[15]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xt_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  xt_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  xt_buf_reg[16]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xt_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  xt_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  xt_buf_reg[17]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xt_buf_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  xt_buf_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  xt_buf_reg[18]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axi_clk

Max Delay           460 Endpoints
Min Delay           460 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multi_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 4.937ns (67.296%)  route 2.399ns (32.705%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841     6.536 r  fir_multi0__0/P[0]
                         net (fo=1, unplaced)         0.800     7.336    fir_multi0__0_n_105
                         FDRE                                         r  fir_multi_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multi_reg[0]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multi_reg[10]__0/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 4.937ns (67.296%)  route 2.399ns (32.705%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[10])
                                                      3.841     6.536 r  fir_multi0__0/P[10]
                         net (fo=1, unplaced)         0.800     7.336    fir_multi0__0_n_95
                         FDRE                                         r  fir_multi_reg[10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multi_reg[10]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multi_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 4.937ns (67.296%)  route 2.399ns (32.705%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[11])
                                                      3.841     6.536 r  fir_multi0__0/P[11]
                         net (fo=1, unplaced)         0.800     7.336    fir_multi0__0_n_94
                         FDRE                                         r  fir_multi_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multi_reg[11]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multi_reg[12]__0/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 4.937ns (67.296%)  route 2.399ns (32.705%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[12])
                                                      3.841     6.536 r  fir_multi0__0/P[12]
                         net (fo=1, unplaced)         0.800     7.336    fir_multi0__0_n_93
                         FDRE                                         r  fir_multi_reg[12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multi_reg[12]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multi_reg[13]__0/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 4.937ns (67.296%)  route 2.399ns (32.705%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[13])
                                                      3.841     6.536 r  fir_multi0__0/P[13]
                         net (fo=1, unplaced)         0.800     7.336    fir_multi0__0_n_92
                         FDRE                                         r  fir_multi_reg[13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multi_reg[13]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multi_reg[14]__0/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 4.937ns (67.296%)  route 2.399ns (32.705%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[14])
                                                      3.841     6.536 r  fir_multi0__0/P[14]
                         net (fo=1, unplaced)         0.800     7.336    fir_multi0__0_n_91
                         FDRE                                         r  fir_multi_reg[14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multi_reg[14]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multi_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 4.937ns (67.296%)  route 2.399ns (32.705%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[15])
                                                      3.841     6.536 r  fir_multi0__0/P[15]
                         net (fo=1, unplaced)         0.800     7.336    fir_multi0__0_n_90
                         FDRE                                         r  fir_multi_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multi_reg[15]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multi_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 4.937ns (67.296%)  route 2.399ns (32.705%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     6.536 r  fir_multi0__0/P[16]
                         net (fo=1, unplaced)         0.800     7.336    fir_multi0__0_n_89
                         FDRE                                         r  fir_multi_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multi_reg[16]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multi_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 4.937ns (67.296%)  route 2.399ns (32.705%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[1])
                                                      3.841     6.536 r  fir_multi0__0/P[1]
                         net (fo=1, unplaced)         0.800     7.336    fir_multi0__0_n_104
                         FDRE                                         r  fir_multi_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multi_reg[1]__0/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            fir_multi_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 4.937ns (67.296%)  route 2.399ns (32.705%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  fir_multi0__0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_multi0__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    fir_multi0__0_i_1_n_0
                                                                      r  fir_multi0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[2])
                                                      3.841     6.536 r  fir_multi0__0/P[2]
                         net (fo=1, unplaced)         0.800     7.336    fir_multi0__0_n_103
                         FDRE                                         r  fir_multi_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_multi_reg[2]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            TAP0_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                         FDRE                                         r  TAP0_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  TAP0_buf_reg[0]/C

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            TAP0_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                         FDRE                                         r  TAP0_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  TAP0_buf_reg[10]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            TAP0_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                         FDRE                                         r  TAP0_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  TAP0_buf_reg[11]/C

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            TAP0_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                         FDRE                                         r  TAP0_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  TAP0_buf_reg[12]/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            TAP0_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                         FDRE                                         r  TAP0_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  TAP0_buf_reg[13]/C

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            TAP0_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                         FDRE                                         r  TAP0_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  TAP0_buf_reg[14]/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            TAP0_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                         FDRE                                         r  TAP0_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  TAP0_buf_reg[15]/C

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            TAP0_buf_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                         FDRE                                         r  TAP0_buf_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  TAP0_buf_reg[16]/C

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            TAP0_buf_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                         FDRE                                         r  TAP0_buf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  TAP0_buf_reg[17]/C

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            TAP0_buf_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@4.075ns period=8.150ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                         FDRE                                         r  TAP0_buf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=203, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  TAP0_buf_reg[18]/C





