$date
	Sat Oct 22 18:54:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#247077
b10110 !
1"
#247078
b10110 &
b10110 %
1$
#247079
0"
#247082
b1011 &
b1011 %
#247086
b100010 &
b100010 %
#247090
b10001 &
b10001 %
#247094
b110100 &
b110100 %
#247098
b11010 &
b11010 %
#247102
b1101 &
b1101 %
#247106
b101000 &
b101000 %
#247110
b10100 &
b10100 %
#247114
b1010 &
b1010 %
#247118
b101 &
b101 %
#247122
b10000 &
b10000 %
#247126
b1000 &
b1000 %
#247130
b100 &
b100 %
#247134
b10 &
b10 %
#247138
b1 &
b1 %
1#
#247142
b0 &
0#
b0 %
0$
#1230569
b11110 !
1"
#1230570
b11110 &
b11110 %
1$
#1230571
0"
#1230574
b1111 &
b1111 %
#1230578
b101110 &
b101110 %
#1230582
b10111 &
b10111 %
#1230586
b1000110 &
b1000110 %
#1230590
b100011 &
b100011 %
#1230594
b1101010 &
b1101010 %
#1230598
b110101 &
b110101 %
#1230602
b10100000 &
b10100000 %
#1230606
b1010000 &
b1010000 %
#1230610
b101000 &
b101000 %
#1230614
b10100 &
b10100 %
#1230618
b1010 &
b1010 %
#1230622
b101 &
b101 %
#1230626
b10000 &
b10000 %
#1230630
b1000 &
b1000 %
#1230634
b100 &
b100 %
#1230638
b10 &
b10 %
#1230642
b1 &
b1 %
1#
#1230646
b0 &
0#
b0 %
0$
#2272481
b10 !
1"
#2272482
b10 &
b10 %
1$
#2272483
0"
#2272486
b1 &
1#
b1 %
#2272490
b0 &
b0 %
0#
0$
#4500012
