<?xml version="1.0" encoding="utf-8" ?>

<module name="Display Controller VID1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="DISPC_VIDn_BAj_0" acronym="DISPC_VIDn_BAj_0" offset="0xBC" width="32" description="The register configures the base address of the video buffer for video window #n(#j for ping-pong mechanism with external trigger, based on the field polarity: 0 for even field and 1 for odd field).Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDBA" width="32" begin="31" end="0" resetval="0x00000000" description="Video base addressBase address of the video buffer (aligned on pixel size boundary)" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_BAj_1" acronym="DISPC_VIDn_BAj_1" offset="0xC0" width="32" description="The register configures the base address of the video buffer for video window #n(#j for ping-pong mechanism with external trigger, based on the field polarity: 0 for even field and 1 for odd field).Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDBA" width="32" begin="31" end="0" resetval="0x00000000" description="Video base addressBase address of the video buffer (aligned on pixel size boundary)" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_POSITION" acronym="DISPC_VIDn_POSITION" offset="0xC4" width="32" description="The register configures the position of video window #n.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="VIDPOSY" width="11" begin="26" end="16" resetval="0x000" description="Y position of video window #nEncoded value (from 0 to 2047) to specify the Y position of video window #n. The line at the top has the Y-position 0." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="VIDPOSX" width="11" begin="10" end="0" resetval="0x000" description="X position of video window #nEncoded value (from 0 to 2047) to specify the X position of video window #n. The first pixel on the left of the display screen has the X-position 0." range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_SIZE" acronym="DISPC_VIDn_SIZE" offset="0xC8" width="32" description="The register configures the size of video window #n.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="VIDSIZEY" width="11" begin="26" end="16" resetval="0x000" description="Number of lines of video #nEncoded value (from 1 to 2048) to specify the number of lines of video window #n (program to value minus one)." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="VIDSIZEX" width="11" begin="10" end="0" resetval="0x000" description="Number of pixels of video window #nEncoded value (from 1 to 2048) to specify the number of pixels of video window #n (program to value minus one)." range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_ATTRIBUTES" acronym="DISPC_VIDn_ATTRIBUTES" offset="0xCC" width="32" description="The register configures the attributes of video window #n such as format, resizeenable, shadow register, updated on VFP start period, or EVSYNC.">
		<bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="PREMULTIPLYALPHA" width="1" begin="28" end="28" resetval="0" description="The field configures the DISPC VID2 to process incoming data as pre-multiplied alpha data or non pre-multiplied alpha data.Default setting is non pre-multiplied alpha data.0x0: Non pre-multiplyalpha data color component 0x1: Premultiplyalpha data color component" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="VIDSELFREFRESH" width="1" begin="24" end="24" resetval="0" description="Enables the self refresh of the video window from its own FIFO only." range="" rwaccess="RW">
			<bitenum value="0" token="VIDSELFREFRESH_0" description="The video pipeline accesses the interconnect to fetch data from the system memory"/>
			<bitenum value="1" token="VIDSELFREFRESH_1" description="The video pipeline does not need anymore to fetch data from memory. Only the video FIFO is used. It takes effect after the frame has been loaded in the FIFO"/>
		</bitfield>
		<bitfield id="VIDARBITRATION" width="1" begin="23" end="23" resetval="0" description="Determines the priority of the video pipeline. The video pipeline is one of the high priority pipeline. The arbitration wheel gives always the priority first to the high priority pipelines using round-robin between them. When there is only normal priority pipelines sending requests, the round-robin applies between them." range="" rwaccess="RW">
			<bitenum value="0" token="VIDARBITRATION_0" description="The video pipeline is one of the normal priority pipeline."/>
			<bitenum value="1" token="VIDARBITRATION_1" description="The video pipeline is one of the high priority pipeline."/>
		</bitfield>
		<bitfield id="VIDLINEBUFFERSPLIT" width="1" begin="22" end="22" resetval="0" description="Video vertical line buffer split" range="" rwaccess="RW">
			<bitenum value="0" token="VIDLINEBUFFERSPLIT_0" description="Vertical line buffers are not split."/>
			<bitenum value="1" token="VIDLINEBUFFERSPLIT_1" description="Vertical line buffers are split into two."/>
		</bitfield>
		<bitfield id="VIDVERTICALTAPS" width="1" begin="21" end="21" resetval="0" description="Video vertical resize tap number" range="" rwaccess="RW">
			<bitenum value="0" token="VIDVERTICALTAPS_0" description="Three taps are used for the vertical filtering logic. The other two taps are not used."/>
			<bitenum value="1" token="VIDVERTICALTAPS_1" description="Five taps are used for the vertical filtering logic."/>
		</bitfield>
		<bitfield id="VIDDMAOPTIMIZATION" width="1" begin="20" end="20" resetval="0" description="Video optimization in case ofEven width is required for the input picture when 5 taps are used. ." range="" rwaccess="RW">
			<bitenum value="0" token="VIDDMAOPTIMIZATION_0" description="The DMA engine fetches one pixel for each 32-bit OCP request (RGB16 and YUV422) while doing 90- and 270-degree rotation (accessing on-chip memory and off-chip memory)."/>
			<bitenum value="1" token="VIDDMAOPTIMIZATION_1" description="The DMA engine fetches two pixels for each 32-bit OCP request (RGB16 and YUV422) while doing 90- and 270-degree rotation (accessing on-chip memory and off-chip memory).The bit field [21] VIDVERTICALTAPS shall be set to 0x1, bit field [22] VIDLINEBUFFERSPLIT to 0x1, and all scaler registers shall be configured even for 1:1 ratio."/>
		</bitfield>
		<bitfield id="VIDFIFOPRELOAD" width="1" begin="19" end="19" resetval="0" description="Video preload value" range="" rwaccess="RW">
			<bitenum value="0" token="VIDFIFOPRELOAD_0" description="H/W prefetches pixels up to the preload value defined in the preload register."/>
			<bitenum value="1" token="VIDFIFOPRELOAD_1" description="H/W prefetches pixels up to the high threshold value."/>
		</bitfield>
		<bitfield id="VIDROWREPEATENABLE" width="1" begin="18" end="18" resetval="0" description="Video Row Repeat (YUV case only when rotating 90 or 270-degree)" range="" rwaccess="RW">
			<bitenum value="0" token="VIDROWREPEATENABLE_0" description="Row of VIDn won't be read twice."/>
			<bitenum value="1" token="VIDROWREPEATENABLE_1" description="The Row data are fetched twice to extract both the Y components"/>
		</bitfield>
		<bitfield id="VIDENDIANNESS" width="1" begin="17" end="17" resetval="0" description="Video Endianness" range="" rwaccess="RW">
			<bitenum value="0" token="VIDENDIANNESS_0" description="Little endian operation is selected."/>
			<bitenum value="1" token="VIDENDIANNESS_1" description="Big endian operation is selected."/>
		</bitfield>
		<bitfield id="VIDCHANNELOUT" width="1" begin="16" end="16" resetval="0" description="Video Channel Out configurationwr: Immediate" range="" rwaccess="RW">
			<bitenum value="0" token="VIDCHANNELOUT_0" description="LCD output selected"/>
			<bitenum value="1" token="VIDCHANNELOUT_1" description="24 bit output selected"/>
		</bitfield>
		<bitfield id="VIDBURSTSIZE" width="2" begin="15" end="14" resetval="0x0" description="Video DMA Burst Size" range="" rwaccess="RW">
			<bitenum value="0" token="VIDBURSTSIZE_0" description="4x32bit bursts"/>
			<bitenum value="1" token="VIDBURSTSIZE_1" description="8x32bit bursts"/>
			<bitenum value="2" token="VIDBURSTSIZE_2" description="16x32bit bursts"/>
			<bitenum value="3" token="VIDBURSTSIZE_3" description="Reserved"/>
		</bitfield>
		<bitfield id="VIDROTATION" width="2" begin="13" end="12" resetval="0x0" description="Video Rotation Flag" range="" rwaccess="RW">
			<bitenum value="0" token="VIDROTATION_0" description="No rotation or VidFormat is RGB"/>
			<bitenum value="1" token="VIDROTATION_1" description="Rotation by 90 degrees"/>
			<bitenum value="2" token="VIDROTATION_2" description="Rotation by 180 degrees"/>
			<bitenum value="3" token="VIDROTATION_3" description="Rotation by 270 degrees"/>
		</bitfield>
		<bitfield id="VIDFULLRANGE" width="1" begin="11" end="11" resetval="0" description="VidFullRange" range="" rwaccess="RW">
			<bitenum value="0" token="VIDFULLRANGE_0" description="Limited range selected: 16 subtracted from Y before color space conversion"/>
			<bitenum value="1" token="VIDFULLRANGE_1" description="Full range selected: Y is not modified before the color space conversion"/>
		</bitfield>
		<bitfield id="VIDREPLICATIONENABLE" width="1" begin="10" end="10" resetval="0" description="VidReplicationEnable" range="" rwaccess="RW">
			<bitenum value="0" token="VIDREPLICATIONENABLE_0" description="Disable Video replication logic"/>
			<bitenum value="1" token="VIDREPLICATIONENABLE_1" description="Enable Video replication logic"/>
		</bitfield>
		<bitfield id="VIDCOLORCONVENABLE" width="1" begin="9" end="9" resetval="0" description="VidColorConvEnable" range="" rwaccess="RW">
			<bitenum value="0" token="VIDCOLORCONVENABLE_0" description="Disable Color Space Conversion CbYCr to RGB"/>
			<bitenum value="1" token="VIDCOLORCONVENABLE_1" description="Enable Color Space Conversion CbYCr to RGB"/>
		</bitfield>
		<bitfield id="VIDVRESIZECONF" width="1" begin="8" end="8" resetval="0" description="Video Vertical Resize Configuration" range="" rwaccess="RW">
			<bitenum value="0" token="VIDVRESIZECONF_0" description="Up-sampling selected"/>
			<bitenum value="1" token="VIDVRESIZECONF_1" description="Down-sampling selected"/>
		</bitfield>
		<bitfield id="VIDHRESIZECONF" width="1" begin="7" end="7" resetval="0" description="Video Horizontal Resize Configuration" range="" rwaccess="RW">
			<bitenum value="0" token="VIDHRESIZECONF_0" description="Up-sampling selected"/>
			<bitenum value="1" token="VIDHRESIZECONF_1" description="Down-sampling selected"/>
		</bitfield>
		<bitfield id="VIDRESIZEENABLE" width="2" begin="6" end="5" resetval="0x0" description="Video Resize Enable" range="" rwaccess="RW">
			<bitenum value="0" token="VIDRESIZEENABLE_0" description="Disable the resize processing"/>
			<bitenum value="1" token="VIDRESIZEENABLE_1" description="Enable the horizontal resize processing"/>
			<bitenum value="2" token="VIDRESIZEENABLE_2" description="Enable the vertical resize processing"/>
			<bitenum value="3" token="VIDRESIZEENABLE_3" description="Enable both horizontal and vertical resize processing"/>
		</bitfield>
		<bitfield id="VIDFORMAT_Video_1" width="4" begin="4" end="1" resetval="0x0" description="Video1 channel Format; Other enums: Reserved (all other values between 0x0 and0x3,0x5, 0x7, and between 0xC and 0xF)VIDFORMAT(Video 2 channel) Video2 channel Format; Other enums: Reserved (all other values: 0x0 and0x3, 0x7, and 0xF) RW 0x0 ." range="" rwaccess="RW">
			<bitenum value="4" token="VIDFORMAT(Video 1 channel)_4" description="RGB12 (16-bit container)"/>
			<bitenum value="6" token="VIDFORMAT(Video 1 channel)_6" description="RGB 16"/>
			<bitenum value="8" token="VIDFORMAT(Video 1 channel)_8" description="RGB 24 (unpacked in 32-bit container)"/>
			<bitenum value="9" token="VIDFORMAT(Video 1 channel)_9" description="RGB 24 (packed in24-bit container)"/>
			<bitenum value="10" token="VIDFORMAT(Video 1 channel)_10" description="YUV2 4:2:2 co-sited"/>
			<bitenum value="11" token="VIDFORMAT(Video 1 channel)_11" description="UYVY 4:2:2 co-sited"/>
			<bitenum value="4" token="VIDFORMAT(Video 1 channel)_4" description="RGB 12 (16-bit container)"/>
			<bitenum value="5" token="VIDFORMAT(Video 1 channel)_5" description="ARGB 16"/>
			<bitenum value="6" token="VIDFORMAT(Video 1 channel)_6" description="RGB 16"/>
			<bitenum value="8" token="VIDFORMAT(Video 1 channel)_8" description="RGB 24 (un-packed in 32-bit container)"/>
			<bitenum value="9" token="VIDFORMAT(Video 1 channel)_9" description="RGB 24 (packed in 24-bit container)"/>
			<bitenum value="10" token="VIDFORMAT(Video 1 channel)_10" description="YUV2 4:2:2 co-sited"/>
			<bitenum value="11" token="VIDFORMAT(Video 1 channel)_11" description="UYVY 4:2:2 co-sited"/>
			<bitenum value="12" token="VIDFORMAT(Video 1 channel)_12" description="ARGB 32"/>
			<bitenum value="13" token="VIDFORMAT(Video 1 channel)_13" description="RGBA 32"/>
			<bitenum value="14" token="VIDFORMAT(Video 1 channel)_14" description="RGBx 32 (24-bit RGB aligned on MSB of the 32-bit container)"/>
		</bitfield>
		<bitfield id="VIDENABLE" width="1" begin="0" end="0" resetval="0" description="VidEnable" range="" rwaccess="RW">
			<bitenum value="0" token="VIDENABLE_0" description="Video disabled (video pipeline inactive and window not present)"/>
			<bitenum value="1" token="VIDENABLE_1" description="Video enabled (video pipeline active and window present on the screen)"/>
		</bitfield>
	</register>
	<register id="DISPC_VIDn_FIFO_THRESHOLD" acronym="DISPC_VIDn_FIFO_THRESHOLD" offset="0xD0" width="32" description="The register configures the video FIFO associated with video pipeline #n.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="VIDFIFOHIGHTHRESHOLD" width="12" begin="27" end="16" resetval="0x3FF" description="Video FIFO high thresholdNumber of bytes defining the threshold value" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="4" begin="15" end="12" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="VIDFIFOLOWTHRESHOLD" width="12" begin="11" end="0" resetval="0x3C0" description="Video FIFO low thresholdNumber of bytes defining the threshold value" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIFO_SIZE_STATUS" acronym="DISPC_VIDn_FIFO_SIZE_STATUS" offset="0xD4" width="32" description="The register defines the video FIFO size for video pipeline #n.">
		<bitfield id="Reserved" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
		<bitfield id="VIDFIFOSIZE" width="11" begin="10" end="0" resetval="0x400" description="Video FIFO SizeNumber of bytes defining the FIFO value" range="" rwaccess="R"/>
	</register>
	<register id="DISPC_VIDn_ROW_INC" acronym="DISPC_VIDn_ROW_INC" offset="0xD8" width="32" description="The register configures the number of bytes to increment at the end of the row for the buffer associated with video window #n.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDROWINC" width="32" begin="31" end="0" resetval="0x00000001" description="Number of bytes to increment at the end of the rowEncoded signed value (from -2- 1 to 2) to specify the number of bytes to increment at the end of the row in the video buffer.The value 0 is invalid. The value 1 means next pixel. The value 1+n*BPP means increment of n pixels. The value 1- (n+1)*BPP means decrement of n pixels." range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_PIXEL_INC" acronym="DISPC_VIDn_PIXEL_INC" offset="0xDC" width="32" description="The register configures the number of bytes to increment between two pixels for the buffer associated with video window #n.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="VIDPIXELINC" width="16" begin="15" end="0" resetval="0x0001" description="Number of bytes to increment at the end of the rowEncoded signed value (from -2- 1 to 2) to specify the number of bytes between two pixels in the video buffer.The value 0 is invalid. The value 1 means next pixel. The value 1+n*BPP means increment of n pixels. The value 1- (n+1)*BPP means decrement of n pixels" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR" acronym="DISPC_VIDn_FIR" offset="0xE0" width="32" description="The register configures the resize factors for horizontal and vertical up-/down-sampling of video window #n.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="3" begin="31" end="29" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVINC" width="13" begin="28" end="16" resetval="0x0000" description="Vertical increment of the up/down-sampling filterEncoded value (from 1 to 4096). The value 0 is invalid. Values greater than 4096 are invalid." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHINC" width="13" begin="12" end="0" resetval="0x0000" description="Horizontal increment of the up/down-sampling filterEncoded value (from 1 to 4096). The value 0 is invalid. Values greater than 4096 are invalid." range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_PICTURE_SIZE" acronym="DISPC_VIDn_PICTURE_SIZE" offset="0xE4" width="32" description="The register configures the size of the video picture associated with video layer #nbefore up-/down-scaling.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="VIDORGSIZEY" width="11" begin="26" end="16" resetval="0x000" description="Number of lines of the video pictureEncoded value (from 1 to 2048) to specify the number of lines of the video picture in memory (program to value minus one)." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="VIDORGSIZEX" width="11" begin="10" end="0" resetval="0x000" description="Number of pixels of the video pictureEncoded value (from 1 to 2048) to specify the number of pixels of the video picture in memory (program to value minus one). The size is limited to the size of the line buffer of the vertical sampling block in case the video picture is processed by the vertical filtering unit." range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_ACCUl_0" acronym="DISPC_VIDn_ACCUl_0" offset="0xE8" width="32" description="The register configures the resize accumulator init values for horizontal and vertical up-/down-sampling of video window #n (#I for ping-pong mechanism with external trigger, based on the field polarity)Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="VIDVERTICALACCU" width="10" begin="25" end="16" resetval="0x000" description="Vertical initialization accu value. Encoded value (from 0 to 1023)." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="VIDHORIZONTALACCU" width="10" begin="9" end="0" resetval="0x000" description="Horizontal initialization accu value. Encoded value (from 0 to 1023)." range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_ACCUl_1" acronym="DISPC_VIDn_ACCUl_1" offset="0xEC" width="32" description="The register configures the resize accumulator init values for horizontal and vertical up-/down-sampling of video window #n (#I for ping-pong mechanism with external trigger, based on the field polarity)Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="VIDVERTICALACCU" width="10" begin="25" end="16" resetval="0x000" description="Vertical initialization accu value. Encoded value (from 0 to 1023)." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="VIDHORIZONTALACCU" width="10" begin="9" end="0" resetval="0x000" description="Horizontal initialization accu value. Encoded value (from 0 to 1023)." range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Hi_0" acronym="DISPC_VIDn_FIR_COEF_Hi_0" offset="0xF0" width="32" description="The bank of registers configure the up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRHC3" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C3 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC2" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC1" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC0" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Hi_1" acronym="DISPC_VIDn_FIR_COEF_Hi_1" offset="0xF8" width="32" description="The bank of registers configure the up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRHC3" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C3 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC2" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC1" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC0" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Hi_2" acronym="DISPC_VIDn_FIR_COEF_Hi_2" offset="0x100" width="32" description="The bank of registers configure the up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRHC3" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C3 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC2" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC1" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC0" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Hi_3" acronym="DISPC_VIDn_FIR_COEF_Hi_3" offset="0x108" width="32" description="The bank of registers configure the up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRHC3" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C3 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC2" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC1" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC0" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Hi_4" acronym="DISPC_VIDn_FIR_COEF_Hi_4" offset="0x110" width="32" description="The bank of registers configure the up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRHC3" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C3 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC2" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC1" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC0" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Hi_5" acronym="DISPC_VIDn_FIR_COEF_Hi_5" offset="0x118" width="32" description="The bank of registers configure the up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRHC3" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C3 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC2" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC1" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC0" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Hi_6" acronym="DISPC_VIDn_FIR_COEF_Hi_6" offset="0x120" width="32" description="The bank of registers configure the up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRHC3" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C3 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC2" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC1" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC0" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Hi_7" acronym="DISPC_VIDn_FIR_COEF_Hi_7" offset="0x128" width="32" description="The bank of registers configure the up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRHC3" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C3 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC2" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC1" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC0" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_HVi_0" acronym="DISPC_VIDn_FIR_COEF_HVi_0" offset="0xF4" width="32" description="The bank of registers configure the down/up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRVC2" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC1" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC0" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC4" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C4 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_HVi_1" acronym="DISPC_VIDn_FIR_COEF_HVi_1" offset="0xFC" width="32" description="The bank of registers configure the down/up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRVC2" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC1" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC0" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC4" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C4 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_HVi_2" acronym="DISPC_VIDn_FIR_COEF_HVi_2" offset="0x104" width="32" description="The bank of registers configure the down/up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRVC2" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC1" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC0" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC4" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C4 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_HVi_3" acronym="DISPC_VIDn_FIR_COEF_HVi_3" offset="0x10C" width="32" description="The bank of registers configure the down/up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRVC2" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC1" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC0" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC4" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C4 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_HVi_4" acronym="DISPC_VIDn_FIR_COEF_HVi_4" offset="0x114" width="32" description="The bank of registers configure the down/up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRVC2" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC1" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC0" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC4" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C4 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_HVi_5" acronym="DISPC_VIDn_FIR_COEF_HVi_5" offset="0x11C" width="32" description="The bank of registers configure the down/up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRVC2" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC1" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC0" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC4" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C4 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_HVi_6" acronym="DISPC_VIDn_FIR_COEF_HVi_6" offset="0x124" width="32" description="The bank of registers configure the down/up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRVC2" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC1" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC0" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC4" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C4 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_HVi_7" acronym="DISPC_VIDn_FIR_COEF_HVi_7" offset="0x12C" width="32" description="The bank of registers configure the down/up-/down-scaling coefficients for the vertical and horizontal resize of the video picture associated with video window #n for the phases from 0 to 7.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="VIDFIRVC2" width="8" begin="31" end="24" resetval="0x00" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC1" width="8" begin="23" end="16" resetval="0x00" description="Unsigned coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC0" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRHC4" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C4 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_CONV_COEF0" acronym="DISPC_VIDn_CONV_COEF0" offset="0x130" width="32" description="The register configures the color space conversion matrix coefficients for video pipeline #n.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="RCR" width="11" begin="26" end="16" resetval="0x000" description="RCr CoefficientEncoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="RY" width="11" begin="10" end="0" resetval="0x000" description="RY CoefficientEncoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_CONV_COEF1" acronym="DISPC_VIDn_CONV_COEF1" offset="0x134" width="32" description="The register configures the color space conversion matrix coefficients for video pipeline #n.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="GY" width="11" begin="26" end="16" resetval="0x000" description="GY CoefficientEncoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="RCB" width="11" begin="10" end="0" resetval="0x000" description="RCb CoefficientEncoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_CONV_COEF2" acronym="DISPC_VIDn_CONV_COEF2" offset="0x138" width="32" description="The register configures the color space conversion matrix coefficients for video pipeline #n.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="GCB" width="11" begin="26" end="16" resetval="0x000" description="GCb CoefficientEncoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="GCR" width="11" begin="10" end="0" resetval="0x000" description="GCr CoefficientEncoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_CONV_COEF3" acronym="DISPC_VIDn_CONV_COEF3" offset="0x13C" width="32" description="The register configures the color space conversion matrix coefficients for video pipeline #n.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="BCR" width="11" begin="26" end="16" resetval="0x000" description="BCr coefficientEncoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="BY" width="11" begin="10" end="0" resetval="0x000" description="BY coefficientEncoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_CONV_COEF4" acronym="DISPC_VIDn_CONV_COEF4" offset="0x140" width="32" description="The register configures the color space conversion matrix coefficients for video pipeline #n.Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility.Read returns 0" range="" rwaccess="RW"/>
		<bitfield id="BCB" width="11" begin="10" end="0" resetval="0x000" description="BCb CoefficientEncoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Vi_0" acronym="DISPC_VIDn_FIR_COEF_Vi_0" offset="0x1E0" width="32" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC22" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C22 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC00" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C00 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Vi_1" acronym="DISPC_VIDn_FIR_COEF_Vi_1" offset="0x1E4" width="32" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC22" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C22 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC00" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C00 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Vi_2" acronym="DISPC_VIDn_FIR_COEF_Vi_2" offset="0x1E8" width="32" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC22" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C22 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC00" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C00 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Vi_3" acronym="DISPC_VIDn_FIR_COEF_Vi_3" offset="0x1EC" width="32" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC22" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C22 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC00" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C00 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Vi_4" acronym="DISPC_VIDn_FIR_COEF_Vi_4" offset="0x1F0" width="32" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC22" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C22 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC00" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C00 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Vi_5" acronym="DISPC_VIDn_FIR_COEF_Vi_5" offset="0x1F4" width="32" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC22" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C22 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC00" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C00 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Vi_6" acronym="DISPC_VIDn_FIR_COEF_Vi_6" offset="0x1F8" width="32" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC22" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C22 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC00" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C00 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_FIR_COEF_Vi_7" acronym="DISPC_VIDn_FIR_COEF_Vi_7" offset="0x1FC" width="32" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC22" width="8" begin="15" end="8" resetval="0x00" description="Signed coefficient C22 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
		<bitfield id="VIDFIRVC00" width="8" begin="7" end="0" resetval="0x00" description="Signed coefficient C00 for vertical up/down-scaling with phase n" range="" rwaccess="RW"/>
	</register>
	<register id="DISPC_VIDn_PRELOAD" acronym="DISPC_VIDn_PRELOAD" offset="0x230" width="32" description="This register configures the video FIFO. Shadow register, updated on VFP start period or EVSYNC.">
		<bitfield id="Reserved" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="PRELOAD" width="12" begin="11" end="0" resetval="0x100" description="Video preload value: Number of bytes defining the preload value.Constraint: Maximum value is (FIFO size - DMA burst size - 8) bytes" range="" rwaccess="RW"/>
	</register>
</module>
