/*
 * Copyright 2014 Synexxus Devices
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 *
 * Update: 07/16/2014
 * Time: 3PM
 */
/*
#include <dt-bindings/input/input.h>
*/

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

/*
	battery: max8903@0 {
		compatible = "fsl,max8903-charger";
		pinctrl-names = "default";
		dok_input = <&gpio2 24 1>;
		uok_input = <&gpio1 27 1>;
		chg_input = <&gpio3 23 1>;
		flt_input = <&gpio5 2 1>;
		fsl,dcm_always_high;
		fsl,dc_valid;
		fsl,usb_valid;
		status = "okay";
	};
*/

	hannstar_cabc {
		compatible = "hannstar,cabc";

		lvds0 {
			gpios = <&gpio6 14 GPIO_ACTIVE_HIGH>;		// Changed from 15 to 14
		};

		lvds1 {
			gpios = <&gpio6 16 GPIO_ACTIVE_HIGH>;
		};
	};

	leds {
		compatible = "gpio-leds";
/*
		charger-led {
			gpios = <&gpio1 2 0>;
			linux,default-trigger = "max8903-charger-charging";
			retain-state-suspended;
		};
*/
	};

	regulators {
		compatible = "simple-bus";

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 3 0>;		// Change dto dummy search button
			enable-active-high;
		};
/*
		reg_usb_h1_vbus: usb_h1_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 29 0>;
			enable-active-high;
		};


		reg_audio: wm8962_supply {
			compatible = "regulator-fixed";
			regulator-name = "wm8962-supply";
			gpio = <&gpio4 10 0>;
			enable-active-high;
		};


		reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {
			compatible = "regulator-fixed";
			regulator-name = "mipi_dsi_pwr_on";
			gpio = <&gpio6 14 0>;
			enable-active-high;
		};

		reg_sensor: sensor_supply {
			compatible = "regulator-fixed";
			regulator-name = "sensor-supply";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 31 0>;
			startup-delay-us = <500>;
			enable-active-high;
		};
*/
	};

	gpio-keys {
		compatible = "gpio-keys";
		power {
			label = "Power Button";
			gpios = <&gpio2 3 0>;
			linux,code = <116>; /* KEY_POWER */
			gpio-key,wakeup;
		};

		volume-up {
			label = "Volume Up";
			gpios = <&gpio6 9 0>;
			linux,code = <115>; /* KEY_VOLUMEUP */
		};

		volume-down {
			label = "Volume Down";
			gpios = <&gpio6 10 0>;
			linux,code = <114>; /* KEY_VOLUMEDOWN */
		};
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB565";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_1>;
		status = "okay";
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	mipi_dsi_reset: mipi-dsi-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
		reset-delay-us = <50>;
		#reset-cells = <0>;
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_4>;	//Must be audmux 4 (added 4 to imx6qdl.dtsi on 07/25/201, 07/15/2014
	//status = "disabled";			// altered to disabled on 07/29/2014 from "okay"
	status = "okay";
};

&cpu0 {
	arm-supply = <&sw1a_reg>;
	soc-supply = <&sw1c_reg>;
	pu-supply = <&pu_dummy>; /* use pu_dummy if VDDSOC share with VDDPU */
};

/*
&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 19 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_1>;
	status = "okay";

	flash: m25p80@0 {
		compatible = "sst,sst25vf016b";
		spi-max-frequency = <20000000>;
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		partition@0 {
		    label = "U-Boot";
		    reg = <0x0 0xC0000>;
		    read-only;
		};
		partition@C0000 {
		    label = "env";
		    reg = <0xC0000 0x2000>;
		    read-only;
		};
		partition@C2000 {
		    label = "Kernel";
		    reg = <0xC2000 0x13e000>;
		};
	    };
	};
};*/
&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 9 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_2>;
	status = "okay";

	flash: m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "st,m25p32";
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_1>;
	phy-mode = "rgmii";
	status = "okay";
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0xf>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <1>; /* use ldo-bypass, u-boot will check it and configure */
	fsl,wdog-reset = <2>; /* watchdog select of reset source */
	pu-supply = <&pu_dummy>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};

&gpu {
	pu-supply = <&pu_dummy>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};

&flexcan1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_flexcan1_1>;
    /*trx-stby-gpio = <&gpio1 2 GPIO_ACTIVE_LOW>;*/
    status = "okay";
};

&hdmi_audio {
    status = "okay";
};

&hdmi_cec {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_hdmi_cec_2>;
    status = "okay";
};

&hdmi_core {
    ipu_id = <0>;
    disp_id = <0>;
    status = "okay";
};

&hdmi_video {
    fsl,phy_reg_vlev = <0x0294>;
    fsl,phy_reg_cksymtx = <0x800d>;
    status = "okay";
};

&i2c1 {
    clock-frequency = <100000>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c1_1>;
    status = "okay";

/*
    codec: sgtl5000@0a {
        compatible = "fsl,sgtl5000";
        reg = <0x0a>;
        clocks = <&clks 201>;
        VDDA-supply = <&reg_2p5v>;
        VDDIO-supply = <&reg_3p3v>;
    };
    isl1208@6f {
        compatible = "isl,isl1208";
        reg = <0x6f>;
        interrupt-parent = <&gpio6>;
        interrupts = <7 IRQ_TYPE_EDGE_FALLING>;
    };
    */
};


	&i2c2 {
		clock-frequency = <100000>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_2>;
		status = "okay";

		hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};

	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
			reg = <0x08>;

			regulators {
				sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};

    /*
    ov5642: ov5642@3d {
        compatible = "ovti,ov5642";
        reg = <0x3d>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ipu1_2>;
        clocks = <&clks 200>;
        clock-names = "csi_mclk";
        DOVDD-supply = <&reg_1p8v>;
        AVDD-supply = <&reg_2p5v>;
        DVDD-supply = <&reg_1p8v>;
        pwn-gpios = <&gpio1 6 1>;
        rst-gpios = <&gpio1 8 0>;
        ipu_id = <0>;
        csi_id = <0>;
        mclk = <24000000>;
        mclk_source = <0>;
    };

    ov5640_mipi: ov5640_mipi@3e {
        compatible = "ovti,ov5640_mipi";
        reg = <0x3e>;
        clocks = <&clks 147>;
        clock-names = "csi_mclk";
        DOVDD-supply = <&reg_1p8v>;
        AVDD-supply = <&reg_2p5v>;
        DVDD-supply = <&reg_1p8v>;
        pwn-gpios = <&gpio6 9 1>;
        rst-gpios = <&gpio2 5 0>;
        ipu_id = <0>;
        csi_id = <1>;
        mclk = <22000000>;
        mclk_source = <0>;
        pwms = <&pwm3 0 45>;
    };

    tc358743_mipi: tc358743_mipi@0f {
        compatible = "tc358743_mipi";
        reg = <0x0f>;
        clocks = <&clks 147>;
        clock-names = "csi_mclk";
        DOVDD-supply = <&reg_1p8v>;
        AVDD-supply = <&reg_2p5v>;
        DVDD-supply = <&reg_1p8v>;
        rst-gpios = <&gpio6 9 1>;
        interrupt-parent = <&gpio2>;
        interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
        ipu_id = <0>;
        csi_id = <0>;
        mclk = <22000000>;
        mclk_source = <0>;
        pwms = <&pwm3 0 45>;
    };
    */
};

	&i2c3 {
		clock-frequency = <100000>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_3>;
		status = "okay";
	/*
		egalax_ts@04 {
		        compatible = "eeti,egalax_ts";
		        reg = <0x04>;
		        interrupt-parent = <&gpio1>;
		        interrupts = <9 2>;
		        wakeup-gpios = <&gpio1 9 0>;
		};

		ft5x06_ts@38 {
		compatible = "ft5x06-ts,ft5x06-ts";
		reg = <0x38>;
		interrupt-parent = <&gpio1>;
		interrupts = <9 2>;
		wakeup-gpios = <&gpio1 9 0>;
	    };

	    ov5640: ov5640@3c {
		compatible = "ovti,ov5640";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ov5640 &pinctrl_ov5640_gpios>;
		clocks = <&clk24m 0>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		pwn-gpios = <&gpio3 13 1>;
		rst-gpios = <&gpio3 14 0>;
		csi_id = <1>;
		mclk = <24000000>;
		mclk_source = <0>;
	    };

	    tsc2004@48 {
		compatible = "tsc2004,tsc2004";
		reg = <0x48>;
		interrupt-parent = <&gpio4>;
		interrupts = <20 2>;
		wakeup-gpios = <&gpio4 20 0>;
	    };
	    */
	};

	&iomuxc {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_hog_1>;

		imx6q-aristeus {
			pinctrl_hog_1: hoggrp-1 {
				fsl,pins = <
					/* Power Button */
					//MX6QDL_PAD_NANDF_D3__GPIO2_IO03         0x1b0b0
					/* Menu Button */
					//MX6QDL_PAD_NANDF_D1__GPIO2_IO01         0x1b0b0
					/* Home Button */
					//MX6QDL_PAD_NANDF_D4__GPIO2_IO04         0x1b0b0
					/* Back Button */
					//MX6QDL_PAD_NANDF_D2__GPIO2_IO02         0x1b0b0
					/* Volume Up Button */
					//MX6QDL_PAD_GPIO_18__GPIO7_IO13          0x1b0b0
					/* Volume Down Button */
					MX6QDL_PAD_EIM_A25__GPIO5_IO02 		0x80000000
					MX6QDL_PAD_GPIO_19__GPIO4_IO05          0x1b0b0
					MX6QDL_PAD_EIM_A25__GPIO5_IO02	    0x80000000
					MX6QDL_PAD_EIM_D19__GPIO3_IO19      0x80000000  /* spi-nor CS */
					MX6QDL_PAD_EIM_D22__GPIO3_IO22      0x80000000  /* otg power en */
					MX6QDL_PAD_ENET_RXD0__GPIO1_IO27    0x000b0     /* ethernet phy reset */
					MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28   0x1b0b0     /* ethernet phy interrupt */
					MX6QDL_PAD_SD3_DAT5__GPIO7_IO00     0x80000000  /* USDHC3 CD */
					/*          MX6QDL_PAD_SD3_DAT4__GPIO7_IO01     0x1f0b0  */   /* Spare */
					//MX6QDL_PAD_NANDF_D6__GPIO2_IO06     0x80000000  /* uSDHC4 CD */
					/*         MX6QDL_PAD_NANDF_D7__GPIO2_IO07     0x80000000 */  /* Spare */
					/*         MX6QDL_PAD_GPIO_0__CCM_CLKO1        0x000b0   */  /* SGTL5000 sys_mclk */
					MX6QDL_PAD_GPIO_2__GPIO1_IO02       0x80000000  /* CAN standby */
					/*         MX6QDL_PAD_GPIO_4__GPIO1_IO04       0x80000000 */ /* Spare */
					MX6QDL_PAD_GPIO_9__GPIO1_IO09       0x80000000  /* I2C3 touch screen interrupt */
					/*         MX6QDL_PAD_DI0_PIN4__GPIO4_IO20     0x1b0b0   */  /* tsc2004 interrupt */
					/*         MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09   0x0b0b0  */   /* ov5640 mipi powerdown */
					/*         MX6QDL_PAD_NANDF_D5__GPIO2_IO05     0x000b0  */   /* ov5640 mipi reset */
					/*         MX6QDL_PAD_GPIO_3__CCM_CLKO2        0x000b0  */   /* ov5642 mclk */
					/*         MX6QDL_PAD_GPIO_6__GPIO1_IO06       0x000b0  */   /* ov5642 Power Down */
					/*         MX6QDL_PAD_GPIO_8__GPIO1_IO08       0x000b0  */   /* ov5642 Reset */
					MX6QDL_PAD_GPIO_17__GPIO7_IO12      0x0b0b0       /* USB Hub Reset */
					/*         MX6QDL_PAD_NANDF_CS1__GPIO6_IO14    0x100b0   */  /* wl12xx_wl_irq */
					/*         MX6QDL_PAD_NANDF_CS2__GPIO6_IO15    0x000b0   */  /* wl12xx_wl_en */
					/*         MX6QDL_PAD_NANDF_CS3__GPIO6_IO16    0x000b0   */  /* wl12xx_bt_en */
					/*         MX6QDL_PAD_SD1_CLK__OSC32K_32K_OUT  0x000b0   */  /* TiWi slow clock */
					/*         MX6QDL_PAD_NANDF_CLE__GPIO6_IO07    0x1b0b0   */  /* ISL1208 interrupt */
					>;
			};

			/*
			pinctrl_ov5640: pinctrl_ov5640 {
			    // parallel camera on CSI1, pins differ for iMX6Q/iMX6DL 
			};

			pinctrl_ov5640_gpios: pinctrl_ov5640_gpios {
			    fsl,pins = <
				MX6QDL_PAD_EIM_DA13__GPIO3_IO13     0x0b0b0     // Power 
				MX6QDL_PAD_EIM_DA14__GPIO3_IO14     0x030b0     // Reset 
			    >;
			};
			*/

			/* Using a2udmux5*/
/*
			pinctrl_au2dmux: audm2uxgrp {
				fsl,pins = <
				MX6QDL_PAD_KEY_ROW1__AUD5_RXD 0x130b0
				MX6QDL_PAD_KEY_COL0__AUD5_TXC 0x130b0
				MX6QDL_PAD_KEY_ROW0__AUD5_TXD 0x110b0
				MX6QDL_PAD_KEY_COL1__AUD5_TXFS 0x130b0
				>;
			};

			pinctrl_ecspi1: ecspi1grp {
				fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
				MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x000b1 // CS 
				>;
			};
*/
			/* Support for offboard SPI*/
/*
			pinctrl_ecspi2: ecspi2grp {
				fsl,pins = <
				MX6QDL_PAD_EIM_OE__ECSPI2_MISO 0x100b1
				MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0x100b1
				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0x100b1
				MX6QDL_PAD_EIM_RW__GPIO2_IO26 0x000b1 // CS 
				>;
			};
*/

/*
	USE THE imx6qdl.dtsi implementation
				pinctrl_enet: enetgrp {
					fsl,pins = <
					MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
					MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
					MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b0b0
					MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b0b0
					MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b0b0
					MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b0b0
					MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b0b0
					MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
					MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
					MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b0b0
					MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b0b0
					MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b0b0
					MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b0b0
					MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b0b0
					MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
					MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x4001b0a8
					>;
				};
*/

/*
			pinctrl_gpio_keys: gpio_keysgrp {
				fsl,pins = <
				// Power Button 
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x1b0b0
				// Menu Button 
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x1b0b0
				// Home Button 
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x1b0b0
				// Back Button 
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x1b0b0
				// Volume Up Button 
				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09 0x1b0b0
				// Volume Down Button 
				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10 0x1b0b0
				>;
			};
*/

/*
Exists in imx6qdl.dtsi
			pinctrl_i2c1: i2c1grp {
				fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
				MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
				>;
			};
*/

			// Added I2C2
			// pinctrl_i2c2: i2c2grp {
			// fsl,pins = <
			// MX6QDL_PAD_KEY_COl3__I2C2_SCL 0x4001b8b1
			// MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			// >;
			// };
			// Added I2C3
/*
Exists in imx6qdl.dtsi
			pinctrl_i2c3: i2c3grp {
				fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL 0x4001b8b1
				MX6QDL_PAD_GPIO_16__I2C3_SDA 0x4001b8b1
				>;
			};
*/

/*
			pinctrl_pwm1: pwm1grp {
				fsl,pins = <
				MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1
				>;
			};
*/

/*
			// Added PWM2 Output
			pinctrl_pwm2: pwm2grp {
				fsl,pins = <
				MX6QDL_PAD_SD1_DAT2__PWM2_OUT 0x1b0b1
				>;
			};
*/

/*
			pinctrl_pwm3: pwm3grp {
				fsl,pins = <
				MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x1b0b1
				>;
			};
*/

/*
			pinctrl_pwm4: pwm4grp {
				fsl,pins = <
				MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
				>;
			};
*/

/*
			pinctrl_uart1: uart1grp {
				fsl,pins = <
				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1
				>;
			};
			// Modified UART2
			pinctrl_uart2: uart2grp {
				fsl,pins = <
				MX6QDL_PAD_GPIO_7__UART2_TX_DATA 0x1b0b1
				MX6QDL_PAD_GPIO_8__UART2_RX_DATA 0x1b0b1
				>;
			};
			// Added UART3
			pinctrl_uart3: uart3grp {
				fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
				>;
			};
*/

/*
			pinctrl_usbotg: usbotggrp {
				fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
				MX6QDL_PAD_KEY_COL4__USB_OTG_OC 0x1b0b0
				// power enable, high active 
				MX6QDL_PAD_KEY_ROW4__USB_OTG_PWR 0x000b0 //modified to key row 4
				>;
			};
*/

/*
			// added usdhc 2
			pinctrl_usdhc2: usdhc2grp {
				fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD 0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK 0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
				MX6QDL_PAD_GPIO_4__SD2_CD_B 0x1b0b0 // CD 
				>;
			};

			pinctrl_usdhc3: usdhc3grp {
				fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
				MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0 // CD 
				>;
			};

			pinctrl_usdhc4: usdhc4grp {
				fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD 0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK 0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
				MX6QDL_PAD_NANDF_D6__GPIO2_IO06 0x1b0b0 // CD 
				>;
			};
*/
		};
	// Ensure this }; is deleted
	};


&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			timing0: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		primary;
		status = "okay";

		display-timings {
			native-mode = <&timing1>;
			timing1: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};
};

#if 0
&mipi_dsi {
    dev_id = <0>;
    disp_id = <0>;
    lcd_panel = "hitachi-1080p";
    disp-power-on-supply = <&reg_3p3v>;
    resets = <&mipi_dsi_reset>;
    status = "okay";
};
#endif

&mipi_csi {
    ipu_id = <0>;
    csi_id = <0>;
    v_channel = <0>;
    lanes = <2>;
    status = "okay";
};

&pcie {
//EIM_A25 is connected to power system for PCIe Switch
    // power-on-gpio = <&gpio5 2 0>;  // Removed Power also.  The power-on-gpio may be causing a DTB boot hang as this was the only thing added/changed previously.
	reset-gpio = <&gpio2 15 0>;
    //status = "okay";				// Removed status = "okay" line
};

&pwm1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_pwm1_1>;
    status = "okay";
};

&pwm3 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_pwm3_2>;
    status = "okay";
};

&pwm4 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_pwm4_2>;
    status = "okay";
};

&ssi1 {
    fsl,mode = "i2s-slave";
    status = "okay";
};

&uart1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart1_2>;
    status = "okay";
};

&uart2 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart2_3>;
    status = "okay";
};

&uart3 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart3_3>;
    fsl,uart-has-rtscts;
    status = "okay";
};

&usbh1 {
    status = "okay";
};

&usbotg {
    vbus-supply = <&reg_usb_otg_vbus>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usbotg_2>;
    disable-over-current;
    status = "okay";
};

&usdhc2 { 
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usdhc2_2>;
    cd-gpios = <&gpio1 4 0>;
    vmmc-supply = <&sw2_reg>;
    status = "okay";
};

/*
originally in dtb
&usdhc3 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usdhc3_2>;
    cd-gpios = <&gpio7 0 0>;
    vmmc-supply = <&sw2_reg>;
    status = "okay";
};
*/

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_2>;
	cd-gpios = <&gpio7 0 0>;
	wp-gpios = <&gpio7 1 0>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc4 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usdhc4_2>;
    cd-gpios = <&gpio2 6 0>;
    vmmc-supply = <&sw2_reg>;
    status = "okay";
};

/* Added from imx6qdl-sabresd.dtsi reference*/
&vpu {
	pu-supply = <&pu_dummy>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};
