# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../COUNTER_IP.srcs/sources_1/new/EX_TRIG_CTL.vhd" \
"../../../../COUNTER_IP.srcs/sim_1/new/EX_TRIG_CTL_TB.vhd" \

# Do not sort compile order
nosort
