/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/synthesis/fabric_design67_15_45_top_post_synth.eblif --output design67_15_45_top_pin_loc.place --assign_unconstrained_pins in_define_order --clk_map design67_15_45_top.temp_file_clkmap --read_repack /nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/fpga_repack_constraints.xml --write_repack design67_15_45_top_repack_constraints.xml --edits /nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/synthesis/config.json
