Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Sun Apr  6 15:42:31 2025
| Host         : Salifya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file topMod_timing_summary_routed.rpt -pb topMod_timing_summary_routed.pb -rpx topMod_timing_summary_routed.rpx -warn_on_violation
| Design       : topMod
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  109         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (233)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There are 51 register/latch pins with no clock driven by root clock pin: CCLK (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: divider/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (233)
--------------------------------------------------
 There are 233 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  260          inf        0.000                      0                  260           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mod4/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.946ns  (logic 4.523ns (50.563%)  route 4.423ns (49.437%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE                         0.000     0.000 r  mod4/q_reg_reg[16]/C
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mod4/q_reg_reg[16]/Q
                         net (fo=9, routed)           1.343     1.861    mod3/p_0_in[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.985 r  mod3/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.157     3.141    mod3/mod4/hex_in__31[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.146     3.287 r  mod3/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.923     5.211    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735     8.946 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.946    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod4/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.853ns  (logic 4.554ns (51.437%)  route 4.299ns (48.563%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE                         0.000     0.000 r  mod4/q_reg_reg[16]/C
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mod4/q_reg_reg[16]/Q
                         net (fo=9, routed)           1.343     1.861    mod3/p_0_in[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.985 r  mod3/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.149     3.133    mod3/mod4/hex_in__31[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.285 r  mod3/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     5.093    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     8.853 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.853    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod4/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.696ns  (logic 4.531ns (52.106%)  route 4.165ns (47.894%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE                         0.000     0.000 r  mod4/q_reg_reg[16]/C
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mod4/q_reg_reg[16]/Q
                         net (fo=9, routed)           1.338     1.856    mod3/p_0_in[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.980 r  mod3/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.150     3.130    mod3/mod4/hex_in__31[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.153     3.283 r  mod3/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.676     4.960    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.736     8.696 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.696    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod4/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.644ns  (logic 4.286ns (49.584%)  route 4.358ns (50.416%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE                         0.000     0.000 r  mod4/q_reg_reg[16]/C
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mod4/q_reg_reg[16]/Q
                         net (fo=9, routed)           1.343     1.861    mod3/p_0_in[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.985 f  mod3/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.149     3.133    mod3/mod4/hex_in__31[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.257 r  mod3/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.866     5.124    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.644 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.644    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod4/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 4.270ns (49.522%)  route 4.353ns (50.478%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE                         0.000     0.000 r  mod4/q_reg_reg[16]/C
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mod4/q_reg_reg[16]/Q
                         net (fo=9, routed)           1.343     1.861    mod3/p_0_in[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.985 r  mod3/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.157     3.141    mod3/mod4/hex_in__31[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     3.265 r  mod3/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.853     5.119    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.623 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.623    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod4/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.450ns  (logic 4.301ns (50.904%)  route 4.148ns (49.096%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE                         0.000     0.000 r  mod4/q_reg_reg[16]/C
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mod4/q_reg_reg[16]/Q
                         net (fo=9, routed)           1.338     1.856    mod3/p_0_in[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.980 r  mod3/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.150     3.130    mod3/mod4/hex_in__31[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.254 r  mod3/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.660     4.914    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.450 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.450    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod4/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.376ns  (logic 4.277ns (51.057%)  route 4.100ns (48.943%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE                         0.000     0.000 r  mod4/q_reg_reg[16]/C
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mod4/q_reg_reg[16]/Q
                         net (fo=9, routed)           1.343     1.861    mod3/p_0_in[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.985 r  mod3/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.952     2.937    mod3/mod4/hex_in__31[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.061 r  mod3/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.805     4.866    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.376 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.376    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod1/Q_state_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 1.453ns (19.644%)  route 5.943ns (80.356%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=76, routed)          5.943     7.396    mod1/reset_IBUF
    SLICE_X65Y61         FDRE                                         r  mod1/Q_state_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod1/Q_state_reg[12]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 1.453ns (19.644%)  route 5.943ns (80.356%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=76, routed)          5.943     7.396    mod1/reset_IBUF
    SLICE_X65Y61         FDRE                                         r  mod1/Q_state_reg[12]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod1/Q_state_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 1.453ns (19.644%)  route 5.943ns (80.356%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=76, routed)          5.943     7.396    mod1/reset_IBUF
    SLICE_X65Y61         FDRE                                         r  mod1/Q_state_reg[13]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mod1/Q_state_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mod1/Q_state_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE                         0.000     0.000 r  mod1/Q_state_reg[13]/C
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mod1/Q_state_reg[13]/Q
                         net (fo=2, routed)           0.116     0.257    mod1/Q[13]
    SLICE_X64Y61         FDRE                                         r  mod1/Q_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod1/Q_state_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            mod1/Q_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE                         0.000     0.000 r  mod1/Q_state_reg[6]/C
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  mod1/Q_state_reg[6]/Q
                         net (fo=2, routed)           0.116     0.257    mod1/Q[6]
    SLICE_X0Y3           FDSE                                         r  mod1/Q_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod1/Q_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mod1/Q_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.520%)  route 0.122ns (46.480%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  mod1/Q_state_reg[2]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mod1/Q_state_reg[2]/Q
                         net (fo=2, routed)           0.122     0.263    mod1/Q[2]
    SLICE_X0Y19          FDRE                                         r  mod1/Q_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod1/Q_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mod1/Q_state_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.929%)  route 0.125ns (47.071%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  mod1/Q_state_reg[2]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mod1/Q_state_reg[2]/Q
                         net (fo=2, routed)           0.125     0.266    mod1/Q[2]
    SLICE_X0Y19          FDRE                                         r  mod1/Q_state_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod1/Q_state_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mod1/Q_state_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE                         0.000     0.000 r  mod1/Q_state_reg[20]/C
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mod1/Q_state_reg[20]/Q
                         net (fo=1, routed)           0.145     0.286    mod1/Q_state_reg_n_0_[20]
    SLICE_X60Y24         FDRE                                         r  mod1/Q_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod1/Q_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mod1/Q_state_reg[10]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.273%)  route 0.127ns (43.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE                         0.000     0.000 r  mod1/Q_state_reg[9]/C
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mod1/Q_state_reg[9]/Q
                         net (fo=2, routed)           0.127     0.291    mod1/Q[9]
    SLICE_X65Y37         FDRE                                         r  mod1/Q_state_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod1/Q_state_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mod1/Q_state_reg[14]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE                         0.000     0.000 r  mod1/Q_state_reg[13]/C
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mod1/Q_state_reg[13]/Q
                         net (fo=2, routed)           0.176     0.317    mod1/Q[13]
    SLICE_X64Y61         FDRE                                         r  mod1/Q_state_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod1/Q_state_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            mod1/Q_state_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE                         0.000     0.000 r  mod1/Q_state_reg[6]/C
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  mod1/Q_state_reg[6]/Q
                         net (fo=2, routed)           0.176     0.317    mod1/Q[6]
    SLICE_X0Y3           FDSE                                         r  mod1/Q_state_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod1/Q_state_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mod1/Q_state_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.043%)  route 0.179ns (55.957%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE                         0.000     0.000 r  mod1/Q_state_reg[12]/C
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mod1/Q_state_reg[12]/Q
                         net (fo=2, routed)           0.179     0.320    mod1/Q[12]
    SLICE_X65Y61         FDRE                                         r  mod1/Q_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod1/Q_state_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mod1/Q_state_reg[13]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.043%)  route 0.179ns (55.957%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE                         0.000     0.000 r  mod1/Q_state_reg[12]/C
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mod1/Q_state_reg[12]/Q
                         net (fo=2, routed)           0.179     0.320    mod1/Q[12]
    SLICE_X64Y61         FDRE                                         r  mod1/Q_state_reg[13]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





