{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597488264713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597488264714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 15 18:44:24 2020 " "Processing started: Sat Aug 15 18:44:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597488264714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1597488264714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_top -c bus_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_top -c bus_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1597488264714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1597488265070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1597488265070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_slave_mux " "Found entity 1: bus_slave_mux" {  } { { "../bus_slave_mux/bus_slave_mux.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597488272634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597488272634 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "WORD_DATA_W ../bus_slave_mux/bus_slave_mux.h 1 bus_master_mux.h(6) " "Verilog HDL macro warning at bus_master_mux.h(6): overriding existing definition for macro \"WORD_DATA_W\", which was defined in \"../bus_slave_mux/bus_slave_mux.h\", line 1" {  } { { "../bus_master_mux/bus_master_mux.h" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.h" 6 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1597488272639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_master_mux " "Found entity 1: bus_master_mux" {  } { { "../bus_master_mux/bus_master_mux.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597488272640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597488272640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_arbiter " "Found entity 1: bus_arbiter" {  } { { "../bus_arbiter/bus_arbiter.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597488272647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597488272647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_addr_dec " "Found entity 1: bus_addr_dec" {  } { { "../bus_addr_dec/bus_addr_dec.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597488272654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597488272654 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "bus_top bus_top.v(64) " "Verilog Module Declaration warning at bus_top.v(64): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"bus_top\"" {  } { { "bus_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 64 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1597488272656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_top.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_top " "Found entity 1: bus_top" {  } { { "bus_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597488272656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597488272656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus_top " "Elaborating entity \"bus_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1597488272695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_arbiter bus_arbiter:bus_arbiter_ " "Elaborating entity \"bus_arbiter\" for hierarchy \"bus_arbiter:bus_arbiter_\"" {  } { { "bus_top.v" "bus_arbiter_" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1597488272706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_master_mux bus_master_mux:bus_master_mux_ " "Elaborating entity \"bus_master_mux\" for hierarchy \"bus_master_mux:bus_master_mux_\"" {  } { { "bus_top.v" "bus_master_mux_" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1597488272716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_slave_mux bus_slave_mux:bus_slave_mux_ " "Elaborating entity \"bus_slave_mux\" for hierarchy \"bus_slave_mux:bus_slave_mux_\"" {  } { { "bus_top.v" "bus_slave_mux_" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1597488272726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_addr_dec bus_addr_dec:bus_addr_dec_ " "Elaborating entity \"bus_addr_dec\" for hierarchy \"bus_addr_dec:bus_addr_dec_\"" {  } { { "bus_top.v" "bus_addr_dec_" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1597488272736 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wires_m_addr\[31\] " "Net \"wires_m_addr\[31\]\" is missing source, defaulting to GND" {  } { { "bus_top.v" "wires_m_addr\[31\]" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1597488272804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wires_m_addr\[30\] " "Net \"wires_m_addr\[30\]\" is missing source, defaulting to GND" {  } { { "bus_top.v" "wires_m_addr\[30\]" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1597488272804 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1597488272804 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wires_m_addr\[31\] " "Net \"wires_m_addr\[31\]\" is missing source, defaulting to GND" {  } { { "bus_top.v" "wires_m_addr\[31\]" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1597488272804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wires_m_addr\[30\] " "Net \"wires_m_addr\[30\]\" is missing source, defaulting to GND" {  } { { "bus_top.v" "wires_m_addr\[30\]" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 76 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1597488272804 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1597488272804 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1597488272910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597488272998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 15 18:44:32 2020 " "Processing ended: Sat Aug 15 18:44:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597488272998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597488272998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597488272998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1597488272998 ""}
