Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Mon Dec 11 15:06:54 2017
| Host             : i83pc10 running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file leon3mp_power_routed.rpt -pb leon3mp_power_summary_routed.pb -rpx leon3mp_power_routed.rpx
| Design           : leon3mp
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.324 |
| Dynamic (W)              | 2.148 |
| Device Static (W)        | 0.176 |
| Total Off-Chip Power (W) | 0.440 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 80.9  |
| Junction Temperature (C) | 29.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.119 |       57 |       --- |             --- |
| Slice Logic              |     0.057 |    60833 |       --- |             --- |
|   LUT as Logic           |     0.054 |    24768 |    203800 |           12.15 |
|   Register               |     0.001 |    24146 |    407600 |            5.92 |
|   CARRY4                 |    <0.001 |      726 |     50950 |            1.42 |
|   LUT as Distributed RAM |    <0.001 |     1408 |     64000 |            2.20 |
|   LUT as Shift Register  |    <0.001 |      869 |     64000 |            1.36 |
|   F7/F8 Muxes            |    <0.001 |      796 |    203800 |            0.39 |
|   Others                 |     0.000 |     1974 |       --- |             --- |
| Signals                  |     0.081 |    47932 |       --- |             --- |
| Block RAM                |     0.028 |     27.5 |       445 |            6.18 |
| MMCM                     |     0.095 |        1 |        10 |           10.00 |
| PLL                      |     0.334 |        3 |        10 |           30.00 |
| DSPs                     |    <0.001 |        1 |       840 |            0.12 |
| I/O                      |     1.038 |      198 |       500 |           39.60 |
| PHASER                   |     0.392 |       44 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.176 |          |           |                 |
| Total                    |     2.324 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.503 |       0.422 |      0.081 |
| Vccaux    |       1.800 |     0.630 |       0.602 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.016 |       0.015 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.695 |       0.694 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                       | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLKFBIN                                                                                                                                                   | mig_gen.gen_mig.clkgenmigref0/xc7l.v/CLKFBIN                                                                                                                                                                                                 |            10.0 |
| CLKFBIN_1                                                                                                                                                 | eth0.clkgen_gtrefclk/xc7l.v/CLKFBIN                                                                                                                                                                                                          |             8.0 |
| clk200                                                                                                                                                    | clk200p                                                                                                                                                                                                                                      |             5.0 |
| clk90_nobuf_1                                                                                                                                             | eth0.clkgen_gtrefclk/xc7l.v/clk90_nobuf                                                                                                                                                                                                      |             8.0 |
| clk_nobuf                                                                                                                                                 | mig_gen.gen_mig.clkgenmigref0/xc7l.v/clk_nobuf                                                                                                                                                                                               |             5.0 |
| clk_nobuf_1                                                                                                                                               | eth0.clkgen_gtrefclk/xc7l.v/clk_nobuf                                                                                                                                                                                                        |             8.0 |
| clk_pll_i                                                                                                                                                 | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            10.0 |
| clkio_nobuf_1                                                                                                                                             | eth0.clkgen_gtrefclk/xc7l.v/clkio_nobuf                                                                                                                                                                                                      |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                         |            33.0 |
| freq_refclk                                                                                                                                               | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| iserdes_clkdiv                                                                                                                                            | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_2                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_3                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_4                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_5                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_6                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_7                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| mem_refclk                                                                                                                                                | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             2.5 |
| oserdes_clk                                                                                                                                               | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_1                                                                                                                                             | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_10                                                                                                                                            | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_2                                                                                                                                             | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_3                                                                                                                                             | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_4                                                                                                                                             | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_5                                                                                                                                             | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_6                                                                                                                                             | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_7                                                                                                                                             | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_8                                                                                                                                             | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_9                                                                                                                                             | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clkdiv                                                                                                                                            | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_10                                                                                                                                         | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_2                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_4                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_5                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_6                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_7                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_8                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_9                                                                                                                                          | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| phy_gtxclk                                                                                                                                                | gtx_clk_nobuf                                                                                                                                                                                                                                |             8.0 |
| phy_rxclk                                                                                                                                                 | phy_rxclk                                                                                                                                                                                                                                    |             8.0 |
| pll_clk3_out                                                                                                                                              | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            10.0 |
| pll_clkfbout                                                                                                                                              | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            40.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| leon3mp                                                                            |     2.148 |
|   ahb0                                                                             |     0.003 |
|   apb0                                                                             |     0.001 |
|     apbx                                                                           |     0.001 |
|   dbg_hub                                                                          |     0.003 |
|     inst                                                                           |     0.003 |
|       BSCANID.u_xsdbm_id                                                           |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.003 |
|           U_ICON_INTERFACE                                                         |     0.002 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   dcomgen.dcom0                                                                    |     0.003 |
|     ahbmst0                                                                        |    <0.001 |
|     dcom0                                                                          |     0.001 |
|     dcom_uart0                                                                     |     0.001 |
|   dsuact_pad                                                                       |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   dsuctsn_pad                                                                      |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   dsui_break_pad                                                                   |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   dsurtsn_pad                                                                      |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   dsurx_pad                                                                        |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   dsutx_pad                                                                        |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   eth0.clkgen_gtrefclk                                                             |     0.105 |
|     xc7l.v                                                                         |     0.105 |
|   eth0.e1                                                                          |     0.006 |
|     m100.u0                                                                        |     0.006 |
|       ethc0                                                                        |     0.006 |
|         rx_rmii0.rx0                                                               |     0.002 |
|           rx_rst                                                                   |    <0.001 |
|         tx_rmii0.tx0                                                               |     0.002 |
|           tx_rst                                                                   |    <0.001 |
|   eth0.egtxc_pad                                                                   |     0.005 |
|     xcv.x0                                                                         |     0.005 |
|   eth0.eint_pad                                                                    |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   eth0.emdc_pad                                                                    |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   eth0.emdio_pad                                                                   |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|       cmos0.cmos_25.slow0.op                                                       |    <0.001 |
|   eth0.erst_pad                                                                    |     0.000 |
|     xcv.x0                                                                         |     0.000 |
|   eth0.erxc_pad                                                                    |    <0.001 |
|     xcv2.u0                                                                        |    <0.001 |
|   eth0.erxd_pad                                                                    |    <0.001 |
|     v[0].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[1].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[2].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[3].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|   eth0.erxdv_pad                                                                   |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   eth0.etxd_pad                                                                    |     0.029 |
|     v[0].x0                                                                        |     0.011 |
|       xcv.x0                                                                       |     0.011 |
|     v[1].x0                                                                        |     0.002 |
|       xcv.x0                                                                       |     0.002 |
|     v[2].x0                                                                        |     0.011 |
|       xcv.x0                                                                       |     0.011 |
|     v[3].x0                                                                        |     0.005 |
|       xcv.x0                                                                       |     0.005 |
|   eth0.etxen_pad                                                                   |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   eth0.rgmii0                                                                      |     0.007 |
|     clk_tx_rst                                                                     |    <0.001 |
|       syncinrst.syncreg0                                                           |    <0.001 |
|         sync0.syncreg.syncregs[1].dff                                              |    <0.001 |
|         sync0.syncreg.syncregs[2].dff                                              |    <0.001 |
|       syncinrst.syncreg1                                                           |    <0.001 |
|         sync0.syncreg.syncregs[1].dff                                              |    <0.001 |
|         sync0.syncreg.syncregs[2].dff                                              |    <0.001 |
|     ddr_dv0                                                                        |    <0.001 |
|       xil.xil0                                                                     |    <0.001 |
|     debugmem1.gmiii0                                                               |    <0.001 |
|       xc2v.x0                                                                      |    <0.001 |
|         a6.x0                                                                      |    <0.001 |
|     debugmem1.rgmiii0                                                              |    <0.001 |
|       xc2v.x0                                                                      |    <0.001 |
|         a6.x0                                                                      |    <0.001 |
|     no_clk_mux1.use90degtxclk1.clk_tx90_rst                                        |     0.001 |
|       syncinrst.syncreg0                                                           |    <0.001 |
|         sync0.syncreg.syncregs[1].dff                                              |    <0.001 |
|         sync0.syncreg.syncregs[2].dff                                              |    <0.001 |
|       syncinrst.syncreg1                                                           |    <0.001 |
|         sync0.syncreg.syncregs[1].dff                                              |    <0.001 |
|         sync0.syncreg.syncregs[2].dff                                              |    <0.001 |
|     no_clk_mux1.use90degtxclk1.rgmii_tx_clk                                        |    <0.001 |
|       xil.xil0                                                                     |    <0.001 |
|     no_clk_mux1.use90degtxclk1.syncreg_txn                                         |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     no_clk_mux1.use90degtxclk1.syncreg_txp                                         |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg8                                                             |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_first_edge[0].syncreg_clk25_first_edge                 |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_first_edge[1].syncreg_clk25_first_edge                 |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_first_edge[2].syncreg_clk25_first_edge                 |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_first_edge[3].syncreg_clk25_first_edge                 |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_first_edge[4].syncreg_clk25_first_edge                 |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_first_edge[5].syncreg_clk25_first_edge                 |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_second_edge[0].syncreg_clk25_second_edge               |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_second_edge[1].syncreg_clk25_second_edge               |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_second_edge[2].syncreg_clk25_second_edge               |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_second_edge[3].syncreg_clk25_second_edge               |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_second_edge[4].syncreg_clk25_second_edge               |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_second_edge[5].syncreg_clk25_second_edge               |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_wrap_sync[0].syncreg_clk25_wrap_sync                   |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_wrap_sync[1].syncreg_clk25_wrap_sync                   |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_wrap_sync[2].syncreg_clk25_wrap_sync                   |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_wrap_sync[3].syncreg_clk25_wrap_sync                   |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_wrap_sync[4].syncreg_clk25_wrap_sync                   |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk25_wrap_sync[5].syncreg_clk25_wrap_sync                   |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_first_edge[0].syncreg_clk2_5_first_edge               |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_first_edge[1].syncreg_clk2_5_first_edge               |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_first_edge[2].syncreg_clk2_5_first_edge               |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_first_edge[3].syncreg_clk2_5_first_edge               |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_first_edge[4].syncreg_clk2_5_first_edge               |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_first_edge[5].syncreg_clk2_5_first_edge               |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_second_edge[0].syncreg_clk2_5_second_edge             |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_second_edge[1].syncreg_clk2_5_second_edge             |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_second_edge[2].syncreg_clk2_5_second_edge             |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_second_edge[3].syncreg_clk2_5_second_edge             |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_second_edge[4].syncreg_clk2_5_second_edge             |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_second_edge[5].syncreg_clk2_5_second_edge             |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_wrap_sync[0].syncreg_clk2_5_wrap_sync                 |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_wrap_sync[1].syncreg_clk2_5_wrap_sync                 |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_wrap_sync[2].syncreg_clk2_5_wrap_sync                 |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_wrap_sync[3].syncreg_clk2_5_wrap_sync                 |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_wrap_sync[4].syncreg_clk2_5_wrap_sync                 |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clk2_5_wrap_sync[5].syncreg_clk2_5_wrap_sync                 |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clkedge[0].syncreg9                                          |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clkedge[10].syncreg9                                         |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clkedge[11].syncreg9                                         |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clkedge[12].syncreg9                                         |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clkedge[13].syncreg9                                         |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clkedge[1].syncreg9                                          |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clkedge[2].syncreg9                                          |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clkedge[3].syncreg9                                          |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clkedge[4].syncreg9                                          |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clkedge[5].syncreg9                                          |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clkedge[8].syncreg9                                          |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     noclkmux0.syncreg_clkedge[9].syncreg9                                          |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     rgmii_rxd[0].ddr_ireg0                                                         |    <0.001 |
|       xil.xil0                                                                     |    <0.001 |
|     rgmii_rxd[1].ddr_ireg0                                                         |    <0.001 |
|       xil.xil0                                                                     |    <0.001 |
|     rgmii_rxd[2].ddr_ireg0                                                         |    <0.001 |
|       xil.xil0                                                                     |    <0.001 |
|     rgmii_rxd[3].ddr_ireg0                                                         |    <0.001 |
|       xil.xil0                                                                     |    <0.001 |
|     rgmii_tx_ctl                                                                   |    <0.001 |
|       xil.xil0                                                                     |    <0.001 |
|     rgmii_txd[0].ddr_oreg0                                                         |    <0.001 |
|       xil.xil0                                                                     |    <0.001 |
|     rgmii_txd[1].ddr_oreg0                                                         |    <0.001 |
|       xil.xil0                                                                     |    <0.001 |
|     rgmii_txd[2].ddr_oreg0                                                         |    <0.001 |
|       xil.xil0                                                                     |    <0.001 |
|     rgmii_txd[3].ddr_oreg0                                                         |    <0.001 |
|       xil.xil0                                                                     |    <0.001 |
|     syncreg_delay_c_sel                                                            |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_delay_sel                                                              |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_q1_delay[0].syncreg0                                                   |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_q1_delay[1].syncreg0                                                   |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_q1_sel                                                                 |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_q2_delay[0].syncreg1                                                   |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_q2_delay[1].syncreg1                                                   |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_status[0].syncreg3                                                     |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_status[14].syncreg3                                                    |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_status[1].syncreg3                                                     |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_status[2].syncreg3                                                     |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_status[3].syncreg3                                                     |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_status[4].syncreg3                                                     |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_status[5].syncreg3                                                     |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_status[6].syncreg3                                                     |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncreg_status[7].syncreg3                                                     |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|   eth0.rst1                                                                        |     0.001 |
|   gpio0.grgpio0                                                                    |    <0.001 |
|   gpio0.pio_pads2[3].pio_pad                                                       |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   gpio0.pio_pads2[4].pio_pad                                                       |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   gpio0.pio_pads2[5].pio_pad                                                       |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   gpio0.pio_pads[0].pio_pad                                                        |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|       cmos0.cmos_25.slow0.op                                                       |    <0.001 |
|   gpio0.pio_pads[1].pio_pad                                                        |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|       cmos0.cmos_25.slow0.op                                                       |    <0.001 |
|   gpio0.pio_pads[2].pio_pad                                                        |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|       cmos0.cmos_25.slow0.op                                                       |    <0.001 |
|   gpt.timer0                                                                       |    <0.001 |
|   i2c0                                                                             |     0.001 |
|     byte_ctrl                                                                      |    <0.001 |
|       bit_ctrl                                                                     |    <0.001 |
|   i2c_scl_pad                                                                      |     0.000 |
|     xcv.x0                                                                         |     0.000 |
|       cmos0.cmos_25.slow0.op                                                       |     0.000 |
|   i2c_sda_pad                                                                      |     0.000 |
|     xcv.x0                                                                         |     0.000 |
|       cmos0.cmos_25.slow0.op                                                       |     0.000 |
|   irqctrl.irqctrl0                                                                 |    <0.001 |
|   led1_pad                                                                         |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   led2_pad                                                                         |     0.000 |
|     xcv.x0                                                                         |     0.000 |
|   led3_pad                                                                         |     0.000 |
|     xcv.x0                                                                         |     0.000 |
|   leon                                                                             |     0.101 |
|     l3.leon3blk.cpu[0].leon3                                                       |     0.095 |
|       vhdl.cmem0                                                                   |     0.026 |
|         dme.dd0[0].ddata0                                                          |     0.002 |
|           xc2v.x0                                                                  |     0.002 |
|         dme.dd0[1].ddata0                                                          |     0.002 |
|           xc2v.x0                                                                  |     0.002 |
|         dme.dtags1.mdt1.fast.mdt0[0].dtags0                                        |     0.004 |
|           rwcol0                                                                   |     0.001 |
|           xc2v.x0                                                                  |     0.003 |
|             a6.x0                                                                  |     0.003 |
|         dme.dtags1.mdt1.fast.mdt0[0].dtags1                                        |     0.003 |
|           rwcol0                                                                   |    <0.001 |
|           xc2v.x0                                                                  |     0.002 |
|             a6.x0                                                                  |     0.002 |
|         dme.dtags1.mdt1.fast.mdt0[1].dtags0                                        |     0.004 |
|           rwcol0                                                                   |    <0.001 |
|           xc2v.x0                                                                  |     0.003 |
|             a6.x0                                                                  |     0.003 |
|         dme.dtags1.mdt1.fast.mdt0[1].dtags1                                        |     0.002 |
|           rwcol0                                                                   |    <0.001 |
|           xc2v.x0                                                                  |     0.002 |
|             a6.x0                                                                  |     0.002 |
|         ime.im0[0].idata0                                                          |     0.001 |
|           xc2v.x0                                                                  |     0.001 |
|         ime.im0[0].itags0                                                          |     0.003 |
|           xc2v.x0                                                                  |     0.003 |
|         ime.im0[1].idata0                                                          |     0.002 |
|           xc2v.x0                                                                  |     0.002 |
|         ime.im0[1].itags0                                                          |     0.003 |
|           xc2v.x0                                                                  |     0.003 |
|       vhdl.p0                                                                      |     0.068 |
|         c0mmu                                                                      |     0.031 |
|           a0                                                                       |     0.004 |
|           dcache0                                                                  |     0.010 |
|           icache0                                                                  |     0.003 |
|           mmugen.m0                                                                |     0.013 |
|             tlbsplit0.dtlb0                                                        |     0.007 |
|               dataram                                                              |    <0.001 |
|                 xc2v.x0                                                            |    <0.001 |
|                   a0.r0                                                            |    <0.001 |
|                     memarr_reg_0_7_0_5                                             |    <0.001 |
|                     memarr_reg_0_7_12_17                                           |    <0.001 |
|                     memarr_reg_0_7_18_23                                           |    <0.001 |
|                     memarr_reg_0_7_24_29                                           |    <0.001 |
|                     memarr_reg_0_7_6_11                                            |    <0.001 |
|               lru0.lru                                                             |    <0.001 |
|                 lrue0[0].l1                                                        |    <0.001 |
|                 lrue0[1].l1                                                        |    <0.001 |
|                 lrue0[2].l1                                                        |    <0.001 |
|                 lrue0[3].l1                                                        |    <0.001 |
|                 lrue0[4].l1                                                        |    <0.001 |
|                 lrue0[5].l1                                                        |    <0.001 |
|                 lrue0[6].l1                                                        |    <0.001 |
|                 lrue0[7].l1                                                        |    <0.001 |
|               tlbcam0[0].tag0                                                      |    <0.001 |
|               tlbcam0[1].tag0                                                      |    <0.001 |
|               tlbcam0[2].tag0                                                      |    <0.001 |
|               tlbcam0[3].tag0                                                      |    <0.001 |
|               tlbcam0[4].tag0                                                      |    <0.001 |
|               tlbcam0[5].tag0                                                      |    <0.001 |
|               tlbcam0[6].tag0                                                      |    <0.001 |
|               tlbcam0[7].tag0                                                      |    <0.001 |
|             tlbsplit0.itlb0                                                        |     0.005 |
|               dataram                                                              |    <0.001 |
|                 xc2v.x0                                                            |    <0.001 |
|                   a0.r0                                                            |    <0.001 |
|                     memarr_reg_0_7_0_5                                             |    <0.001 |
|                     memarr_reg_0_7_12_17                                           |    <0.001 |
|                     memarr_reg_0_7_18_23                                           |    <0.001 |
|                     memarr_reg_0_7_24_29                                           |    <0.001 |
|                     memarr_reg_0_7_6_11                                            |    <0.001 |
|               lru0.lru                                                             |    <0.001 |
|                 lrue0[0].l1                                                        |    <0.001 |
|                 lrue0[1].l1                                                        |    <0.001 |
|                 lrue0[2].l1                                                        |    <0.001 |
|                 lrue0[3].l1                                                        |    <0.001 |
|                 lrue0[4].l1                                                        |    <0.001 |
|                 lrue0[5].l1                                                        |    <0.001 |
|                 lrue0[6].l1                                                        |    <0.001 |
|                 lrue0[7].l1                                                        |    <0.001 |
|               tlbcam0[0].tag0                                                      |    <0.001 |
|               tlbcam0[1].tag0                                                      |    <0.001 |
|               tlbcam0[2].tag0                                                      |    <0.001 |
|               tlbcam0[3].tag0                                                      |    <0.001 |
|               tlbcam0[4].tag0                                                      |    <0.001 |
|               tlbcam0[5].tag0                                                      |    <0.001 |
|               tlbcam0[6].tag0                                                      |    <0.001 |
|               tlbcam0[7].tag0                                                      |    <0.001 |
|             tw0                                                                    |     0.001 |
|         iu                                                                         |     0.030 |
|         mgen.div0                                                                  |     0.003 |
|         mgen.mul0                                                                  |     0.004 |
|           xm1616.m1616                                                             |     0.002 |
|             pipe2.arch0.dwm                                                        |     0.002 |
|       vhdl.rf0                                                                     |     0.001 |
|         s1.rhu                                                                     |     0.001 |
|           s1.dp.x0                                                                 |    <0.001 |
|             rwcol0                                                                 |    <0.001 |
|             xc2v.x0                                                                |    <0.001 |
|               a6.x0                                                                |    <0.001 |
|           s1.dp.x1                                                                 |    <0.001 |
|             rwcol0                                                                 |    <0.001 |
|             xc2v.x0                                                                |    <0.001 |
|               a6.x0                                                                |    <0.001 |
|       vhdl.tbmem_gen.tbmem_1p.tbmem0                                               |    <0.001 |
|         mem32[0].ram0                                                              |    <0.001 |
|           nopar.s64.xc2v.x0                                                        |    <0.001 |
|         mem32[1].ram0                                                              |    <0.001 |
|           nopar.s64.xc2v.x0                                                        |    <0.001 |
|     l3.leon3blk.dsugen.dsu0                                                        |     0.004 |
|       tb0.mem0                                                                     |     0.002 |
|         mem32[0].ram0                                                              |    <0.001 |
|           nopar.s64.xc2v.x0                                                        |    <0.001 |
|         mem32[1].ram0                                                              |    <0.001 |
|           nopar.s64.xc2v.x0                                                        |    <0.001 |
|     l3.leon3blk.l3sgen.l3s                                                         |     0.002 |
|   mctrl_gen.addr_pad                                                               |     0.003 |
|     v[0].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[10].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[11].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[12].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[13].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[14].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[15].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[16].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[17].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[18].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[19].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[1].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[20].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[21].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[22].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[23].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[24].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[25].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[2].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[3].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[4].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[5].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[6].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[7].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[8].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|     v[9].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|   mctrl_gen.adv_pad                                                                |     0.000 |
|     xcv.x0                                                                         |     0.000 |
|   mctrl_gen.data_pad                                                               |    <0.001 |
|     v[0].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[10].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[11].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[12].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[13].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[14].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[15].x0                                                                       |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[1].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[2].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[3].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[4].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[5].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[6].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[7].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[8].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|     v[9].x0                                                                        |    <0.001 |
|       xcv.x0                                                                       |    <0.001 |
|         cmos0.cmos_25.slow0.op                                                     |    <0.001 |
|   mctrl_gen.mctrl0                                                                 |     0.002 |
|   mctrl_gen.oen_pad                                                                |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   mctrl_gen.roms_pad                                                               |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   mctrl_gen.wri_pad                                                                |    <0.001 |
|     xcv.x0                                                                         |    <0.001 |
|   mig_gen.gen_mig.clkgenmigref0                                                    |     0.138 |
|     xc7l.v                                                                         |     0.138 |
|   mig_gen.gen_mig.ddrc                                                             |     1.687 |
|     gen_mig.MCB_inst                                                               |     1.646 |
|       u_mig_mig                                                                    |     1.646 |
|         temp_mon_enabled.u_tempmon                                                 |     0.008 |
|         u_ddr3_clk_ibuf                                                            |     0.007 |
|         u_ddr3_infrastructure                                                      |     0.188 |
|         u_iodelay_ctrl                                                             |     0.001 |
|         u_memc_ui_top_std                                                          |     1.442 |
|           mem_intfc0                                                               |     1.434 |
|             ddr_phy_top0                                                           |     1.428 |
|               u_ddr_calib_top                                                      |     0.029 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                        |     0.004 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                  |     0.004 |
|                 ddr_phy_tempmon_0                                                  |     0.001 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                        |     0.002 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                          |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                      |     0.005 |
|                 u_ddr_phy_init                                                     |     0.009 |
|                 u_ddr_phy_wrcal                                                    |     0.002 |
|                 u_ddr_prbs_gen                                                     |    <0.001 |
|               u_ddr_mc_phy_wrapper                                                 |     1.399 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                         |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                         |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                         |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                         |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                        |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                         |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                        |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                         |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                         |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                         |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                         |     0.008 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs         |     0.016 |
|                   OBUFTDS                                                          |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs         |     0.016 |
|                   OBUFTDS                                                          |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs         |     0.016 |
|                   OBUFTDS                                                          |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs         |     0.016 |
|                   OBUFTDS                                                          |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs         |     0.016 |
|                   OBUFTDS                                                          |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs         |     0.016 |
|                   OBUFTDS                                                          |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs         |     0.016 |
|                   OBUFTDS                                                          |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs         |     0.016 |
|                   OBUFTDS                                                          |     0.003 |
|                 u_ddr_mc_phy                                                       |     0.668 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                |     0.274 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                |     0.055 |
|                       ddr_byte_group_io                                            |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                |    <0.001 |
|                         mem_reg_0_3_0_5                                            |    <0.001 |
|                         mem_reg_0_3_12_17                                          |    <0.001 |
|                         mem_reg_0_3_18_23                                          |    <0.001 |
|                         mem_reg_0_3_24_29                                          |    <0.001 |
|                         mem_reg_0_3_30_35                                          |    <0.001 |
|                         mem_reg_0_3_36_41                                          |    <0.001 |
|                         mem_reg_0_3_42_47                                          |    <0.001 |
|                         mem_reg_0_3_48_53                                          |    <0.001 |
|                         mem_reg_0_3_54_59                                          |    <0.001 |
|                         mem_reg_0_3_60_65                                          |    <0.001 |
|                         mem_reg_0_3_6_11                                           |    <0.001 |
|                         mem_reg_0_3_72_77                                          |    <0.001 |
|                         mem_reg_0_3_78_79                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                            |    <0.001 |
|                         mem_reg_0_15_0_5                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                         |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                |     0.055 |
|                       ddr_byte_group_io                                            |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                |    <0.001 |
|                         mem_reg_0_3_12_17                                          |    <0.001 |
|                         mem_reg_0_3_18_23                                          |    <0.001 |
|                         mem_reg_0_3_24_29                                          |    <0.001 |
|                         mem_reg_0_3_30_35                                          |    <0.001 |
|                         mem_reg_0_3_36_41                                          |    <0.001 |
|                         mem_reg_0_3_42_47                                          |    <0.001 |
|                         mem_reg_0_3_48_53                                          |    <0.001 |
|                         mem_reg_0_3_54_59                                          |    <0.001 |
|                         mem_reg_0_3_60_65                                          |    <0.001 |
|                         mem_reg_0_3_66_71                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                          |    <0.001 |
|                         mem_reg_0_3_78_79                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                            |    <0.001 |
|                         mem_reg_0_15_0_5                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                         |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                |     0.056 |
|                       ddr_byte_group_io                                            |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                |    <0.001 |
|                         mem_reg_0_3_12_17                                          |    <0.001 |
|                         mem_reg_0_3_18_23                                          |    <0.001 |
|                         mem_reg_0_3_24_29                                          |    <0.001 |
|                         mem_reg_0_3_30_35                                          |    <0.001 |
|                         mem_reg_0_3_36_41                                          |    <0.001 |
|                         mem_reg_0_3_42_47                                          |    <0.001 |
|                         mem_reg_0_3_48_53                                          |    <0.001 |
|                         mem_reg_0_3_54_59                                          |    <0.001 |
|                         mem_reg_0_3_60_65                                          |    <0.001 |
|                         mem_reg_0_3_66_71                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                          |    <0.001 |
|                         mem_reg_0_3_78_79                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                            |    <0.001 |
|                         mem_reg_0_15_0_5                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                         |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                |     0.056 |
|                       ddr_byte_group_io                                            |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                |    <0.001 |
|                         mem_reg_0_3_12_17                                          |    <0.001 |
|                         mem_reg_0_3_18_23                                          |    <0.001 |
|                         mem_reg_0_3_24_29                                          |    <0.001 |
|                         mem_reg_0_3_30_35                                          |    <0.001 |
|                         mem_reg_0_3_36_41                                          |    <0.001 |
|                         mem_reg_0_3_42_47                                          |    <0.001 |
|                         mem_reg_0_3_48_53                                          |    <0.001 |
|                         mem_reg_0_3_54_59                                          |    <0.001 |
|                         mem_reg_0_3_60_65                                          |    <0.001 |
|                         mem_reg_0_3_66_71                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                          |    <0.001 |
|                         mem_reg_0_3_78_79                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                            |    <0.001 |
|                         mem_reg_0_15_0_5                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                         |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                |     0.120 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                |     0.020 |
|                       ddr_byte_group_io                                            |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                            |    <0.001 |
|                         mem_reg_0_15_0_5                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                         |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                |     0.029 |
|                       ddr_byte_group_io                                            |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                    |     0.009 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                            |    <0.001 |
|                         mem_reg_0_15_0_5                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                          |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                |     0.020 |
|                       ddr_byte_group_io                                            |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                            |    <0.001 |
|                         mem_reg_0_15_30_35                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                          |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                                |     0.274 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                |     0.056 |
|                       ddr_byte_group_io                                            |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                |    <0.001 |
|                         mem_reg_0_3_0_5                                            |    <0.001 |
|                         mem_reg_0_3_12_17                                          |    <0.001 |
|                         mem_reg_0_3_18_23                                          |    <0.001 |
|                         mem_reg_0_3_24_29                                          |    <0.001 |
|                         mem_reg_0_3_30_35                                          |    <0.001 |
|                         mem_reg_0_3_36_41                                          |    <0.001 |
|                         mem_reg_0_3_42_47                                          |    <0.001 |
|                         mem_reg_0_3_48_53                                          |    <0.001 |
|                         mem_reg_0_3_54_59                                          |    <0.001 |
|                         mem_reg_0_3_60_65                                          |    <0.001 |
|                         mem_reg_0_3_6_11                                           |    <0.001 |
|                         mem_reg_0_3_72_77                                          |    <0.001 |
|                         mem_reg_0_3_78_79                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                            |    <0.001 |
|                         mem_reg_0_15_0_5                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                         |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                |     0.055 |
|                       ddr_byte_group_io                                            |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                |    <0.001 |
|                         mem_reg_0_3_12_17                                          |    <0.001 |
|                         mem_reg_0_3_18_23                                          |    <0.001 |
|                         mem_reg_0_3_24_29                                          |    <0.001 |
|                         mem_reg_0_3_30_35                                          |    <0.001 |
|                         mem_reg_0_3_36_41                                          |    <0.001 |
|                         mem_reg_0_3_42_47                                          |    <0.001 |
|                         mem_reg_0_3_48_53                                          |    <0.001 |
|                         mem_reg_0_3_54_59                                          |    <0.001 |
|                         mem_reg_0_3_60_65                                          |    <0.001 |
|                         mem_reg_0_3_66_71                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                          |    <0.001 |
|                         mem_reg_0_3_78_79                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                            |    <0.001 |
|                         mem_reg_0_15_0_5                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                         |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                |     0.055 |
|                       ddr_byte_group_io                                            |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                |    <0.001 |
|                         mem_reg_0_3_12_17                                          |    <0.001 |
|                         mem_reg_0_3_18_23                                          |    <0.001 |
|                         mem_reg_0_3_24_29                                          |    <0.001 |
|                         mem_reg_0_3_30_35                                          |    <0.001 |
|                         mem_reg_0_3_36_41                                          |    <0.001 |
|                         mem_reg_0_3_42_47                                          |    <0.001 |
|                         mem_reg_0_3_48_53                                          |    <0.001 |
|                         mem_reg_0_3_54_59                                          |    <0.001 |
|                         mem_reg_0_3_60_65                                          |    <0.001 |
|                         mem_reg_0_3_66_71                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                          |    <0.001 |
|                         mem_reg_0_3_78_79                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                            |    <0.001 |
|                         mem_reg_0_15_0_5                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                         |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                |     0.055 |
|                       ddr_byte_group_io                                            |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                |    <0.001 |
|                         mem_reg_0_3_12_17                                          |    <0.001 |
|                         mem_reg_0_3_18_23                                          |    <0.001 |
|                         mem_reg_0_3_24_29                                          |    <0.001 |
|                         mem_reg_0_3_30_35                                          |    <0.001 |
|                         mem_reg_0_3_36_41                                          |    <0.001 |
|                         mem_reg_0_3_42_47                                          |    <0.001 |
|                         mem_reg_0_3_48_53                                          |    <0.001 |
|                         mem_reg_0_3_54_59                                          |    <0.001 |
|                         mem_reg_0_3_60_65                                          |    <0.001 |
|                         mem_reg_0_3_66_71                                          |    <0.001 |
|                         mem_reg_0_3_72_77                                          |    <0.001 |
|                         mem_reg_0_3_78_79                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                            |    <0.001 |
|                         mem_reg_0_15_0_5                                           |    <0.001 |
|                         mem_reg_0_15_12_17                                         |    <0.001 |
|                         mem_reg_0_15_18_23                                         |    <0.001 |
|                         mem_reg_0_15_24_29                                         |    <0.001 |
|                         mem_reg_0_15_30_35                                         |    <0.001 |
|                         mem_reg_0_15_36_41                                         |    <0.001 |
|                         mem_reg_0_15_42_47                                         |    <0.001 |
|                         mem_reg_0_15_48_53                                         |    <0.001 |
|                         mem_reg_0_15_54_59                                         |    <0.001 |
|                         mem_reg_0_15_60_65                                         |    <0.001 |
|                         mem_reg_0_15_66_71                                         |    <0.001 |
|                         mem_reg_0_15_6_11                                          |    <0.001 |
|                         mem_reg_0_15_72_77                                         |    <0.001 |
|                         mem_reg_0_15_78_79                                         |    <0.001 |
|             mc0                                                                    |     0.006 |
|               bank_mach0                                                           |     0.003 |
|                 arb_mux0                                                           |    <0.001 |
|                   arb_row_col0                                                     |    <0.001 |
|                     col_arb0                                                       |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                        |    <0.001 |
|                     row_arb0                                                       |    <0.001 |
|                   arb_select0                                                      |    <0.001 |
|                 bank_cntrl[0].bank0                                                |    <0.001 |
|                   bank_compare0                                                    |    <0.001 |
|                   bank_queue0                                                      |    <0.001 |
|                   bank_state0                                                      |    <0.001 |
|                 bank_cntrl[1].bank0                                                |    <0.001 |
|                   bank_compare0                                                    |    <0.001 |
|                   bank_queue0                                                      |    <0.001 |
|                   bank_state0                                                      |    <0.001 |
|                 bank_cntrl[2].bank0                                                |    <0.001 |
|                   bank_compare0                                                    |    <0.001 |
|                   bank_queue0                                                      |    <0.001 |
|                   bank_state0                                                      |    <0.001 |
|                 bank_cntrl[3].bank0                                                |    <0.001 |
|                   bank_compare0                                                    |    <0.001 |
|                   bank_queue0                                                      |    <0.001 |
|                   bank_state0                                                      |    <0.001 |
|                 bank_common0                                                       |    <0.001 |
|               col_mach0                                                            |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                      |    <0.001 |
|               rank_mach0                                                           |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                          |    <0.001 |
|                 rank_common0                                                       |    <0.001 |
|                   maintenance_request.maint_arb0                                   |    <0.001 |
|           u_ui_top                                                                 |     0.008 |
|             ui_cmd0                                                                |    <0.001 |
|             ui_rd_data0                                                            |    <0.001 |
|             ui_wr_data0                                                            |     0.007 |
|               pointer_ram.rams[0].RAM32M0                                          |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[48].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[49].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[50].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[51].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[52].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[53].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[54].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[55].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[56].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[57].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[58].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[59].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[60].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[61].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[62].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[63].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[64].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[65].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[66].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[67].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[68].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[69].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[70].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[71].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[72].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[73].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[74].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[75].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[76].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[77].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[78].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[79].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[80].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[81].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[82].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[83].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[84].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[85].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[86].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[87].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[88].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[89].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                |    <0.001 |
|               write_buffer.wr_buffer_ram[90].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[91].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[92].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[93].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[94].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[95].RAM32M0                               |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                |    <0.001 |
|   ocram.ahbram0                                                                    |    <0.001 |
|     aram                                                                           |    <0.001 |
|       sbw.uni.x0                                                                   |    <0.001 |
|   reset_pad                                                                        |     0.000 |
|     xcv.x0                                                                         |     0.000 |
|   rst0                                                                             |    <0.001 |
|     syncinrst.syncreg0                                                             |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|     syncinrst.syncreg1                                                             |    <0.001 |
|       sync0.syncreg.syncregs[1].dff                                                |    <0.001 |
|       sync0.syncreg.syncregs[2].dff                                                |    <0.001 |
|   rst1                                                                             |    <0.001 |
|   sw4_pad                                                                          |     0.000 |
|     xcv.x0                                                                         |     0.000 |
|       cmos0.cmos_25.slow0.op                                                       |     0.000 |
|   u_ila_0                                                                          |     0.039 |
|     inst                                                                           |     0.039 |
|       ila_core_inst                                                                |     0.039 |
|         ila_trace_memory_inst                                                      |     0.007 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |     0.007 |
|             inst_blk_mem_gen                                                       |     0.007 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |     0.007 |
|                 valid.cstr                                                         |     0.007 |
|                   ramloop[0].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[1].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[2].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[3].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[4].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[5].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[6].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[7].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[8].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[9].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|         u_ila_cap_ctrl                                                             |    <0.001 |
|           U_CDONE                                                                  |    <0.001 |
|           U_NS0                                                                    |    <0.001 |
|           U_NS1                                                                    |    <0.001 |
|           u_cap_addrgen                                                            |    <0.001 |
|             U_CMPRESET                                                             |    <0.001 |
|             u_cap_sample_counter                                                   |    <0.001 |
|               U_SCE                                                                |    <0.001 |
|               U_SCMPCE                                                             |    <0.001 |
|               U_SCRST                                                              |    <0.001 |
|               u_scnt_cmp                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|             u_cap_window_counter                                                   |    <0.001 |
|               U_WCE                                                                |    <0.001 |
|               U_WHCMPCE                                                            |    <0.001 |
|               U_WLCMPCE                                                            |    <0.001 |
|               u_wcnt_hcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               u_wcnt_lcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|         u_ila_regs                                                                 |     0.019 |
|           MU_SRL[0].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[42].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[43].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[44].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[45].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[46].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[47].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[48].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[49].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[50].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[51].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[52].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[53].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[54].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[55].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[56].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[57].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[58].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[59].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[60].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[61].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[62].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[63].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[64].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[65].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[66].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[67].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[68].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[69].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[70].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[71].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[72].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[73].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[74].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[75].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[76].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[77].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[78].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[79].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[80].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[81].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[82].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[83].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[84].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[85].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[86].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[87].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[88].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[89].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[90].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[91].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[92].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[93].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[94].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[95].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[96].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[97].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[98].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                     |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                     |    <0.001 |
|           U_XSDB_SLAVE                                                             |    <0.001 |
|           reg_15                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_16                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_17                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_18                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_19                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_1a                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_6                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_7                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_8                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_80                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_81                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_82                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_83                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_84                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_85                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_887                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_88d                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_890                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_9                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_srl_fff                                                              |    <0.001 |
|           reg_stream_ffd                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_stream_ffe                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|         u_ila_reset_ctrl                                                           |    <0.001 |
|           arm_detection_inst                                                       |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |    <0.001 |
|           halt_detection_inst                                                      |    <0.001 |
|         u_trig                                                                     |     0.008 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                      |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                      |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                      |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           U_TM                                                                     |     0.007 |
|             N_DDR_MODE.G_NMU[0].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[36].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[37].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[38].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[39].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[40].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[41].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[42].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[43].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[44].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[45].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[46].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[47].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[48].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[49].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[50].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[51].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[52].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[53].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[54].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[55].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[56].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[57].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[58].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[59].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[60].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[61].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[62].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[63].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[64].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[65].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[66].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[67].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[68].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[69].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[70].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[71].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[72].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[73].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[74].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[75].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[76].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[77].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[78].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[79].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[80].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[81].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[82].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[83].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[84].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[85].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[86].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[87].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[88].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[89].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[90].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[91].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[92].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[93].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[94].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[95].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[96].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[97].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[98].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|         xsdb_memory_read_inst                                                      |     0.001 |
|   ua1.uart1                                                                        |     0.001 |
+------------------------------------------------------------------------------------+-----------+


