// Seed: 1725931852
module module_0 (
    input wor id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    input supply1 id_5,
    input tri0 id_6
    , id_21,
    input wor id_7,
    output tri1 id_8
    , id_22,
    input wor id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri id_12,
    input wor id_13,
    input wand id_14,
    input wor id_15,
    input uwire id_16,
    input wor id_17,
    output tri0 id_18,
    output wire id_19
);
  wire  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  logic id_38 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input wor id_3,
    input wire id_4,
    output supply1 id_5,
    output wor id_6,
    output tri0 id_7,
    output supply1 id_8,
    input wire id_9,
    input uwire id_10
);
  assign id_8 = id_3;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_9,
      id_9,
      id_3,
      id_10,
      id_0,
      id_5,
      id_10,
      id_1,
      id_9,
      id_6,
      id_3,
      id_4,
      id_9,
      id_10,
      id_3,
      id_5,
      id_1
  );
endmodule
