<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;__ez.queue=function(){var e=0,i=0,t=[],n=!1,s=[],r=[],o=!0,a=function(e,i,n,s,r,o,a){var l=this;this.name=e,this.funcName=i,this.parameters=null===n?null:n instanceof Array?n:[n],this.isBlock=s,this.blockedBy=r,this.deleteWhenComplete=o,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),l.isInitialized=!0,l.isComplete=!0,u("... func.apply: "+e);var i=l.funcName.split("."),n=null;i.length>3||(n=3===i.length?window[i[0]][i[1]][i[2]]:2===i.length?window[i[0]][i[1]]:window[l.funcName]),null!=n&&n.apply(null,this.parameters),!0===l.deleteWhenComplete&&delete t[e],!0===l.isBlock&&(u("----- F'D: "+l.name),f())}},l=function(e,i,t,n,s,r,o){var a=this;this.name=e,this.path=i,this.async=s,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=o,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)?window.__ezScriptHost+e:e},this.process=function(){a.isInitialized=!0,u("... file = "+e);var i=document.createElement("script");i.src=this.getSrc(this.path),!0===s?i.async=!0:!0===r&&(i.defer=!0),i.onerror=function(){u("----- ERR'D: "+a.name),a.isError=!0,!0===a.isBlock&&f()},i.onreadystatechange=i.onload=function(){var e=i.readyState;u("----- F'D: "+a.name),e&&!/loaded|complete/.test(e)||(a.isComplete=!0,!0===a.isBlock&&f())},document.getElementsByTagName("head")[0].appendChild(i)}},c=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function d(e){!0!==h(e)&&0!=o&&e.process()}function h(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(e.blockedBy instanceof Array)for(var i=0;i<e.blockedBy.length;i++){var s=e.blockedBy[i];if(!1===t.hasOwnProperty(s))return u(e.name+" blocked = "+s),!0;if(!0===e.proceedIfError&&!0===t[s].isError)return!1;if(!1===t[s].isComplete)return u(e.name+" blocked = "+s),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function f(){++e>200||(u("let's go"),m(s),m(r))}function m(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||h(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),f()}),5e3)}),!1),{addFile:function(e,i,n,o,a,c,h,u){var f=new l(e,i,n,o,a,c,h);!0===u?s[e]=f:r[e]=f,t[e]=f,d(f)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,d(n)},addFunc:function(e,n,o,l,c,h,u,f,m){!0===h&&(e=e+"_"+i++);var p=new a(e,n,o,l,c,u,f);!0===m?s[e]=p:r[e]=p,t[e]=p,d(p)},addDelayFunc:function(e,i,n){var s=new a(e,i,n,!1,[],!0,!0);s.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=s,t[e]=s,d(s)},items:t,processAll:f,setallowLoad:function(e){o=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new c(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&h(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=2', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/memphis.js', '/detroitchicago/memphis.js?gcb=195-3&cb=21', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/minneapolis.js', '/detroitchicago/minneapolis.js?gcb=195-3&cb=4', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/rochester.js', '/detroitchicago/rochester.js?gcb=195-3&cb=13', false, ['/detroitchicago/memphis.js','/detroitchicago/minneapolis.js'], true, false, true, false);!function(){var e;__ez.vep=(e=[],{Add:function(i,t){__ez.dot.isDefined(i)&&__ez.dot.isValid(t)&&e.push({type:"video",video_impression_id:i,domain_id:__ez.dot.getDID(),t_epoch:__ez.dot.getEpoch(0),data:__ez.dot.dataToStr(t)})},Fire:function(){if(void 0===document.visibilityState||"prerender"!==document.visibilityState){if(__ez.dot.isDefined(e)&&e.length>0)for(;e.length>0;){var i=5;i>e.length&&(i=e.length);var t=e.splice(0,i),o=__ez.dot.getURL("/detroitchicago/grapefruit.gif")+"?orig="+(!0===__ez.template.isOrig?1:0)+"&v="+btoa(JSON.stringify(t));__ez.dot.Fire(o)}e=[]}}})}();</script><script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>!function(){function e(i){return e="function"==typeof Symbol&&"symbol"==typeof Symbol.iterator?function(e){return typeof e}:function(e){return e&&"function"==typeof Symbol&&e.constructor===Symbol&&e!==Symbol.prototype?"symbol":typeof e},e(i)}__ez.pel=function(){var i=[];function t(t,o,d,_,n,r,a,s){if(__ez.dot.isDefined(t)&&0!=__ez.dot.isAnyDefined(t.getSlotElementId,t.ElementId)){void 0===s&&(s=!1);var p=parseInt(__ez.dot.getTargeting(t,"ap")),f=__ez.dot.getSlotIID(t),u=__ez.dot.getAdUnit(t,s),z=parseInt(__ez.dot.getTargeting(t,"compid")),g=0,c=0,l=function(i){if("undefined"==typeof _ezim_d)return!1;var t=__ez.dot.getAdUnitPath(i).split("/").pop();if("object"===("undefined"==typeof _ezim_d?"undefined":e(_ezim_d))&&_ezim_d.hasOwnProperty(t))return _ezim_d[t];for(var o in _ezim_d)if(o.split("/").pop()===t)return _ezim_d[o];return!1}(t);"object"==e(l)&&(void 0!==l.creative_id&&(c=l.creative_id),void 0!==l.line_item_id&&(g=l.line_item_id)),__ez.dot.isDefined(f,u)&&__ez.dot.isValid(o)&&("0"===f&&!0!==s||""===u||i.push({type:"impression",impression_id:f,domain_id:__ez.dot.getDID(),unit:u,t_epoch:__ez.dot.getEpoch(0),revenue:d,est_revenue:_,ad_position:p,ad_size:"",bid_floor_filled:n,bid_floor_prev:r,stat_source_id:a,country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:z,line_item_id:g,creative_id:c,data:__ez.dot.dataToStr(o),is_orig:s||__ez.template.isOrig}))}}function o(){void 0!==document.visibilityState&&"prerender"===document.visibilityState||(__ez.dot.isDefined(i)&&i.length>0&&[i.filter((function(e){return e.is_orig})),i.filter((function(e){return!e.is_orig}))].forEach((function(e){for(;e.length>0;){var i=e[0].is_orig||!1,t=5;t>e.length&&(t=e.length);var o=e.splice(0,t),d=__ez.dot.getURL("/porpoiseant/army.gif")+"?orig="+(!0===i?1:0)+"&sts="+btoa(JSON.stringify(o));(void 0!==window.isAmp&&isAmp||void 0!==window.ezWp&&ezWp)&&void 0!==window._ezaq&&_ezaq.hasOwnProperty("domain_id")&&(d+="&visit_uuid="+_ezaq.visit_uuid),__ez.dot.Fire(d)}})),i=[])}return{Add:t,AddAndFire:function(e,i){t(e,i,0,0,0,0,0),o()},AddAndFireOrig:function(e,i){t(e,i,0,0,0,0,0,!0),o()},AddById:function(e,t,o,d){var _=e.split("/");if(__ez.dot.isDefined(e)&&3===_.length&&__ez.dot.isValid(t)){var n=_[0],r={type:"impression",impression_id:_[2],domain_id:__ez.dot.getDID(),unit:n,t_epoch:__ez.dot.getEpoch(0),pageview_id:__ez.dot.getPageviewId(),data:__ez.dot.dataToStr(t),is_orig:o||__ez.template.isOrig};void 0!==d&&(r.revenue=d),i.push(r)}},Fire:o,GetPixels:function(){return i}}}()}();__ez.queue.addFile('/detroitchicago/raleigh.js', '/detroitchicago/raleigh.js?gcb=195-3&cb=6', false, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/tampa.js', '/detroitchicago/tampa.js?gcb=195-3&cb=5', false, [], true, false, true, false);</script>
<script data-ezscrex="false" data-cfasync="false">(function(){if("function"===typeof window.CustomEvent)return!1;window.CustomEvent=function(c,a){a=a||{bubbles:!1,cancelable:!1,detail:null};var b=document.createEvent("CustomEvent");b.initCustomEvent(c,a.bubbles,a.cancelable,a.detail);return b}})();</script><script data-ezscrex="false" data-cfasync="false">__ez.queue.addFile('/detroitchicago/tulsa.js', '/detroitchicago/tulsa.js?gcb=195-3&cb=7', false, [], true, false, true, false);</script>

<title>Loihi  - Intel - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"intel/loihi","wgTitle":"intel/loihi","wgCurRevisionId":99351,"wgRevisionId":99351,"wgArticleId":27133,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["all neuromorphic chip models","neuromorphic chip models by intel"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"intel/loihi","wgRelevantArticleId":27133,"wgRequestId":"64fd6a1912848c1f096e1d0d","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"Intel_Loihi","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/intel/loihi"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="intel/loihi" href="/w/index.php?title=Special:ExportRDF/intel/loihi&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=intel/loihi&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=intel/loihi&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikichip.org/w/api.php?action=rsd"/>
<link rel="canonical" href="https://en.wikichip.org/wiki/intel/loihi"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="https://en.wikichip.org/w/images/thumb/a/a2/loihi_%28front%29.png/200px-loihi_%28front%29.png"/>
<meta property="og:image" content="https://en.wikichip.org/w/images/thumb/a/a2/loihi_%28front%29.png/200px-loihi_%28front%29.png"/>
<meta property="og:title" content="Loihi  - Intel - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Loihi (pronounced low-ee-hee) is a neuromorphic research test chip designed by Intel Labs that uses an asynchronous spiking neural network (SNN) to implement adaptive self-modifying event-driven fine-grained parallel computations used to implement learning and inference with high efficiency. The chip is a 128-neuromorphic cores many-core IC fabricated on Intel&#39;s 14 nm process and features a unique programmable microcode learning engine for on-chip SNN training. The chip was formally presented at the 2018 Neuro Inspired Computational Elements (NICE) workshop in Oregon."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type="text/javascript">var ezouid = "1";</script><base href="https://en.wikichip.org/wiki/Intel_Loihi"><script type='text/javascript'>
var ezoTemplate = 'old_site_gc';
if(typeof ezouid == 'undefined')
{
    var ezouid = 'none';
}
var ezoFormfactor = '1';
var ezo_elements_to_check = Array();
</script><!-- START EZHEAD -->
<script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script>
<!--{jquery}-->
<!-- END EZHEAD -->
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">var _ezaq = {"ad_cache_level":0,"ad_lazyload_version":0,"ad_load_version":0,"city":"Ashburn","country":"US","days_since_last_visit":-1,"domain_id":86609,"domain_test_group":20230808,"engaged_time_visit":0,"ezcache_level":0,"ezcache_skip_code":0,"form_factor_id":1,"framework_id":1,"is_return_visitor":false,"is_sitespeed":0,"last_page_load":"","last_pageview_id":"","lt_cache_level":0,"metro_code":511,"page_ad_positions":"","page_view_count":0,"page_view_id":"dfd971ac-cd33-45e8-4ee9-c3eb8594323a","position_selection_id":0,"postal_code":"20149","pv_event_count":0,"response_size_orig":81182,"response_time_orig":162,"serverid":"44.197.116.21:16695","state":"VA","t_epoch":1669947597,"template_id":126,"time_on_site_visit":0,"url":"https://en.wikichip.org/wiki/Intel_Loihi","user_id":0,"word_count":2306,"worst_bad_word_level":0};var _ezExtraQueries = "&ez_orig=1";</script>
<script data-ezscrex='false' data-pagespeed-no-defer data-cfasync='false'>
function create_ezolpl(pvID, rv) {
    var d = new Date();
    d.setTime(d.getTime() + (365*24*60*60*1000));
    var expires = "expires="+d.toUTCString();
    __ez.ck.setByCat("ezux_lpl_86609=" + new Date().getTime() + "|" + pvID + "|" + rv + "; " + expires, 3);
}
function attach_ezolpl(pvID, rv) {
    if (document.readyState === "complete") {
        create_ezolpl(pvID, rv);
    }
    if(window.attachEvent) {
        window.attachEvent("onload", create_ezolpl, pvID, rv);
    } else {
        if(window.onload) {
            var curronload = window.onload;
            var newonload = function(evt) {
                curronload(evt);
                create_ezolpl(pvID, rv);
            };
            window.onload = newonload;
        } else {
            window.onload = create_ezolpl.bind(null, pvID, rv);
        }
    }
}

__ez.queue.addFunc("attach_ezolpl", "attach_ezolpl", ["dfd971ac-cd33-45e8-4ee9-c3eb8594323a", "false"], false, ['/detroitchicago/boise.js'], true, false, false, false);
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-intel_loihi rootpage-intel skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel">Intel</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd">AMD</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/intel/loihi">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:intel/loihi"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=intel/loihi&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=intel/loihi&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=intel%2Floihi"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/intel/loihi"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/intel/loihi"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=intel/loihi&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=intel/loihi&amp;oldid=99351"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=intel/loihi&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:intel-2Floihi"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Loihi  - Intel    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/intel" title="intel">intel</a></span><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=Intel_Loihi&amp;redirect=no" class="mw-redirect" title="Intel Loihi">Intel Loihi</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: left; font-weight: bold;"><a href="/wiki/Special:FormEdit/chip/intel/loihi" title="Special:FormEdit/chip/intel/loihi"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Loihi</td></tr><tr><td colspan="2" style="text-align: center;"><img alt="loihi (front).png" src="/w/images/thumb/a/a2/loihi_%28front%29.png/200px-loihi_%28front%29.png" width="200" height="197" class="wikichip_ogimage" srcset="/w/images/thumb/a/a2/loihi_%28front%29.png/300px-loihi_%28front%29.png 1.5x, /w/images/thumb/a/a2/loihi_%28front%29.png/400px-loihi_%28front%29.png 2x"/></td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Designer</td><td style="width: 99%;"><a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a></td></tr><tr><td class="label">Manufacturer</td><td><a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a></td></tr><tr><td class="label">Market</td><td>Artificial Intelligence</td></tr><tr><td class="label">Introduction</td><td>September 25, 2017 (announced)<br/>January, 2018 (launched)</td></tr><tr><td class="label">Shop</td><td><a rel="nofollow" class="external text" href="https://www.amazon.com/gp/search?ie=UTF8&amp;tag=wikichip-20&amp;linkCode=ur2&amp;linkId=aed902a15f809f6661ea2887020a7a0e&amp;camp=1789&amp;creative=9325&amp;index=electronics&amp;keywords=Intel%20Loihi">Amazon</a></td></tr><tr><td class="header" colspan="2">Neuromorphic Specs</td></tr><tr><td class="label">Neurons</td><td>131,072</td></tr><tr><td class="label">Synapses</td><td>130,000,000</td></tr><tr><td class="header" colspan="2">Microarchitecture</td></tr><tr><td class="label">Process</td><td><a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm</a></td></tr><tr><td class="label">Transistors</td><td>2,070,000,000</td></tr><tr><td class="label">Technology</td><td>CMOS</td></tr><tr><td class="label">Die</td><td>60 mm²</td></tr><tr><td class="header" colspan="2">Multiprocessing</td></tr><tr><td class="label">Max SMP</td><td>16,384-Way (Multiprocessor)</td></tr><tr><td class="label">V<sub>core</sub></td><td>0.50 V-1.25 V</td></tr><tr><td class="header" colspan="2">Packaging</td></tr><tr><td colspan="2" style="text-align: center;"><img alt="loihi (back).png" src="/w/images/thumb/e/e9/loihi_%28back%29.png/200px-loihi_%28back%29.png" width="200" height="200" srcset="/w/images/thumb/e/e9/loihi_%28back%29.png/300px-loihi_%28back%29.png 1.5x, /w/images/thumb/e/e9/loihi_%28back%29.png/400px-loihi_%28back%29.png 2x"/></td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/intel/loihi_2" title="intel/loihi 2">Loihi 2</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr></tbody></table>
<p><b>Loihi</b> (pronounced <i>low-ee-hee</i>) is a <a href="/wiki/neuromorphic_chip" title="neuromorphic chip">neuromorphic</a> research test chip designed by <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a> Labs that uses an asynchronous <a href="/w/index.php?title=spiking_neural_network&amp;action=edit&amp;redlink=1" class="new" title="spiking neural network (page does not exist)">spiking neural network</a> (SNN) to implement adaptive self-modifying event-driven fine-grained parallel computations used to implement learning and inference with high efficiency. The chip is a 128-neuromorphic cores <a href="/wiki/many-core" class="mw-redirect" title="many-core">many-core</a> IC fabricated on Intel&#39;s <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a> and features a unique programmable microcode learning engine for on-chip <a href="/w/index.php?title=spiking_neural_network&amp;action=edit&amp;redlink=1" class="new" title="spiking neural network (page does not exist)">SNN</a> training. The chip was formally presented at the 2018 Neuro Inspired Computational Elements (NICE) workshop in Oregon.
</p><p>The chip is named after the Loihi volcano as a play-on-words - <a href="http://en.wikipedia.org/wiki/L%C5%8D%CA%BBihi_Seamount" class="extiw" title="wikipedia:Lōʻihi Seamount">Loihi</a> is an emerging Hawaiian submarine volcano that is set to surface one day.
</p><p>Loihi was succeeded by <a href="/wiki/intel/loihi_2" title="intel/loihi 2">Loihi 2</a> in late 2021.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Architecture"><span class="tocnumber">2</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Neuromorphic_Core"><span class="tocnumber">2.1</span> <span class="toctext">Neuromorphic Core</span></a>
<ul>
<li class="toclevel-3 tocsection-4"><a href="#Operation_and_Communication"><span class="tocnumber">2.1.1</span> <span class="toctext">Operation and Communication</span></a></li>
<li class="toclevel-3 tocsection-5"><a href="#Self-learning"><span class="tocnumber">2.1.2</span> <span class="toctext">Self-learning</span></a>
<ul>
<li class="toclevel-4 tocsection-6"><a href="#Programming"><span class="tocnumber">2.1.2.1</span> <span class="toctext">Programming</span></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-7"><a href="#Loihi-based_neuromorphic_system"><span class="tocnumber">3</span> <span class="toctext">Loihi-based neuromorphic system</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#Kapoho_Bay_.282_chip.2C_262K_neurons.29"><span class="tocnumber">3.1</span> <span class="toctext">Kapoho Bay (2 chip, 262K neurons)</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Wolf_Mountain_.284_chip.2C_524K_neurons.29"><span class="tocnumber">3.2</span> <span class="toctext">Wolf Mountain (4 chip, 524K neurons)</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Nahuku_.2832_chip.2C_4M_neurons.29"><span class="tocnumber">3.3</span> <span class="toctext">Nahuku (32 chip, 4M neurons)</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Pohoiki_Beach_.2864_chip.2C_8M_neurons.29"><span class="tocnumber">3.4</span> <span class="toctext">Pohoiki Beach (64 chip, 8M neurons)</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#Pohoiki_Springs_.28768_chip.2C_100M_neurons.29"><span class="tocnumber">3.5</span> <span class="toctext">Pohoiki Springs (768 chip, 100M neurons)</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-13"><a href="#Die"><span class="tocnumber">4</span> <span class="toctext">Die</span></a></li>
<li class="toclevel-1 tocsection-14"><a href="#Bibliography"><span class="tocnumber">5</span> <span class="toctext">Bibliography</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#See_also"><span class="tocnumber">6</span> <span class="toctext">See also</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=1" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Announced in September 2017, Loihi is predominantly a research chip meaning performance characteristics are not guaranteed. This is Intel&#39;s 5th chip in the neuromorphic category. The first three chips were early internal test chips while the fourth is a <a href="/wiki/10_nm" class="mw-redirect" title="10 nm">10 nm</a> wafer-level probe study. Loihi consists of an asynchronous <a href="/w/index.php?title=spiking_neural_network&amp;action=edit&amp;redlink=1" class="new" title="spiking neural network (page does not exist)">spiking neural network</a> (SNN) meaning instead of manipulating signals, the chip sends spikes along activate synapses. Connections are asynchronous and highly timed based. Neuromorphic cores containing many neurons are interlinked and receive spikes from elsewhere in the network. When received spikes accumulate for a certain period of time and reach a set threshold, the core will fire off its own spikes to its connected neurons. Preceding spikes reinforce each other and the neuron connections while spikes that follow will inhibit the connection, declining the connectivity until all activities are halted.
</p><p>The chip was initially tested and simulated using FPGAs. Actual silicon implementations arrived in late November.
</p><p>Loihi is fabricated on Intel&#39;s <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a> and has a total of 130,000 artificial neurons and 130 million synapses. In addition to the 128 neuromorphic cores, there are 3 managing <a href="/w/index.php?title=intel/microarchitectures/lakemont&amp;action=edit&amp;redlink=1" class="new" title="intel/microarchitectures/lakemont (page does not exist)">Lakemont cores</a>.
</p>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=2" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatright"><a href="/wiki/File:loihi_mesh_chips.png" class="image"><img alt="loihi mesh chips.png" src="/w/images/thumb/0/06/loihi_mesh_chips.png/300px-loihi_mesh_chips.png" width="300" height="331" srcset="/w/images/thumb/0/06/loihi_mesh_chips.png/450px-loihi_mesh_chips.png 1.5x, /w/images/thumb/0/06/loihi_mesh_chips.png/600px-loihi_mesh_chips.png 2x"/></a></div>
<p>The chip consists of a <a href="/wiki/many-core" class="mw-redirect" title="many-core">many-core</a> mesh of 128 neuromorphic cores, three <a href="/w/index.php?title=intel/microarchitectures/lakemont&amp;action=edit&amp;redlink=1" class="new" title="intel/microarchitectures/lakemont (page does not exist)">Lakemont</a> <a href="/wiki/x86" title="x86">x86</a> <a href="/wiki/physical_cores" class="mw-redirect" title="physical cores">cores</a> (<a href="/wiki/intel/quark" title="intel/quark">Quark</a>), and an off-chip communication interface that allows the chip to scale out to many other chips in the four planar directions (as shown on the right). The implemented mesh protocol supports up to 4,096 on-chip cores and up to 16,384 chips.
</p><p>The chip itself implements a fully asynchronous <a href="/wiki/many-core" class="mw-redirect" title="many-core">many-core</a> <a href="/w/index.php?title=mesh_topology&amp;action=edit&amp;redlink=1" class="new" title="mesh topology (page does not exist)">mesh</a> of 128 neuromorphic cores. It implements a <a href="/w/index.php?title=spiking_neural_network&amp;action=edit&amp;redlink=1" class="new" title="spiking neural network (page does not exist)">spiking neural network</a> (SNN) whereby at any given time one or more of the implemented neurons may send out an impulse (i.e., spike) to its neighbors through the directed links (synapses). All neurons have a local state with their own set of rules that affects their evolution and the timing of spike generation. Interaction is entirely asynchronous, sporadic, and independent of any other neuron on the network. A unique feature of Loihi&#39;s neuromorphic cores is their integrated learning engine which enables full on-chip learning via programmable microcode learning rules.
</p><p>Core-to-core communication is done in using packetized messages with write, read request, and read response messages for core management and <a href="/wiki/x86" title="x86">x86</a>-to-x86 messaging, spike messages, and barrier messages (for synchronization).
</p>
<h3><span class="mw-headline" id="Neuromorphic_Core">Neuromorphic Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=3" title="Edit section: Neuromorphic Core">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Loihi implements 128 neuromorphic cores, each containing 1,024 primitive spiking neural units grouped into tree-like structures in order to simplify the implementation. Each of those groups shares the same <a href="/w/index.php?title=fan-in&amp;action=edit&amp;redlink=1" class="new" title="fan-in (page does not exist)">fan-in</a> and <a href="/w/index.php?title=fan-out&amp;action=edit&amp;redlink=1" class="new" title="fan-out (page does not exist)">fan-out</a> connections, configuration, and state variables in ten architectural memories.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:loihi_core_block_diagram.svg" class="image"><img alt="loihi core block diagram.svg" src="/w/images/thumb/f/f7/loihi_core_block_diagram.svg/900px-loihi_core_block_diagram.svg.png" width="900" height="786" srcset="/w/images/thumb/f/f7/loihi_core_block_diagram.svg/1350px-loihi_core_block_diagram.svg.png 1.5x, /w/images/thumb/f/f7/loihi_core_block_diagram.svg/1800px-loihi_core_block_diagram.svg.png 2x"/></a></dd></dl>
<p><br/>
Above is the block diagram of the major memory blocks where the various connectivities, configurations, and dynamic states of all the neurons that are mapped to the neuromorphic core. Each core incorporates a total of 2 Mib (including ECC). Spikes are received on the input side, handled internally (synaptic/group update), and a spike is optionally generated in the output if the various conditions are met. For the most part, those blocks operate independently with little control synchronization. Intel has <a href="/w/index.php?title=parallelized&amp;action=edit&amp;redlink=1" class="new" title="parallelized (page does not exist)">parallelized</a> the hardware where a single large event can be handled more efficiently as a few smaller events. This is shown as a dotted line. One example Intel provided is extracting synapses from the memory and to the dendrite accumulator through the modification and even the learning engine is with up to four-way parallelism. In addition to the normal flow, there&#39;s the configurable learning engine shown under the major blocks (described below).
</p><p>Loihi implements a variant of the <a href="/w/index.php?title=current-based_synapse&amp;action=edit&amp;redlink=1" class="new" title="current-based synapse (page does not exist)">current-based synapse</a> (CUBA) <a href="/w/index.php?title=leaky_integrate-and-fire_neuron&amp;action=edit&amp;redlink=1" class="new" title="leaky integrate-and-fire neuron (page does not exist)">leaky integrate-and-fire neuron</a> model with two internal state variables:
</p>
<ul><li> Synaptic response current <svg xmlns:xlink="http://www.w3.org/1999/xlink" width="4.827ex" height="2.843ex" style="vertical-align: -0.838ex;" viewBox="0 -863.1 2078.5 1223.9" xmlns="http://www.w3.org/2000/svg" role="math" aria-labelledby="MathJax-SVG-1-Title MathJax-SVG-1-Desc">
<title id="MathJax-SVG-1-Title">Equation</title>
<desc id="MathJax-SVG-1-Desc">u Subscript i Baseline left-parenthesis t right-parenthesis</desc>
<defs aria-hidden="true">
<path stroke-width="10" id="E1-MJMATHI-75" d="M21 287Q21 295 30 318T55 370T99 420T158 442Q204 442 227 417T250 358Q250 340 216 246T182 105Q182 62 196 45T238 27T291 44T328 78L339 95Q341 99 377 247Q407 367 413 387T427 416Q444 431 463 431Q480 431 488 421T496 402L420 84Q419 79 419 68Q419 43 426 35T447 26Q469 29 482 57T512 145Q514 153 532 153Q551 153 551 144Q550 139 549 130T540 98T523 55T498 17T462 -8Q454 -10 438 -10Q372 -10 347 46Q345 45 336 36T318 21T296 6T267 -6T233 -11Q189 -11 155 7Q103 38 103 113Q103 170 138 262T173 379Q173 380 173 381Q173 390 173 393T169 400T158 404H154Q131 404 112 385T82 344T65 302T57 280Q55 278 41 278H27Q21 284 21 287Z"></path>
<path stroke-width="10" id="E1-MJMATHI-69" d="M184 600Q184 624 203 642T247 661Q265 661 277 649T290 619Q290 596 270 577T226 557Q211 557 198 567T184 600ZM21 287Q21 295 30 318T54 369T98 420T158 442Q197 442 223 419T250 357Q250 340 236 301T196 196T154 83Q149 61 149 51Q149 26 166 26Q175 26 185 29T208 43T235 78T260 137Q263 149 265 151T282 153Q302 153 302 143Q302 135 293 112T268 61T223 11T161 -11Q129 -11 102 10T74 74Q74 91 79 106T122 220Q160 321 166 341T173 380Q173 404 156 404H154Q124 404 99 371T61 287Q60 286 59 284T58 281T56 279T53 278T49 278T41 278H27Q21 284 21 287Z"></path>
<path stroke-width="10" id="E1-MJMAIN-28" d="M94 250Q94 319 104 381T127 488T164 576T202 643T244 695T277 729T302 750H315H319Q333 750 333 741Q333 738 316 720T275 667T226 581T184 443T167 250T184 58T225 -81T274 -167T316 -220T333 -241Q333 -250 318 -250H315H302L274 -226Q180 -141 137 -14T94 250Z"></path>
<path stroke-width="10" id="E1-MJMATHI-74" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"></path>
<path stroke-width="10" id="E1-MJMAIN-29" d="M60 749L64 750Q69 750 74 750H86L114 726Q208 641 251 514T294 250Q294 182 284 119T261 12T224 -76T186 -143T145 -194T113 -227T90 -246Q87 -249 86 -250H74Q66 -250 63 -250T58 -247T55 -238Q56 -237 66 -225Q221 -64 221 250T66 725Q56 737 55 738Q55 746 60 749Z"></path>
</defs>
<g stroke="currentColor" fill="currentColor" stroke-width="0" transform="matrix(1 0 0 -1 0 0)" aria-hidden="true">
 <use xlink:href="#E1-MJMATHI-75" x="0" y="0"></use>
 <use transform="scale(0.707)" xlink:href="#E1-MJMATHI-69" x="816" y="-213"></use>
 <use xlink:href="#E1-MJMAIN-28" x="924" y="0"></use>
 <use xlink:href="#E1-MJMATHI-74" x="1318" y="0"></use>
 <use xlink:href="#E1-MJMAIN-29" x="1684" y="0"></use>
</g>
</svg> - the weighted sum of the input spikes and a constant bias</li>
<li> Membrane potential <svg xmlns:xlink="http://www.w3.org/1999/xlink" width="4.652ex" height="2.843ex" style="vertical-align: -0.838ex;" viewBox="0 -863.1 2002.8 1223.9" xmlns="http://www.w3.org/2000/svg" role="math" aria-labelledby="MathJax-SVG-1-Title MathJax-SVG-1-Desc">
<title id="MathJax-SVG-1-Title">Equation</title>
<desc id="MathJax-SVG-1-Desc">v Subscript t Baseline left-parenthesis t right-parenthesis</desc>
<defs aria-hidden="true">
<path stroke-width="10" id="E1-MJMATHI-76" d="M173 380Q173 405 154 405Q130 405 104 376T61 287Q60 286 59 284T58 281T56 279T53 278T49 278T41 278H27Q21 284 21 287Q21 294 29 316T53 368T97 419T160 441Q202 441 225 417T249 361Q249 344 246 335Q246 329 231 291T200 202T182 113Q182 86 187 69Q200 26 250 26Q287 26 319 60T369 139T398 222T409 277Q409 300 401 317T383 343T365 361T357 383Q357 405 376 424T417 443Q436 443 451 425T467 367Q467 340 455 284T418 159T347 40T241 -11Q177 -11 139 22Q102 54 102 117Q102 148 110 181T151 298Q173 362 173 380Z"></path>
<path stroke-width="10" id="E1-MJMATHI-74" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"></path>
<path stroke-width="10" id="E1-MJMAIN-28" d="M94 250Q94 319 104 381T127 488T164 576T202 643T244 695T277 729T302 750H315H319Q333 750 333 741Q333 738 316 720T275 667T226 581T184 443T167 250T184 58T225 -81T274 -167T316 -220T333 -241Q333 -250 318 -250H315H302L274 -226Q180 -141 137 -14T94 250Z"></path>
<path stroke-width="10" id="E1-MJMAIN-29" d="M60 749L64 750Q69 750 74 750H86L114 726Q208 641 251 514T294 250Q294 182 284 119T261 12T224 -76T186 -143T145 -194T113 -227T90 -246Q87 -249 86 -250H74Q66 -250 63 -250T58 -247T55 -238Q56 -237 66 -225Q221 -64 221 250T66 725Q56 737 55 738Q55 746 60 749Z"></path>
</defs>
<g stroke="currentColor" fill="currentColor" stroke-width="0" transform="matrix(1 0 0 -1 0 0)" aria-hidden="true">
 <use xlink:href="#E1-MJMATHI-76" x="0" y="0"></use>
 <use transform="scale(0.707)" xlink:href="#E1-MJMATHI-74" x="692" y="-213"></use>
 <use xlink:href="#E1-MJMAIN-28" x="848" y="0"></use>
 <use xlink:href="#E1-MJMATHI-74" x="1242" y="0"></use>
 <use xlink:href="#E1-MJMAIN-29" x="1608" y="0"></use>
</g>
</svg> - a leaky (i.e. weakens over time) spike potential function that sends out a spike when the potential passes the firing threshold</li></ul>
<p>It&#39;s worth noting that since Loihi is a digital architecture, the above continuous functions are approximated using a discrete timestep whereby all neurons maintain a timestamp synchronized throughout the entire chip. This is needed in order to enable well-defined behaviors.
</p>
<h4><span class="mw-headline" id="Operation_and_Communication">Operation and Communication</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=4" title="Edit section: Operation and Communication">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatright"><a href="/wiki/File:loihi_spikes.gif" class="image"><img alt="loihi spikes.gif" src="/w/images/thumb/1/1f/loihi_spikes.gif/300px-loihi_spikes.gif" width="300" height="387" srcset="/w/images/thumb/1/1f/loihi_spikes.gif/450px-loihi_spikes.gif 1.5x, /w/images/thumb/1/1f/loihi_spikes.gif/600px-loihi_spikes.gif 2x"/></a></div>
<p>The operation itself is fairly straightforward, once enough spikes accumulate and exceed the predefined threshold level, a spike message is created and sent out to various other groups in various destination cores. Loihi is actually the first neuromorphic chip to feature a fully integrated <a href="/w/index.php?title=SNN&amp;action=edit&amp;redlink=1" class="new" title="SNN (page does not exist)">SNN</a> meaning it can support unicast, multicast, broadcast, sparse network, variable synaptic formats (any weight precision 1-9 bits, +/-, etc..), and population-based hierarchical connectivity.
</p><p>Communication is done by each of the cores independently iterating over each of their neuron groups and for every group that enters a firing state, the core generates a spike message that is distributed to all the other cores on the mesh that contain their synaptic fanouts. The iterations of all the groups by all the cores must be done within the same discrete timestamp. To ensure that all the spikes have made it to their destinations before the operation is repeated, Loihi sends out a synchronization message whereby any spikes in-flight are flushed in the first phase and in the second phase a timestep-advance notification is sent to all the cores to advance their timestamp to <svg xmlns:xlink="http://www.w3.org/1999/xlink" width="4.874ex" height="2.343ex" style="vertical-align: -0.505ex;" viewBox="0 -791.3 2098.4 1008.6" xmlns="http://www.w3.org/2000/svg" role="math" aria-labelledby="MathJax-SVG-1-Title MathJax-SVG-1-Desc">
<title id="MathJax-SVG-1-Title">Equation</title>
<desc id="MathJax-SVG-1-Desc">t plus 1</desc>
<defs aria-hidden="true">
<path stroke-width="10" id="E1-MJMATHI-74" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"></path>
<path stroke-width="10" id="E1-MJMAIN-2B" d="M56 237T56 250T70 270H369V420L370 570Q380 583 389 583Q402 583 409 568V270H707Q722 262 722 250T707 230H409V-68Q401 -82 391 -82H389H387Q375 -82 369 -68V230H70Q56 237 56 250Z"></path>
<path stroke-width="10" id="E1-MJMAIN-31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path>
</defs>
<g stroke="currentColor" fill="currentColor" stroke-width="0" transform="matrix(1 0 0 -1 0 0)" aria-hidden="true">
 <use xlink:href="#E1-MJMATHI-74" x="0" y="0"></use>
 <use xlink:href="#E1-MJMAIN-2B" x="588" y="0"></use>
 <use xlink:href="#E1-MJMAIN-31" x="1593" y="0"></use>
</g>
</svg>, enabling them to proceed to update their internal groups.
</p><p>It should be noted that Loihi supports a hierarchical network model which means it can exploit the localized sub-networks in the mesh in order to substantially reduce the chip-wide connectivity and synaptic resources required to map the networks.
</p>
<h4><span class="mw-headline" id="Self-learning">Self-learning</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=5" title="Edit section: Self-learning">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Each core contains a &#34;learning engine&#34; (marked in the block diagram above as &#39;learning&#39;) that can be programmed to adapt to the network parameters during operation such as the spike timings and their impact. It does this by updating the synaptic weights using the 4-bit microcode-programmed learning rules that are specifically associated with that synapse. Updates (or &#39;learning&#39;) is done at each learning epoch, a period of time that is globally preconfigured per core. This makes the chip more flexible as it allows various paradigms such as supervisor/non-supervisor and reinforcing/reconfigurability without requiring any particular approach. The choice for higher flexibility is intentional in order to defer various architectural decisions that could be detrimental to research.
</p>
<h5><span class="mw-headline" id="Programming">Programming</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=6" title="Edit section: Programming">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Intel has developed a complete toolchain for working with Loihi including a Loihi Python API, a compiler, and a set of runtime libraries for building and executing SNNs on Loihi. For the most part, the API is similar to existing frameworks such as PyNN. The Loihi API provides a way of creating a graph of neurons and synapses with custom configurations such as decay time, synaptic weight, and spiking thresholds. The graphs can then be stimulated by injecting external spikes and learn through custom learning rules.
</p>
<h2><span class="mw-headline" id="Loihi-based_neuromorphic_system">Loihi-based neuromorphic system</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=7" title="Edit section: Loihi-based neuromorphic system">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Intel developed a series of systems based on Loihi which scale to a large number of Neurons and Synapses.
</p>
<table class="wikitable">

<tbody><tr>
<th> Kapoho Bay </th>
<th> Wolf Mountain </th>
<th> Nahuku </th>
<th> Pohoiki Beach </th>
<th> Pohoiki Springs
</th></tr>
<tr>
<td> USB FF </td>
<td> Board </td>
<td> FPGA Expansion Card </td>
<td> Multi-Board System </td>
<td> Many-Board System
</td></tr>
<tr>
<td> 1-2 Chips </td>
<td> 4 Chips </td>
<td> 8 - 32 Chips </td>
<td> 64 Chips </td>
<td> 768 Chips
</td></tr>
<tr>
<td> 130,000,000 - 260,000,000 Synapses </td>
<td> 520,000,000 Synapses </td>
<td> 1,040,000,000 - 4,160,000,000 Synapses </td>
<td> 8,320,000,000 Synapses </td>
<td> 99,840,000,000 Synapses
</td></tr>
<tr>
<td> 131,072 - 262,144 Neurons </td>
<td> 524,288 Neurons </td>
<td> 1,048,576 - 4,194,304 Neurons </td>
<td> 8,388,608 Neurons </td>
<td> 100,663,296 Neurons
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Kapoho_Bay_.282_chip.2C_262K_neurons.29">Kapoho Bay (2 chip, 262K neurons)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=8" title="Edit section: Kapoho Bay (2 chip, 262K neurons)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Kapoho Bay</b> is a USB stick form factor that incorporates 1 or 2 Loihi chips. Announced on Dec 6, 2018, Kapoho Bay includes a USB host interface and a DVS interface for neuromorphic sensors such as a camera. With 2 chip Kapoho Bay has 256 neuromorphic cores with 262,144 neurons and 260,000,000 synapses.
</p><p><br/>
<a href="/wiki/File:loihi_kapoho_bay.png" class="image"><img alt="loihi kapoho bay.png" src="/w/images/thumb/8/88/loihi_kapoho_bay.png/400px-loihi_kapoho_bay.png" width="400" height="157" srcset="/w/images/thumb/8/88/loihi_kapoho_bay.png/600px-loihi_kapoho_bay.png 1.5x, /w/images/thumb/8/88/loihi_kapoho_bay.png/800px-loihi_kapoho_bay.png 2x"/></a>
</p>
<h3><span class="mw-headline" id="Wolf_Mountain_.284_chip.2C_524K_neurons.29">Wolf Mountain (4 chip, 524K neurons)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=9" title="Edit section: Wolf Mountain (4 chip, 524K neurons)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Wolf Mountain</b> was the first research board that shipped to researchers. This board incorporated four chips for a total of 512 neuromorphic cores meaning 524,288 neurons and 520,000,000 synapses.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:loihi_wolf_mountain.png" class="image"><img alt="loihi wolf mountain.png" src="/w/images/thumb/1/1f/loihi_wolf_mountain.png/800px-loihi_wolf_mountain.png" width="800" height="315" srcset="/w/images/thumb/1/1f/loihi_wolf_mountain.png/1200px-loihi_wolf_mountain.png 1.5x, /w/images/thumb/1/1f/loihi_wolf_mountain.png/1600px-loihi_wolf_mountain.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="Nahuku_.2832_chip.2C_4M_neurons.29">Nahuku (32 chip, 4M neurons)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=10" title="Edit section: Nahuku (32 chip, 4M neurons)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Nahuku</b> is a scalable Arria10 FPGA expansion board. Intel uses the Nahuku board as the framework for building larger systems. The Nahuku board comes in multiple configurations from 8 to 32 chips. Those chips are organized as 16 chips in a 4 by 4 grid mesh on both sides. With 32 chips there is a total of 4,096 neuromorphic cores incorporating a total of 4,194,304 neurons and 4,160,000,000 synapses. With the Nahuku board, an FPGA host is connected to a set of conventional sensors such as actuators as well as neuromorphic sensors such as a DVS camera or a silicon cochlea. The board communicates with a standard &#34;super host&#34; CPU which can be used to send commands to the board and to the management core on the chips themselves.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:loihi_nahuku_board.png" class="image"><img alt="loihi nahuku board.png" src="/w/images/thumb/5/51/loihi_nahuku_board.png/800px-loihi_nahuku_board.png" width="800" height="767" srcset="/w/images/thumb/5/51/loihi_nahuku_board.png/1200px-loihi_nahuku_board.png 1.5x, /w/images/thumb/5/51/loihi_nahuku_board.png/1600px-loihi_nahuku_board.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="Pohoiki_Beach_.2864_chip.2C_8M_neurons.29">Pohoiki Beach (64 chip, 8M neurons)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=11" title="Edit section: Pohoiki Beach (64 chip, 8M neurons)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Pohoiki Beach</b> is a scaled up system comprising two Nahuku boards for a total of 64 chips. With 64 chips there is a total of 8,192 neuromorphic cores incorporating a total of 8,388,608 neurons and 8,320,000,000 synapses.
</p>
<h3><span class="mw-headline" id="Pohoiki_Springs_.28768_chip.2C_100M_neurons.29">Pohoiki Springs (768 chip, 100M neurons)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=12" title="Edit section: Pohoiki Springs (768 chip, 100M neurons)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Pohoiki Springs</b> is a very large scale system that consists of 24 Nahuku boards for a total of 768 Loihi chips. This system contains 8 rows with 3 slots each for 3 boards per row and eight rows for a total of 24 boards. With 24 boards in the system, there is a total of 768 chips for a total of 98,304 neuromorphic cores incorporating a total of 100,663,296 neurons and 99,840,000,000 synapses.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:loihi-pohoiki-springs.png" class="image"><img alt="loihi-pohoiki-springs.png" src="/w/images/thumb/c/c8/loihi-pohoiki-springs.png/500px-loihi-pohoiki-springs.png" width="500" height="364" srcset="/w/images/c/c8/loihi-pohoiki-springs.png 1.5x"/></a></dd></dl>
<h2><span class="mw-headline" id="Die">Die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=13" title="Edit section: Die">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:loihi_floorplan.png" class="image"><img alt="" src="/w/images/thumb/a/a6/loihi_floorplan.png/300px-loihi_floorplan.png" width="300" height="292" class="thumbimage" srcset="/w/images/thumb/a/a6/loihi_floorplan.png/450px-loihi_floorplan.png 1.5x, /w/images/thumb/a/a6/loihi_floorplan.png/600px-loihi_floorplan.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:loihi_floorplan.png" class="internal" title="Enlarge"></a></div>Floorplan</div></div></div>
<ul><li> <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a></li>
<li> 2,070,000,000 transistors
<ul><li>  128 neuromorphic cores + 3 x86 cores</li></ul></li>
<li> 60 mm² die size
<ul><li> Core area 0.41 mm²</li></ul></li></ul>
<ul><li> Density
<ul><li> 2,184 neurons per mm²</li>
<li> 2.1 million unique synaptic variables per mm²</li></ul></li></ul>
<p><br/>
</p>
<dl><dd> <a href="/wiki/File:intel_loihi_die_shot.png" class="image"><img alt="intel loihi die shot.png" src="/w/images/thumb/1/1a/intel_loihi_die_shot.png/650px-intel_loihi_die_shot.png" width="650" height="632" class="wikichip_ogimage" srcset="/w/images/thumb/1/1a/intel_loihi_die_shot.png/975px-intel_loihi_die_shot.png 1.5x, /w/images/1/1a/intel_loihi_die_shot.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="Bibliography">Bibliography</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=14" title="Edit section: Bibliography">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> <i>Some information was obtained directly from Intel</i></li>
<li> Jim Held, Intel Fellow &amp; Director Emerging Technologies Research, Intel Labs, HPC Developer Conference 2017 (&#34;Leading The Evolution of Compute: Neuromorphic and Quantum Computing&#34;).</li>
<li> Davies, Mike, et al. &#34;Loihi: A Neuromorphic Manycore Processor with On-Chip Learning.&#34; IEEE Micro (2018).</li></ul>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/loihi&amp;action=edit&amp;section=15" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> <a href="/w/index.php?title=ibm/truenorth&amp;action=edit&amp;redlink=1" class="new" title="ibm/truenorth (page does not exist)">TrueNorth</a></li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:27133-0!*!0!!en!5!* and timestamp 20221201191506 and revision id 99351
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="https://en.wikichip.org/w/index.php?title=intel/loihi&amp;oldid=99351">https://en.wikichip.org/w/index.php?title=intel/loihi&amp;oldid=99351</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/w/index.php?title=Category:all_neuromorphic_chip_models&amp;action=edit&amp;redlink=1" class="new" title="Category:all neuromorphic chip models (page does not exist)">all neuromorphic chip models</a></li><li><a href="/w/index.php?title=Category:neuromorphic_chip_models_by_intel&amp;action=edit&amp;redlink=1" class="new" title="Category:neuromorphic chip models by intel (page does not exist)">neuromorphic chip models by intel</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:intel-2Floihi" title="Special:Browse/:intel-2Floihi">Loihi  - Intel</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/intel/loihi" title="Special:ExportRDF/intel/loihi">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:back_image" title="Property:back image">back image</a></td><td class="smwprops"><a href="/wiki/File:loihi_(back).png" class="image" title="File:loihi (back).png"><img alt="File:loihi (back).png" src="/w/images/thumb/e/e9/loihi_%28back%29.png/300px-loihi_%28back%29.png" width="300" height="300" style="vertical-align: text-top" class="thumbborder" srcset="/w/images/thumb/e/e9/loihi_%28back%29.png/450px-loihi_%28back%29.png 1.5x, /w/images/thumb/e/e9/loihi_%28back%29.png/600px-loihi_%28back%29.png 2x"/></a>  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:back-20image/File:loihi-20(back).png" title="Special:SearchByProperty/:back-20image/File:loihi-20(back).png">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:core_voltage_(max)" title="Property:core voltage (max)">core voltage (max)</a></td><td class="smwprops">1.25 V (12.5 dV, 125 cV, 1,250 mV)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20voltage-20(max)/1.25-20V" title="Special:SearchByProperty/:core-20voltage-20(max)/1.25-20V">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:core_voltage_(min)" title="Property:core voltage (min)">core voltage (min)</a></td><td class="smwprops">0.5 V (5 dV, 50 cV, 500 mV)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20voltage-20(min)/0.5-20V" title="Special:SearchByProperty/:core-20voltage-20(min)/0.5-20V">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/Intel" title="Special:SearchByProperty/:designer/Intel">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:die_area" title="Property:die area">die area</a></td><td class="smwprops">60 mm² (0.093 in², 0.6 cm², 60,000,000 µm²)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:die-20area/60-20mm%C2%B2" title="Special:SearchByProperty/:die-20area/60-20mm²">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_announced" title="Property:first announced">first announced</a></td><td class="smwprops">September 25, 2017  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20announced/25-20September-202017" title="Special:SearchByProperty/:first-20announced/25-20September-202017">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">January 2018  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/January-202018" title="Special:SearchByProperty/:first-20launched/January-202018">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">intel/loihi  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/intel-2Floihi" title="Special:SearchByProperty/:full-20page-20name/intel-2Floihi">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">neuromorphic chip  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/neuromorphic-20chip" title="Special:SearchByProperty/:instance-20of/neuromorphic-20chip">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:ldate" title="Property:ldate">ldate</a></td><td class="smwprops">January 2018  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:ldate/January-202018" title="Special:SearchByProperty/:ldate/January-202018">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:main_image" title="Property:main image">main image</a></td><td class="smwprops"><a href="/wiki/File:loihi_(front).png" class="image" title="File:loihi (front).png"><img alt="File:loihi (front).png" src="/w/images/thumb/a/a2/loihi_%28front%29.png/300px-loihi_%28front%29.png" width="300" height="295" style="vertical-align: text-top" class="thumbborder" srcset="/w/images/thumb/a/a2/loihi_%28front%29.png/450px-loihi_%28front%29.png 1.5x, /w/images/a/a2/loihi_%28front%29.png 2x"/></a>  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:main-20image/File:loihi-20(front).png" title="Special:SearchByProperty/:main-20image/File:loihi-20(front).png">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/Intel" title="Special:SearchByProperty/:manufacturer/Intel">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:market_segment" title="Property:market segment">market segment</a></td><td class="smwprops">Artificial Intelligence  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:market-20segment/Artificial-20Intelligence" title="Special:SearchByProperty/:market-20segment/Artificial-20Intelligence">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:max_cpu_count" title="Property:max cpu count">max cpu count</a></td><td class="smwprops">16,384  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:max-20cpu-20count/16384" title="Special:SearchByProperty/:max-20cpu-20count/16384">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Loihi  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Loihi" title="Special:SearchByProperty/:name/Loihi">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/w/index.php?title=Property:neuron_count&amp;action=edit&amp;redlink=1" class="new" title="Property:neuron count (page does not exist)">neuron count</a></td><td class="smwprops"><a href="/w/index.php?title=131,072&amp;action=edit&amp;redlink=1" class="new" title="131,072 (page does not exist)">131,072</a>  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:neuron-20count/131,072" title="Special:SearchByProperty/:neuron-20count/131,072">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">14 nm (0.014 μm, 1.4e-5 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/14-20nm" title="Special:SearchByProperty/:process/14-20nm">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/w/index.php?title=Property:smp_max_ways&amp;action=edit&amp;redlink=1" class="new" title="Property:smp max ways (page does not exist)">smp max ways</a></td><td class="smwprops"><a href="/w/index.php?title=16,384&amp;action=edit&amp;redlink=1" class="new" title="16,384 (page does not exist)">16,384</a>  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:smp-20max-20ways/16,384" title="Special:SearchByProperty/:smp-20max-20ways/16,384">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/w/index.php?title=Property:synapse_count&amp;action=edit&amp;redlink=1" class="new" title="Property:synapse count (page does not exist)">synapse count</a></td><td class="smwprops"><a href="/w/index.php?title=130,000,000&amp;action=edit&amp;redlink=1" class="new" title="130,000,000 (page does not exist)">130,000,000</a>  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:synapse-20count/130,000,000" title="Special:SearchByProperty/:synapse-20count/130,000,000">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:technology" title="Property:technology">technology</a></td><td class="smwprops">CMOS  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:technology/CMOS" title="Special:SearchByProperty/:technology/CMOS">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:transistor_count" title="Property:transistor count">transistor count</a></td><td class="smwprops">2,070,000,000  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:transistor-20count/2070000000" title="Special:SearchByProperty/:transistor-20count/2070000000">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 1 October 2021, at 00:28.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":120});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<script type='text/javascript' style='display:none;' async>
__ez.queue.addFile('/detroitchicago/edmonton.webp', '/detroitchicago/edmonton.webp?a=a&cb=3&shcb=34', true, ['/detroitchicago/minneapolis.js'], true, false, false, false);
__ez.queue.addFile('/porpoiseant/jellyfish.webp', '/porpoiseant/jellyfish.webp?a=a&cb=3&shcb=34', false, [], true, false, false, false);
</script>

<script>__ez.queue.addFile('/tardisrocinante/vitals.js', '/tardisrocinante/vitals.js?gcb=3&cb=3', false, ['/detroitchicago/minneapolis.js'], true, false, true, false);</script>
<script type="text/javascript" data-cfasync="false"></script>
<script>var _audins_dom="wikichip_org",_audins_did=86609;__ez.queue.addDelayFunc("audins.js","__ez.script.add", "//go.ezoic.net/detroitchicago/audins.js?cb=195-3");</script><noscript><div style="display:none;"><img src="//pixel.quantserve.com/pixel/p-31iz6hfFutd16.gif?labels=Domain.wikichip_org,DomainId.86609" border="0" height="1" width="1" alt="Quantcast"/></div></noscript>
<script>__ez.queue.addFile('/beardeddragon/drake.js', '/beardeddragon/drake.js?gcb=3&cb=4', false, [], true, false, true, false);</script></body></html>