

================================================================
== Synthesis Summary Report of 'pynqrypt_encrypt'
================================================================
+ General Information: 
    * Date:           Wed Dec  7 00:11:53 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        pynqrypt-vitis-hls
    * Solution:       pynqrypt (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020i-clg400-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |                         Modules                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |           |     |
    |                         & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ pynqrypt_encrypt                                      |     -|  0.00|   342028|  3.420e+06|         -|   342029|     -|        no|  2 (~0%)|   -|  1815 (1%)|  4865 (9%)|    -|
    | o loop_ctr_encrypt                                     |     -|  7.30|   342016|  3.420e+06|       334|        -|  1024|        no|        -|   -|          -|          -|    -|
    |  + aes_encrypt_block                                   |     -|  0.54|      192|  1.920e+03|         -|      192|     -|        no|  2 (~0%)|   -|  629 (~0%)|  2609 (4%)|    -|
    |   + aes_encrypt_block_Pipeline_loop_aes_encrypt_block  |     -|  0.54|      137|  1.370e+03|         -|      137|     -|        no|  1 (~0%)|   -|  440 (~0%)|  1442 (2%)|    -|
    |    o loop_aes_encrypt_block                            |    II|  7.30|      135|  1.350e+03|        15|       15|     9|       yes|        -|   -|          -|          -|    -|
    |   + aes_encrypt_block_Pipeline_2                       |     -|  2.66|       18|    180.000|         -|       18|     -|        no|        -|   -|   13 (~0%)|   61 (~0%)|    -|
    |    o Loop 1                                            |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|   -|          -|          -|    -|
    |  o loop_ctr_encrypt.1                                  |     -|  7.30|       31|    310.000|         2|        -|    16|        no|        -|   -|          -|          -|    -|
    |  o loop_ctr_encrypt.2                                  |     -|  7.30|       24|    240.000|         2|        -|    12|        no|        -|   -|          -|          -|    -|
    |  o loop_ctr_xor_block                                  |     -|  7.30|       32|    320.000|         2|        -|    16|        no|        -|   -|          -|          -|    -|
    |  o loop_ctr_encrypt.4                                  |     -|  7.30|       47|    470.000|         3|        -|    16|        no|        -|   -|          -|          -|    -|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | plaintext_1  | 0x10   | 32    | W      | Data signal of plaintext         |                                                                      |
| s_axi_control | plaintext_2  | 0x14   | 32    | W      | Data signal of plaintext         |                                                                      |
| s_axi_control | ciphertext_1 | 0x1c   | 32    | W      | Data signal of ciphertext        |                                                                      |
| s_axi_control | ciphertext_2 | 0x20   | 32    | W      | Data signal of ciphertext        |                                                                      |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+----------------+
| Argument   | Direction | Datatype       |
+------------+-----------+----------------+
| plaintext  | inout     | unsigned char* |
| ciphertext | inout     | unsigned char* |
+------------+-----------+----------------+

* SW-to-HW Mapping
+------------+---------------+-----------+----------+----------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Usage | HW Info                                |
+------------+---------------+-----------+----------+----------------------------------------+
| plaintext  | m_axi_gmem    | interface |          |                                        |
| plaintext  | s_axi_control | register  | offset   | name=plaintext_1 offset=0x10 range=32  |
| plaintext  | s_axi_control | register  | offset   | name=plaintext_2 offset=0x14 range=32  |
| ciphertext | m_axi_gmem    | interface |          |                                        |
| ciphertext | s_axi_control | register  | offset   | name=ciphertext_1 offset=0x1c range=32 |
| ciphertext | s_axi_control | register  | offset   | name=ciphertext_2 offset=0x20 range=32 |
+------------+---------------+-----------+----------+----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+------------------+-----------+--------+-------+--------------------------------+
| HW Interface | Loop             | Direction | Length | Width | Location                       |
+--------------+------------------+-----------+--------+-------+--------------------------------+
| m_axi_gmem   | loop_ctr_encrypt | read      | 16384  | 8     | hw-impl/src/pynqrypt.cpp:23:23 |
| m_axi_gmem   | loop_ctr_encrypt | write     | 16384  | 8     | hw-impl/src/pynqrypt.cpp:23:23 |
+--------------+------------------+-----------+--------+-------+--------------------------------+

* Inferred Bursts and Widening Missed
+--------------+------------+-----------+------------------------------------------------------------------------------------------------------+------------+--------------------------------+
| HW Interface | Variable   | Loop      | Problem                                                                                              | Resolution | Location                       |
+--------------+------------+-----------+------------------------------------------------------------------------------------------------------+------------+--------------------------------+
| m_axi_gmem   | ciphertext | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | hw-impl/src/pynqrypt.cpp:23:23 |
| m_axi_gmem   | plaintext  | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | hw-impl/src/pynqrypt.cpp:23:23 |
+--------------+------------+-----------+------------------------------------------------------------------------------------------------------+------------+--------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                                  | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------------------------------------+-----+--------+----------+-----+--------+---------+
| + pynqrypt_encrypt                                    | 0   |        |          |     |        |         |
|   p_cast_fu_357_p2                                    | -   |        | p_cast   | add | fabric | 0       |
|   empty_22_fu_380_p2                                  | -   |        | empty_22 | add | fabric | 0       |
|   i_5_fu_422_p2                                       | -   |        | i_5      | add | fabric | 0       |
|   p_cast2_fu_440_p2                                   | -   |        | p_cast2  | add | fabric | 0       |
|   i_6_fu_452_p2                                       | -   |        | i_6      | add | fabric | 0       |
|  + aes_encrypt_block                                  | 0   |        |          |     |        |         |
|   + aes_encrypt_block_Pipeline_loop_aes_encrypt_block | 0   |        |          |     |        |         |
|     add_ln54_fu_799_p2                                | -   |        | add_ln54 | add | fabric | 0       |
|   + aes_encrypt_block_Pipeline_2                      | 0   |        |          |     |        |         |
|     empty_27_fu_71_p2                                 | -   |        | empty_27 | add | fabric | 0       |
+-------------------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------------------------+------+------+--------+---------------------+---------+------+---------+
| Name                                                  | BRAM | URAM | Pragma | Variable            | Storage | Impl | Latency |
+-------------------------------------------------------+------+------+--------+---------------------+---------+------+---------+
| + pynqrypt_encrypt                                    | 2    | 0    |        |                     |         |      |         |
|   block_nonce_U                                       | -    | -    |        | block_nonce         | ram_t2p | auto | 1       |
|   block_U                                             | -    | -    |        | block               | ram_1p  | auto | 1       |
|   pynqrypt_nonce_U                                    | -    | -    |        | pynqrypt_nonce      | rom_1p  | auto | 1       |
|  + aes_encrypt_block                                  | 2    | 0    |        |                     |         |      |         |
|    temp_U                                             | -    | -    |        | temp                | ram_s2p | auto | 1       |
|    crypto_aes_sbox_U                                  | 1    | -    |        | crypto_aes_sbox     | rom_2p  | auto | 1       |
|   + aes_encrypt_block_Pipeline_loop_aes_encrypt_block | 1    | 0    |        |                     |         |      |         |
|     pynqrypt_round_keys_U                             | 1    | -    |        | pynqrypt_round_keys | rom_2p  | auto | 1       |
+-------------------------------------------------------+------+------+--------+---------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------------------+-----------------------------------------------------------------+
| Type      | Options                                                         | Location                                                        |
+-----------+-----------------------------------------------------------------+-----------------------------------------------------------------+
| inline    |                                                                 | hw-impl/src/pynqrypt.cpp:68 in aes_sub_bytes                    |
| unroll    |                                                                 | hw-impl/src/pynqrypt.cpp:71 in aes_sub_bytes                    |
| inline    |                                                                 | hw-impl/src/pynqrypt.cpp:77 in aes_shift_rows                   |
| inline    |                                                                 | hw-impl/src/pynqrypt.cpp:102 in aes_mix_columns                 |
| unroll    |                                                                 | hw-impl/src/pynqrypt.cpp:107 in aes_mix_columns                 |
| inline    |                                                                 | hw-impl/src/pynqrypt.cpp:229 in aes_add_round_key               |
| unroll    |                                                                 | hw-impl/src/pynqrypt.cpp:232 in aes_add_round_key               |
| interface | mode=m_axi port=plaintext offset=slave bundle=gmem depth=16384  | hw-impl/src/pynqrypt_hls.cpp:7 in pynqrypt_encrypt, plaintext   |
| interface | mode=m_axi port=ciphertext offset=slave bundle=gmem depth=16384 | hw-impl/src/pynqrypt_hls.cpp:8 in pynqrypt_encrypt, ciphertext  |
| interface | mode=s_axilite port=plaintext bundle=control                    | hw-impl/src/pynqrypt_hls.cpp:10 in pynqrypt_encrypt, plaintext  |
| interface | mode=s_axilite port=ciphertext bundle=control                   | hw-impl/src/pynqrypt_hls.cpp:11 in pynqrypt_encrypt, ciphertext |
| interface | mode=s_axilite port=return bundle=control                       | hw-impl/src/pynqrypt_hls.cpp:12 in pynqrypt_encrypt, return     |
+-----------+-----------------------------------------------------------------+-----------------------------------------------------------------+


