###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       119778   # Number of WRITE/WRITEP commands
num_reads_done                 =       671655   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       510915   # Number of read row buffer hits
num_read_cmds                  =       671652   # Number of READ/READP commands
num_writes_done                =       119788   # Number of read requests issued
num_write_row_hits             =        80877   # Number of write row buffer hits
num_act_cmds                   =       200431   # Number of ACT commands
num_pre_cmds                   =       200400   # Number of PRE commands
num_ondemand_pres              =       177409   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9394750   # Cyles of rank active rank.0
rank_active_cycles.1           =      9079167   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       605250   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       920833   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       740492   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11444   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7589   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5631   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          770   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          600   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          814   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1092   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          878   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1274   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20860   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =          144   # Write cmd latency (cycles)
write_latency[40-59]           =          139   # Write cmd latency (cycles)
write_latency[60-79]           =          300   # Write cmd latency (cycles)
write_latency[80-99]           =          663   # Write cmd latency (cycles)
write_latency[100-119]         =         1210   # Write cmd latency (cycles)
write_latency[120-139]         =         2263   # Write cmd latency (cycles)
write_latency[140-159]         =         3162   # Write cmd latency (cycles)
write_latency[160-179]         =         4079   # Write cmd latency (cycles)
write_latency[180-199]         =         4822   # Write cmd latency (cycles)
write_latency[200-]            =       102993   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       263804   # Read request latency (cycles)
read_latency[40-59]            =        81934   # Read request latency (cycles)
read_latency[60-79]            =        97406   # Read request latency (cycles)
read_latency[80-99]            =        44424   # Read request latency (cycles)
read_latency[100-119]          =        32127   # Read request latency (cycles)
read_latency[120-139]          =        25123   # Read request latency (cycles)
read_latency[140-159]          =        16077   # Read request latency (cycles)
read_latency[160-179]          =        12195   # Read request latency (cycles)
read_latency[180-199]          =         9589   # Read request latency (cycles)
read_latency[200-]             =        88973   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.97932e+08   # Write energy
read_energy                    =   2.7081e+09   # Read energy
act_energy                     =  5.48379e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.9052e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =     4.42e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86232e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6654e+09   # Active standby energy rank.1
average_read_latency           =      114.963   # Average read request latency (cycles)
average_interarrival           =       12.635   # Average request interarrival latency (cycles)
total_energy                   =  1.68193e+10   # Total energy (pJ)
average_power                  =      1681.93   # Average power (mW)
average_bandwidth              =      6.75365   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       129570   # Number of WRITE/WRITEP commands
num_reads_done                 =       751994   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       579341   # Number of read row buffer hits
num_read_cmds                  =       751995   # Number of READ/READP commands
num_writes_done                =       129588   # Number of read requests issued
num_write_row_hits             =        84352   # Number of write row buffer hits
num_act_cmds                   =       218800   # Number of ACT commands
num_pre_cmds                   =       218772   # Number of PRE commands
num_ondemand_pres              =       194131   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9256905   # Cyles of rank active rank.0
rank_active_cycles.1           =      9203521   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       743095   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       796479   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       833003   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9568   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7794   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5123   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          652   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          636   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          768   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1129   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          871   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1294   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20750   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           97   # Write cmd latency (cycles)
write_latency[40-59]           =          101   # Write cmd latency (cycles)
write_latency[60-79]           =          206   # Write cmd latency (cycles)
write_latency[80-99]           =          528   # Write cmd latency (cycles)
write_latency[100-119]         =         1025   # Write cmd latency (cycles)
write_latency[120-139]         =         1905   # Write cmd latency (cycles)
write_latency[140-159]         =         2880   # Write cmd latency (cycles)
write_latency[160-179]         =         3848   # Write cmd latency (cycles)
write_latency[180-199]         =         4591   # Write cmd latency (cycles)
write_latency[200-]            =       114383   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       267501   # Read request latency (cycles)
read_latency[40-59]            =        93055   # Read request latency (cycles)
read_latency[60-79]            =       103405   # Read request latency (cycles)
read_latency[80-99]            =        52727   # Read request latency (cycles)
read_latency[100-119]          =        38302   # Read request latency (cycles)
read_latency[120-139]          =        30229   # Read request latency (cycles)
read_latency[140-159]          =        20960   # Read request latency (cycles)
read_latency[160-179]          =        15884   # Read request latency (cycles)
read_latency[180-199]          =        12730   # Read request latency (cycles)
read_latency[200-]             =       117199   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.46813e+08   # Write energy
read_energy                    =  3.03204e+09   # Read energy
act_energy                     =  5.98637e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.56686e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.8231e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77631e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.743e+09   # Active standby energy rank.1
average_read_latency           =      127.802   # Average read request latency (cycles)
average_interarrival           =      11.3431   # Average request interarrival latency (cycles)
total_energy                   =  1.72404e+10   # Total energy (pJ)
average_power                  =      1724.04   # Average power (mW)
average_bandwidth              =      7.52283   # Average bandwidth
