#PART	DEC-11-HKEA-D
#TITLE	KE11-A Extended Arithmetic Element
1	Chapter 1	General Description and Installation
2	1.1	General Description
2	1.2	Specifications
2	1.3	Documentation
2	1.4	Installation
1	Chapter 2	Programming the KE11-A
2	2.1	KE11-A Registers
3	2.1.1	Multiplier Quotient Register
3	2.1.2	Accumulator Register
3	2.1.3	The Step Counter
3	2.1.4	The Status Register (SR)
3	2.1.5	The X Register
2	2.2	KE11-A Operations
3	2.2.1	Multiplication
3	2.2.2	Division
3	2.2.3	Normalization
3	2.2.4	Logical Shifts
3	2.2.5	Arithmetic Shift
2	2.3	PDP-11 Instructions and the KE11-A
3	2.3.1	Multiplication and Division
2	2.4	KE11-A Timing
1	Chapter 3	Theory of Operation
2	3.1	Binary 2's Complement Notation
2	3.2	Multiplication
2	3.3	Division
2	3.4	Algorithms for KE11-A Operation
3	3.4.1	Basic Shift Operation
3	3.4.2	Multiplication
4	3.4.2.1	Multiply Algorithm
4	3.4.2.2	Multiplication Example
3	3.4.3	Division
4	3.4.3.1	Division Cycle
4	3.4.3.2	Overflow Detection
4	3.4.3.3	Remainder Correction
4	3.4.3.4	Division Register Structure
4	3.4.3.5	Division Algorithm
4	3.4.3.6	Division Example
3	3.4.4	Shift Operations
1	Chapter 4	General Hardware Description
2	4.1	Block Division Discussion
2	4.2	Operation Cycles
3	4.2.1	Multiplication
4	4.2.1.1	Multiply Implementation
4	4.2.1.2	Multiplication Example
3	4.2.2	Division
4	4.2.2.1	Divide Implementation
4	4.2.2.2	Division Examples
3	4.2.3	Shifts
1	Chapter 5	Detailed Hardware Description
1	Chapter 6	Maintenance
1	Appendix A	Complex IC Descriptions
2	A.1	7482 Adders
2	A.2	74H87 4-Bit Sign Extender
2	A.3	74153 4-Way Multiplexer
2	A.4	8271 4-Bit Shift Register
1	Appendix B	KE11-A Instruction Summary
1	Appendix C	Names of Mathematical Terms
