
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= FU.OutID1=>A_EX.In                                      Premise(F4)
	S7= LIMMEXT.Out=>B_EX.In                                    Premise(F5)
	S8= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                     Premise(F6)
	S9= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                         Premise(F7)
	S10= FU.Bub_ID=>CU_ID.Bub                                   Premise(F8)
	S11= FU.Halt_ID=>CU_ID.Halt                                 Premise(F9)
	S12= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F10)
	S13= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F11)
	S14= FU.Bub_IF=>CU_IF.Bub                                   Premise(F12)
	S15= FU.Halt_IF=>CU_IF.Halt                                 Premise(F13)
	S16= ICache.Hit=>CU_IF.ICacheHit                            Premise(F14)
	S17= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S19= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F17)
	S20= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S21= IR_ID.Out=>FU.IR_ID                                    Premise(F19)
	S22= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F20)
	S23= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F21)
	S24= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F22)
	S25= GPR.Rdata1=>FU.InID1                                   Premise(F23)
	S26= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F24)
	S27= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F25)
	S28= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F26)
	S29= IR_ID.Out25_21=>GPR.RReg1                              Premise(F27)
	S30= IR_WB.Out20_16=>GPR.WReg                               Premise(F28)
	S31= IMMU.Addr=>IAddrReg.In                                 Premise(F29)
	S32= PC.Out=>ICache.IEA                                     Premise(F30)
	S33= ICache.IEA=addr                                        Path(S5,S32)
	S34= ICache.Hit=ICacheHit(addr)                             ICache-Search(S33)
	S35= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S33,S3)
	S36= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S34,S16)
	S37= FU.ICacheHit=ICacheHit(addr)                           Path(S34,S20)
	S38= ICache.Out=>ICacheReg.In                               Premise(F31)
	S39= ICacheReg.In={12,rS,rD,UIMM}                           Path(S35,S38)
	S40= PC.Out=>IMMU.IEA                                       Premise(F32)
	S41= IMMU.IEA=addr                                          Path(S5,S40)
	S42= CP0.ASID=>IMMU.PID                                     Premise(F33)
	S43= IMMU.PID=pid                                           Path(S4,S42)
	S44= IMMU.Addr={pid,addr}                                   IMMU-Search(S43,S41)
	S45= IAddrReg.In={pid,addr}                                 Path(S44,S31)
	S46= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S43,S41)
	S47= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S46,S17)
	S48= IR_ID.Out=>IR_EX.In                                    Premise(F34)
	S49= ICache.Out=>IR_ID.In                                   Premise(F35)
	S50= IR_ID.In={12,rS,rD,UIMM}                               Path(S35,S49)
	S51= ICache.Out=>IR_IMMU.In                                 Premise(F36)
	S52= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S35,S51)
	S53= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F37)
	S54= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F38)
	S55= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F39)
	S56= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F40)
	S57= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F41)
	S58= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F42)
	S59= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F43)
	S60= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F44)
	S61= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F45)
	S62= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F46)
	S63= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F47)
	S64= IR_EX.Out31_26=>CU_EX.Op                               Premise(F48)
	S65= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F49)
	S66= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F50)
	S67= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F51)
	S68= IR_ID.Out31_26=>CU_ID.Op                               Premise(F52)
	S69= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F53)
	S70= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F54)
	S71= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F55)
	S72= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F56)
	S73= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F57)
	S74= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F58)
	S75= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F59)
	S76= IR_WB.Out31_26=>CU_WB.Op                               Premise(F60)
	S77= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F61)
	S78= CtrlA_EX=0                                             Premise(F62)
	S79= CtrlB_EX=0                                             Premise(F63)
	S80= CtrlALUOut_MEM=0                                       Premise(F64)
	S81= CtrlALUOut_DMMU1=0                                     Premise(F65)
	S82= CtrlALUOut_DMMU2=0                                     Premise(F66)
	S83= CtrlALUOut_WB=0                                        Premise(F67)
	S84= CtrlA_MEM=0                                            Premise(F68)
	S85= CtrlA_WB=0                                             Premise(F69)
	S86= CtrlB_MEM=0                                            Premise(F70)
	S87= CtrlB_WB=0                                             Premise(F71)
	S88= CtrlICache=0                                           Premise(F72)
	S89= ICache[addr]={12,rS,rD,UIMM}                           ICache-Hold(S3,S88)
	S90= CtrlIMMU=0                                             Premise(F73)
	S91= CtrlIR_DMMU1=0                                         Premise(F74)
	S92= CtrlIR_DMMU2=0                                         Premise(F75)
	S93= CtrlIR_EX=0                                            Premise(F76)
	S94= CtrlIR_ID=1                                            Premise(F77)
	S95= [IR_ID]={12,rS,rD,UIMM}                                IR_ID-Write(S50,S94)
	S96= CtrlIR_IMMU=0                                          Premise(F78)
	S97= CtrlIR_MEM=0                                           Premise(F79)
	S98= CtrlIR_WB=0                                            Premise(F80)
	S99= CtrlGPR=0                                              Premise(F81)
	S100= CtrlIAddrReg=0                                        Premise(F82)
	S101= CtrlPC=0                                              Premise(F83)
	S102= CtrlPCInc=1                                           Premise(F84)
	S103= PC[Out]=addr+4                                        PC-Inc(S1,S101,S102)
	S104= PC[CIA]=addr                                          PC-Inc(S1,S101,S102)
	S105= CtrlIMem=0                                            Premise(F85)
	S106= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S105)
	S107= CtrlICacheReg=0                                       Premise(F86)
	S108= CtrlASIDIn=0                                          Premise(F87)
	S109= CtrlCP0=0                                             Premise(F88)
	S110= CP0[ASID]=pid                                         CP0-Hold(S0,S109)
	S111= CtrlEPCIn=0                                           Premise(F89)
	S112= CtrlExCodeIn=0                                        Premise(F90)
	S113= CtrlIRMux=0                                           Premise(F91)
	S114= GPR[rS]=a                                             Premise(F92)

ID	S115= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S95)
	S116= IR_ID.Out31_26=12                                     IR-Out(S95)
	S117= IR_ID.Out25_21=rS                                     IR-Out(S95)
	S118= IR_ID.Out20_16=rD                                     IR-Out(S95)
	S119= IR_ID.Out15_0=UIMM                                    IR-Out(S95)
	S120= PC.Out=addr+4                                         PC-Out(S103)
	S121= PC.CIA=addr                                           PC-Out(S104)
	S122= PC.CIA31_28=addr[31:28]                               PC-Out(S104)
	S123= CP0.ASID=pid                                          CP0-Read-ASID(S110)
	S124= FU.OutID1=>A_EX.In                                    Premise(F181)
	S125= LIMMEXT.Out=>B_EX.In                                  Premise(F182)
	S126= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F183)
	S127= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F184)
	S128= FU.Bub_ID=>CU_ID.Bub                                  Premise(F185)
	S129= FU.Halt_ID=>CU_ID.Halt                                Premise(F186)
	S130= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F187)
	S131= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F188)
	S132= FU.Bub_IF=>CU_IF.Bub                                  Premise(F189)
	S133= FU.Halt_IF=>CU_IF.Halt                                Premise(F190)
	S134= ICache.Hit=>CU_IF.ICacheHit                           Premise(F191)
	S135= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F192)
	S136= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F193)
	S137= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F194)
	S138= ICache.Hit=>FU.ICacheHit                              Premise(F195)
	S139= IR_ID.Out=>FU.IR_ID                                   Premise(F196)
	S140= FU.IR_ID={12,rS,rD,UIMM}                              Path(S115,S139)
	S141= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F197)
	S142= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F198)
	S143= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F199)
	S144= GPR.Rdata1=>FU.InID1                                  Premise(F200)
	S145= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F201)
	S146= FU.InID1_RReg=rS                                      Path(S117,S145)
	S147= FU.InID2_RReg=5'b00000                                Premise(F202)
	S148= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F203)
	S149= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F204)
	S150= IR_ID.Out25_21=>GPR.RReg1                             Premise(F205)
	S151= GPR.RReg1=rS                                          Path(S117,S150)
	S152= GPR.Rdata1=a                                          GPR-Read(S151,S114)
	S153= FU.InID1=a                                            Path(S152,S144)
	S154= FU.OutID1=FU(a)                                       FU-Forward(S153)
	S155= A_EX.In=FU(a)                                         Path(S154,S124)
	S156= IR_WB.Out20_16=>GPR.WReg                              Premise(F206)
	S157= IMMU.Addr=>IAddrReg.In                                Premise(F207)
	S158= PC.Out=>ICache.IEA                                    Premise(F208)
	S159= ICache.IEA=addr+4                                     Path(S120,S158)
	S160= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S159)
	S161= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S160,S134)
	S162= FU.ICacheHit=ICacheHit(addr+4)                        Path(S160,S138)
	S163= ICache.Out=>ICacheReg.In                              Premise(F209)
	S164= PC.Out=>IMMU.IEA                                      Premise(F210)
	S165= IMMU.IEA=addr+4                                       Path(S120,S164)
	S166= CP0.ASID=>IMMU.PID                                    Premise(F211)
	S167= IMMU.PID=pid                                          Path(S123,S166)
	S168= IMMU.Addr={pid,addr+4}                                IMMU-Search(S167,S165)
	S169= IAddrReg.In={pid,addr+4}                              Path(S168,S157)
	S170= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S167,S165)
	S171= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S170,S135)
	S172= IR_ID.Out=>IR_EX.In                                   Premise(F212)
	S173= IR_EX.In={12,rS,rD,UIMM}                              Path(S115,S172)
	S174= ICache.Out=>IR_ID.In                                  Premise(F213)
	S175= ICache.Out=>IR_IMMU.In                                Premise(F214)
	S176= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F215)
	S177= LIMMEXT.In=UIMM                                       Path(S119,S176)
	S178= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S177)
	S179= B_EX.In={16{0},UIMM}                                  Path(S178,S125)
	S180= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F216)
	S181= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F217)
	S182= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F218)
	S183= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F219)
	S184= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F220)
	S185= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F221)
	S186= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F222)
	S187= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F223)
	S188= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F224)
	S189= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F225)
	S190= IR_EX.Out31_26=>CU_EX.Op                              Premise(F226)
	S191= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F227)
	S192= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F228)
	S193= CU_ID.IRFunc1=rD                                      Path(S118,S192)
	S194= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F229)
	S195= CU_ID.IRFunc2=rS                                      Path(S117,S194)
	S196= IR_ID.Out31_26=>CU_ID.Op                              Premise(F230)
	S197= CU_ID.Op=12                                           Path(S116,S196)
	S198= CU_ID.Func=alu_add                                    CU_ID(S197)
	S199= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F231)
	S200= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F232)
	S201= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F233)
	S202= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F234)
	S203= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F235)
	S204= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F236)
	S205= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F237)
	S206= IR_WB.Out31_26=>CU_WB.Op                              Premise(F238)
	S207= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F239)
	S208= CtrlA_EX=1                                            Premise(F240)
	S209= [A_EX]=FU(a)                                          A_EX-Write(S155,S208)
	S210= CtrlB_EX=1                                            Premise(F241)
	S211= [B_EX]={16{0},UIMM}                                   B_EX-Write(S179,S210)
	S212= CtrlALUOut_MEM=0                                      Premise(F242)
	S213= CtrlALUOut_DMMU1=0                                    Premise(F243)
	S214= CtrlALUOut_DMMU2=0                                    Premise(F244)
	S215= CtrlALUOut_WB=0                                       Premise(F245)
	S216= CtrlA_MEM=0                                           Premise(F246)
	S217= CtrlA_WB=0                                            Premise(F247)
	S218= CtrlB_MEM=0                                           Premise(F248)
	S219= CtrlB_WB=0                                            Premise(F249)
	S220= CtrlICache=0                                          Premise(F250)
	S221= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S89,S220)
	S222= CtrlIMMU=0                                            Premise(F251)
	S223= CtrlIR_DMMU1=0                                        Premise(F252)
	S224= CtrlIR_DMMU2=0                                        Premise(F253)
	S225= CtrlIR_EX=1                                           Premise(F254)
	S226= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S173,S225)
	S227= CtrlIR_ID=0                                           Premise(F255)
	S228= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S95,S227)
	S229= CtrlIR_IMMU=0                                         Premise(F256)
	S230= CtrlIR_MEM=0                                          Premise(F257)
	S231= CtrlIR_WB=0                                           Premise(F258)
	S232= CtrlGPR=0                                             Premise(F259)
	S233= GPR[rS]=a                                             GPR-Hold(S114,S232)
	S234= CtrlIAddrReg=0                                        Premise(F260)
	S235= CtrlPC=0                                              Premise(F261)
	S236= CtrlPCInc=0                                           Premise(F262)
	S237= PC[CIA]=addr                                          PC-Hold(S104,S236)
	S238= PC[Out]=addr+4                                        PC-Hold(S103,S235,S236)
	S239= CtrlIMem=0                                            Premise(F263)
	S240= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S106,S239)
	S241= CtrlICacheReg=0                                       Premise(F264)
	S242= CtrlASIDIn=0                                          Premise(F265)
	S243= CtrlCP0=0                                             Premise(F266)
	S244= CP0[ASID]=pid                                         CP0-Hold(S110,S243)
	S245= CtrlEPCIn=0                                           Premise(F267)
	S246= CtrlExCodeIn=0                                        Premise(F268)
	S247= CtrlIRMux=0                                           Premise(F269)

EX	S248= A_EX.Out=FU(a)                                        A_EX-Out(S209)
	S249= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S209)
	S250= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S209)
	S251= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S211)
	S252= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S211)
	S253= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S211)
	S254= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S226)
	S255= IR_EX.Out31_26=12                                     IR_EX-Out(S226)
	S256= IR_EX.Out25_21=rS                                     IR_EX-Out(S226)
	S257= IR_EX.Out20_16=rD                                     IR_EX-Out(S226)
	S258= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S226)
	S259= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S228)
	S260= IR_ID.Out31_26=12                                     IR-Out(S228)
	S261= IR_ID.Out25_21=rS                                     IR-Out(S228)
	S262= IR_ID.Out20_16=rD                                     IR-Out(S228)
	S263= IR_ID.Out15_0=UIMM                                    IR-Out(S228)
	S264= PC.CIA=addr                                           PC-Out(S237)
	S265= PC.CIA31_28=addr[31:28]                               PC-Out(S237)
	S266= PC.Out=addr+4                                         PC-Out(S238)
	S267= CP0.ASID=pid                                          CP0-Read-ASID(S244)
	S268= FU.OutID1=>A_EX.In                                    Premise(F270)
	S269= LIMMEXT.Out=>B_EX.In                                  Premise(F271)
	S270= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F272)
	S271= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F273)
	S272= FU.Bub_ID=>CU_ID.Bub                                  Premise(F274)
	S273= FU.Halt_ID=>CU_ID.Halt                                Premise(F275)
	S274= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F276)
	S275= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F277)
	S276= FU.Bub_IF=>CU_IF.Bub                                  Premise(F278)
	S277= FU.Halt_IF=>CU_IF.Halt                                Premise(F279)
	S278= ICache.Hit=>CU_IF.ICacheHit                           Premise(F280)
	S279= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F281)
	S280= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F282)
	S281= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F283)
	S282= ICache.Hit=>FU.ICacheHit                              Premise(F284)
	S283= IR_ID.Out=>FU.IR_ID                                   Premise(F285)
	S284= FU.IR_ID={12,rS,rD,UIMM}                              Path(S259,S283)
	S285= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F286)
	S286= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F287)
	S287= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F288)
	S288= FU.InEX_WReg=rD                                       Path(S257,S287)
	S289= GPR.Rdata1=>FU.InID1                                  Premise(F289)
	S290= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F290)
	S291= FU.InID1_RReg=rS                                      Path(S261,S290)
	S292= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F291)
	S293= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F292)
	S294= IR_ID.Out25_21=>GPR.RReg1                             Premise(F293)
	S295= GPR.RReg1=rS                                          Path(S261,S294)
	S296= GPR.Rdata1=a                                          GPR-Read(S295,S233)
	S297= FU.InID1=a                                            Path(S296,S289)
	S298= FU.OutID1=FU(a)                                       FU-Forward(S297)
	S299= A_EX.In=FU(a)                                         Path(S298,S268)
	S300= IR_WB.Out20_16=>GPR.WReg                              Premise(F294)
	S301= IMMU.Addr=>IAddrReg.In                                Premise(F295)
	S302= PC.Out=>ICache.IEA                                    Premise(F296)
	S303= ICache.IEA=addr+4                                     Path(S266,S302)
	S304= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S303)
	S305= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S304,S278)
	S306= FU.ICacheHit=ICacheHit(addr+4)                        Path(S304,S282)
	S307= ICache.Out=>ICacheReg.In                              Premise(F297)
	S308= PC.Out=>IMMU.IEA                                      Premise(F298)
	S309= IMMU.IEA=addr+4                                       Path(S266,S308)
	S310= CP0.ASID=>IMMU.PID                                    Premise(F299)
	S311= IMMU.PID=pid                                          Path(S267,S310)
	S312= IMMU.Addr={pid,addr+4}                                IMMU-Search(S311,S309)
	S313= IAddrReg.In={pid,addr+4}                              Path(S312,S301)
	S314= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S311,S309)
	S315= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S314,S279)
	S316= IR_ID.Out=>IR_EX.In                                   Premise(F300)
	S317= IR_EX.In={12,rS,rD,UIMM}                              Path(S259,S316)
	S318= ICache.Out=>IR_ID.In                                  Premise(F301)
	S319= ICache.Out=>IR_IMMU.In                                Premise(F302)
	S320= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F303)
	S321= LIMMEXT.In=UIMM                                       Path(S263,S320)
	S322= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S321)
	S323= B_EX.In={16{0},UIMM}                                  Path(S322,S269)
	S324= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F304)
	S325= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F305)
	S326= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F306)
	S327= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F307)
	S328= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F308)
	S329= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F309)
	S330= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F310)
	S331= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F311)
	S332= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F312)
	S333= CU_EX.IRFunc1=rD                                      Path(S257,S332)
	S334= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F313)
	S335= CU_EX.IRFunc2=rS                                      Path(S256,S334)
	S336= IR_EX.Out31_26=>CU_EX.Op                              Premise(F314)
	S337= CU_EX.Op=12                                           Path(S255,S336)
	S338= CU_EX.Func=alu_add                                    CU_EX(S337)
	S339= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F315)
	S340= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F316)
	S341= CU_ID.IRFunc1=rD                                      Path(S262,S340)
	S342= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F317)
	S343= CU_ID.IRFunc2=rS                                      Path(S261,S342)
	S344= IR_ID.Out31_26=>CU_ID.Op                              Premise(F318)
	S345= CU_ID.Op=12                                           Path(S260,S344)
	S346= CU_ID.Func=alu_add                                    CU_ID(S345)
	S347= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F319)
	S348= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F320)
	S349= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F321)
	S350= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F322)
	S351= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F323)
	S352= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F324)
	S353= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F325)
	S354= IR_WB.Out31_26=>CU_WB.Op                              Premise(F326)
	S355= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F327)
	S356= CtrlA_EX=0                                            Premise(F328)
	S357= [A_EX]=FU(a)                                          A_EX-Hold(S209,S356)
	S358= CtrlB_EX=0                                            Premise(F329)
	S359= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S211,S358)
	S360= CtrlALUOut_MEM=1                                      Premise(F330)
	S361= CtrlALUOut_DMMU1=0                                    Premise(F331)
	S362= CtrlALUOut_DMMU2=0                                    Premise(F332)
	S363= CtrlALUOut_WB=0                                       Premise(F333)
	S364= CtrlA_MEM=0                                           Premise(F334)
	S365= CtrlA_WB=0                                            Premise(F335)
	S366= CtrlB_MEM=0                                           Premise(F336)
	S367= CtrlB_WB=0                                            Premise(F337)
	S368= CtrlICache=0                                          Premise(F338)
	S369= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S221,S368)
	S370= CtrlIMMU=0                                            Premise(F339)
	S371= CtrlIR_DMMU1=0                                        Premise(F340)
	S372= CtrlIR_DMMU2=0                                        Premise(F341)
	S373= CtrlIR_EX=0                                           Premise(F342)
	S374= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S226,S373)
	S375= CtrlIR_ID=0                                           Premise(F343)
	S376= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S228,S375)
	S377= CtrlIR_IMMU=0                                         Premise(F344)
	S378= CtrlIR_MEM=1                                          Premise(F345)
	S379= CtrlIR_WB=0                                           Premise(F346)
	S380= CtrlGPR=0                                             Premise(F347)
	S381= GPR[rS]=a                                             GPR-Hold(S233,S380)
	S382= CtrlIAddrReg=0                                        Premise(F348)
	S383= CtrlPC=0                                              Premise(F349)
	S384= CtrlPCInc=0                                           Premise(F350)
	S385= PC[CIA]=addr                                          PC-Hold(S237,S384)
	S386= PC[Out]=addr+4                                        PC-Hold(S238,S383,S384)
	S387= CtrlIMem=0                                            Premise(F351)
	S388= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S240,S387)
	S389= CtrlICacheReg=0                                       Premise(F352)
	S390= CtrlASIDIn=0                                          Premise(F353)
	S391= CtrlCP0=0                                             Premise(F354)
	S392= CP0[ASID]=pid                                         CP0-Hold(S244,S391)
	S393= CtrlEPCIn=0                                           Premise(F355)
	S394= CtrlExCodeIn=0                                        Premise(F356)
	S395= CtrlIRMux=0                                           Premise(F357)

MEM	S396= A_EX.Out=FU(a)                                        A_EX-Out(S357)
	S397= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S357)
	S398= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S357)
	S399= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S359)
	S400= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S359)
	S401= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S359)
	S402= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S374)
	S403= IR_EX.Out31_26=12                                     IR_EX-Out(S374)
	S404= IR_EX.Out25_21=rS                                     IR_EX-Out(S374)
	S405= IR_EX.Out20_16=rD                                     IR_EX-Out(S374)
	S406= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S374)
	S407= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S376)
	S408= IR_ID.Out31_26=12                                     IR-Out(S376)
	S409= IR_ID.Out25_21=rS                                     IR-Out(S376)
	S410= IR_ID.Out20_16=rD                                     IR-Out(S376)
	S411= IR_ID.Out15_0=UIMM                                    IR-Out(S376)
	S412= PC.CIA=addr                                           PC-Out(S385)
	S413= PC.CIA31_28=addr[31:28]                               PC-Out(S385)
	S414= PC.Out=addr+4                                         PC-Out(S386)
	S415= CP0.ASID=pid                                          CP0-Read-ASID(S392)
	S416= FU.OutID1=>A_EX.In                                    Premise(F358)
	S417= LIMMEXT.Out=>B_EX.In                                  Premise(F359)
	S418= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F360)
	S419= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F361)
	S420= FU.Bub_ID=>CU_ID.Bub                                  Premise(F362)
	S421= FU.Halt_ID=>CU_ID.Halt                                Premise(F363)
	S422= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F364)
	S423= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F365)
	S424= FU.Bub_IF=>CU_IF.Bub                                  Premise(F366)
	S425= FU.Halt_IF=>CU_IF.Halt                                Premise(F367)
	S426= ICache.Hit=>CU_IF.ICacheHit                           Premise(F368)
	S427= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F369)
	S428= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F370)
	S429= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F371)
	S430= ICache.Hit=>FU.ICacheHit                              Premise(F372)
	S431= IR_ID.Out=>FU.IR_ID                                   Premise(F373)
	S432= FU.IR_ID={12,rS,rD,UIMM}                              Path(S407,S431)
	S433= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F374)
	S434= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F375)
	S435= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F376)
	S436= FU.InEX_WReg=rD                                       Path(S405,S435)
	S437= GPR.Rdata1=>FU.InID1                                  Premise(F377)
	S438= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F378)
	S439= FU.InID1_RReg=rS                                      Path(S409,S438)
	S440= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F379)
	S441= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F380)
	S442= IR_ID.Out25_21=>GPR.RReg1                             Premise(F381)
	S443= GPR.RReg1=rS                                          Path(S409,S442)
	S444= GPR.Rdata1=a                                          GPR-Read(S443,S381)
	S445= FU.InID1=a                                            Path(S444,S437)
	S446= FU.OutID1=FU(a)                                       FU-Forward(S445)
	S447= A_EX.In=FU(a)                                         Path(S446,S416)
	S448= IR_WB.Out20_16=>GPR.WReg                              Premise(F382)
	S449= IMMU.Addr=>IAddrReg.In                                Premise(F383)
	S450= PC.Out=>ICache.IEA                                    Premise(F384)
	S451= ICache.IEA=addr+4                                     Path(S414,S450)
	S452= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S451)
	S453= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S452,S426)
	S454= FU.ICacheHit=ICacheHit(addr+4)                        Path(S452,S430)
	S455= ICache.Out=>ICacheReg.In                              Premise(F385)
	S456= PC.Out=>IMMU.IEA                                      Premise(F386)
	S457= IMMU.IEA=addr+4                                       Path(S414,S456)
	S458= CP0.ASID=>IMMU.PID                                    Premise(F387)
	S459= IMMU.PID=pid                                          Path(S415,S458)
	S460= IMMU.Addr={pid,addr+4}                                IMMU-Search(S459,S457)
	S461= IAddrReg.In={pid,addr+4}                              Path(S460,S449)
	S462= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S459,S457)
	S463= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S462,S427)
	S464= IR_ID.Out=>IR_EX.In                                   Premise(F388)
	S465= IR_EX.In={12,rS,rD,UIMM}                              Path(S407,S464)
	S466= ICache.Out=>IR_ID.In                                  Premise(F389)
	S467= ICache.Out=>IR_IMMU.In                                Premise(F390)
	S468= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F391)
	S469= LIMMEXT.In=UIMM                                       Path(S411,S468)
	S470= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S469)
	S471= B_EX.In={16{0},UIMM}                                  Path(S470,S417)
	S472= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F392)
	S473= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F393)
	S474= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F394)
	S475= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F395)
	S476= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F396)
	S477= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F397)
	S478= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F398)
	S479= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F399)
	S480= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F400)
	S481= CU_EX.IRFunc1=rD                                      Path(S405,S480)
	S482= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F401)
	S483= CU_EX.IRFunc2=rS                                      Path(S404,S482)
	S484= IR_EX.Out31_26=>CU_EX.Op                              Premise(F402)
	S485= CU_EX.Op=12                                           Path(S403,S484)
	S486= CU_EX.Func=alu_add                                    CU_EX(S485)
	S487= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F403)
	S488= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F404)
	S489= CU_ID.IRFunc1=rD                                      Path(S410,S488)
	S490= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F405)
	S491= CU_ID.IRFunc2=rS                                      Path(S409,S490)
	S492= IR_ID.Out31_26=>CU_ID.Op                              Premise(F406)
	S493= CU_ID.Op=12                                           Path(S408,S492)
	S494= CU_ID.Func=alu_add                                    CU_ID(S493)
	S495= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F407)
	S496= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F408)
	S497= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F409)
	S498= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F410)
	S499= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F411)
	S500= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F412)
	S501= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F413)
	S502= IR_WB.Out31_26=>CU_WB.Op                              Premise(F414)
	S503= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F415)
	S504= CtrlA_EX=0                                            Premise(F416)
	S505= [A_EX]=FU(a)                                          A_EX-Hold(S357,S504)
	S506= CtrlB_EX=0                                            Premise(F417)
	S507= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S359,S506)
	S508= CtrlALUOut_MEM=0                                      Premise(F418)
	S509= CtrlALUOut_DMMU1=1                                    Premise(F419)
	S510= CtrlALUOut_DMMU2=0                                    Premise(F420)
	S511= CtrlALUOut_WB=1                                       Premise(F421)
	S512= CtrlA_MEM=0                                           Premise(F422)
	S513= CtrlA_WB=1                                            Premise(F423)
	S514= CtrlB_MEM=0                                           Premise(F424)
	S515= CtrlB_WB=1                                            Premise(F425)
	S516= CtrlICache=0                                          Premise(F426)
	S517= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S369,S516)
	S518= CtrlIMMU=0                                            Premise(F427)
	S519= CtrlIR_DMMU1=1                                        Premise(F428)
	S520= CtrlIR_DMMU2=0                                        Premise(F429)
	S521= CtrlIR_EX=0                                           Premise(F430)
	S522= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S374,S521)
	S523= CtrlIR_ID=0                                           Premise(F431)
	S524= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S376,S523)
	S525= CtrlIR_IMMU=0                                         Premise(F432)
	S526= CtrlIR_MEM=0                                          Premise(F433)
	S527= CtrlIR_WB=1                                           Premise(F434)
	S528= CtrlGPR=0                                             Premise(F435)
	S529= GPR[rS]=a                                             GPR-Hold(S381,S528)
	S530= CtrlIAddrReg=0                                        Premise(F436)
	S531= CtrlPC=0                                              Premise(F437)
	S532= CtrlPCInc=0                                           Premise(F438)
	S533= PC[CIA]=addr                                          PC-Hold(S385,S532)
	S534= PC[Out]=addr+4                                        PC-Hold(S386,S531,S532)
	S535= CtrlIMem=0                                            Premise(F439)
	S536= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S388,S535)
	S537= CtrlICacheReg=0                                       Premise(F440)
	S538= CtrlASIDIn=0                                          Premise(F441)
	S539= CtrlCP0=0                                             Premise(F442)
	S540= CP0[ASID]=pid                                         CP0-Hold(S392,S539)
	S541= CtrlEPCIn=0                                           Premise(F443)
	S542= CtrlExCodeIn=0                                        Premise(F444)
	S543= CtrlIRMux=0                                           Premise(F445)

WB	S544= A_EX.Out=FU(a)                                        A_EX-Out(S505)
	S545= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S505)
	S546= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S505)
	S547= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S507)
	S548= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S507)
	S549= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S507)
	S550= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S522)
	S551= IR_EX.Out31_26=12                                     IR_EX-Out(S522)
	S552= IR_EX.Out25_21=rS                                     IR_EX-Out(S522)
	S553= IR_EX.Out20_16=rD                                     IR_EX-Out(S522)
	S554= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S522)
	S555= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S524)
	S556= IR_ID.Out31_26=12                                     IR-Out(S524)
	S557= IR_ID.Out25_21=rS                                     IR-Out(S524)
	S558= IR_ID.Out20_16=rD                                     IR-Out(S524)
	S559= IR_ID.Out15_0=UIMM                                    IR-Out(S524)
	S560= PC.CIA=addr                                           PC-Out(S533)
	S561= PC.CIA31_28=addr[31:28]                               PC-Out(S533)
	S562= PC.Out=addr+4                                         PC-Out(S534)
	S563= CP0.ASID=pid                                          CP0-Read-ASID(S540)
	S564= FU.OutID1=>A_EX.In                                    Premise(F622)
	S565= LIMMEXT.Out=>B_EX.In                                  Premise(F623)
	S566= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F624)
	S567= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F625)
	S568= FU.Bub_ID=>CU_ID.Bub                                  Premise(F626)
	S569= FU.Halt_ID=>CU_ID.Halt                                Premise(F627)
	S570= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F628)
	S571= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F629)
	S572= FU.Bub_IF=>CU_IF.Bub                                  Premise(F630)
	S573= FU.Halt_IF=>CU_IF.Halt                                Premise(F631)
	S574= ICache.Hit=>CU_IF.ICacheHit                           Premise(F632)
	S575= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F633)
	S576= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F634)
	S577= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F635)
	S578= ICache.Hit=>FU.ICacheHit                              Premise(F636)
	S579= IR_ID.Out=>FU.IR_ID                                   Premise(F637)
	S580= FU.IR_ID={12,rS,rD,UIMM}                              Path(S555,S579)
	S581= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F638)
	S582= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F639)
	S583= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F640)
	S584= FU.InEX_WReg=rD                                       Path(S553,S583)
	S585= GPR.Rdata1=>FU.InID1                                  Premise(F641)
	S586= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F642)
	S587= FU.InID1_RReg=rS                                      Path(S557,S586)
	S588= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F643)
	S589= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F644)
	S590= IR_ID.Out25_21=>GPR.RReg1                             Premise(F645)
	S591= GPR.RReg1=rS                                          Path(S557,S590)
	S592= GPR.Rdata1=a                                          GPR-Read(S591,S529)
	S593= FU.InID1=a                                            Path(S592,S585)
	S594= FU.OutID1=FU(a)                                       FU-Forward(S593)
	S595= A_EX.In=FU(a)                                         Path(S594,S564)
	S596= IR_WB.Out20_16=>GPR.WReg                              Premise(F646)
	S597= IMMU.Addr=>IAddrReg.In                                Premise(F647)
	S598= PC.Out=>ICache.IEA                                    Premise(F648)
	S599= ICache.IEA=addr+4                                     Path(S562,S598)
	S600= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S599)
	S601= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S600,S574)
	S602= FU.ICacheHit=ICacheHit(addr+4)                        Path(S600,S578)
	S603= ICache.Out=>ICacheReg.In                              Premise(F649)
	S604= PC.Out=>IMMU.IEA                                      Premise(F650)
	S605= IMMU.IEA=addr+4                                       Path(S562,S604)
	S606= CP0.ASID=>IMMU.PID                                    Premise(F651)
	S607= IMMU.PID=pid                                          Path(S563,S606)
	S608= IMMU.Addr={pid,addr+4}                                IMMU-Search(S607,S605)
	S609= IAddrReg.In={pid,addr+4}                              Path(S608,S597)
	S610= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S607,S605)
	S611= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S610,S575)
	S612= IR_ID.Out=>IR_EX.In                                   Premise(F652)
	S613= IR_EX.In={12,rS,rD,UIMM}                              Path(S555,S612)
	S614= ICache.Out=>IR_ID.In                                  Premise(F653)
	S615= ICache.Out=>IR_IMMU.In                                Premise(F654)
	S616= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F655)
	S617= LIMMEXT.In=UIMM                                       Path(S559,S616)
	S618= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S617)
	S619= B_EX.In={16{0},UIMM}                                  Path(S618,S565)
	S620= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F656)
	S621= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F657)
	S622= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F658)
	S623= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F659)
	S624= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F660)
	S625= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F661)
	S626= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F662)
	S627= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F663)
	S628= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F664)
	S629= CU_EX.IRFunc1=rD                                      Path(S553,S628)
	S630= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F665)
	S631= CU_EX.IRFunc2=rS                                      Path(S552,S630)
	S632= IR_EX.Out31_26=>CU_EX.Op                              Premise(F666)
	S633= CU_EX.Op=12                                           Path(S551,S632)
	S634= CU_EX.Func=alu_add                                    CU_EX(S633)
	S635= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F667)
	S636= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F668)
	S637= CU_ID.IRFunc1=rD                                      Path(S558,S636)
	S638= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F669)
	S639= CU_ID.IRFunc2=rS                                      Path(S557,S638)
	S640= IR_ID.Out31_26=>CU_ID.Op                              Premise(F670)
	S641= CU_ID.Op=12                                           Path(S556,S640)
	S642= CU_ID.Func=alu_add                                    CU_ID(S641)
	S643= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F671)
	S644= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F672)
	S645= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F673)
	S646= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F674)
	S647= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F675)
	S648= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F676)
	S649= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F677)
	S650= IR_WB.Out31_26=>CU_WB.Op                              Premise(F678)
	S651= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F679)
	S652= CtrlA_EX=0                                            Premise(F680)
	S653= [A_EX]=FU(a)                                          A_EX-Hold(S505,S652)
	S654= CtrlB_EX=0                                            Premise(F681)
	S655= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S507,S654)
	S656= CtrlALUOut_MEM=0                                      Premise(F682)
	S657= CtrlALUOut_DMMU1=0                                    Premise(F683)
	S658= CtrlALUOut_DMMU2=0                                    Premise(F684)
	S659= CtrlALUOut_WB=0                                       Premise(F685)
	S660= CtrlA_MEM=0                                           Premise(F686)
	S661= CtrlA_WB=0                                            Premise(F687)
	S662= CtrlB_MEM=0                                           Premise(F688)
	S663= CtrlB_WB=0                                            Premise(F689)
	S664= CtrlICache=0                                          Premise(F690)
	S665= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S517,S664)
	S666= CtrlIMMU=0                                            Premise(F691)
	S667= CtrlIR_DMMU1=0                                        Premise(F692)
	S668= CtrlIR_DMMU2=0                                        Premise(F693)
	S669= CtrlIR_EX=0                                           Premise(F694)
	S670= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S522,S669)
	S671= CtrlIR_ID=0                                           Premise(F695)
	S672= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S524,S671)
	S673= CtrlIR_IMMU=0                                         Premise(F696)
	S674= CtrlIR_MEM=0                                          Premise(F697)
	S675= CtrlIR_WB=0                                           Premise(F698)
	S676= CtrlGPR=1                                             Premise(F699)
	S677= CtrlIAddrReg=0                                        Premise(F700)
	S678= CtrlPC=0                                              Premise(F701)
	S679= CtrlPCInc=0                                           Premise(F702)
	S680= PC[CIA]=addr                                          PC-Hold(S533,S679)
	S681= PC[Out]=addr+4                                        PC-Hold(S534,S678,S679)
	S682= CtrlIMem=0                                            Premise(F703)
	S683= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S536,S682)
	S684= CtrlICacheReg=0                                       Premise(F704)
	S685= CtrlASIDIn=0                                          Premise(F705)
	S686= CtrlCP0=0                                             Premise(F706)
	S687= CP0[ASID]=pid                                         CP0-Hold(S540,S686)
	S688= CtrlEPCIn=0                                           Premise(F707)
	S689= CtrlExCodeIn=0                                        Premise(F708)
	S690= CtrlIRMux=0                                           Premise(F709)

POST	S653= [A_EX]=FU(a)                                          A_EX-Hold(S505,S652)
	S655= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S507,S654)
	S665= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S517,S664)
	S670= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S522,S669)
	S672= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S524,S671)
	S680= PC[CIA]=addr                                          PC-Hold(S533,S679)
	S681= PC[Out]=addr+4                                        PC-Hold(S534,S678,S679)
	S683= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S536,S682)
	S687= CP0[ASID]=pid                                         CP0-Hold(S540,S686)

