// Seed: 3561182784
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    output uwire id_3,
    output tri1 id_4,
    output tri0 id_5,
    input wire id_6,
    output wire id_7,
    output tri0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output wor id_13,
    input tri1 id_14,
    input supply1 id_15,
    output wand id_16
);
  assign id_7 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    output supply1 id_2
    , id_6,
    input wand id_3,
    output tri id_4
);
  wire id_7;
  module_0(
      id_4,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_3,
      id_2,
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_1
  );
endmodule
