{
  "family": "ESP32-S2",
  "architecture": "arm-cortex-m3",
  "vendor": "ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.",
  "mcus": {
    "ESP32-S2": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "CRYPTO": {
          "instances": [
            {
              "name": "AES",
              "base": "0x6003A000",
              "irq": 56
            },
            {
              "name": "HMAC",
              "base": "0x6003E000"
            },
            {
              "name": "RSA",
              "base": "0x6003C000",
              "irq": 54
            },
            {
              "name": "SHA",
              "base": "0x6003B000",
              "irq": 55
            },
            {
              "name": "XTS_AES",
              "base": "0x6003A100"
            }
          ],
          "registers": {
            "KEY_%s": {
              "offset": "0x00",
              "size": 32,
              "description": "AES key register %s"
            },
            "TEXT_IN_%s": {
              "offset": "0x20",
              "size": 32,
              "description": "Source data register %s"
            },
            "TEXT_OUT_%s": {
              "offset": "0x30",
              "size": 32,
              "description": "Result data register %s"
            },
            "MODE": {
              "offset": "0x40",
              "size": 32,
              "description": "AES working mode configuration register"
            },
            "ENDIAN": {
              "offset": "0x44",
              "size": 32,
              "description": "Endian configuration register"
            },
            "TRIGGER": {
              "offset": "0x48",
              "size": 32,
              "description": "Operation start controlling register"
            },
            "STATE": {
              "offset": "0x4C",
              "size": 32,
              "description": "Operation status register"
            },
            "IV_%s": {
              "offset": "0x50",
              "size": 32,
              "description": "initialization vector"
            },
            "H_%s": {
              "offset": "0x60",
              "size": 32,
              "description": "GCM hash subkey"
            },
            "J0_%s": {
              "offset": "0x70",
              "size": 32,
              "description": "J0"
            },
            "T0_%s": {
              "offset": "0x80",
              "size": 32,
              "description": "T0"
            },
            "DMA_ENABLE": {
              "offset": "0x90",
              "size": 32,
              "description": "DMA enable register"
            },
            "BLOCK_MODE": {
              "offset": "0x94",
              "size": 32,
              "description": "Block operation type register"
            },
            "BLOCK_NUM": {
              "offset": "0x98",
              "size": 32,
              "description": "Block number configuration register"
            },
            "INC_SEL": {
              "offset": "0x9C",
              "size": 32,
              "description": "Standard incrementing function register"
            },
            "AAD_BLOCK_NUM": {
              "offset": "0xA0",
              "size": 32,
              "description": "AAD block number configuration register"
            },
            "REMAINDER_BIT_NUM": {
              "offset": "0xA4",
              "size": 32,
              "description": "Remainder bit number of plaintext/ciphertext"
            },
            "CONTINUE_OP": {
              "offset": "0xA8",
              "size": 32,
              "description": "Operation continue controlling register"
            },
            "INT_CLR": {
              "offset": "0xAC",
              "size": 32,
              "description": "DMA-AES interrupt clear register"
            },
            "INT_ENA": {
              "offset": "0xB0",
              "size": 32,
              "description": "DMA-AES interrupt enable register"
            },
            "DATE": {
              "offset": "0xB4",
              "size": 32,
              "description": "Version control register"
            },
            "DMA_EXIT": {
              "offset": "0xB8",
              "size": 32,
              "description": "Operation exit controlling register"
            }
          },
          "bits": {
            "KEY_%s": {
              "KEY": {
                "bit": 0,
                "description": "Stores AES keys.",
                "width": 32
              }
            },
            "TEXT_IN_%s": {
              "TEXT_IN": {
                "bit": 0,
                "description": "Stores the source data when the AES Accelerator operates in the Typical AES working mode.",
                "width": 32
              }
            },
            "TEXT_OUT_%s": {
              "TEXT_OUT": {
                "bit": 0,
                "description": "Stores the result data when the AES Accelerator operates in the Typical AES working mode.",
                "width": 32
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "Defines the operation type of the AES Accelerator operating under the Typical AES working mode.\n&\n0x0(AES_EN_128): AES-EN-128 #\n0x1(AES_EN_192): AES-EN-192 #\n0x2(AES_EN_256): AES-EN-256 #\n0x4(AES_DE_128): AES-DE-128 #\n0x5(AES_DE_192): AES-DE-192 #\n0x6(AES_DE_256): AES-DE-256 \n&",
                "width": 3
              }
            },
            "ENDIAN": {
              "ENDIAN": {
                "bit": 0,
                "description": "Defines the endianness of input and output texts.\n&\n[1:0] key endian #\n[3:2] text_in endian or in_stream endian #\n[5:4] text_out endian or out_stream endian #\n&",
                "width": 6
              }
            },
            "TRIGGER": {
              "TRIGGER": {
                "bit": 0,
                "description": "Set this bit to 1 to start AES operation."
              }
            },
            "STATE": {
              "STATE": {
                "bit": 0,
                "description": "Stores the working status of the AES Accelerator. For details, see Table 3 for Typical AES working mode and Table 9 for DMA AES working mode.\nFor typical AES; 0 = idle; 1 = busy.\nFor DMA-AES; 0 = idle; 1 = busy; 2 = calculation_done.",
                "width": 2
              }
            },
            "IV_%s": {
              "IV": {
                "bit": 0,
                "description": "This register stores the %sth 32-bit piece of 128-bit initialization vector",
                "width": 32
              }
            },
            "H_%s": {
              "H": {
                "bit": 0,
                "description": "GCM hash subkey",
                "width": 32
              }
            },
            "J0_%s": {
              "J0": {
                "bit": 0,
                "description": "This register stores the %sth 32-bit piece of 128-bit J0",
                "width": 32
              }
            },
            "T0_%s": {
              "T0": {
                "bit": 0,
                "description": "This register stores the %sth 32-bit piece of 128-bit T0",
                "width": 32
              }
            },
            "DMA_ENABLE": {
              "DMA_ENABLE": {
                "bit": 0,
                "description": "Defines the working mode of the AES Accelerator. For details, see Table 1.\n1'h0: typical AES operation\n1'h1: DMA-AES operation"
              }
            },
            "BLOCK_MODE": {
              "BLOCK_MODE": {
                "bit": 0,
                "description": "Defines the operation type of the AES Accelerator operating under the DMA-AES working mode. For details, see Table 8.\n&\n3'h0(BLOCK_MODE_ECB): ECB #\n3'h1(BLOCK_MODE_CBC): CBC #\n3'h2(BLOCK_MODE_OFB): OFB #\n3'h3(BLOCK_MODE_CTR): CTR #\n3'h4(BLOCK_MODE_CFB8): CFB-8 #\n3'h5(BLOCK_MODE_CFB128): CFB-128 #\n3'h6(BLOCK_MODE_GCM): GCM\n&",
                "width": 3
              }
            },
            "BLOCK_NUM": {
              "BLOCK_NUM": {
                "bit": 0,
                "description": "Stores the Block Number of plaintext or cipertext when the AES Accelerator operates under the DMA-AES working mode. For details, see Section 1.5.4.",
                "width": 32
              }
            },
            "INC_SEL": {
              "INC_SEL": {
                "bit": 0,
                "description": "Defines the Standard Incrementing Function for CTR block operation. Set this bit to 0 or 1 to choose INC 32 or INC 128 ."
              }
            },
            "AAD_BLOCK_NUM": {
              "AAD_BLOCK_NUM": {
                "bit": 0,
                "description": "Stores the ADD Block Number for the GCM operation.",
                "width": 32
              }
            },
            "REMAINDER_BIT_NUM": {
              "REMAINDER_BIT_NUM": {
                "bit": 0,
                "description": "Stores the Remainder Bit Number for the GCM operation.",
                "width": 7
              }
            },
            "CONTINUE_OP": {
              "CONTINUE_OP": {
                "bit": 0,
                "description": "Set this bit to 1 to continue AES operation."
              }
            },
            "INT_CLR": {
              "INT_CLR": {
                "bit": 0,
                "description": "Set this bit to 1 to clear AES interrupt."
              }
            },
            "INT_ENA": {
              "INT_ENA": {
                "bit": 0,
                "description": "Set this bit to 1 to enable AES interrupt and 0 to disable interrupt."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Version control register",
                "width": 30
              }
            },
            "DMA_EXIT": {
              "DMA_EXIT": {
                "bit": 0,
                "description": "Set this bit to 1 to exit AES operation. This register is only effective for DMA-AES operation."
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "APB_SARADC",
              "base": "0x3F440000",
              "irq": 89
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "DIG ADC common configuration"
            },
            "CTRL2": {
              "offset": "0x04",
              "size": 32,
              "description": "DIG ADC common configuration"
            },
            "FSM": {
              "offset": "0x08",
              "size": 32,
              "description": "digital adc control register"
            },
            "FSM_WAIT": {
              "offset": "0x0C",
              "size": 32,
              "description": "configure saradc fsm internal parameter base on test"
            },
            "SAR1_STATUS": {
              "offset": "0x10",
              "size": 32,
              "description": "digital adc1 status"
            },
            "SAR2_STATUS": {
              "offset": "0x14",
              "size": 32,
              "description": "digital adc2 status"
            },
            "SAR1_PATT_TAB1": {
              "offset": "0x18",
              "size": 32,
              "description": "item 0 ~ 3 for pattern table 1 (each item one byte)"
            },
            "SAR1_PATT_TAB2": {
              "offset": "0x1C",
              "size": 32,
              "description": "Item 4 ~ 7 for pattern table 1 (each item one byte)"
            },
            "SAR1_PATT_TAB3": {
              "offset": "0x20",
              "size": 32,
              "description": "Item 8 ~ 11 for pattern table 1 (each item one byte)"
            },
            "SAR1_PATT_TAB4": {
              "offset": "0x24",
              "size": 32,
              "description": "Item 12 ~ 15 for pattern table 1 (each item one byte)"
            },
            "SAR2_PATT_TAB1": {
              "offset": "0x28",
              "size": 32,
              "description": "item 0 ~ 3 for pattern table 2 (each item one byte)"
            },
            "SAR2_PATT_TAB2": {
              "offset": "0x2C",
              "size": 32,
              "description": "Item 4 ~ 7 for pattern table 2 (each item one byte)"
            },
            "SAR2_PATT_TAB3": {
              "offset": "0x30",
              "size": 32,
              "description": "Item 8 ~ 11 for pattern table 2 (each item one byte)"
            },
            "SAR2_PATT_TAB4": {
              "offset": "0x34",
              "size": 32,
              "description": "Item 12 ~ 15 for pattern table 2 (each item one byte)"
            },
            "ARB_CTRL": {
              "offset": "0x38",
              "size": 32,
              "description": "Configure the settings of DIG ADC2 arbiter"
            },
            "FILTER_CTRL": {
              "offset": "0x3C",
              "size": 32,
              "description": "Configure the settings of DIG ADC2 filter"
            },
            "FILTER_STATUS": {
              "offset": "0x40",
              "size": 32,
              "description": "Data status of DIG ADC2 filter"
            },
            "THRES_CTRL": {
              "offset": "0x44",
              "size": 32,
              "description": "Configure monitor threshold for DIG ADC2"
            },
            "INT_ENA": {
              "offset": "0x48",
              "size": 32,
              "description": "Enable DIG ADC interrupts"
            },
            "INT_RAW": {
              "offset": "0x4C",
              "size": 32,
              "description": "DIG ADC interrupt raw bits"
            },
            "INT_ST": {
              "offset": "0x50",
              "size": 32,
              "description": "DIG ADC interrupt status"
            },
            "INT_CLR": {
              "offset": "0x54",
              "size": 32,
              "description": "Clear DIG ADC interrupts"
            },
            "DMA_CONF": {
              "offset": "0x58",
              "size": 32,
              "description": "Configure digital ADC DMA path"
            },
            "CLKM_CONF": {
              "offset": "0x5C",
              "size": 32,
              "description": "Configure DIG ADC clock"
            },
            "APB_DAC_CTRL": {
              "offset": "0x60",
              "size": 32,
              "description": "Configure DAC settings"
            },
            "APB_CTRL_DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "CTRL": {
              "START_FORCE": {
                "bit": 0,
                "description": "0: select FSM to start SAR ADC. 1: select software to start SAR ADC."
              },
              "START": {
                "bit": 1,
                "description": "Start SAR ADC by software."
              },
              "WORK_MODE": {
                "bit": 3,
                "description": "0: single-channel scan mode. 1: double-channel scan mode. 2:\nalternate-channel scan mode.",
                "width": 2
              },
              "SAR_SEL": {
                "bit": 5,
                "description": "0: select SAR ADC1. 1: select SAR ADC2, only work for single-channel scan mode."
              },
              "SAR_CLK_GATED": {
                "bit": 6,
                "description": "SAR clock gate enable bit."
              },
              "SAR_CLK_DIV": {
                "bit": 7,
                "description": "SAR clock divider",
                "width": 8
              },
              "SAR1_PATT_LEN": {
                "bit": 15,
                "description": "0 ~ 15 means length 1 ~ 16",
                "width": 4
              },
              "SAR2_PATT_LEN": {
                "bit": 19,
                "description": "0 ~ 15 means length 1 ~ 16",
                "width": 4
              },
              "SAR1_PATT_P_CLEAR": {
                "bit": 23,
                "description": "Clear the pointer of pattern table for DIG ADC1 CTRL."
              },
              "SAR2_PATT_P_CLEAR": {
                "bit": 24,
                "description": "Clear the pointer of pattern table for DIG ADC2 CTRL."
              },
              "DATA_SAR_SEL": {
                "bit": 25,
                "description": "1: sar_sel will be coded to the MSB of the 16-bit output data, in this case the resolution should not be larger than 11 bits."
              },
              "DATA_TO_I2S": {
                "bit": 26,
                "description": "1: I2S input data is from SAR ADC (for DMA), 0: I2S input data is from GPIO matrix"
              },
              "XPD_SAR_FORCE": {
                "bit": 27,
                "description": "Force option to xpd sar blocks.",
                "width": 2
              },
              "WAIT_ARB_CYCLE": {
                "bit": 30,
                "description": "Wait arbit signal stable after sar_done.",
                "width": 2
              }
            },
            "CTRL2": {
              "MEAS_NUM_LIMIT": {
                "bit": 0,
                "description": "Enable limit times of SAR ADC sample."
              },
              "MAX_MEAS_NUM": {
                "bit": 1,
                "description": "Set maximum conversion number.",
                "width": 8
              },
              "SAR1_INV": {
                "bit": 9,
                "description": "1: data to DIG ADC1 CTRL is inverted, otherwise not."
              },
              "SAR2_INV": {
                "bit": 10,
                "description": "1: data to DIG ADC2 CTRL is inverted, otherwise not."
              },
              "TIMER_SEL": {
                "bit": 11,
                "description": "1: select saradc timer 0: i2s_ws trigger"
              },
              "TIMER_TARGET": {
                "bit": 12,
                "description": "Set SAR ADC timer target.",
                "width": 12
              },
              "TIMER_EN": {
                "bit": 24,
                "description": "Enable SAR ADC timer trigger."
              }
            },
            "FSM": {
              "SAMPLE_NUM": {
                "bit": 16,
                "description": "sample number",
                "width": 8
              },
              "SAMPLE_CYCLE": {
                "bit": 24,
                "description": "sample cycles",
                "width": 8
              }
            },
            "FSM_WAIT": {
              "XPD_WAIT": {
                "bit": 0,
                "description": "xpd wait",
                "width": 8
              },
              "RSTB_WAIT": {
                "bit": 8,
                "description": "reset time",
                "width": 8
              },
              "STANDBY_WAIT": {
                "bit": 16,
                "description": "standby wait",
                "width": 8
              }
            },
            "SAR1_STATUS": {
              "SAR1_STATUS": {
                "bit": 0,
                "description": "digital adc1 status",
                "width": 32
              }
            },
            "SAR2_STATUS": {
              "SAR2_STATUS": {
                "bit": 0,
                "description": "digital adc2 status",
                "width": 32
              }
            },
            "SAR1_PATT_TAB1": {
              "SAR1_PATT_TAB1": {
                "bit": 0,
                "description": "item 0 ~ 3 for pattern table 1 (each item one byte)",
                "width": 32
              }
            },
            "SAR1_PATT_TAB2": {
              "SAR1_PATT_TAB2": {
                "bit": 0,
                "description": "Item 4 ~ 7 for pattern table 1 (each item one byte)",
                "width": 32
              }
            },
            "SAR1_PATT_TAB3": {
              "SAR1_PATT_TAB3": {
                "bit": 0,
                "description": "Item 8 ~ 11 for pattern table 1 (each item one byte)",
                "width": 32
              }
            },
            "SAR1_PATT_TAB4": {
              "SAR1_PATT_TAB4": {
                "bit": 0,
                "description": "Item 12 ~ 15 for pattern table 1 (each item one byte)",
                "width": 32
              }
            },
            "SAR2_PATT_TAB1": {
              "SAR2_PATT_TAB1": {
                "bit": 0,
                "description": "item 0 ~ 3 for pattern table 2 (each item one byte)",
                "width": 32
              }
            },
            "SAR2_PATT_TAB2": {
              "SAR2_PATT_TAB2": {
                "bit": 0,
                "description": "Item 4 ~ 7 for pattern table 2 (each item one byte)",
                "width": 32
              }
            },
            "SAR2_PATT_TAB3": {
              "SAR2_PATT_TAB3": {
                "bit": 0,
                "description": "Item 8 ~ 11 for pattern table 2 (each item one byte)",
                "width": 32
              }
            },
            "SAR2_PATT_TAB4": {
              "SAR2_PATT_TAB4": {
                "bit": 0,
                "description": "Item 12 ~ 15 for pattern table 2 (each item one byte)",
                "width": 32
              }
            },
            "ARB_CTRL": {
              "ADC_ARB_APB_FORCE": {
                "bit": 2,
                "description": "ADC2 arbiter forces to enable DIG ADC2 CTRL."
              },
              "ADC_ARB_RTC_FORCE": {
                "bit": 3,
                "description": "ADC2 arbiter forces to enable RTC ADC2 CTRL."
              },
              "ADC_ARB_WIFI_FORCE": {
                "bit": 4,
                "description": "ADC2 arbiter forces to enable PWDET/PKDET CTRL."
              },
              "ADC_ARB_GRANT_FORCE": {
                "bit": 5,
                "description": "ADC2 arbiter force grant."
              },
              "ADC_ARB_APB_PRIORITY": {
                "bit": 6,
                "description": "Set DIG ADC2 CTRL priority.",
                "width": 2
              },
              "ADC_ARB_RTC_PRIORITY": {
                "bit": 8,
                "description": "Set RTC ADC2 CTRL priority.",
                "width": 2
              },
              "ADC_ARB_WIFI_PRIORITY": {
                "bit": 10,
                "description": "Set PWDET/PKDET CTRL priority.",
                "width": 2
              },
              "ADC_ARB_FIX_PRIORITY": {
                "bit": 12,
                "description": "ADC2 arbiter uses fixed priority."
              }
            },
            "FILTER_CTRL": {
              "ADC2_FILTER_RESET": {
                "bit": 0,
                "description": "Reset ADC2 filter."
              },
              "ADC1_FILTER_RESET": {
                "bit": 1,
                "description": "Reset ADC1 filter."
              },
              "ADC2_FILTER_FACTOR": {
                "bit": 16,
                "description": "Set filter factor for DIG ADC2 CRTL.",
                "width": 7
              },
              "ADC1_FILTER_FACTOR": {
                "bit": 23,
                "description": "Set filter factor for DIG ADC1 CRTL.",
                "width": 7
              },
              "ADC2_FILTER_EN": {
                "bit": 30,
                "description": "Enable DIG ADC2 CRTL filter."
              },
              "ADC1_FILTER_EN": {
                "bit": 31,
                "description": "Enable DIG ADC1 CRTL filter."
              }
            },
            "FILTER_STATUS": {
              "ADC2_FILTER_DATA": {
                "bit": 0,
                "description": "ADC2 filter data.",
                "width": 16
              },
              "ADC1_FILTER_DATA": {
                "bit": 16,
                "description": "ADC1 filter data.",
                "width": 16
              }
            },
            "THRES_CTRL": {
              "CLK_EN": {
                "bit": 0,
                "description": "Clock gate enable."
              },
              "ADC2_THRES_MODE": {
                "bit": 2,
                "description": "1: ADC_DATA > = threshold, generate interrupt. 0: ADC_DATA < threshold, generate interrupt."
              },
              "ADC1_THRES_MODE": {
                "bit": 3,
                "description": "1: ADC_DATA > = threshold, generate interrupt. 0: ADC_DATA < threshold, generate interrupt."
              },
              "ADC2_THRES": {
                "bit": 4,
                "description": "ADC2 threshold.",
                "width": 13
              },
              "ADC1_THRES": {
                "bit": 17,
                "description": "ADC1 threshold.",
                "width": 13
              },
              "ADC2_THRES_EN": {
                "bit": 30,
                "description": "Enable ADC2 threshold monitor."
              },
              "ADC1_THRES_EN": {
                "bit": 31,
                "description": "Enable ADC1 threshold monitor."
              }
            },
            "INT_ENA": {
              "ADC2_THRES_INT_ENA": {
                "bit": 28,
                "description": "Enable bit of APB_SARADC_ADC2_THRES_INT interrupt."
              },
              "ADC1_THRES_INT_ENA": {
                "bit": 29,
                "description": "Enable bit of APB_SARADC_ADC1_THRES_INT interrupt."
              },
              "ADC2_DONE_INT_ENA": {
                "bit": 30,
                "description": "Enable bit of APB_SARADC_ADC2_DONE_INT interrupt."
              },
              "ADC1_DONE_INT_ENA": {
                "bit": 31,
                "description": "Enable bit of APB_SARADC_ADC1_DONE_INT interrupt."
              }
            },
            "INT_RAW": {
              "ADC2_THRES_INT_RAW": {
                "bit": 28,
                "description": "Raw bit of APB_SARADC_ADC2_THRES_INT interrupt."
              },
              "ADC1_THRES_INT_RAW": {
                "bit": 29,
                "description": "Raw bit of APB_SARADC_ADC1_THRES_INT interrupt."
              },
              "ADC2_DONE_INT_RAW": {
                "bit": 30,
                "description": "Raw bit of APB_SARADC_ADC2_DONE_INT interrupt."
              },
              "ADC1_DONE_INT_RAW": {
                "bit": 31,
                "description": "Raw bit of APB_SARADC_ADC1_DONE_INT interrupt."
              }
            },
            "INT_ST": {
              "ADC2_THRES_INT_ST": {
                "bit": 28,
                "description": "Status of APB_SARADC_ADC2_THRES_INT interrupt."
              },
              "ADC1_THRES_INT_ST": {
                "bit": 29,
                "description": "Status of APB_SARADC_ADC1_THRES_INT interrupt."
              },
              "ADC2_DONE_INT_ST": {
                "bit": 30,
                "description": "Status of APB_SARADC_ADC2_DONE_INT interrupt."
              },
              "ADC1_DONE_INT_ST": {
                "bit": 31,
                "description": "Status of APB_SARADC_ADC1_DONE_INT interrupt."
              }
            },
            "INT_CLR": {
              "ADC2_THRES_INT_CLR": {
                "bit": 28,
                "description": "Clear bit of APB_SARADC_ADC2_THRES_INT interrupt."
              },
              "ADC1_THRES_INT_CLR": {
                "bit": 29,
                "description": "Clear bit of APB_SARADC_ADC1_THRES_INT interrupt."
              },
              "ADC2_DONE_INT_CLR": {
                "bit": 30,
                "description": "Clear bit of APB_SARADC_ADC2_DONE_INT interrupt."
              },
              "ADC1_DONE_INT_CLR": {
                "bit": 31,
                "description": "Clear bit of APB_SARADC_ADC1_DONE_INT interrupt."
              }
            },
            "DMA_CONF": {
              "APB_ADC_EOF_NUM": {
                "bit": 0,
                "description": "Generate dma_in_suc_eof when sample cnt = spi_eof_num.",
                "width": 16
              },
              "APB_ADC_RESET_FSM": {
                "bit": 30,
                "description": "Reset DIG ADC CTRL status."
              },
              "APB_ADC_TRANS": {
                "bit": 31,
                "description": "Set this bit, DIG ADC CTRL uses SPI DMA."
              }
            },
            "CLKM_CONF": {
              "CLKM_DIV_NUM": {
                "bit": 0,
                "description": "Integral DIG_ADC clock divider value",
                "width": 8
              },
              "CLKM_DIV_B": {
                "bit": 8,
                "description": "Fractional clock divider numerator value",
                "width": 6
              },
              "CLKM_DIV_A": {
                "bit": 14,
                "description": "Fractional clock divider denominator value",
                "width": 6
              },
              "CLK_SEL": {
                "bit": 21,
                "description": "1: select APLL. 2: select APB_CLK. Other values: disable clock.",
                "width": 2
              }
            },
            "APB_DAC_CTRL": {
              "DAC_TIMER_TARGET": {
                "bit": 0,
                "description": "Set DAC timer target.",
                "width": 12
              },
              "DAC_TIMER_EN": {
                "bit": 12,
                "description": "Enable read dac data."
              },
              "APB_DAC_ALTER_MODE": {
                "bit": 13,
                "description": "Enable DAC alter mode."
              },
              "APB_DAC_TRANS": {
                "bit": 14,
                "description": "Enable DMA_DAC."
              },
              "DAC_RESET_FIFO": {
                "bit": 15,
                "description": "Reset DIG DAC FIFO."
              },
              "APB_DAC_RST": {
                "bit": 16,
                "description": "Reset DIG DAC by software."
              }
            },
            "APB_CTRL_DATE": {
              "APB_CTRL_DATE": {
                "bit": 0,
                "description": "Version control register",
                "width": 32
              }
            }
          }
        },
        "BB": {
          "instances": [
            {
              "name": "BB",
              "base": "0x3F41D000"
            }
          ],
          "registers": {
            "BBPD_CTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "Baseband control register"
            }
          },
          "bits": {
            "BBPD_CTRL": {
              "DC_EST_FORCE_PD": {
                "bit": 0,
                "description": "DC_EST_FORCE_PD"
              },
              "DC_EST_FORCE_PU": {
                "bit": 1,
                "description": "DC_EST_FORCE_PU"
              },
              "FFT_FORCE_PD": {
                "bit": 2,
                "description": "FFT_FORCE_PD"
              },
              "FFT_FORCE_PU": {
                "bit": 3,
                "description": "FFT_FORCE_PU"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "DEDICATED_GPIO",
              "base": "0x3F4CF000",
              "irq": 27
            },
            {
              "name": "GPIO",
              "base": "0x3F404000",
              "irq": 23
            },
            {
              "name": "GPIO_SD",
              "base": "0x3F404F00"
            }
          ],
          "registers": {
            "OUT_DRT": {
              "offset": "0x00",
              "size": 32,
              "description": "Dedicated GPIO directive output register"
            },
            "OUT_MSK": {
              "offset": "0x04",
              "size": 32,
              "description": "Dedicated GPIO mask output register"
            },
            "OUT_IDV": {
              "offset": "0x08",
              "size": 32,
              "description": "Dedicated GPIO individual output register"
            },
            "OUT_SCAN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Dedicated GPIO output status register"
            },
            "OUT_CPU": {
              "offset": "0x10",
              "size": 32,
              "description": "Dedicated GPIO output mode selection register"
            },
            "IN_DLY": {
              "offset": "0x14",
              "size": 32,
              "description": "Dedicated GPIO input delay configuration register"
            },
            "IN_SCAN": {
              "offset": "0x18",
              "size": 32,
              "description": "Dedicated GPIO input status register"
            },
            "INTR_RCGN": {
              "offset": "0x1C",
              "size": 32,
              "description": "Dedicated GPIO interrupts generation mode register"
            },
            "INTR_RAW": {
              "offset": "0x20",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INTR_RLS": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INTR_ST": {
              "offset": "0x28",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INTR_CLR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt clear bits"
            }
          },
          "bits": {
            "OUT_DRT": {
              "VLAUE": {
                "bit": 0,
                "description": "This register is used to configure directive output value of 8-channel dedicated GPIO.",
                "width": 8
              }
            },
            "OUT_MSK": {
              "OUT_VALUE": {
                "bit": 0,
                "description": "This register is used to configure updated output value of 8-channel dedicated GPIO.",
                "width": 8
              },
              "OUT_MSK": {
                "bit": 8,
                "description": "This register is used to configure channels which would be updated. 1: corresponding channel's output would be updated.",
                "width": 8
              }
            },
            "OUT_IDV": {
              "CH0": {
                "bit": 0,
                "description": "Configure channel 0 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value.",
                "width": 2
              },
              "CH1": {
                "bit": 2,
                "description": "Configure channel 1 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value.",
                "width": 2
              },
              "CH2": {
                "bit": 4,
                "description": "Configure channel 2 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value.",
                "width": 2
              },
              "CH3": {
                "bit": 6,
                "description": "Configure channel 3 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value.",
                "width": 2
              },
              "CH4": {
                "bit": 8,
                "description": "Configure channel 4 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value.",
                "width": 2
              },
              "CH5": {
                "bit": 10,
                "description": "Configure channel 5 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value.",
                "width": 2
              },
              "CH6": {
                "bit": 12,
                "description": "Configure channel 6 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value.",
                "width": 2
              },
              "CH7": {
                "bit": 14,
                "description": "Configure channel 7 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value.",
                "width": 2
              }
            },
            "OUT_SCAN": {
              "OUT_STATUS": {
                "bit": 0,
                "description": "GPIO out value configured by DEDIC_GPIO_OUT_DRT_REG, DEDIC_GPIO_OUT_MSK_REG, DEDIC_GPIO_OUT_IDV_REG.",
                "width": 8
              }
            },
            "OUT_CPU": {
              "SEL0": {
                "bit": 0,
                "description": "Select GPIO out value configured by registers or CPU instructions for channel 0. 0: Configured by registers. 1: configured by CPU instructions."
              },
              "SEL1": {
                "bit": 1,
                "description": "Select GPIO out value configured by registers or CPU instructions for channel 1. 0: Configured by registers. 1: configured by CPU instructions."
              },
              "SEL2": {
                "bit": 2,
                "description": "Select GPIO out value configured by registers or CPU instructions for channel 2. 0: Configured by registers. 1: configured by CPU instructions."
              },
              "SEL3": {
                "bit": 3,
                "description": "Select GPIO out value configured by registers or CPU instructions for channel 3. 0: Configured by registers. 1: configured by CPU instructions."
              },
              "SEL4": {
                "bit": 4,
                "description": "Select GPIO out value configured by registers or CPU instructions for channel 4. 0: Configured by registers. 1: configured by CPU instructions."
              },
              "SEL5": {
                "bit": 5,
                "description": "Select GPIO out value configured by registers or CPU instructions for channel 5. 0: Configured by registers. 1: configured by CPU instructions."
              },
              "SEL6": {
                "bit": 6,
                "description": "Select GPIO out value configured by registers or CPU instructions for channel 6. 0: Configured by registers. 1: configured by CPU instructions."
              },
              "SEL7": {
                "bit": 7,
                "description": "Select GPIO out value configured by registers or CPU instructions for channel 7. 0: Configured by registers. 1: configured by CPU instructions."
              }
            },
            "IN_DLY": {
              "CH0": {
                "bit": 0,
                "description": "Configure GPIO0 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay.",
                "width": 2
              },
              "CH1": {
                "bit": 2,
                "description": "Configure GPIO1 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay.",
                "width": 2
              },
              "CH2": {
                "bit": 4,
                "description": "Configure GPIO2 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay.",
                "width": 2
              },
              "CH3": {
                "bit": 6,
                "description": "Configure GPIO3 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay.",
                "width": 2
              },
              "CH4": {
                "bit": 8,
                "description": "Configure GPIO4 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay.",
                "width": 2
              },
              "CH5": {
                "bit": 10,
                "description": "Configure GPIO5 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay.",
                "width": 2
              },
              "CH6": {
                "bit": 12,
                "description": "Configure GPIO6 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay.",
                "width": 2
              },
              "CH7": {
                "bit": 14,
                "description": "Configure GPIO7 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay.",
                "width": 2
              }
            },
            "IN_SCAN": {
              "IN_STATUS": {
                "bit": 0,
                "description": "GPIO input value after configured by DEDIC_GPIO_IN_DLY_REG.",
                "width": 8
              }
            },
            "INTR_RCGN": {
              "INTR_MODE_CH0": {
                "bit": 0,
                "description": "Configure channel 0 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger.",
                "width": 3
              },
              "INTR_MODE_CH1": {
                "bit": 3,
                "description": "Configure channel 1 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger.",
                "width": 3
              },
              "INTR_MODE_CH2": {
                "bit": 6,
                "description": "Configure channel 2 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger.",
                "width": 3
              },
              "INTR_MODE_CH3": {
                "bit": 9,
                "description": "Configure channel 3 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger.",
                "width": 3
              },
              "INTR_MODE_CH4": {
                "bit": 12,
                "description": "Configure channel 4 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger.",
                "width": 3
              },
              "INTR_MODE_CH5": {
                "bit": 15,
                "description": "Configure channel 5 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger.",
                "width": 3
              },
              "INTR_MODE_CH6": {
                "bit": 18,
                "description": "Configure channel 6 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger.",
                "width": 3
              },
              "INTR_MODE_CH7": {
                "bit": 21,
                "description": "Configure channel 7 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger.",
                "width": 3
              }
            },
            "INTR_RAW": {
              "GPIO0": {
                "bit": 0,
                "description": "This interrupt raw bit turns to high level when dedicated GPIO0 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG."
              },
              "GPIO1": {
                "bit": 1,
                "description": "This interrupt raw bit turns to high level when dedicated GPIO1 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG."
              },
              "GPIO2": {
                "bit": 2,
                "description": "This interrupt raw bit turns to high level when dedicated GPIO2 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG."
              },
              "GPIO3": {
                "bit": 3,
                "description": "This interrupt raw bit turns to high level when dedicated GPIO3 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG."
              },
              "GPIO4": {
                "bit": 4,
                "description": "This interrupt raw bit turns to high level when dedicated GPIO4 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG."
              },
              "GPIO5": {
                "bit": 5,
                "description": "This interrupt raw bit turns to high level when dedicated GPIO5 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG."
              },
              "GPIO6": {
                "bit": 6,
                "description": "This interrupt raw bit turns to high level when dedicated GPIO6 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG."
              },
              "GPIO7": {
                "bit": 7,
                "description": "This interrupt raw bit turns to high level when dedicated GPIO7 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG."
              }
            },
            "INTR_RLS": {
              "GPIO0_INT_ENA": {
                "bit": 0,
                "description": "The enable bit for DEDIC_GPIO0_INT_ST register."
              },
              "GPIO1_INT_ENA": {
                "bit": 1,
                "description": "The enable bit for DEDIC_GPIO1_INT_ST register."
              },
              "GPIO2_INT_ENA": {
                "bit": 2,
                "description": "The enable bit for DEDIC_GPIO2_INT_ST register."
              },
              "GPIO3_INT_ENA": {
                "bit": 3,
                "description": "The enable bit for DEDIC_GPIO3_INT_ST register."
              },
              "GPIO4_INT_ENA": {
                "bit": 4,
                "description": "The enable bit for DEDIC_GPIO4_INT_ST register."
              },
              "GPIO5_INT_ENA": {
                "bit": 5,
                "description": "The enable bit for DEDIC_GPIO5_INT_ST register."
              },
              "GPIO6_INT_ENA": {
                "bit": 6,
                "description": "The enable bit for DEDIC_GPIO6_INT_ST register."
              },
              "GPIO7_INT_ENA": {
                "bit": 7,
                "description": "The enable bit for DEDIC_GPIO7_INT_ST register."
              }
            },
            "INTR_ST": {
              "GPIO0_INT_ST": {
                "bit": 0,
                "description": "This is the status bit for DEDIC_GPIO0_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1."
              },
              "GPIO1_INT_ST": {
                "bit": 1,
                "description": "This is the status bit for DEDIC_GPIO1_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1."
              },
              "GPIO2_INT_ST": {
                "bit": 2,
                "description": "This is the status bit for DEDIC_GPIO2_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1."
              },
              "GPIO3_INT_ST": {
                "bit": 3,
                "description": "This is the status bit for DEDIC_GPIO3_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1."
              },
              "GPIO4_INT_ST": {
                "bit": 4,
                "description": "This is the status bit for DEDIC_GPIO4_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1."
              },
              "GPIO5_INT_ST": {
                "bit": 5,
                "description": "This is the status bit for DEDIC_GPIO5_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1."
              },
              "GPIO6_INT_ST": {
                "bit": 6,
                "description": "This is the status bit for DEDIC_GPIO6_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1."
              },
              "GPIO7_INT_ST": {
                "bit": 7,
                "description": "This is the status bit for DEDIC_GPIO7_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1."
              }
            },
            "INTR_CLR": {
              "GPIO0_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the DEDIC_GPIO0_INT_RAW interrupt."
              },
              "GPIO1_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the DEDIC_GPIO1_INT_RAW interrupt."
              },
              "GPIO2_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the DEDIC_GPIO2_INT_RAW interrupt."
              },
              "GPIO3_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the DEDIC_GPIO3_INT_RAW interrupt."
              },
              "GPIO4_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear the DEDIC_GPIO4_INT_RAW interrupt."
              },
              "GPIO5_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the DEDIC_GPIO5_INT_RAW interrupt."
              },
              "GPIO6_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear the DEDIC_GPIO6_INT_RAW interrupt."
              },
              "GPIO7_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the DEDIC_GPIO7_INT_RAW interrupt."
              }
            }
          }
        },
        "DS": {
          "instances": [
            {
              "name": "DS",
              "base": "0x6003D000"
            }
          ],
          "registers": {
            "C_MEM[%s]": {
              "offset": "0x00",
              "size": 8,
              "description": "memory C"
            },
            "IV_%s": {
              "offset": "0x630",
              "size": 32,
              "description": "IV block data."
            },
            "X_MEM[%s]": {
              "offset": "0x800",
              "size": 8,
              "description": "memory X"
            },
            "Z_MEM[%s]": {
              "offset": "0xA00",
              "size": 8,
              "description": "memory Z"
            },
            "SET_START": {
              "offset": "0xE00",
              "size": 32,
              "description": "Activates the DS peripheral"
            },
            "SET_ME": {
              "offset": "0xE04",
              "size": 32,
              "description": "Starts DS operation"
            },
            "SET_FINISH": {
              "offset": "0xE08",
              "size": 32,
              "description": "Ends DS operation"
            },
            "QUERY_BUSY": {
              "offset": "0xE0C",
              "size": 32,
              "description": "Status of the DS"
            },
            "QUERY_KEY_WRONG": {
              "offset": "0xE10",
              "size": 32,
              "description": "Checks the reason why DS_KEY is not ready."
            },
            "QUERY_CHECK": {
              "offset": "0xE14",
              "size": 32,
              "description": "Queries DS check result"
            },
            "DATE": {
              "offset": "0xE20",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "IV_%s": {
              "IV": {
                "bit": 0,
                "description": "IV block data.",
                "width": 32
              }
            },
            "SET_START": {
              "SET_START": {
                "bit": 0,
                "description": "Write 1 to this register to activate the DS peripheral."
              }
            },
            "SET_ME": {
              "SET_ME": {
                "bit": 0,
                "description": "Write 1 to this register to start DS operation."
              }
            },
            "SET_FINISH": {
              "SET_FINISH": {
                "bit": 0,
                "description": "Write 1 to this register to end DS operation."
              }
            },
            "QUERY_BUSY": {
              "QUERY_BUSY": {
                "bit": 0,
                "description": "1: The DS peripheral is busy. 0: The DS peripheral is idle."
              }
            },
            "QUERY_KEY_WRONG": {
              "QUERY_KEY_WRONG": {
                "bit": 0,
                "description": "1-15: HMAC was activated, but the DS peripheral did not successfully receive the DS_KEY value from the HMAC peripheral. The biggest value is 15. 0: HMAC is not activated.",
                "width": 4
              }
            },
            "QUERY_CHECK": {
              "MD_ERROR": {
                "bit": 0,
                "description": "1: MD check fails. 0: MD check passes."
              },
              "PADDING_BAD": {
                "bit": 1,
                "description": "1: The padding check fails. 0: The padding check passes."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Version control register.",
                "width": 30
              }
            }
          }
        },
        "EFUSE": {
          "instances": [
            {
              "name": "EFUSE",
              "base": "0x3F41A000",
              "irq": 46
            }
          ],
          "registers": {
            "PGM_DATA%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Register %s that stores data to be programmed."
            },
            "PGM_CHECK_VALUE%s": {
              "offset": "0x20",
              "size": 32,
              "description": "Register %s that stores the RS code to be programmed."
            },
            "RD_WR_DIS": {
              "offset": "0x2C",
              "size": 32,
              "description": "Register 0 of BLOCK0."
            },
            "RD_REPEAT_DATA0": {
              "offset": "0x30",
              "size": 32,
              "description": "Register 1 of BLOCK0."
            },
            "RD_REPEAT_DATA1": {
              "offset": "0x34",
              "size": 32,
              "description": "Register 2 of BLOCK0."
            },
            "RD_REPEAT_DATA2": {
              "offset": "0x38",
              "size": 32,
              "description": "Register 3 of BLOCK0."
            },
            "RD_REPEAT_DATA3": {
              "offset": "0x3C",
              "size": 32,
              "description": "Register 4 of BLOCK0."
            },
            "RD_REPEAT_DATA4": {
              "offset": "0x40",
              "size": 32,
              "description": "Register 5 of BLOCK0."
            },
            "RD_MAC_SPI_SYS_0": {
              "offset": "0x44",
              "size": 32,
              "description": "Register 0 of BLOCK1."
            },
            "RD_MAC_SPI_SYS_1": {
              "offset": "0x48",
              "size": 32,
              "description": "Register 1 of BLOCK1."
            },
            "RD_MAC_SPI_SYS_2": {
              "offset": "0x4C",
              "size": 32,
              "description": "Register 2 of BLOCK1."
            },
            "RD_MAC_SPI_SYS_3": {
              "offset": "0x50",
              "size": 32,
              "description": "Register 3 of BLOCK1."
            },
            "RD_MAC_SPI_SYS_4": {
              "offset": "0x54",
              "size": 32,
              "description": "Register 4 of BLOCK1."
            },
            "RD_MAC_SPI_SYS_5": {
              "offset": "0x58",
              "size": 32,
              "description": "Register 5 of BLOCK1."
            },
            "RD_SYS_DATA_PART1_%s": {
              "offset": "0x5C",
              "size": 32,
              "description": "Register %s of BLOCK2 (system)."
            },
            "RD_USR_DATA%s": {
              "offset": "0x7C",
              "size": 32,
              "description": "Register %s of BLOCK3 (user)."
            },
            "RD_KEY0_DATA%s": {
              "offset": "0x9C",
              "size": 32,
              "description": "Register %s of BLOCK4 (KEY0)."
            },
            "RD_KEY1_DATA%s": {
              "offset": "0xBC",
              "size": 32,
              "description": "Register %s of BLOCK5 (KEY1)."
            },
            "RD_KEY2_DATA%s": {
              "offset": "0xDC",
              "size": 32,
              "description": "Register %s of BLOCK6 (KEY2)."
            },
            "RD_KEY3_DATA%s": {
              "offset": "0xFC",
              "size": 32,
              "description": "Register %s of BLOCK7 (KEY3)."
            },
            "RD_KEY4_DATA%s": {
              "offset": "0x11C",
              "size": 32,
              "description": "Register %s of BLOCK8 (KEY4)."
            },
            "RD_KEY5_DATA%s": {
              "offset": "0x13C",
              "size": 32,
              "description": "Register %s of BLOCK9 (KEY5)."
            },
            "RD_SYS_DATA_PART2_%s": {
              "offset": "0x15C",
              "size": 32,
              "description": "Register %s of BLOCK10 (system)."
            },
            "RD_REPEAT_ERR0": {
              "offset": "0x17C",
              "size": 32,
              "description": "Programming error record register 0 of BLOCK0."
            },
            "RD_REPEAT_ERR1": {
              "offset": "0x180",
              "size": 32,
              "description": "Programming error record register 1 of BLOCK0."
            },
            "RD_REPEAT_ERR2": {
              "offset": "0x184",
              "size": 32,
              "description": "Programming error record register 2 of BLOCK0."
            },
            "RD_REPEAT_ERR3": {
              "offset": "0x188",
              "size": 32,
              "description": "Programming error record register 3 of BLOCK0."
            },
            "RD_REPEAT_ERR4": {
              "offset": "0x190",
              "size": 32,
              "description": "Programming error record register 4 of BLOCK0."
            },
            "RD_RS_ERR0": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Programming error record register 0 of BLOCK1-10."
            },
            "RD_RS_ERR1": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Programming error record register 1 of BLOCK1-10."
            },
            "CLK": {
              "offset": "0x1C8",
              "size": 32,
              "description": "eFuse clock configuration register."
            },
            "CONF": {
              "offset": "0x1CC",
              "size": 32,
              "description": "eFuse operation mode configuration register."
            },
            "STATUS": {
              "offset": "0x1D0",
              "size": 32,
              "description": "eFuse status register."
            },
            "CMD": {
              "offset": "0x1D4",
              "size": 32,
              "description": "eFuse command register."
            },
            "INT_RAW": {
              "offset": "0x1D8",
              "size": 32,
              "description": "eFuse raw interrupt register."
            },
            "INT_ST": {
              "offset": "0x1DC",
              "size": 32,
              "description": "eFuse interrupt status register."
            },
            "INT_ENA": {
              "offset": "0x1E0",
              "size": 32,
              "description": "eFuse interrupt enable register."
            },
            "INT_CLR": {
              "offset": "0x1E4",
              "size": 32,
              "description": "eFuse interrupt clear register."
            },
            "DAC_CONF": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Controls the eFuse programming voltage."
            },
            "RD_TIM_CONF": {
              "offset": "0x1EC",
              "size": 32,
              "description": "Configures read timing parameters."
            },
            "WR_TIM_CONF0": {
              "offset": "0x1F0",
              "size": 32,
              "description": "Configuration register 0 of eFuse programming timing parameters."
            },
            "WR_TIM_CONF1": {
              "offset": "0x1F4",
              "size": 32,
              "description": "Configuration register 1 of eFuse programming timing parameters."
            },
            "WR_TIM_CONF2": {
              "offset": "0x1F8",
              "size": 32,
              "description": "Configuration register 2 of eFuse programming timing parameters."
            },
            "DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "Version control register."
            }
          },
          "bits": {
            "PGM_DATA%s": {
              "PGM_DATA": {
                "bit": 0,
                "description": "The content of the %sth 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_CHECK_VALUE%s": {
              "PGM_RS_DATA": {
                "bit": 0,
                "description": "The content of the %sth 32-bit RS code to be programmed.",
                "width": 32
              }
            },
            "RD_WR_DIS": {
              "WR_DIS": {
                "bit": 0,
                "description": "Disables programming of individual eFuses.",
                "width": 32
              }
            },
            "RD_REPEAT_DATA0": {
              "RD_DIS": {
                "bit": 0,
                "description": "Disables software reading from individual eFuse blocks (BLOCK4-10).",
                "width": 7
              },
              "DIS_RTC_RAM_BOOT": {
                "bit": 7,
                "description": "Reserved."
              },
              "DIS_ICACHE": {
                "bit": 8,
                "description": "Set this bit to disable Icache."
              },
              "DIS_DCACHE": {
                "bit": 9,
                "description": "Set this bit to disable Dcache."
              },
              "DIS_DOWNLOAD_ICACHE": {
                "bit": 10,
                "description": "Disables Icache when SoC is in Download mode."
              },
              "DIS_DOWNLOAD_DCACHE": {
                "bit": 11,
                "description": "Disables Dcache when SoC is in Download mode."
              },
              "DIS_FORCE_DOWNLOAD": {
                "bit": 12,
                "description": "Set this bit to disable the function that forces chip into download mode."
              },
              "DIS_USB": {
                "bit": 13,
                "description": "Set this bit to disable USB OTG function."
              },
              "DIS_CAN": {
                "bit": 14,
                "description": "Set this bit to disable the TWAI Controller function."
              },
              "DIS_BOOT_REMAP": {
                "bit": 15,
                "description": "Disables capability to Remap RAM to ROM address space."
              },
              "RPT4_RESERVED5": {
                "bit": 16,
                "description": "Reserved (used for four backups method)."
              },
              "SOFT_DIS_JTAG": {
                "bit": 17,
                "description": "Software disables JTAG. When software disabled, JTAG can be activated temporarily by HMAC peripheral."
              },
              "HARD_DIS_JTAG": {
                "bit": 18,
                "description": "Hardware disables JTAG permanently."
              },
              "DIS_DOWNLOAD_MANUAL_ENCRYPT": {
                "bit": 19,
                "description": "Disables flash encryption when in download boot modes."
              },
              "USB_DREFH": {
                "bit": 20,
                "description": "Controls single-end input threshold vrefh, 1.76 V to 2 V with step of 80 mV, stored in eFuse.",
                "width": 2
              },
              "USB_DREFL": {
                "bit": 22,
                "description": "Controls single-end input threshold vrefl, 0.8 V to 1.04 V with step of 80 mV, stored in eFuse.",
                "width": 2
              },
              "USB_EXCHG_PINS": {
                "bit": 24,
                "description": "Set this bit to exchange USB D+ and D- pins."
              },
              "EXT_PHY_ENABLE": {
                "bit": 25,
                "description": "Set this bit to enable external USB PHY."
              },
              "USB_FORCE_NOPERSIST": {
                "bit": 26,
                "description": "If set, forces USB BVALID to 1."
              },
              "RPT4_RESERVED0": {
                "bit": 27,
                "description": "Reserved (used for four backups method).",
                "width": 2
              },
              "VDD_SPI_MODECURLIM": {
                "bit": 29,
                "description": "SPI regulator switches current limit mode."
              },
              "VDD_SPI_DREFH": {
                "bit": 30,
                "description": "SPI regulator high voltage reference.",
                "width": 2
              }
            },
            "RD_REPEAT_DATA1": {
              "VDD_SPI_DREFM": {
                "bit": 0,
                "description": "SPI regulator medium voltage reference.",
                "width": 2
              },
              "VDD_SPI_DREFL": {
                "bit": 2,
                "description": "SPI regulator low voltage reference.",
                "width": 2
              },
              "VDD_SPI_XPD": {
                "bit": 4,
                "description": "If VDD_SPI_FORCE is 1, this value determines if the VDD_SPI regulator is powered on."
              },
              "VDD_SPI_TIEH": {
                "bit": 5,
                "description": "If VDD_SPI_FORCE is 1, determines VDD_SPI voltage. 0: VDD_SPI connects to 1.8 V LDO. 1: VDD_SPI connects to VDD_RTC_IO."
              },
              "VDD_SPI_FORCE": {
                "bit": 6,
                "description": "Set this bit to use XPD_VDD_PSI_REG and VDD_SPI_TIEH to configure VDD_SPI LDO."
              },
              "VDD_SPI_EN_INIT": {
                "bit": 7,
                "description": "Set SPI regulator to 0 to configure init[1:0]=0."
              },
              "VDD_SPI_ENCURLIM": {
                "bit": 8,
                "description": "Set SPI regulator to 1 to enable output current limit."
              },
              "VDD_SPI_DCURLIM": {
                "bit": 9,
                "description": "Tunes the current limit threshold of SPI regulator when tieh=0, about 800 mA/(8+d).",
                "width": 3
              },
              "VDD_SPI_INIT": {
                "bit": 12,
                "description": "Adds resistor from LDO output to ground. 0: no resistance. 1: 6 K. 2: 4 K. 3: 2 K.",
                "width": 2
              },
              "VDD_SPI_DCAP": {
                "bit": 14,
                "description": "Prevents SPI regulator from overshoot.",
                "width": 2
              },
              "WDT_DELAY_SEL": {
                "bit": 16,
                "description": "Selects RTC watchdog timeout threshold at startup. 0: 40,000 slow clock cycles. 1: 80,000 slow clock cycles. 2: 160,000 slow clock cycles. 3: 320,000 slow clock cycles.",
                "width": 2
              },
              "SPI_BOOT_CRYPT_CNT": {
                "bit": 18,
                "description": "Enables encryption and decryption, when an SPI boot mode is set. Feature is enabled 1 or 3 bits are set in the eFuse, disabled otherwise.",
                "width": 3
              },
              "SECURE_BOOT_KEY_REVOKE0": {
                "bit": 21,
                "description": "If set, revokes use of secure boot key digest 0."
              },
              "SECURE_BOOT_KEY_REVOKE1": {
                "bit": 22,
                "description": "If set, revokes use of secure boot key digest 1."
              },
              "SECURE_BOOT_KEY_REVOKE2": {
                "bit": 23,
                "description": "If set, revokes use of secure boot key digest 2."
              },
              "KEY_PURPOSE_0": {
                "bit": 24,
                "description": "Purpose of KEY0. Refer to Table Key Purpose Values.",
                "width": 4
              },
              "KEY_PURPOSE_1": {
                "bit": 28,
                "description": "Purpose of KEY1. Refer to Table Key Purpose Values.",
                "width": 4
              }
            },
            "RD_REPEAT_DATA2": {
              "KEY_PURPOSE_2": {
                "bit": 0,
                "description": "Purpose of KEY2. Refer to Table Key Purpose Values.",
                "width": 4
              },
              "KEY_PURPOSE_3": {
                "bit": 4,
                "description": "Purpose of KEY3. Refer to Table Key Purpose Values.",
                "width": 4
              },
              "KEY_PURPOSE_4": {
                "bit": 8,
                "description": "Purpose of KEY4. Refer to Table Key Purpose Values.",
                "width": 4
              },
              "KEY_PURPOSE_5": {
                "bit": 12,
                "description": "Purpose of KEY5. Refer to Table Key Purpose Values.",
                "width": 4
              },
              "KEY_PURPOSE_6": {
                "bit": 16,
                "description": "Purpose of KEY6. Refer to Table Key Purpose Values.",
                "width": 4
              },
              "SECURE_BOOT_EN": {
                "bit": 20,
                "description": "Set this bit to enable secure boot."
              },
              "SECURE_BOOT_AGGRESSIVE_REVOKE": {
                "bit": 21,
                "description": "Set this bit to enable aggressive secure boot key revocation mode."
              },
              "RPT4_RESERVED1": {
                "bit": 22,
                "description": "Reserved (used for four backups method).",
                "width": 6
              },
              "FLASH_TPUW": {
                "bit": 28,
                "description": "Configures flash startup delay after SoC power-up, in unit of (ms/2). When the value is 15, delay is 7.5 ms.",
                "width": 4
              }
            },
            "RD_REPEAT_DATA3": {
              "DIS_DOWNLOAD_MODE": {
                "bit": 0,
                "description": "Set this bit to disable all download boot modes."
              },
              "DIS_LEGACY_SPI_BOOT": {
                "bit": 1,
                "description": "Set this bit to disable Legacy SPI boot mode."
              },
              "UART_PRINT_CHANNEL": {
                "bit": 2,
                "description": "Selects the default UART for printing boot messages. 0: UART0. 1: UART1."
              },
              "RPT4_RESERVED3": {
                "bit": 3,
                "description": "Reserved (used for four backups method)."
              },
              "DIS_USB_DOWNLOAD_MODE": {
                "bit": 4,
                "description": "Set this bit to disable use of USB OTG in UART download boot mode."
              },
              "ENABLE_SECURITY_DOWNLOAD": {
                "bit": 5,
                "description": "Set this bit to enable secure UART download mode (read/write flash only)."
              },
              "UART_PRINT_CONTROL": {
                "bit": 6,
                "description": "Set the default UART boot message output mode. 00: Enabled. 01: Enable when GPIO46 is low at reset. 10: Enable when GPIO46 is high at reset. 11: Disabled.",
                "width": 2
              },
              "PIN_POWER_SELECTION": {
                "bit": 8,
                "description": "Set default power supply for GPIO33-GPIO37, set when SPI flash is initialized. 0: VDD3P3_CPU. 1: VDD_SPI."
              },
              "FLASH_TYPE": {
                "bit": 9,
                "description": "SPI flash type. 0: maximum four data lines, 1: eight data lines."
              },
              "FORCE_SEND_RESUME": {
                "bit": 10,
                "description": "If set, forces ROM code to send an SPI flash resume command during SPI boot."
              },
              "SECURE_VERSION": {
                "bit": 11,
                "description": "Secure version (used by ESP-IDF anti-rollback feature).",
                "width": 16
              },
              "RPT4_RESERVED2": {
                "bit": 27,
                "description": "Reserved (used for four backups method).",
                "width": 5
              }
            },
            "RD_REPEAT_DATA4": {
              "RPT4_RESERVED4": {
                "bit": 0,
                "description": "Reserved (used for four backups method).",
                "width": 24
              }
            },
            "RD_MAC_SPI_SYS_0": {
              "MAC_0": {
                "bit": 0,
                "description": "Stores the low 32 bits of MAC address.",
                "width": 32
              }
            },
            "RD_MAC_SPI_SYS_1": {
              "MAC_1": {
                "bit": 0,
                "description": "Stores the high 16 bits of MAC address.",
                "width": 16
              },
              "SPI_PAD_CONF_0": {
                "bit": 16,
                "description": "Stores the zeroth part of SPI_PAD_CONF.",
                "width": 16
              }
            },
            "RD_MAC_SPI_SYS_2": {
              "SPI_PAD_CONF_1": {
                "bit": 0,
                "description": "Stores the first part of SPI_PAD_CONF.",
                "width": 32
              }
            },
            "RD_MAC_SPI_SYS_3": {
              "SPI_PAD_CONF_2": {
                "bit": 0,
                "description": "Stores the second part of SPI_PAD_CONF.",
                "width": 18
              },
              "SYS_DATA_PART0_0": {
                "bit": 18,
                "description": "Stores the zeroth part  of the zeroth part of system data.",
                "width": 14
              }
            },
            "RD_MAC_SPI_SYS_4": {
              "SYS_DATA_PART0_1": {
                "bit": 0,
                "description": "Stores the fist part of the zeroth part of system data.",
                "width": 32
              }
            },
            "RD_MAC_SPI_SYS_5": {
              "SYS_DATA_PART0_2": {
                "bit": 0,
                "description": "Stores the second part of the zeroth part of system data.",
                "width": 32
              }
            },
            "RD_SYS_DATA_PART1_%s": {
              "SYS_DATA_PART1": {
                "bit": 0,
                "description": "Stores the %sth 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_USR_DATA%s": {
              "USR_DATA": {
                "bit": 0,
                "description": "Stores the %sth 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_KEY0_DATA%s": {
              "KEY0_DATA": {
                "bit": 0,
                "description": "Stores the %sth 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY1_DATA%s": {
              "KEY1_DATA": {
                "bit": 0,
                "description": "Stores the %sth 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY2_DATA%s": {
              "KEY2_DATA": {
                "bit": 0,
                "description": "Stores the %sth 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY3_DATA%s": {
              "KEY3_DATA": {
                "bit": 0,
                "description": "Stores the %sth 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY4_DATA%s": {
              "KEY4_DATA": {
                "bit": 0,
                "description": "Stores the %sth 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY5_DATA%s": {
              "KEY5_DATA": {
                "bit": 0,
                "description": "Stores the %sth 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_SYS_DATA_PART2_%s": {
              "SYS_DATA_PART2": {
                "bit": 0,
                "description": "Stores the %sth 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_REPEAT_ERR0": {
              "RD_DIS_ERR": {
                "bit": 0,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_RD_DIS.",
                "width": 7
              },
              "DIS_RTC_RAM_BOOT_ERR": {
                "bit": 7,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_DIS_RTC_RAM_BOOT."
              },
              "DIS_ICACHE_ERR": {
                "bit": 8,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_DIS_ICACHE."
              },
              "DIS_DCACHE_ERR": {
                "bit": 9,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_DIS_DCACHE."
              },
              "DIS_DOWNLOAD_ICACHE_ERR": {
                "bit": 10,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_DIS_DOWNLOAD_ICACHE."
              },
              "DIS_DOWNLOAD_DCACHE_ERR": {
                "bit": 11,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_DIS_DOWNLOAD_DCACHE."
              },
              "DIS_FORCE_DOWNLOAD_ERR": {
                "bit": 12,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_DIS_FORCE_DOWNLOAD."
              },
              "DIS_USB_ERR": {
                "bit": 13,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_DIS_USB."
              },
              "DIS_CAN_ERR": {
                "bit": 14,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_DIS_CAN."
              },
              "DIS_BOOT_REMAP_ERR": {
                "bit": 15,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_DIS_BOOT_REMAP."
              },
              "RPT4_RESERVED5_ERR": {
                "bit": 16,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED5."
              },
              "SOFT_DIS_JTAG_ERR": {
                "bit": 17,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_SOFT_DIS_JTAG."
              },
              "HARD_DIS_JTAG_ERR": {
                "bit": 18,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_HARD_DIS_JTAG."
              },
              "DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR": {
                "bit": 19,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT."
              },
              "USB_DREFH_ERR": {
                "bit": 20,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_USB_DREFH.",
                "width": 2
              },
              "USB_DREFL_ERR": {
                "bit": 22,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_USB_DREFL.",
                "width": 2
              },
              "USB_EXCHG_PINS_ERR": {
                "bit": 24,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_USB_EXCHG_PINS."
              },
              "EXT_PHY_ENABLE_ERR": {
                "bit": 25,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_EXT_PHY_ENABLE."
              },
              "USB_FORCE_NOPERSIST_ERR": {
                "bit": 26,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_USB_FORCE_NOPERSIST."
              },
              "RPT4_RESERVED0_ERR": {
                "bit": 27,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED0.",
                "width": 2
              },
              "VDD_SPI_MODECURLIM_ERR": {
                "bit": 29,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_MODECURLIM."
              },
              "VDD_SPI_DREFH_ERR": {
                "bit": 30,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DREFH.",
                "width": 2
              }
            },
            "RD_REPEAT_ERR1": {
              "VDD_SPI_DREFM_ERR": {
                "bit": 0,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DREFM.",
                "width": 2
              },
              "VDD_SPI_DREFL_ERR": {
                "bit": 2,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DREFL.",
                "width": 2
              },
              "VDD_SPI_XPD_ERR": {
                "bit": 4,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_XPD."
              },
              "VDD_SPI_TIEH_ERR": {
                "bit": 5,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_TIEH."
              },
              "VDD_SPI_FORCE_ERR": {
                "bit": 6,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_FORCE."
              },
              "VDD_SPI_EN_INIT_ERR": {
                "bit": 7,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_EN_INIT."
              },
              "VDD_SPI_ENCURLIM_ERR": {
                "bit": 8,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_ENCURLIM."
              },
              "VDD_SPI_DCURLIM_ERR": {
                "bit": 9,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DCURLIM.",
                "width": 3
              },
              "VDD_SPI_INIT_ERR": {
                "bit": 12,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_INIT.",
                "width": 2
              },
              "VDD_SPI_DCAP_ERR": {
                "bit": 14,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DCAP.",
                "width": 2
              },
              "WDT_DELAY_SEL_ERR": {
                "bit": 16,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_WDT_DELAY_SEL.",
                "width": 2
              },
              "SPI_BOOT_CRYPT_CNT_ERR": {
                "bit": 18,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_SPI_BOOT_CRYPT_CNT.",
                "width": 3
              },
              "SECURE_BOOT_KEY_REVOKE0_ERR": {
                "bit": 21,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_KEY_REVOKE0."
              },
              "SECURE_BOOT_KEY_REVOKE1_ERR": {
                "bit": 22,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_KEY_REVOKE1."
              },
              "SECURE_BOOT_KEY_REVOKE2_ERR": {
                "bit": 23,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_KEY_REVOKE2."
              },
              "KEY_PURPOSE_0_ERR": {
                "bit": 24,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_0.",
                "width": 4
              },
              "KEY_PURPOSE_1_ERR": {
                "bit": 28,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_1.",
                "width": 4
              }
            },
            "RD_REPEAT_ERR2": {
              "KEY_PURPOSE_2_ERR": {
                "bit": 0,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_2.",
                "width": 4
              },
              "KEY_PURPOSE_3_ERR": {
                "bit": 4,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_3.",
                "width": 4
              },
              "KEY_PURPOSE_4_ERR": {
                "bit": 8,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_4.",
                "width": 4
              },
              "KEY_PURPOSE_5_ERR": {
                "bit": 12,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_5.",
                "width": 4
              },
              "KEY_PURPOSE_6_ERR": {
                "bit": 16,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_6.",
                "width": 4
              },
              "SECURE_BOOT_EN_ERR": {
                "bit": 20,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_EN."
              },
              "SECURE_BOOT_AGGRESSIVE_REVOKE_ERR": {
                "bit": 21,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE."
              },
              "RPT4_RESERVED1_ERR": {
                "bit": 22,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED1.",
                "width": 6
              },
              "FLASH_TPUW_ERR": {
                "bit": 28,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_FLASH_TPUW.",
                "width": 4
              }
            },
            "RD_REPEAT_ERR3": {
              "DIS_DOWNLOAD_MODE_ERR": {
                "bit": 0,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_DIS_DOWNLOAD_MODE."
              },
              "DIS_LEGACY_SPI_BOOT_ERR": {
                "bit": 1,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_DIS_LEGACY_SPI_BOOT."
              },
              "UART_PRINT_CHANNEL_ERR": {
                "bit": 2,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_UART_PRINT_CHANNEL."
              },
              "RPT4_RESERVED3_ERR": {
                "bit": 3,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED3."
              },
              "DIS_USB_DOWNLOAD_MODE_ERR": {
                "bit": 4,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_DIS_USB_DOWNLOAD_MODE."
              },
              "ENABLE_SECURITY_DOWNLOAD_ERR": {
                "bit": 5,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_ENABLE_SECURITY_DOWNLOAD."
              },
              "UART_PRINT_CONTROL_ERR": {
                "bit": 6,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_UART_PRINT_CONTROL.",
                "width": 2
              },
              "PIN_POWER_SELECTION_ERR": {
                "bit": 8,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_PIN_POWER_SELECTION."
              },
              "FLASH_TYPE_ERR": {
                "bit": 9,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_FLASH_TYPE."
              },
              "FORCE_SEND_RESUME_ERR": {
                "bit": 10,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_FORCE_SEND_RESUME."
              },
              "SECURE_VERSION_ERR": {
                "bit": 11,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_SECURE_VERSION.",
                "width": 16
              },
              "RPT4_RESERVED2_ERR": {
                "bit": 27,
                "description": "Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED2.",
                "width": 5
              }
            },
            "RD_REPEAT_ERR4": {
              "RPT4_RESERVED4_ERR": {
                "bit": 0,
                "description": "If any bit in RPT4_RESERVED4 is 1, there is a programming error in EFUSE_RPT4_RESERVED4.",
                "width": 24
              }
            },
            "RD_RS_ERR0": {
              "MAC_SPI_8M_ERR_NUM": {
                "bit": 0,
                "description": "The value of this signal means the number of error bytes in BLOCK1.",
                "width": 3
              },
              "MAC_SPI_8M_FAIL": {
                "bit": 3,
                "description": "0: Means no failure and that the data of BLOCK1 is reliable. 1: Means that programming BLOCK1 data failed and the number of error bytes is over 5."
              },
              "SYS_PART1_NUM": {
                "bit": 4,
                "description": "The value of this signal means the number of error bytes in BLOCK2.",
                "width": 3
              },
              "SYS_PART1_FAIL": {
                "bit": 7,
                "description": "0: Means no failure and that the data of BLOCK2 is reliable. 1: Means that programming BLOCK2 data failed and the number of error bytes is over 5."
              },
              "USR_DATA_ERR_NUM": {
                "bit": 8,
                "description": "The value of this signal means the number of error bytes in BLOCK3.",
                "width": 3
              },
              "USR_DATA_FAIL": {
                "bit": 11,
                "description": "0: Means no failure and that the data of BLOCK3 is reliable. 1: Means that programming BLOCK3 data failed and the number of error bytes is over 5."
              },
              "KEY0_ERR_NUM": {
                "bit": 12,
                "description": "The value of this signal means the number of error bytes in KEY0.",
                "width": 3
              },
              "KEY0_FAIL": {
                "bit": 15,
                "description": "0: Means no failure and that the data of KEY0 is reliable. 1: Means that programming KEY0 failed and the number of error bytes is over 5."
              },
              "KEY1_ERR_NUM": {
                "bit": 16,
                "description": "The value of this signal means the number of error bytes in KEY1.",
                "width": 3
              },
              "KEY1_FAIL": {
                "bit": 19,
                "description": "0: Means no failure and that the data of KEY1 is reliable. 1: Means that programming KEY1 failed and the number of error bytes is over 5."
              },
              "KEY2_ERR_NUM": {
                "bit": 20,
                "description": "The value of this signal means the number of error bytes in KEY2.",
                "width": 3
              },
              "KEY2_FAIL": {
                "bit": 23,
                "description": "0: Means no failure and that the data of KEY2 is reliable. 1: Means that programming KEY2 failed and the number of error bytes is over 5."
              },
              "KEY3_ERR_NUM": {
                "bit": 24,
                "description": "The value of this signal means the number of error bytes in KEY3.",
                "width": 3
              },
              "KEY3_FAIL": {
                "bit": 27,
                "description": "0: Means no failure and that the data of KEY3 is reliable. 1: Means that programming KEY3 failed and the number of error bytes is over 5."
              },
              "KEY4_ERR_NUM": {
                "bit": 28,
                "description": "The value of this signal means the number of error bytes in KEY4.",
                "width": 3
              },
              "KEY4_FAIL": {
                "bit": 31,
                "description": "0: Means no failure and that the data of KEY4 is reliable. 1: Means that programming KEY4 failed and the number of error bytes is over 5."
              }
            },
            "RD_RS_ERR1": {
              "KEY5_ERR_NUM": {
                "bit": 0,
                "description": "The value of this signal means the number of error bytes in KEY5.",
                "width": 3
              },
              "KEY5_FAIL": {
                "bit": 3,
                "description": "0: Means no failure and that the data of KEY5 is reliable. 1: Means that programming user data failed and the number of error bytes is over 5."
              },
              "SYS_PART2_ERR_NUM": {
                "bit": 4,
                "description": "The value of this signal means the number of error bytes in BLOCK10.",
                "width": 3
              },
              "SYS_PART2_FAIL": {
                "bit": 7,
                "description": "0: Means no failure and that the data of BLOCK10 is reliable. 1: Means that programming BLOCK10 data failed and the number of error bytes is over 5."
              }
            },
            "CLK": {
              "EFUSE_MEM_FORCE_PD": {
                "bit": 0,
                "description": "If set, forces eFuse SRAM into power-saving mode."
              },
              "MEM_CLK_FORCE_ON": {
                "bit": 1,
                "description": "If set, forces to activate clock signal of eFuse SRAM."
              },
              "EFUSE_MEM_FORCE_PU": {
                "bit": 2,
                "description": "If set, forces eFuse SRAM into working mode."
              },
              "EN": {
                "bit": 16,
                "description": "If set, forces to enable clock signal of eFuse memory."
              }
            },
            "CONF": {
              "OP_CODE": {
                "bit": 0,
                "description": "0x5A5A: Operate programming command. 0x5AA5: Operate read command.",
                "width": 16
              }
            },
            "STATUS": {
              "STATE": {
                "bit": 0,
                "description": "Indicates the state of the eFuse state machine.",
                "width": 4
              },
              "OTP_LOAD_SW": {
                "bit": 4,
                "description": "The value of OTP_LOAD_SW."
              },
              "OTP_VDDQ_C_SYNC2": {
                "bit": 5,
                "description": "The value of OTP_VDDQ_C_SYNC2."
              },
              "OTP_STROBE_SW": {
                "bit": 6,
                "description": "The value of OTP_STROBE_SW."
              },
              "OTP_CSB_SW": {
                "bit": 7,
                "description": "The value of OTP_CSB_SW."
              },
              "OTP_PGENB_SW": {
                "bit": 8,
                "description": "The value of OTP_PGENB_SW."
              },
              "OTP_VDDQ_IS_SW": {
                "bit": 9,
                "description": "The value of OTP_VDDQ_IS_SW."
              },
              "REPEAT_ERR_CNT": {
                "bit": 10,
                "description": "Indicates the number of error bits during programming BLOCK0.",
                "width": 8
              }
            },
            "CMD": {
              "READ_CMD": {
                "bit": 0,
                "description": "Set this bit to send read command."
              },
              "PGM_CMD": {
                "bit": 1,
                "description": "Set this bit to send programming command."
              },
              "BLK_NUM": {
                "bit": 2,
                "description": "The serial number of the block to be programmed. Value 0-10 corresponds to block number 0-10, respectively.",
                "width": 4
              }
            },
            "INT_RAW": {
              "READ_DONE_INT_RAW": {
                "bit": 0,
                "description": "The raw bit signal for read_done interrupt."
              },
              "PGM_DONE_INT_RAW": {
                "bit": 1,
                "description": "The raw bit signal for pgm_done interrupt."
              }
            },
            "INT_ST": {
              "READ_DONE_INT_ST": {
                "bit": 0,
                "description": "The status signal for read_done interrupt."
              },
              "PGM_DONE_INT_ST": {
                "bit": 1,
                "description": "The status signal for pgm_done interrupt."
              }
            },
            "INT_ENA": {
              "READ_DONE_INT_ENA": {
                "bit": 0,
                "description": "The enable signal for read_done interrupt."
              },
              "PGM_DONE_INT_ENA": {
                "bit": 1,
                "description": "The enable signal for pgm_done interrupt."
              }
            },
            "INT_CLR": {
              "READ_DONE_INT_CLR": {
                "bit": 0,
                "description": "The clear signal for read_done interrupt."
              },
              "PGM_DONE_INT_CLR": {
                "bit": 1,
                "description": "The clear signal for pgm_done interrupt."
              }
            },
            "DAC_CONF": {
              "DAC_CLK_DIV": {
                "bit": 0,
                "description": "Controls the division factor of the rising clock of the programming voltage.",
                "width": 8
              },
              "DAC_CLK_PAD_SEL": {
                "bit": 8,
                "description": "Don't care."
              },
              "DAC_NUM": {
                "bit": 9,
                "description": "Controls the rising period of the programming voltage.",
                "width": 8
              },
              "OE_CLR": {
                "bit": 17,
                "description": "Reduces the power supply of the programming voltage."
              }
            },
            "RD_TIM_CONF": {
              "THR_A": {
                "bit": 0,
                "description": "Configures the hold time of read operation.",
                "width": 8
              },
              "TRD": {
                "bit": 8,
                "description": "Configures the length of pulse of read operation.",
                "width": 8
              },
              "TSUR_A": {
                "bit": 16,
                "description": "Configures the setup time of read operation.",
                "width": 8
              },
              "READ_INIT_NUM": {
                "bit": 24,
                "description": "Configures the initial read time of eFuse.",
                "width": 8
              }
            },
            "WR_TIM_CONF0": {
              "THP_A": {
                "bit": 0,
                "description": "Configures the hold time of programming operation.",
                "width": 8
              },
              "TPGM_INACTIVE": {
                "bit": 8,
                "description": "Configures the length of pulse during programming 0 to eFuse.",
                "width": 8
              },
              "TPGM": {
                "bit": 16,
                "description": "Configures the length of pulse during programming 1 to eFuse.",
                "width": 16
              }
            },
            "WR_TIM_CONF1": {
              "TSUP_A": {
                "bit": 0,
                "description": "Configures the setup time of programming operation.",
                "width": 8
              },
              "PWR_ON_NUM": {
                "bit": 8,
                "description": "Configures the power up time for VDDQ.",
                "width": 16
              }
            },
            "WR_TIM_CONF2": {
              "PWR_OFF_NUM": {
                "bit": 0,
                "description": "Configures the power outage time for VDDQ.",
                "width": 16
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Version control register.",
                "width": 32
              }
            }
          }
        },
        "EXTMEM": {
          "instances": [
            {
              "name": "EXTMEM",
              "base": "0x61800000"
            }
          ],
          "registers": {
            "PRO_DCACHE_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_CTRL1": {
              "offset": "0x04",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_TAG_POWER_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_LOCK0_ADDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_LOCK0_SIZE": {
              "offset": "0x10",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_LOCK1_ADDR": {
              "offset": "0x14",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_LOCK1_SIZE": {
              "offset": "0x18",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_MEM_SYNC0": {
              "offset": "0x1C",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_MEM_SYNC1": {
              "offset": "0x20",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_PRELOAD_ADDR": {
              "offset": "0x24",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_PRELOAD_SIZE": {
              "offset": "0x28",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_AUTOLOAD_CFG": {
              "offset": "0x2C",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_AUTOLOAD_SECTION0_ADDR": {
              "offset": "0x30",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_AUTOLOAD_SECTION0_SIZE": {
              "offset": "0x34",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_AUTOLOAD_SECTION1_ADDR": {
              "offset": "0x38",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_AUTOLOAD_SECTION1_SIZE": {
              "offset": "0x3C",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_CTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_CTRL1": {
              "offset": "0x44",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_TAG_POWER_CTRL": {
              "offset": "0x48",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_LOCK0_ADDR": {
              "offset": "0x4C",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_LOCK0_SIZE": {
              "offset": "0x50",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_LOCK1_ADDR": {
              "offset": "0x54",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_LOCK1_SIZE": {
              "offset": "0x58",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_MEM_SYNC0": {
              "offset": "0x5C",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_MEM_SYNC1": {
              "offset": "0x60",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_PRELOAD_ADDR": {
              "offset": "0x64",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_PRELOAD_SIZE": {
              "offset": "0x68",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_AUTOLOAD_CFG": {
              "offset": "0x6C",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_AUTOLOAD_SECTION0_ADDR": {
              "offset": "0x70",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_AUTOLOAD_SECTION0_SIZE": {
              "offset": "0x74",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_AUTOLOAD_SECTION1_ADDR": {
              "offset": "0x78",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_AUTOLOAD_SECTION1_SIZE": {
              "offset": "0x7C",
              "size": 32,
              "description": "register description"
            },
            "IC_PRELOAD_CNT": {
              "offset": "0x80",
              "size": 32,
              "description": "register description"
            },
            "IC_PRELOAD_MISS_CNT": {
              "offset": "0x84",
              "size": 32,
              "description": "register description"
            },
            "IBUS2_ABANDON_CNT": {
              "offset": "0x88",
              "size": 32,
              "description": "register description"
            },
            "IBUS1_ABANDON_CNT": {
              "offset": "0x8C",
              "size": 32,
              "description": "register description"
            },
            "IBUS0_ABANDON_CNT": {
              "offset": "0x90",
              "size": 32,
              "description": "register description"
            },
            "IBUS2_ACS_MISS_CNT": {
              "offset": "0x94",
              "size": 32,
              "description": "register description"
            },
            "IBUS1_ACS_MISS_CNT": {
              "offset": "0x98",
              "size": 32,
              "description": "register description"
            },
            "IBUS0_ACS_MISS_CNT": {
              "offset": "0x9C",
              "size": 32,
              "description": "register description"
            },
            "IBUS2_ACS_CNT": {
              "offset": "0xA0",
              "size": 32,
              "description": "register description"
            },
            "IBUS1_ACS_CNT": {
              "offset": "0xA4",
              "size": 32,
              "description": "register description"
            },
            "IBUS0_ACS_CNT": {
              "offset": "0xA8",
              "size": 32,
              "description": "register description"
            },
            "DC_PRELOAD_CNT": {
              "offset": "0xAC",
              "size": 32,
              "description": "register description"
            },
            "DC_PRELOAD_EVICT_CNT": {
              "offset": "0xB0",
              "size": 32,
              "description": "register description"
            },
            "DC_PRELOAD_MISS_CNT": {
              "offset": "0xB4",
              "size": 32,
              "description": "register description"
            },
            "DBUS2_ABANDON_CNT": {
              "offset": "0xB8",
              "size": 32,
              "description": "register description"
            },
            "DBUS1_ABANDON_CNT": {
              "offset": "0xBC",
              "size": 32,
              "description": "register description"
            },
            "DBUS0_ABANDON_CNT": {
              "offset": "0xC0",
              "size": 32,
              "description": "register description"
            },
            "DBUS2_ACS_WB_CNT": {
              "offset": "0xC4",
              "size": 32,
              "description": "register description"
            },
            "DBUS1_ACS_WB_CNT": {
              "offset": "0xC8",
              "size": 32,
              "description": "register description"
            },
            "DBUS0_ACS_WB_CNT": {
              "offset": "0xCC",
              "size": 32,
              "description": "register description"
            },
            "DBUS2_ACS_MISS_CNT": {
              "offset": "0xD0",
              "size": 32,
              "description": "register description"
            },
            "DBUS1_ACS_MISS_CNT": {
              "offset": "0xD4",
              "size": 32,
              "description": "register description"
            },
            "DBUS0_ACS_MISS_CNT": {
              "offset": "0xD8",
              "size": 32,
              "description": "register description"
            },
            "DBUS2_ACS_CNT": {
              "offset": "0xDC",
              "size": 32,
              "description": "register description"
            },
            "DBUS1_ACS_CNT": {
              "offset": "0xE0",
              "size": 32,
              "description": "register description"
            },
            "DBUS0_ACS_CNT": {
              "offset": "0xE4",
              "size": 32,
              "description": "register description"
            },
            "CACHE_DBG_INT_ENA": {
              "offset": "0xE8",
              "size": 32,
              "description": "register description"
            },
            "CACHE_DBG_INT_CLR": {
              "offset": "0xEC",
              "size": 32,
              "description": "register description"
            },
            "CACHE_DBG_STATUS0": {
              "offset": "0xF0",
              "size": 32,
              "description": "register description"
            },
            "CACHE_DBG_STATUS1": {
              "offset": "0xF4",
              "size": 32,
              "description": "register description"
            },
            "PRO_CACHE_ACS_CNT_CLR": {
              "offset": "0xF8",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_REJECT_ST": {
              "offset": "0xFC",
              "size": 32,
              "description": "register description"
            },
            "PRO_DCACHE_REJECT_VADDR": {
              "offset": "0x100",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_REJECT_ST": {
              "offset": "0x104",
              "size": 32,
              "description": "register description"
            },
            "PRO_ICACHE_REJECT_VADDR": {
              "offset": "0x108",
              "size": 32,
              "description": "register description"
            },
            "PRO_CACHE_MMU_FAULT_CONTENT": {
              "offset": "0x10C",
              "size": 32,
              "description": "register description"
            },
            "PRO_CACHE_MMU_FAULT_VADDR": {
              "offset": "0x110",
              "size": 32,
              "description": "register description"
            },
            "PRO_CACHE_WRAP_AROUND_CTRL": {
              "offset": "0x114",
              "size": 32,
              "description": "register description"
            },
            "PRO_CACHE_MMU_POWER_CTRL": {
              "offset": "0x118",
              "size": 32,
              "description": "register description"
            },
            "PRO_CACHE_STATE": {
              "offset": "0x11C",
              "size": 32,
              "description": "register description"
            },
            "CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE": {
              "offset": "0x120",
              "size": 32,
              "description": "register description"
            },
            "CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON": {
              "offset": "0x124",
              "size": 32,
              "description": "register description"
            },
            "CACHE_BRIDGE_ARBITER_CTRL": {
              "offset": "0x128",
              "size": 32,
              "description": "register description"
            },
            "CACHE_PRELOAD_INT_CTRL": {
              "offset": "0x12C",
              "size": 32,
              "description": "register description"
            },
            "CACHE_SYNC_INT_CTRL": {
              "offset": "0x130",
              "size": 32,
              "description": "register description"
            },
            "CACHE_CONF_MISC": {
              "offset": "0x134",
              "size": 32,
              "description": "register description"
            },
            "CLOCK_GATE": {
              "offset": "0x138",
              "size": 32,
              "description": "register description"
            },
            "PRO_EXTMEM_REG_DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "register description"
            }
          },
          "bits": {
            "PRO_DCACHE_CTRL": {
              "PRO_DCACHE_ENABLE": {
                "bit": 0,
                "description": "The bit is used to activate the data cache. 0: disable, 1: enable"
              },
              "PRO_DCACHE_SETSIZE_MODE": {
                "bit": 2,
                "description": "The bit is used to configure cache memory size.0: 8KB, 1: 16KB"
              },
              "PRO_DCACHE_BLOCKSIZE_MODE": {
                "bit": 3,
                "description": "The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes"
              },
              "PRO_DCACHE_INVALIDATE_ENA": {
                "bit": 8,
                "description": "The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done."
              },
              "PRO_DCACHE_INVALIDATE_DONE": {
                "bit": 9,
                "description": "The bit is used to indicate invalidate operation is finished."
              },
              "PRO_DCACHE_FLUSH_ENA": {
                "bit": 10,
                "description": "The bit is used to enable flush operation. It will be cleared by hardware after flush operation done."
              },
              "PRO_DCACHE_FLUSH_DONE": {
                "bit": 11,
                "description": "The bit is used to indicate flush operation is finished."
              },
              "PRO_DCACHE_CLEAN_ENA": {
                "bit": 12,
                "description": "The bit is used to enable clean operation. It will be cleared by hardware after clean operation done."
              },
              "PRO_DCACHE_CLEAN_DONE": {
                "bit": 13,
                "description": "The bit is used to indicate clean operation is finished."
              },
              "PRO_DCACHE_LOCK0_EN": {
                "bit": 14,
                "description": "The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK0_ADDR_REG and PRO_DCACHE_LOCK0_SIZE_REG."
              },
              "PRO_DCACHE_LOCK1_EN": {
                "bit": 15,
                "description": "The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK1_ADDR_REG and PRO_DCACHE_LOCK1_SIZE_REG."
              },
              "PRO_DCACHE_AUTOLOAD_ENA": {
                "bit": 18,
                "description": "The bit is used to enable and disable conditional-preload operation. It is combined with pre_dcache_autoload_done. 1: enable, 0: disable."
              },
              "PRO_DCACHE_AUTOLOAD_DONE": {
                "bit": 19,
                "description": "The bit is used to indicate conditional-preload operation is finished."
              },
              "PRO_DCACHE_PRELOAD_ENA": {
                "bit": 20,
                "description": "The bit is used to enable preload operation. It will be cleared by hardware after preload operation done."
              },
              "PRO_DCACHE_PRELOAD_DONE": {
                "bit": 21,
                "description": "The bit is used to indicate preload operation is finished."
              },
              "PRO_DCACHE_UNLOCK_ENA": {
                "bit": 22,
                "description": "The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done."
              },
              "PRO_DCACHE_UNLOCK_DONE": {
                "bit": 23,
                "description": "The bit is used to indicate unlock operation is finished."
              },
              "PRO_DCACHE_LOCK_ENA": {
                "bit": 24,
                "description": "The bit is used to enable lock operation. It will be cleared by hardware after lock operation done."
              },
              "PRO_DCACHE_LOCK_DONE": {
                "bit": 25,
                "description": "The bit is used to indicate lock operation is finished."
              }
            },
            "PRO_DCACHE_CTRL1": {
              "PRO_DCACHE_MASK_BUS0": {
                "bit": 0,
                "description": "The bit is used to disable dbus0, 0: enable, 1: disable"
              },
              "PRO_DCACHE_MASK_BUS1": {
                "bit": 1,
                "description": "The bit is used to disable dbus1, 0: enable, 1: disable"
              },
              "PRO_DCACHE_MASK_BUS2": {
                "bit": 2,
                "description": "The bit is used to disable dbus2, 0: enable, 1: disable"
              }
            },
            "PRO_DCACHE_TAG_POWER_CTRL": {
              "PRO_DCACHE_TAG_MEM_FORCE_ON": {
                "bit": 0,
                "description": "The bit is used to close clock gating of dcache tag memory. 1: close gating, 0: open clock gating."
              },
              "PRO_DCACHE_TAG_MEM_FORCE_PD": {
                "bit": 1,
                "description": "The bit is used to power dcache tag memory down, 0: follow  rtc_lslp_pd, 1: power down"
              },
              "PRO_DCACHE_TAG_MEM_FORCE_PU": {
                "bit": 2,
                "description": "The bit is used to power dcache tag memory down, 0: follow  rtc_lslp_pd, 1: power up"
              }
            },
            "PRO_DCACHE_LOCK0_ADDR": {
              "PRO_DCACHE_LOCK0_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the first start virtual address of data locking, which is combined with PRO_DCACHE_LOCK0_SIZE_REG",
                "width": 32
              }
            },
            "PRO_DCACHE_LOCK0_SIZE": {
              "PRO_DCACHE_LOCK0_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the first length of data locking, which is combined with PRO_DCACHE_LOCK0_ADDR_REG",
                "width": 16
              }
            },
            "PRO_DCACHE_LOCK1_ADDR": {
              "PRO_DCACHE_LOCK1_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the second start virtual address of data locking, which is combined with PRO_DCACHE_LOCK1_SIZE_REG",
                "width": 32
              }
            },
            "PRO_DCACHE_LOCK1_SIZE": {
              "PRO_DCACHE_LOCK1_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the second length of data locking, which is combined with PRO_DCACHE_LOCK1_ADDR_REG",
                "width": 16
              }
            },
            "PRO_DCACHE_MEM_SYNC0": {
              "PRO_DCACHE_MEMSYNC_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for invalidate, flush, clean, lock and unlock operations. The manual operations will be issued if the address is validate. The auto operations will be issued if the address is invalidate. It should be combined with PRO_DCACHE_MEM_SYNC1.",
                "width": 32
              }
            },
            "PRO_DCACHE_MEM_SYNC1": {
              "PRO_DCACHE_MEMSYNC_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for invalidate, flush, clean, lock and unlock operations. The manual operations will be issued if it is validate. The auto operations will be issued if it is invalidate. It should be combined with PRO_DCACHE_MEM_SYNC0.",
                "width": 19
              }
            },
            "PRO_DCACHE_PRELOAD_ADDR": {
              "PRO_DCACHE_PRELOAD_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for manual pre-load operation. It should be combined with PRO_DCACHE_PRELOAD_SIZE_REG.",
                "width": 32
              }
            },
            "PRO_DCACHE_PRELOAD_SIZE": {
              "PRO_DCACHE_PRELOAD_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for manual pre-load operation.  It should be combined with PRO_DCACHE_PRELOAD_ADDR_REG..",
                "width": 10
              },
              "PRO_DCACHE_PRELOAD_ORDER": {
                "bit": 10,
                "description": "The bits are used to configure the direction of manual pre-load operation. 1: descending, 0: ascending."
              }
            },
            "PRO_DCACHE_AUTOLOAD_CFG": {
              "PRO_DCACHE_AUTOLOAD_MODE": {
                "bit": 0,
                "description": "Reserved."
              },
              "PRO_DCACHE_AUTOLOAD_STEP": {
                "bit": 1,
                "description": "Reserved.",
                "width": 2
              },
              "PRO_DCACHE_AUTOLOAD_ORDER": {
                "bit": 3,
                "description": "The bits are used to configure the direction of conditional pre-load operation. 1: descending, 0: ascending."
              },
              "PRO_DCACHE_AUTOLOAD_RQST": {
                "bit": 4,
                "description": "The bits are used to configure trigger conditions for conditional pre-load. 0/3: cache miss, 1: cache hit, 2: both cache miss and hit.",
                "width": 2
              },
              "PRO_DCACHE_AUTOLOAD_SIZE": {
                "bit": 6,
                "description": "The bits are used to configure the numbers of the cache block for the issuing conditional pre-load operation.",
                "width": 2
              },
              "PRO_DCACHE_AUTOLOAD_SCT0_ENA": {
                "bit": 8,
                "description": "The bits are used to enable the second section for conditional pre-load operation."
              },
              "PRO_DCACHE_AUTOLOAD_SCT1_ENA": {
                "bit": 9,
                "description": "The bits are used to enable the first section for conditional pre-load operation."
              }
            },
            "PRO_DCACHE_AUTOLOAD_SECTION0_ADDR": {
              "PRO_DCACHE_AUTOLOAD_SCT0_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of the first section for conditional pre-load operation. It should be combined with pro_dcache_autoload_sct0_ena.",
                "width": 32
              }
            },
            "PRO_DCACHE_AUTOLOAD_SECTION0_SIZE": {
              "PRO_DCACHE_AUTOLOAD_SCT0_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length of the first section for conditional pre-load operation. It should be combined with pro_dcache_autoload_sct0_ena.",
                "width": 24
              }
            },
            "PRO_DCACHE_AUTOLOAD_SECTION1_ADDR": {
              "PRO_DCACHE_AUTOLOAD_SCT1_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of the second section for conditional pre-load operation. It should be combined with pro_dcache_autoload_sct1_ena.",
                "width": 32
              }
            },
            "PRO_DCACHE_AUTOLOAD_SECTION1_SIZE": {
              "PRO_DCACHE_AUTOLOAD_SCT1_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length of the second section for conditional pre-load operation. It should be combined with pro_dcache_autoload_sct1_ena.",
                "width": 24
              }
            },
            "PRO_ICACHE_CTRL": {
              "PRO_ICACHE_ENABLE": {
                "bit": 0,
                "description": "The bit is used to activate the data cache. 0: disable, 1: enable"
              },
              "PRO_ICACHE_SETSIZE_MODE": {
                "bit": 2,
                "description": "The bit is used to configure cache memory size.0: 8KB, 1: 16KB"
              },
              "PRO_ICACHE_BLOCKSIZE_MODE": {
                "bit": 3,
                "description": "The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes"
              },
              "PRO_ICACHE_INVALIDATE_ENA": {
                "bit": 8,
                "description": "The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done."
              },
              "PRO_ICACHE_INVALIDATE_DONE": {
                "bit": 9,
                "description": "The bit is used to indicate invalidate operation is finished."
              },
              "PRO_ICACHE_LOCK0_EN": {
                "bit": 14,
                "description": "The bit is used to enable pre-lock operation which is combined with PRO_ICACHE_LOCK0_ADDR_REG and PRO_ICACHE_LOCK0_SIZE_REG."
              },
              "PRO_ICACHE_LOCK1_EN": {
                "bit": 15,
                "description": "The bit is used to enable pre-lock operation which is combined with PRO_ICACHE_LOCK1_ADDR_REG and PRO_ICACHE_LOCK1_SIZE_REG."
              },
              "PRO_ICACHE_AUTOLOAD_ENA": {
                "bit": 18,
                "description": "The bit is used to enable and disable conditional-preload operation. It is combined with pre_dcache_autoload_done. 1: enable, 0: disable."
              },
              "PRO_ICACHE_AUTOLOAD_DONE": {
                "bit": 19,
                "description": "The bit is used to indicate conditional-preload operation is finished."
              },
              "PRO_ICACHE_PRELOAD_ENA": {
                "bit": 20,
                "description": "The bit is used to enable preload operation. It will be cleared by hardware after preload operation done."
              },
              "PRO_ICACHE_PRELOAD_DONE": {
                "bit": 21,
                "description": "The bit is used to indicate preload operation is finished."
              },
              "PRO_ICACHE_UNLOCK_ENA": {
                "bit": 22,
                "description": "The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done."
              },
              "PRO_ICACHE_UNLOCK_DONE": {
                "bit": 23,
                "description": "The bit is used to indicate unlock operation is finished."
              },
              "PRO_ICACHE_LOCK_ENA": {
                "bit": 24,
                "description": "The bit is used to enable lock operation. It will be cleared by hardware after lock operation done."
              },
              "PRO_ICACHE_LOCK_DONE": {
                "bit": 25,
                "description": "The bit is used to indicate lock operation is finished."
              }
            },
            "PRO_ICACHE_CTRL1": {
              "PRO_ICACHE_MASK_BUS0": {
                "bit": 0,
                "description": "The bit is used to disable ibus0, 0: enable, 1: disable"
              },
              "PRO_ICACHE_MASK_BUS1": {
                "bit": 1,
                "description": "The bit is used to disable ibus1, 0: enable, 1: disable"
              },
              "PRO_ICACHE_MASK_BUS2": {
                "bit": 2,
                "description": "The bit is used to disable ibus2, 0: enable, 1: disable"
              }
            },
            "PRO_ICACHE_TAG_POWER_CTRL": {
              "PRO_ICACHE_TAG_MEM_FORCE_ON": {
                "bit": 0,
                "description": "The bit is used to close clock gating of icache tag memory. 1: close gating, 0: open clock gating."
              },
              "PRO_ICACHE_TAG_MEM_FORCE_PD": {
                "bit": 1,
                "description": "The bit is used to power icache tag memory down, 0: follow rtc_lslp, 1: power down"
              },
              "PRO_ICACHE_TAG_MEM_FORCE_PU": {
                "bit": 2,
                "description": "The bit is used to power icache tag memory down, 0: follow rtc_lslp, 1: power up"
              }
            },
            "PRO_ICACHE_LOCK0_ADDR": {
              "PRO_ICACHE_LOCK0_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the first start virtual address of data locking, which is combined with PRO_ICACHE_LOCK0_SIZE_REG",
                "width": 32
              }
            },
            "PRO_ICACHE_LOCK0_SIZE": {
              "PRO_ICACHE_LOCK0_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the first length of data locking, which is combined with PRO_ICACHE_LOCK0_ADDR_REG",
                "width": 16
              }
            },
            "PRO_ICACHE_LOCK1_ADDR": {
              "PRO_ICACHE_LOCK1_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the second start virtual address of data locking, which is combined with PRO_ICACHE_LOCK1_SIZE_REG",
                "width": 32
              }
            },
            "PRO_ICACHE_LOCK1_SIZE": {
              "PRO_ICACHE_LOCK1_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the second length of data locking, which is combined with PRO_ICACHE_LOCK1_ADDR_REG",
                "width": 16
              }
            },
            "PRO_ICACHE_MEM_SYNC0": {
              "PRO_ICACHE_MEMSYNC_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for invalidate, flush, clean, lock and unlock operations. The manual operations will be issued if the address is validate. The auto operations will be issued if the address is invalidate. It should be combined with PRO_ICACHE_MEM_SYNC1.",
                "width": 32
              }
            },
            "PRO_ICACHE_MEM_SYNC1": {
              "PRO_ICACHE_MEMSYNC_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for invalidate, flush, clean, lock and unlock operations. The manual operations will be issued if it is validate. The auto operations will be issued if it is invalidate. It should be combined with PRO_ICACHE_MEM_SYNC0.",
                "width": 19
              }
            },
            "PRO_ICACHE_PRELOAD_ADDR": {
              "PRO_ICACHE_PRELOAD_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address for manual pre-load operation. It should be combined with PRO_ICACHE_PRELOAD_SIZE_REG.",
                "width": 32
              }
            },
            "PRO_ICACHE_PRELOAD_SIZE": {
              "PRO_ICACHE_PRELOAD_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length for manual pre-load operation.  It should be combined with PRO_ICACHE_PRELOAD_ADDR_REG..",
                "width": 10
              },
              "PRO_ICACHE_PRELOAD_ORDER": {
                "bit": 10,
                "description": "The bits are used to configure the direction of manual pre-load operation. 1: descending, 0: ascending."
              }
            },
            "PRO_ICACHE_AUTOLOAD_CFG": {
              "PRO_ICACHE_AUTOLOAD_MODE": {
                "bit": 0,
                "description": "Reserved."
              },
              "PRO_ICACHE_AUTOLOAD_STEP": {
                "bit": 1,
                "description": "Reserved.",
                "width": 2
              },
              "PRO_ICACHE_AUTOLOAD_ORDER": {
                "bit": 3,
                "description": "The bits are used to configure the direction of conditional pre-load operation. 1: descending, 0: ascending."
              },
              "PRO_ICACHE_AUTOLOAD_RQST": {
                "bit": 4,
                "description": "The bits are used to configure trigger conditions for conditional pre-load. 0/3: cache miss, 1: cache hit, 2: both cache miss and hit.",
                "width": 2
              },
              "PRO_ICACHE_AUTOLOAD_SIZE": {
                "bit": 6,
                "description": "The bits are used to configure the numbers of the cache block for the issuing conditional pre-load operation.",
                "width": 2
              },
              "PRO_ICACHE_AUTOLOAD_SCT0_ENA": {
                "bit": 8,
                "description": "The bits are used to enable the second section for conditional pre-load operation."
              },
              "PRO_ICACHE_AUTOLOAD_SCT1_ENA": {
                "bit": 9,
                "description": "The bits are used to enable the first section for conditional pre-load operation."
              }
            },
            "PRO_ICACHE_AUTOLOAD_SECTION0_ADDR": {
              "PRO_ICACHE_AUTOLOAD_SCT0_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of the first section for conditional pre-load operation. It should be combined with pro_icache_autoload_sct0_ena.",
                "width": 32
              }
            },
            "PRO_ICACHE_AUTOLOAD_SECTION0_SIZE": {
              "PRO_ICACHE_AUTOLOAD_SCT0_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length of the first section for conditional pre-load operation. It should be combined with pro_icache_autoload_sct0_ena.",
                "width": 24
              }
            },
            "PRO_ICACHE_AUTOLOAD_SECTION1_ADDR": {
              "PRO_ICACHE_AUTOLOAD_SCT1_ADDR": {
                "bit": 0,
                "description": "The bits are used to configure the start virtual address of the second section for conditional pre-load operation. It should be combined with pro_icache_autoload_sct1_ena.",
                "width": 32
              }
            },
            "PRO_ICACHE_AUTOLOAD_SECTION1_SIZE": {
              "PRO_ICACHE_AUTOLOAD_SCT1_SIZE": {
                "bit": 0,
                "description": "The bits are used to configure the length of the second section for conditional pre-load operation. It should be combined with pro_icache_autoload_sct1_ena.",
                "width": 24
              }
            },
            "IC_PRELOAD_CNT": {
              "IC_PRELOAD_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of issued pre-load which include manual pre-load and conditional pre-load.",
                "width": 16
              }
            },
            "IC_PRELOAD_MISS_CNT": {
              "IC_PRELOAD_MISS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of missed pre-load which include manual pre-load and conditional pre-load.",
                "width": 16
              }
            },
            "IBUS2_ABANDON_CNT": {
              "IBUS2_ABANDON_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the abandoned ibus2 access.",
                "width": 16
              }
            },
            "IBUS1_ABANDON_CNT": {
              "IBUS1_ABANDON_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the abandoned ibus1 access.",
                "width": 16
              }
            },
            "IBUS0_ABANDON_CNT": {
              "IBUS0_ABANDON_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the abandoned ibus0 access.",
                "width": 16
              }
            },
            "IBUS2_ACS_MISS_CNT": {
              "IBUS2_ACS_MISS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the cache miss caused by ibus2 access.",
                "width": 32
              }
            },
            "IBUS1_ACS_MISS_CNT": {
              "IBUS1_ACS_MISS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the cache miss caused by ibus1 access.",
                "width": 32
              }
            },
            "IBUS0_ACS_MISS_CNT": {
              "IBUS0_ACS_MISS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the cache miss caused by ibus0 access.",
                "width": 32
              }
            },
            "IBUS2_ACS_CNT": {
              "IBUS2_ACS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of ibus2 access icache.",
                "width": 32
              }
            },
            "IBUS1_ACS_CNT": {
              "IBUS1_ACS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of ibus1 access icache.",
                "width": 32
              }
            },
            "IBUS0_ACS_CNT": {
              "IBUS0_ACS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of ibus0 access icache.",
                "width": 32
              }
            },
            "DC_PRELOAD_CNT": {
              "DC_PRELOAD_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of issued pre-load which include manual pre-load and conditional pre-load.",
                "width": 16
              }
            },
            "DC_PRELOAD_EVICT_CNT": {
              "DC_PRELOAD_EVICT_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of cache evictions by pre-load which include manual pre-load and conditional pre-load.",
                "width": 16
              }
            },
            "DC_PRELOAD_MISS_CNT": {
              "DC_PRELOAD_MISS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of missed pre-load which include manual pre-load and conditional pre-load.",
                "width": 16
              }
            },
            "DBUS2_ABANDON_CNT": {
              "DBUS2_ABANDON_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the abandoned dbus2 access.",
                "width": 16
              }
            },
            "DBUS1_ABANDON_CNT": {
              "DBUS1_ABANDON_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the abandoned dbus1 access.",
                "width": 16
              }
            },
            "DBUS0_ABANDON_CNT": {
              "DBUS0_ABANDON_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the abandoned dbus0 access.",
                "width": 16
              }
            },
            "DBUS2_ACS_WB_CNT": {
              "DBUS2_ACS_WB_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of cache evictions by dbus2 access cache.",
                "width": 20
              }
            },
            "DBUS1_ACS_WB_CNT": {
              "DBUS1_ACS_WB_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of cache evictions by dbus1 access cache.",
                "width": 20
              }
            },
            "DBUS0_ACS_WB_CNT": {
              "DBUS0_ACS_WB_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of cache evictions by dbus0 access cache.",
                "width": 20
              }
            },
            "DBUS2_ACS_MISS_CNT": {
              "DBUS2_ACS_MISS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the cache miss caused by dbus2 access.",
                "width": 32
              }
            },
            "DBUS1_ACS_MISS_CNT": {
              "DBUS1_ACS_MISS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the cache miss caused by dbus1 access.",
                "width": 32
              }
            },
            "DBUS0_ACS_MISS_CNT": {
              "DBUS0_ACS_MISS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of the cache miss caused by dbus0 access.",
                "width": 32
              }
            },
            "DBUS2_ACS_CNT": {
              "DBUS2_ACS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of dbus2 access dcache.",
                "width": 32
              }
            },
            "DBUS1_ACS_CNT": {
              "DBUS1_ACS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of dbus1 access dcache.",
                "width": 32
              }
            },
            "DBUS0_ACS_CNT": {
              "DBUS0_ACS_CNT": {
                "bit": 0,
                "description": "The bits are used to count the number of dbus0 access dcache.",
                "width": 32
              }
            },
            "CACHE_DBG_INT_ENA": {
              "CACHE_DBG_EN": {
                "bit": 0,
                "description": "The bit is used to activate the cache track function. 1: enable, 0: disable."
              },
              "IBUS_ACS_MSK_IC_INT_ENA": {
                "bit": 2,
                "description": "The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access."
              },
              "IBUS_CNT_OVF_INT_ENA": {
                "bit": 3,
                "description": "The bit is used to enable interrupt by ibus counter overflow."
              },
              "IC_SYNC_SIZE_FAULT_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable interrupt by manual sync configurations fault."
              },
              "IC_PRELOAD_SIZE_FAULT_INT_ENA": {
                "bit": 5,
                "description": "The bit is used to enable interrupt by manual pre-load configurations fault."
              },
              "ICACHE_REJECT_INT_ENA": {
                "bit": 6,
                "description": "The bit is used to enable interrupt by authentication fail."
              },
              "ICACHE_SET_PRELOAD_ILG_INT_ENA": {
                "bit": 7,
                "description": "The bit is used to enable interrupt by illegal writing preload registers of icache while icache is busy to issue lock,sync and pre-load operations."
              },
              "ICACHE_SET_SYNC_ILG_INT_ENA": {
                "bit": 8,
                "description": "The bit is used to enable interrupt by illegal writing sync registers of icache while icache is busy to issue lock,sync and pre-load operations."
              },
              "ICACHE_SET_LOCK_ILG_INT_ENA": {
                "bit": 9,
                "description": "The bit is used to enable interrupt by illegal writing lock registers of icache while icache is busy to issue lock,sync or pre-load operations."
              },
              "DBUS_ACS_MSK_DC_INT_ENA": {
                "bit": 10,
                "description": "The bit is used to enable interrupt by cpu access dcache while the corresponding dbus is disabled which include speculative access."
              },
              "DBUS_CNT_OVF_INT_ENA": {
                "bit": 11,
                "description": "The bit is used to enable interrupt by dbus counter overflow."
              },
              "DC_SYNC_SIZE_FAULT_INT_ENA": {
                "bit": 12,
                "description": "The bit is used to enable interrupt by manual sync configurations fault."
              },
              "DC_PRELOAD_SIZE_FAULT_INT_ENA": {
                "bit": 13,
                "description": "The bit is used to enable interrupt by manual pre-load configurations fault."
              },
              "DCACHE_WRITE_FLASH_INT_ENA": {
                "bit": 14,
                "description": "The bit is used to enable interrupt by dcache trying to write flash."
              },
              "DCACHE_REJECT_INT_ENA": {
                "bit": 15,
                "description": "The bit is used to enable interrupt by authentication fail."
              },
              "DCACHE_SET_PRELOAD_ILG_INT_ENA": {
                "bit": 16,
                "description": "The bit is used to enable interrupt by illegal writing preload registers of dcache while dcache is busy to issue lock,sync and pre-load operations."
              },
              "DCACHE_SET_SYNC_ILG_INT_ENA": {
                "bit": 17,
                "description": "The bit is used to enable interrupt by illegal writing sync registers of dcache while dcache is busy to issue lock,sync and pre-load operations."
              },
              "DCACHE_SET_LOCK_ILG_INT_ENA": {
                "bit": 18,
                "description": "The bit is used to enable interrupt by illegal writing lock registers of dcache while dcache is busy to issue lock,sync or pre-load operations."
              },
              "MMU_ENTRY_FAULT_INT_ENA": {
                "bit": 19,
                "description": "The bit is used to enable interrupt by mmu entry fault."
              }
            },
            "CACHE_DBG_INT_CLR": {
              "IBUS_ACS_MSK_IC_INT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear interrupt by cpu access icache while the corresponding ibus is disabled or icache is disabled which include speculative access."
              },
              "IBUS_CNT_OVF_INT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear interrupt by ibus counter overflow."
              },
              "IC_SYNC_SIZE_FAULT_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear interrupt by manual sync configurations fault."
              },
              "IC_PRELOAD_SIZE_FAULT_INT_CLR": {
                "bit": 3,
                "description": "The bit is used to clear interrupt by manual pre-load configurations fault."
              },
              "ICACHE_REJECT_INT_CLR": {
                "bit": 4,
                "description": "The bit is used to clear interrupt by authentication fail."
              },
              "ICACHE_SET_ILG_INT_CLR": {
                "bit": 5,
                "description": "The bit is used to clear interrupt by illegal writing lock registers of icache while icache is busy to issue lock,sync or pre-load operations."
              },
              "DBUS_ACS_MSK_DC_INT_CLR": {
                "bit": 6,
                "description": "The bit is used to clear interrupt by cpu access dcache while the corresponding dbus is disabled or dcache is disabled which include speculative access."
              },
              "DBUS_CNT_OVF_INT_CLR": {
                "bit": 7,
                "description": "The bit is used to clear interrupt by dbus counter overflow."
              },
              "DC_SYNC_SIZE_FAULT_INT_CLR": {
                "bit": 8,
                "description": "The bit is used to clear interrupt by manual sync configurations fault."
              },
              "DC_PRELOAD_SIZE_FAULT_INT_CLR": {
                "bit": 9,
                "description": "The bit is used to clear interrupt by manual pre-load configurations fault."
              },
              "DCACHE_WRITE_FLASH_INT_CLR": {
                "bit": 10,
                "description": "The bit is used to clear interrupt by dcache trying to write flash."
              },
              "DCACHE_REJECT_INT_CLR": {
                "bit": 11,
                "description": "The bit is used to clear interrupt by authentication fail."
              },
              "DCACHE_SET_ILG_INT_CLR": {
                "bit": 12,
                "description": "The bit is used to clear interrupt by illegal writing lock registers of dcache while dcache is busy to issue lock,sync or pre-load operations."
              },
              "MMU_ENTRY_FAULT_INT_CLR": {
                "bit": 13,
                "description": "The bit is used to clear interrupt by mmu entry fault."
              }
            },
            "CACHE_DBG_STATUS0": {
              "IBUS0_ACS_MSK_ICACHE_ST": {
                "bit": 0,
                "description": "The bit is used to indicate interrupt by cpu access icache while the ibus0 is disabled or icache is disabled which include speculative access."
              },
              "IBUS1_ACS_MSK_ICACHE_ST": {
                "bit": 1,
                "description": "The bit is used to indicate interrupt by cpu access icache while the ibus1 is disabled or icache is disabled which include speculative access."
              },
              "IBUS2_ACS_MSK_ICACHE_ST": {
                "bit": 2,
                "description": "The bit is used to indicate interrupt by cpu access icache while the ibus2 is disabled or icache is disabled which include speculative access."
              },
              "IBUS0_ACS_CNT_OVF_ST": {
                "bit": 4,
                "description": "The bit is used to indicate interrupt by ibus0 counter overflow."
              },
              "IBUS1_ACS_CNT_OVF_ST": {
                "bit": 5,
                "description": "The bit is used to indicate interrupt by ibus1 counter overflow."
              },
              "IBUS2_ACS_CNT_OVF_ST": {
                "bit": 6,
                "description": "The bit is used to indicate interrupt by ibus2 counter overflow."
              },
              "IBUS0_ACS_MISS_CNT_OVF_ST": {
                "bit": 8,
                "description": "The bit is used to indicate interrupt by ibus0 miss counter overflow."
              },
              "IBUS1_ACS_MISS_CNT_OVF_ST": {
                "bit": 9,
                "description": "The bit is used to indicate interrupt by ibus1 miss counter overflow."
              },
              "IBUS2_ACS_MISS_CNT_OVF_ST": {
                "bit": 10,
                "description": "The bit is used to indicate interrupt by ibus2 miss counter overflow."
              },
              "IBUS0_ABANDON_CNT_OVF_ST": {
                "bit": 12,
                "description": "The bit is used to indicate interrupt by ibus0 abandon counter overflow."
              },
              "IBUS1_ABANDON_CNT_OVF_ST": {
                "bit": 13,
                "description": "The bit is used to indicate interrupt by ibus1 abandon counter overflow."
              },
              "IBUS2_ABANDON_CNT_OVF_ST": {
                "bit": 14,
                "description": "The bit is used to indicate interrupt by ibus2 abandon counter overflow."
              },
              "IC_PRELOAD_MISS_CNT_OVF_ST": {
                "bit": 16,
                "description": "The bit is used to indicate interrupt by pre-load miss counter overflow."
              },
              "IC_PRELOAD_CNT_OVF_ST": {
                "bit": 18,
                "description": "The bit is used to indicate interrupt by pre-load counter overflow."
              },
              "IC_SYNC_SIZE_FAULT_ST": {
                "bit": 19,
                "description": "The bit is used to indicate interrupt by manual sync configurations fault."
              },
              "IC_PRELOAD_SIZE_FAULT_ST": {
                "bit": 20,
                "description": "The bit is used to indicate interrupt by manual pre-load configurations fault."
              },
              "ICACHE_REJECT_ST": {
                "bit": 21,
                "description": "The bit is used to indicate interrupt by authentication fail."
              },
              "ICACHE_SET_PRELOAD_ILG_ST": {
                "bit": 22,
                "description": "The bit is used to indicate interrupt by illegal writing preload registers of icache while icache is busy to issue lock,sync and pre-load operations."
              },
              "ICACHE_SET_SYNC_ILG_ST": {
                "bit": 23,
                "description": "The bit is used to indicate interrupt by illegal writing sync registers of icache while icache is busy to issue lock,sync and pre-load operations."
              },
              "ICACHE_SET_LOCK_ILG_ST": {
                "bit": 24,
                "description": "The bit is used to indicate interrupt by illegal writing lock registers of icache while icache is busy to issue lock,sync or pre-load operations."
              }
            },
            "CACHE_DBG_STATUS1": {
              "DBUS0_ACS_MSK_DCACHE_ST": {
                "bit": 0,
                "description": "The bit is used to indicate interrupt by cpu access dcache while the dbus0 is disabled or dcache is disabled which include speculative access."
              },
              "DBUS1_ACS_MSK_DCACHE_ST": {
                "bit": 1,
                "description": "The bit is used to indicate interrupt by cpu access dcache while the dbus1 is disabled or dcache is disabled which include speculative access."
              },
              "DBUS2_ACS_MSK_DCACHE_ST": {
                "bit": 2,
                "description": "The bit is used to indicate interrupt by cpu access dcache while the dbus2 is disabled or dcache is disabled which include speculative access."
              },
              "DBUS0_ACS_CNT_OVF_ST": {
                "bit": 4,
                "description": "The bit is used to indicate interrupt by dbus0 counter overflow."
              },
              "DBUS1_ACS_CNT_OVF_ST": {
                "bit": 5,
                "description": "The bit is used to indicate interrupt by dbus1 counter overflow."
              },
              "DBUS2_ACS_CNT_OVF_ST": {
                "bit": 6,
                "description": "The bit is used to indicate interrupt by dbus2 counter overflow."
              },
              "DBUS0_ACS_MISS_CNT_OVF_ST": {
                "bit": 8,
                "description": "The bit is used to indicate interrupt by dbus0 miss counter overflow."
              },
              "DBUS1_ACS_MISS_CNT_OVF_ST": {
                "bit": 9,
                "description": "The bit is used to indicate interrupt by dbus1 miss counter overflow."
              },
              "DBUS2_ACS_MISS_CNT_OVF_ST": {
                "bit": 10,
                "description": "The bit is used to indicate interrupt by dbus2 miss counter overflow."
              },
              "DBUS0_ACS_WB_CNT_OVF_ST": {
                "bit": 12,
                "description": "The bit is used to indicate interrupt by dbus0 eviction counter overflow."
              },
              "DBUS1_ACS_WB_CNT_OVF_ST": {
                "bit": 13,
                "description": "The bit is used to indicate interrupt by dbus1 eviction counter overflow."
              },
              "DBUS2_ACS_WB_CNT_OVF_ST": {
                "bit": 14,
                "description": "The bit is used to indicate interrupt by dbus2 eviction counter overflow."
              },
              "DBUS0_ABANDON_CNT_OVF_ST": {
                "bit": 16,
                "description": "The bit is used to indicate interrupt by dbus0 abandon counter overflow."
              },
              "DBUS1_ABANDON_CNT_OVF_ST": {
                "bit": 17,
                "description": "The bit is used to indicate interrupt by dbus1 abandon counter overflow."
              },
              "DBUS2_ABANDON_CNT_OVF_ST": {
                "bit": 18,
                "description": "The bit is used to indicate interrupt by dbus2 abandon counter overflow."
              },
              "DC_PRELOAD_MISS_CNT_OVF_ST": {
                "bit": 20,
                "description": "The bit is used to indicate interrupt by pre-load miss counter overflow."
              },
              "DC_PRELOAD_EVICT_CNT_OVF_ST": {
                "bit": 21,
                "description": "The bit is used to indicate interrupt by pre-load eviction counter overflow."
              },
              "DC_PRELOAD_CNT_OVF_ST": {
                "bit": 22,
                "description": "The bit is used to indicate interrupt by pre-load counter overflow."
              },
              "DC_SYNC_SIZE_FAULT_ST": {
                "bit": 23,
                "description": "The bit is used to indicate interrupt by manual sync configurations fault."
              },
              "DC_PRELOAD_SIZE_FAULT_ST": {
                "bit": 24,
                "description": "The bit is used to indicate interrupt by manual pre-load configurations fault."
              },
              "DCACHE_WRITE_FLASH_ST": {
                "bit": 25,
                "description": "The bit is used to indicate interrupt by dcache trying to write flash."
              },
              "DCACHE_REJECT_ST": {
                "bit": 26,
                "description": "The bit is used to indicate interrupt by authentication fail."
              },
              "DCACHE_SET_PRELOAD_ILG_ST": {
                "bit": 27,
                "description": "The bit is used to indicate interrupt by illegal writing preload registers of icache while icache is busy to issue lock,sync and pre-load operations."
              },
              "DCACHE_SET_SYNC_ILG_ST": {
                "bit": 28,
                "description": "The bit is used to indicate interrupt by illegal writing sync registers of icache while icache is busy to issue lock,sync and pre-load operations."
              },
              "DCACHE_SET_LOCK_ILG_ST": {
                "bit": 29,
                "description": "The bit is used to indicate interrupt by illegal writing lock registers of icache while icache is busy to issue lock,sync or pre-load operations."
              },
              "MMU_ENTRY_FAULT_ST": {
                "bit": 30,
                "description": "The bit is used to indicate interrupt by mmu entry fault."
              }
            },
            "PRO_CACHE_ACS_CNT_CLR": {
              "PRO_DCACHE_ACS_CNT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear dcache counter which include DC_PRELOAD_CNT_REG, DC_PRELOAD_EVICT_CNT_REG, DC_PRELOAD_MISS_CNT_REG, DBUS0-2_ABANDON_CNT_REG, DBUS0-2_ACS_WB_CNT_REG, DBUS0-2_ACS_MISS_CNT_REG and DBUS0-2_ACS_CNT_REG."
              },
              "PRO_ICACHE_ACS_CNT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear icache counter which include IC_PRELOAD_CNT_REG, IC_PRELOAD_MISS_CNT_REG, IBUS0-2_ABANDON_CNT_REG, IBUS0-2_ACS_MISS_CNT_REG and IBUS0-2_ACS_CNT_REG."
              }
            },
            "PRO_DCACHE_REJECT_ST": {
              "PRO_DCACHE_TAG_ATTR": {
                "bit": 0,
                "description": "The bits are used to indicate the attribute of data from external memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able.",
                "width": 3
              },
              "PRO_DCACHE_CPU_ATTR": {
                "bit": 3,
                "description": "The bits are used to indicate the attribute of CPU access dcache when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able.",
                "width": 3
              }
            },
            "PRO_DCACHE_REJECT_VADDR": {
              "PRO_DCACHE_CPU_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address of CPU access dcache when authentication fail.",
                "width": 32
              }
            },
            "PRO_ICACHE_REJECT_ST": {
              "PRO_ICACHE_TAG_ATTR": {
                "bit": 0,
                "description": "The bits are used to indicate the attribute of data from external memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able.",
                "width": 3
              },
              "PRO_ICACHE_CPU_ATTR": {
                "bit": 3,
                "description": "The bits are used to indicate the attribute of CPU access icache when authentication fail. 0: invalidate, 1: execute-able, 2: read-able",
                "width": 3
              }
            },
            "PRO_ICACHE_REJECT_VADDR": {
              "PRO_ICACHE_CPU_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address of CPU access icache when authentication fail.",
                "width": 32
              }
            },
            "PRO_CACHE_MMU_FAULT_CONTENT": {
              "PRO_CACHE_MMU_FAULT_CONTENT": {
                "bit": 0,
                "description": "The bits are used to indicate the content of mmu entry which cause mmu fault..",
                "width": 17
              },
              "PRO_CACHE_MMU_FAULT_CODE": {
                "bit": 17,
                "description": "The bits are used to indicate the operations which cause mmu fault occurrence. 0: default, 1: cpu miss, 2: preload miss, 3: flush, 4: cpu miss evict recovery address, 5: load miss evict recovery address, 6: external dma tx, 7: external dma rx",
                "width": 3
              }
            },
            "PRO_CACHE_MMU_FAULT_VADDR": {
              "PRO_CACHE_MMU_FAULT_VADDR": {
                "bit": 0,
                "description": "The bits are used to indicate the virtual address which cause mmu fault..",
                "width": 32
              }
            },
            "PRO_CACHE_WRAP_AROUND_CTRL": {
              "PRO_CACHE_FLASH_WRAP_AROUND": {
                "bit": 0,
                "description": "The bit is used to enable wrap around mode when read data from flash."
              },
              "PRO_CACHE_SRAM_RD_WRAP_AROUND": {
                "bit": 1,
                "description": "The bit is used to enable wrap around mode when read data from spiram."
              }
            },
            "PRO_CACHE_MMU_POWER_CTRL": {
              "PRO_CACHE_MMU_MEM_FORCE_ON": {
                "bit": 0,
                "description": "The bit is used to enable clock gating to save power when access mmu memory, 0: enable, 1: disable"
              },
              "PRO_CACHE_MMU_MEM_FORCE_PD": {
                "bit": 1,
                "description": "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power down"
              },
              "PRO_CACHE_MMU_MEM_FORCE_PU": {
                "bit": 2,
                "description": "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power up"
              }
            },
            "PRO_CACHE_STATE": {
              "PRO_ICACHE_STATE": {
                "bit": 0,
                "description": "The bit is used to indicate icache main fsm is in idle state or not. 1: in idle state,  0: not in idle state",
                "width": 12
              },
              "PRO_DCACHE_STATE": {
                "bit": 12,
                "description": "The bit is used to indicate dcache main fsm is in idle state or not. 1: in idle state,  0: not in idle state",
                "width": 12
              }
            },
            "CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE": {
              "RECORD_DISABLE_DB_ENCRYPT": {
                "bit": 0,
                "description": "Reserved."
              },
              "RECORD_DISABLE_G0CB_DECRYPT": {
                "bit": 1,
                "description": "Reserved."
              }
            },
            "CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON": {
              "CLK_FORCE_ON_DB_ENCRYPT": {
                "bit": 0,
                "description": "The bit is used to close clock gating of encrypt clock. 1: close gating, 0: open clock gating."
              },
              "CLK_FORCE_ON_G0CB_DECRYPT": {
                "bit": 1,
                "description": "The bit is used to close clock gating of decrypt clock. 1: close gating, 0: open clock gating."
              },
              "CLK_FORCE_ON_AUTOMATIC_ENCRYPT_DECRYPT": {
                "bit": 2,
                "description": "The bit is used to close clock gating of encrypt and decrypt clock. 1: close gating, 0: open clock gating."
              }
            },
            "CACHE_BRIDGE_ARBITER_CTRL": {
              "ALLOC_WB_HOLD_ARBITER": {
                "bit": 0,
                "description": "Reserved."
              }
            },
            "CACHE_PRELOAD_INT_CTRL": {
              "PRO_ICACHE_PRELOAD_INT_ST": {
                "bit": 0,
                "description": "The bit is used to indicate the interrupt by icache pre-load done."
              },
              "PRO_ICACHE_PRELOAD_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable the interrupt by icache pre-load done."
              },
              "PRO_ICACHE_PRELOAD_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear the interrupt by icache pre-load done."
              },
              "PRO_DCACHE_PRELOAD_INT_ST": {
                "bit": 3,
                "description": "The bit is used to indicate the interrupt by dcache pre-load done."
              },
              "PRO_DCACHE_PRELOAD_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable the interrupt by dcache pre-load done."
              },
              "PRO_DCACHE_PRELOAD_INT_CLR": {
                "bit": 5,
                "description": "The bit is used to clear the interrupt by dcache pre-load done."
              }
            },
            "CACHE_SYNC_INT_CTRL": {
              "PRO_ICACHE_SYNC_INT_ST": {
                "bit": 0,
                "description": "The bit is used to indicate the interrupt by icache sync done."
              },
              "PRO_ICACHE_SYNC_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable the interrupt by icache sync done."
              },
              "PRO_ICACHE_SYNC_INT_CLR": {
                "bit": 2,
                "description": "The bit is used to clear the interrupt by icache sync done."
              },
              "PRO_DCACHE_SYNC_INT_ST": {
                "bit": 3,
                "description": "The bit is used to indicate the interrupt by dcache sync done."
              },
              "PRO_DCACHE_SYNC_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable the interrupt by dcache sync done."
              },
              "PRO_DCACHE_SYNC_INT_CLR": {
                "bit": 5,
                "description": "The bit is used to clear the interrupt by dcache sync done."
              }
            },
            "CACHE_CONF_MISC": {
              "PRO_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT": {
                "bit": 0,
                "description": "The bit is used to disable checking mmu entry fault by preload operation."
              },
              "PRO_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT": {
                "bit": 1,
                "description": "The bit is used to disable checking mmu entry fault by sync operation."
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "Reserved."
              }
            },
            "PRO_EXTMEM_REG_DATE": {
              "PRO_EXTMEM_REG_DATE": {
                "bit": 0,
                "description": "Reserved.",
                "width": 28
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x3F413000",
              "irq": 52
            },
            {
              "name": "I2C1",
              "base": "0x3F427000",
              "irq": 53
            },
            {
              "name": "RTC_I2C",
              "base": "0x3F408C00"
            }
          ],
          "registers": {
            "SCL_LOW_PERIOD": {
              "offset": "0x00",
              "size": 32,
              "description": "Configures the low level width of the SCL clock"
            },
            "CTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Transmission setting"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "Describe I2C work status"
            },
            "TO": {
              "offset": "0x0C",
              "size": 32,
              "description": "Setting time out control for receiving data"
            },
            "SLAVE_ADDR": {
              "offset": "0x10",
              "size": 32,
              "description": "Local slave address setting"
            },
            "FIFO_ST": {
              "offset": "0x14",
              "size": 32,
              "description": "FIFO status register"
            },
            "FIFO_CONF": {
              "offset": "0x18",
              "size": 32,
              "description": "FIFO configuration register"
            },
            "DATA": {
              "offset": "0x1C",
              "size": 32,
              "description": "RX FIFO read data"
            },
            "INT_RAW": {
              "offset": "0x20",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_CLR": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "INT_ENA": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_STATUS": {
              "offset": "0x2C",
              "size": 32,
              "description": "Status of captured I2C communication events"
            },
            "SDA_HOLD": {
              "offset": "0x30",
              "size": 32,
              "description": "Configures the hold time after a negative SCL edge"
            },
            "SDA_SAMPLE": {
              "offset": "0x34",
              "size": 32,
              "description": "Configures the sample time after a positive SCL edge"
            },
            "SCL_HIGH_PERIOD": {
              "offset": "0x38",
              "size": 32,
              "description": "Configures the high level width of the SCL clock"
            },
            "SCL_START_HOLD": {
              "offset": "0x40",
              "size": 32,
              "description": "Configures the interval between pulling SDA low and pulling SCL low when the master generates a START condition"
            },
            "SCL_RSTART_SETUP": {
              "offset": "0x44",
              "size": 32,
              "description": "Configures the interval between the positive edge of SCL and the negative edge of SDA"
            },
            "SCL_STOP_HOLD": {
              "offset": "0x48",
              "size": 32,
              "description": "Configures the delay after the SCL clock edge for a stop condition"
            },
            "SCL_STOP_SETUP": {
              "offset": "0x4C",
              "size": 32,
              "description": "Configures the delay between the SDA and SCL positive edge for a stop condition"
            },
            "SCL_FILTER_CFG": {
              "offset": "0x50",
              "size": 32,
              "description": "SCL filter configuration register"
            },
            "SDA_FILTER_CFG": {
              "offset": "0x54",
              "size": 32,
              "description": "SDA filter configuration register"
            },
            "COMD%s": {
              "offset": "0x58",
              "size": 32,
              "description": "I2C command register %s"
            },
            "SCL_ST_TIME_OUT": {
              "offset": "0x98",
              "size": 32,
              "description": "SCL status time out register"
            },
            "SCL_MAIN_ST_TIME_OUT": {
              "offset": "0x9C",
              "size": 32,
              "description": "SCL main status time out register"
            },
            "SCL_SP_CONF": {
              "offset": "0xA0",
              "size": 32,
              "description": "Power configuration register"
            },
            "SCL_STRETCH_CONF": {
              "offset": "0xA4",
              "size": 32,
              "description": "Set SCL stretch of I2C slave"
            },
            "DATE": {
              "offset": "0xF8",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "SCL_LOW_PERIOD": {
              "SCL_LOW_PERIOD": {
                "bit": 0,
                "description": "This register is used to configure for how long SCL remains low in master mode, in I2C module clock cycles.",
                "width": 14
              }
            },
            "CTR": {
              "SDA_FORCE_OUT": {
                "bit": 0,
                "description": "0: direct output. 1: open drain output."
              },
              "SCL_FORCE_OUT": {
                "bit": 1,
                "description": "0: direct output. 1: open drain output."
              },
              "SAMPLE_SCL_LEVEL": {
                "bit": 2,
                "description": "This register is used to select the sample mode.\n\n1: sample SDA data on the SCL low level.\n\n0: sample SDA data on the SCL high level."
              },
              "RX_FULL_ACK_LEVEL": {
                "bit": 3,
                "description": "This register is used to configure the ACK value that need to sent by master when the rx_fifo_cnt has reached the threshold."
              },
              "MS_MODE": {
                "bit": 4,
                "description": "Set this bit to configure the module as an I2C Master. Clear this bit to configure the module as an I2C Slave."
              },
              "TRANS_START": {
                "bit": 5,
                "description": "Set this bit to start sending the data in TX FIFO."
              },
              "TX_LSB_FIRST": {
                "bit": 6,
                "description": "This bit is used to control the sending mode for data needing to be sent.\n\n1: send data from the least significant bit.\n\n0: send data from the most significant bit."
              },
              "RX_LSB_FIRST": {
                "bit": 7,
                "description": "This bit is used to control the storage mode for received data.\n\n1: receive data from the least significant bit.\n\n0: receive data from the most significant bit."
              },
              "CLK_EN": {
                "bit": 8,
                "description": "Reserved."
              },
              "ARBITRATION_EN": {
                "bit": 9,
                "description": "This is the enable bit for I2C bus arbitration function."
              },
              "FSM_RST": {
                "bit": 10,
                "description": "This register is used to reset the SCL_FSM."
              },
              "REF_ALWAYS_ON": {
                "bit": 11,
                "description": "This register is used to control the REF_TICK."
              }
            },
            "SR": {
              "RESP_REC": {
                "bit": 0,
                "description": "The received ACK value in master mode or slave mode. 0: ACK. 1: NACK."
              },
              "SLAVE_RW": {
                "bit": 1,
                "description": "When in slave mode, 1: master reads from slave. 0: master writes to slave."
              },
              "TIME_OUT": {
                "bit": 2,
                "description": "When the I2C controller takes more than I2C_TIME_OUT clocks to receive a data bit, this field changes to 1."
              },
              "ARB_LOST": {
                "bit": 3,
                "description": "When the I2C controller loses control of SCL line, this register changes to 1."
              },
              "BUS_BUSY": {
                "bit": 4,
                "description": "1: the I2C bus is busy transferring data. 0: the I2C bus is in idle state."
              },
              "SLAVE_ADDRESSED": {
                "bit": 5,
                "description": "When configured as an I2C Slave, and the address sent by the master is equal to the address of the slave, then this bit will be of high level."
              },
              "BYTE_TRANS": {
                "bit": 6,
                "description": "This field changes to 1 when one byte is transferred."
              },
              "RXFIFO_CNT": {
                "bit": 8,
                "description": "This field represents the amount of data needed to be sent.",
                "width": 6
              },
              "STRETCH_CAUSE": {
                "bit": 14,
                "description": "The cause of stretching SCL low in slave mode. 0:  stretching SCL low at the beginning of I2C read data state. 1: stretching SCL low when I2C TX FIFO is empty in slave mode. 2: stretching SCL low when I2C RX FIFO is full in slave mode.",
                "width": 2
              },
              "TXFIFO_CNT": {
                "bit": 18,
                "description": "This field stores the amount of received data in RAM.",
                "width": 6
              },
              "SCL_MAIN_STATE_LAST": {
                "bit": 24,
                "description": "This field indicates the states of the I2C module state machine.\n\n0: Idle. 1: Address shift. 2: ACK address. 3: RX data. 4: TX data. 5: Send ACK. 6: Wait ACK",
                "width": 3
              },
              "SCL_STATE_LAST": {
                "bit": 28,
                "description": "This field indicates the states of the state machine used to produce SCL.\n\n0: Idle. 1: Start. 2: Negative edge. 3: Low. 4: Positive edge. 5: High. 6: Stop",
                "width": 3
              }
            },
            "TO": {
              "TIME_OUT_VALUE": {
                "bit": 0,
                "description": "This register is used to configure the timeout for receiving a data bit in APB clock cycles.",
                "width": 24
              },
              "TIME_OUT_EN": {
                "bit": 24,
                "description": "This is the enable bit for time out control."
              }
            },
            "SLAVE_ADDR": {
              "SLAVE_ADDR": {
                "bit": 0,
                "description": "When configured as an I2C Slave, this field is used to configure the slave address.",
                "width": 15
              },
              "ADDR_10BIT_EN": {
                "bit": 31,
                "description": "This field is used to enable the slave 10-bit addressing mode in master mode."
              }
            },
            "FIFO_ST": {
              "RXFIFO_START_ADDR": {
                "bit": 0,
                "description": "This is the offset address of the last received data, as described in I2C_NONFIFO_RX_THRES.",
                "width": 5
              },
              "RXFIFO_END_ADDR": {
                "bit": 5,
                "description": "This is the offset address of the last received data, as described in I2C_NONFIFO_RX_THRES. This value refreshes when an I2C_RXFIFO_UDF_INT or I2C_TRANS_COMPLETE_INT interrupt is generated.",
                "width": 5
              },
              "TXFIFO_START_ADDR": {
                "bit": 10,
                "description": "This is the offset address of the first sent data, as described in I2C_NONFIFO_TX_THRES.",
                "width": 5
              },
              "TXFIFO_END_ADDR": {
                "bit": 15,
                "description": "This is the offset address of the last sent data, as described in  I2C_NONFIFO_TX_THRES.\n\nThe value refreshes when an I2C_TXFIFO_OVF_INT or I2C_TRANS_COMPLETE_INT interrupt is generated.",
                "width": 5
              },
              "RX_UPDATE": {
                "bit": 20,
                "description": "Write 0 or 1 to I2C_RX_UPDATE to update the value of I2C_RXFIFO_END_ADDR and I2C_RXFIFO_START_ADDR."
              },
              "TX_UPDATE": {
                "bit": 21,
                "description": "Write 0 or 1 to I2C_TX_UPDATE to update the value of I2C_TXFIFO_END_ADDR and I2C_TXFIFO_START_ADDR."
              },
              "SLAVE_RW_POINT": {
                "bit": 22,
                "description": "The received data in I2C slave mode.",
                "width": 8
              }
            },
            "FIFO_CONF": {
              "RXFIFO_WM_THRHD": {
                "bit": 0,
                "description": "The water mark threshold of RX FIFO in non-FIFO mode. When I2C_FIFO_PRT_EN is 1 and RX FIFO counter is bigger than I2C_RXFIFO_WM_THRHD[4:0], I2C_RXFIFO_WM_INT_RAW bit will be valid.",
                "width": 5
              },
              "TXFIFO_WM_THRHD": {
                "bit": 5,
                "description": "The water mark threshold of TX FIFO in non-FIFO mode. When I2C_FIFO_PRT_EN is 1 and TX FIFO counter is smaller than I2C_TXFIFO_WM_THRHD[4:0], I2C_TXFIFO_WM_INT_RAW bit will be valid.",
                "width": 5
              },
              "NONFIFO_EN": {
                "bit": 10,
                "description": "Set this bit to enable APB non-FIFO mode."
              },
              "FIFO_ADDR_CFG_EN": {
                "bit": 11,
                "description": "When this bit is set to 1, the byte received after the I2C address byte represents the offset address in the I2C Slave RAM."
              },
              "RX_FIFO_RST": {
                "bit": 12,
                "description": "Set this bit to reset RX FIFO."
              },
              "TX_FIFO_RST": {
                "bit": 13,
                "description": "Set this bit to reset TX FIFO."
              },
              "NONFIFO_RX_THRES": {
                "bit": 14,
                "description": "When I2C receives more than I2C_NONFIFO_RX_THRES bytes of data, it will generate an I2C_RXFIFO_UDF_INT interrupt and update the current offset address of the received data.",
                "width": 6
              },
              "NONFIFO_TX_THRES": {
                "bit": 20,
                "description": "When I2C sends more than I2C_NONFIFO_TX_THRES bytes of data, it will generate an I2C_TXFIFO_OVF_INT interrupt and update the current offset address of the sent data.",
                "width": 6
              },
              "FIFO_PRT_EN": {
                "bit": 26,
                "description": "The control enable bit of FIFO pointer in non-FIFO mode. This bit controls the valid bits and the interrupts of TX/RX FIFO overflow, underflow, full and empty."
              }
            },
            "DATA": {
              "FIFO_RDATA": {
                "bit": 0,
                "description": "The value of RX FIFO read data.",
                "width": 8
              }
            },
            "INT_RAW": {
              "RXFIFO_WM_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt."
              },
              "TXFIFO_WM_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt."
              },
              "RXFIFO_OVF_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt."
              },
              "END_DETECT_INT_RAW": {
                "bit": 3,
                "description": "The raw interrupt bit for the I2C_END_DETECT_INT interrupt."
              },
              "BYTE_TRANS_DONE_INT_RAW": {
                "bit": 4,
                "description": "The raw interrupt bit for the I2C_END_DETECT_INT interrupt."
              },
              "ARBITRATION_LOST_INT_RAW": {
                "bit": 5,
                "description": "The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt."
              },
              "MST_TXFIFO_UDF_INT_RAW": {
                "bit": 6,
                "description": "The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TRANS_COMPLETE_INT_RAW": {
                "bit": 7,
                "description": "The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TIME_OUT_INT_RAW": {
                "bit": 8,
                "description": "The raw interrupt bit for the I2C_TIME_OUT_INT interrupt."
              },
              "TRANS_START_INT_RAW": {
                "bit": 9,
                "description": "The raw interrupt bit for the I2C_TRANS_START_INT interrupt."
              },
              "NACK_INT_RAW": {
                "bit": 10,
                "description": "The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt."
              },
              "TXFIFO_OVF_INT_RAW": {
                "bit": 11,
                "description": "The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt."
              },
              "RXFIFO_UDF_INT_RAW": {
                "bit": 12,
                "description": "The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt."
              },
              "SCL_ST_TO_INT_RAW": {
                "bit": 13,
                "description": "The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt."
              },
              "SCL_MAIN_ST_TO_INT_RAW": {
                "bit": 14,
                "description": "The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt."
              },
              "DET_START_INT_RAW": {
                "bit": 15,
                "description": "The raw interrupt bit for I2C_DET_START_INT interrupt."
              },
              "SLAVE_STRETCH_INT_RAW": {
                "bit": 16,
                "description": "The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt."
              }
            },
            "INT_CLR": {
              "RXFIFO_WM_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear I2C_RXFIFO_WM_INT interrupt."
              },
              "TXFIFO_WM_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear I2C_TXFIFO_WM_INT interrupt."
              },
              "RXFIFO_OVF_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear I2C_RXFIFO_OVF_INT interrupt."
              },
              "END_DETECT_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the I2C_END_DETECT_INT interrupt."
              },
              "BYTE_TRANS_DONE_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear the I2C_END_DETECT_INT interrupt."
              },
              "ARBITRATION_LOST_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt."
              },
              "MST_TXFIFO_UDF_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TRANS_COMPLETE_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TIME_OUT_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear the I2C_TIME_OUT_INT interrupt."
              },
              "TRANS_START_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear the I2C_TRANS_START_INT interrupt."
              },
              "NACK_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt."
              },
              "TXFIFO_OVF_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear I2C_TXFIFO_OVF_INT interrupt."
              },
              "RXFIFO_UDF_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt."
              },
              "SCL_ST_TO_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear I2C_SCL_ST_TO_INT interrupt."
              },
              "SCL_MAIN_ST_TO_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt."
              },
              "DET_START_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear I2C_DET_START_INT interrupt."
              },
              "SLAVE_STRETCH_INT_CLR": {
                "bit": 16,
                "description": "Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt."
              }
            },
            "INT_ENA": {
              "RXFIFO_WM_INT_ENA": {
                "bit": 0,
                "description": "The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt."
              },
              "TXFIFO_WM_INT_ENA": {
                "bit": 1,
                "description": "The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt."
              },
              "RXFIFO_OVF_INT_ENA": {
                "bit": 2,
                "description": "The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt."
              },
              "END_DETECT_INT_ENA": {
                "bit": 3,
                "description": "The raw interrupt bit for the I2C_END_DETECT_INT interrupt."
              },
              "BYTE_TRANS_DONE_INT_ENA": {
                "bit": 4,
                "description": "The raw interrupt bit for the I2C_END_DETECT_INT interrupt."
              },
              "ARBITRATION_LOST_INT_ENA": {
                "bit": 5,
                "description": "The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt."
              },
              "MST_TXFIFO_UDF_INT_ENA": {
                "bit": 6,
                "description": "The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TRANS_COMPLETE_INT_ENA": {
                "bit": 7,
                "description": "The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TIME_OUT_INT_ENA": {
                "bit": 8,
                "description": "The raw interrupt bit for the I2C_TIME_OUT_INT interrupt."
              },
              "TRANS_START_INT_ENA": {
                "bit": 9,
                "description": "The raw interrupt bit for the I2C_TRANS_START_INT interrupt."
              },
              "NACK_INT_ENA": {
                "bit": 10,
                "description": "The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt."
              },
              "TXFIFO_OVF_INT_ENA": {
                "bit": 11,
                "description": "The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt."
              },
              "RXFIFO_UDF_INT_ENA": {
                "bit": 12,
                "description": "The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt."
              },
              "SCL_ST_TO_INT_ENA": {
                "bit": 13,
                "description": "The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt."
              },
              "SCL_MAIN_ST_TO_INT_ENA": {
                "bit": 14,
                "description": "The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt."
              },
              "DET_START_INT_ENA": {
                "bit": 15,
                "description": "The raw interrupt bit for I2C_DET_START_INT interrupt."
              },
              "SLAVE_STRETCH_INT_ENA": {
                "bit": 16,
                "description": "The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt."
              }
            },
            "INT_STATUS": {
              "RXFIFO_WM_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt."
              },
              "TXFIFO_WM_INT_ST": {
                "bit": 1,
                "description": "The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt."
              },
              "RXFIFO_OVF_INT_ST": {
                "bit": 2,
                "description": "The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt."
              },
              "END_DETECT_INT_ST": {
                "bit": 3,
                "description": "The masked interrupt status bit for the I2C_END_DETECT_INT interrupt."
              },
              "BYTE_TRANS_DONE_INT_ST": {
                "bit": 4,
                "description": "The masked interrupt status bit for the I2C_END_DETECT_INT interrupt."
              },
              "ARBITRATION_LOST_INT_ST": {
                "bit": 5,
                "description": "The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT interrupt."
              },
              "MST_TXFIFO_UDF_INT_ST": {
                "bit": 6,
                "description": "The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TRANS_COMPLETE_INT_ST": {
                "bit": 7,
                "description": "The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT interrupt."
              },
              "TIME_OUT_INT_ST": {
                "bit": 8,
                "description": "The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt."
              },
              "TRANS_START_INT_ST": {
                "bit": 9,
                "description": "The masked interrupt status bit for the I2C_TRANS_START_INT interrupt."
              },
              "NACK_INT_ST": {
                "bit": 10,
                "description": "The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt."
              },
              "TXFIFO_OVF_INT_ST": {
                "bit": 11,
                "description": "The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt."
              },
              "RXFIFO_UDF_INT_ST": {
                "bit": 12,
                "description": "The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt."
              },
              "SCL_ST_TO_INT_ST": {
                "bit": 13,
                "description": "The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt."
              },
              "SCL_MAIN_ST_TO_INT_ST": {
                "bit": 14,
                "description": "The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt."
              },
              "DET_START_INT_ST": {
                "bit": 15,
                "description": "The masked interrupt status bit for I2C_DET_START_INT interrupt."
              },
              "SLAVE_STRETCH_INT_ST": {
                "bit": 16,
                "description": "The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt."
              }
            },
            "SDA_HOLD": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the interval between changing the SDA output level and the falling edge of SCL, in I2C module clock cycles.",
                "width": 10
              }
            },
            "SDA_SAMPLE": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the interval between the rising edge of SCL and the level sampling time of SDA, in I2C module clock cycles.",
                "width": 10
              }
            },
            "SCL_HIGH_PERIOD": {
              "SCL_HIGH_PERIOD": {
                "bit": 0,
                "description": "This register is used to configure for how long SCL remains high in master mode, in I2C module clock cycles.",
                "width": 14
              },
              "SCL_WAIT_HIGH_PERIOD": {
                "bit": 14,
                "description": "This register is used to configure for the SCL_FSM's waiting period for SCL to go high in master mode, in I2C module clock cycles.",
                "width": 14
              }
            },
            "SCL_START_HOLD": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure  interval between pulling SDA low and pulling SCL low when the master generates a START condition, in I2C module clock cycles.",
                "width": 10
              }
            },
            "SCL_RSTART_SETUP": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the interval between the positive edge of SCL and the negative edge of SDA for a RESTART condition, in I2C module clock cycles.",
                "width": 10
              }
            },
            "SCL_STOP_HOLD": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the delay after the STOP condition, in I2C module clock cycles.",
                "width": 14
              }
            },
            "SCL_STOP_SETUP": {
              "TIME": {
                "bit": 0,
                "description": "This register is used to configure the time between the positive edge of SCL and the positive edge of SDA, in I2C module clock cycles.",
                "width": 10
              }
            },
            "SCL_FILTER_CFG": {
              "SCL_FILTER_THRES": {
                "bit": 0,
                "description": "When a pulse on the SCL input has smaller width than this register value in I2C module clock cycles, the I2C controller will ignore that pulse.",
                "width": 4
              },
              "SCL_FILTER_EN": {
                "bit": 4,
                "description": "This is the filter enable bit for SCL."
              }
            },
            "SDA_FILTER_CFG": {
              "SDA_FILTER_THRES": {
                "bit": 0,
                "description": "When a pulse on the SDA input has smaller width than this register value in I2C module clock cycles, the I2C controller will ignore that pulse.",
                "width": 4
              },
              "SDA_FILTER_EN": {
                "bit": 4,
                "description": "This is the filter enable bit for SDA."
              }
            },
            "COMD%s": {
              "COMMAND": {
                "bit": 0,
                "description": "This is the content of command 0. It consists of three parts:\n\nop_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.\n\nbyte_num represents the number of bytes that need to be sent or received.\n\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more information.",
                "width": 14
              },
              "COMMAND_DONE": {
                "bit": 31,
                "description": "When command 0 is done in I2C Master mode, this bit changes to high level."
              }
            },
            "SCL_ST_TIME_OUT": {
              "SCL_ST_TO": {
                "bit": 0,
                "description": "The threshold value of SCL_FSM state unchanged period.",
                "width": 24
              }
            },
            "SCL_MAIN_ST_TIME_OUT": {
              "SCL_MAIN_ST_TO": {
                "bit": 0,
                "description": "The threshold value of SCL_MAIN_FSM state unchanged period.",
                "width": 24
              }
            },
            "SCL_SP_CONF": {
              "SCL_RST_SLV_EN": {
                "bit": 0,
                "description": "When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses equals to I2C_SCL_RST_SLV_NUM[4:0]."
              },
              "SCL_RST_SLV_NUM": {
                "bit": 1,
                "description": "Configure the pulses of SCL generated in I2C master mode. Valid when I2C_SCL_RST_SLV_EN is 1.",
                "width": 5
              },
              "SCL_PD_EN": {
                "bit": 6,
                "description": "The power down enable bit for the I2C output SCL line. 1: Power down. 0: Not power down. Set I2C_SCL_FORCE_OUT and I2C_SCL_PD_EN to 1 to stretch SCL low."
              },
              "SDA_PD_EN": {
                "bit": 7,
                "description": "The power down enable bit for the I2C output SDA line. 1: Power down. 0: Not power down. Set I2C_SDA_FORCE_OUT and I2C_SDA_PD_EN to 1 to stretch SDA low."
              }
            },
            "SCL_STRETCH_CONF": {
              "STRETCH_PROTECT_NUM": {
                "bit": 0,
                "description": "Configure the period of I2C slave stretching SCL line.",
                "width": 10
              },
              "SLAVE_SCL_STRETCH_EN": {
                "bit": 10,
                "description": "The enable bit for slave SCL stretch function. 1: Enable. 0: Disable. The SCL output line will be stretched low when I2C_SLAVE_SCL_STRETCH_EN is 1 and stretch event happens. The stretch cause can be seen in I2C_STRETCH_CAUSE."
              },
              "SLAVE_SCL_STRETCH_CLR": {
                "bit": 11,
                "description": "Set this bit to clear the I2C slave SCL stretch function."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the the version control register.",
                "width": 32
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S0",
              "base": "0x3F40F000",
              "irq": 35
            }
          ],
          "registers": {
            "CONF": {
              "offset": "0x08",
              "size": 32,
              "description": "I2S configuration register"
            },
            "INT_RAW": {
              "offset": "0x0C",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0x10",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "TIMING": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S timing register"
            },
            "FIFO_CONF": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S FIFO configuration register"
            },
            "RXEOF_NUM": {
              "offset": "0x24",
              "size": 32,
              "description": "I2S DMA RX EOF data length"
            },
            "CONF_SIGLE_DATA": {
              "offset": "0x28",
              "size": 32,
              "description": "Constant single channel data"
            },
            "CONF_CHAN": {
              "offset": "0x2C",
              "size": 32,
              "description": "I2S channel configuration register"
            },
            "OUT_LINK": {
              "offset": "0x30",
              "size": 32,
              "description": "I2S DMA TX configuration register"
            },
            "IN_LINK": {
              "offset": "0x34",
              "size": 32,
              "description": "I2S DMA RX configuration register"
            },
            "OUT_EOF_DES_ADDR": {
              "offset": "0x38",
              "size": 32,
              "description": "Address of outlink descriptor that produces EOF"
            },
            "IN_EOF_DES_ADDR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Address of inlink descriptor that produces EOF"
            },
            "OUT_EOF_BFR_DES_ADDR": {
              "offset": "0x40",
              "size": 32,
              "description": "Address of buffer relative to the outlink descriptor that produces EOF"
            },
            "INLINK_DSCR": {
              "offset": "0x48",
              "size": 32,
              "description": "Address of current inlink descriptor"
            },
            "INLINK_DSCR_BF0": {
              "offset": "0x4C",
              "size": 32,
              "description": "Address of next inlink descriptor"
            },
            "INLINK_DSCR_BF1": {
              "offset": "0x50",
              "size": 32,
              "description": "Address of next inlink data buffer"
            },
            "OUTLINK_DSCR": {
              "offset": "0x54",
              "size": 32,
              "description": "Address of current outlink descriptor"
            },
            "OUTLINK_DSCR_BF0": {
              "offset": "0x58",
              "size": 32,
              "description": "Address of next outlink descriptor"
            },
            "OUTLINK_DSCR_BF1": {
              "offset": "0x5C",
              "size": 32,
              "description": "Address of next outlink data buffer"
            },
            "LC_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "I2S DMA configuration register"
            },
            "OUTFIFO_PUSH": {
              "offset": "0x64",
              "size": 32,
              "description": "APB out FIFO mode register"
            },
            "INFIFO_POP": {
              "offset": "0x68",
              "size": 32,
              "description": "APB in FIFO mode register"
            },
            "LC_STATE0": {
              "offset": "0x6C",
              "size": 32,
              "description": "I2S DMA TX status"
            },
            "LC_STATE1": {
              "offset": "0x70",
              "size": 32,
              "description": "I2S DMA RX status"
            },
            "LC_HUNG_CONF": {
              "offset": "0x74",
              "size": 32,
              "description": "I2S Hung configuration register"
            },
            "CONF1": {
              "offset": "0xA0",
              "size": 32,
              "description": "I2S configuration register 1"
            },
            "PD_CONF": {
              "offset": "0xA4",
              "size": 32,
              "description": "I2S power-down configuration register"
            },
            "CONF2": {
              "offset": "0xA8",
              "size": 32,
              "description": "I2S configuration register 2"
            },
            "CLKM_CONF": {
              "offset": "0xAC",
              "size": 32,
              "description": "I2S module clock configuration register"
            },
            "SAMPLE_RATE_CONF": {
              "offset": "0xB0",
              "size": 32,
              "description": "I2S sample rate register"
            },
            "STATE": {
              "offset": "0xBC",
              "size": 32,
              "description": "I2S TX status register"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "CONF": {
              "TX_RESET": {
                "bit": 0,
                "description": "Set this bit to reset transmitter."
              },
              "RX_RESET": {
                "bit": 1,
                "description": "Set this bit to reset receiver."
              },
              "TX_FIFO_RESET": {
                "bit": 2,
                "description": "Set this bit to reset TX FIFO."
              },
              "RX_FIFO_RESET": {
                "bit": 3,
                "description": "Set this bit to reset RX FIFO."
              },
              "TX_START": {
                "bit": 4,
                "description": "Set this bit to start transmitting data."
              },
              "RX_START": {
                "bit": 5,
                "description": "Set this bit to start receiving data."
              },
              "TX_SLAVE_MOD": {
                "bit": 6,
                "description": "Set this bit to enable slave transmitter mode."
              },
              "RX_SLAVE_MOD": {
                "bit": 7,
                "description": "Set this bit to enable slave receiver mode."
              },
              "TX_RIGHT_FIRST": {
                "bit": 8,
                "description": "Set this bit to transmit right channel data first."
              },
              "RX_RIGHT_FIRST": {
                "bit": 9,
                "description": "Set this bit to receive right channel data first."
              },
              "TX_MSB_SHIFT": {
                "bit": 10,
                "description": "Set this bit to enable transmitter in Phillips standard mode."
              },
              "RX_MSB_SHIFT": {
                "bit": 11,
                "description": "Set this bit to enable receiver in Phillips standard mode."
              },
              "TX_SHORT_SYNC": {
                "bit": 12,
                "description": "Set this bit to enable transmitter in PCM standard mode."
              },
              "RX_SHORT_SYNC": {
                "bit": 13,
                "description": "Set this bit to enable receiver in PCM standard mode."
              },
              "TX_MONO": {
                "bit": 14,
                "description": "Set this bit to enable transmitter in mono mode."
              },
              "RX_MONO": {
                "bit": 15,
                "description": "Set this bit to enable receiver  in mono mode."
              },
              "TX_MSB_RIGHT": {
                "bit": 16,
                "description": "Set this bit to place right channel data at the MSB in TX FIFO."
              },
              "RX_MSB_RIGHT": {
                "bit": 17,
                "description": "Set this bit to place right channel data at the MSB in RX FIFO."
              },
              "TX_LSB_FIRST_DMA": {
                "bit": 18,
                "description": "1:the data in DMA/APB transform from low bits. 0:the data from DMA/APB transform from high bits."
              },
              "RX_LSB_FIRST_DMA": {
                "bit": 19,
                "description": "1:the data in DMA/APB transform from low bits. 0:the data from DMA/APB transform from high bits."
              },
              "SIG_LOOPBACK": {
                "bit": 20,
                "description": "Enable signal loopback mode with transmitter module and receiver module sharing the same WS and BCK signals."
              },
              "TX_FIFO_RESET_ST": {
                "bit": 21,
                "description": "I2S TX FIFO reset status. 1: I2S_TX_FIFO_RESET is not completed. 0: I2S_TX_FIFO_RESET is completed."
              },
              "RX_FIFO_RESET_ST": {
                "bit": 22,
                "description": "I2S RX FIFO reset status. 1: I2S_RX_FIFO_RESET is not completed. 0: I2S_RX_FIFO_RESET is completed."
              },
              "TX_RESET_ST": {
                "bit": 23,
                "description": "I2S TX reset status. 1: I2S_TX_RESET is not completed. 0: I2S_TX_RESET is completed."
              },
              "TX_DMA_EQUAL": {
                "bit": 24,
                "description": "1: Data in left channel is equal to data in right channel. 0: Data in left channel is not equal to data in right channel."
              },
              "RX_DMA_EQUAL": {
                "bit": 25,
                "description": "1: Data in left channel is equal to data in right channel. 0: Data in left channel is not equal to data in right channel."
              },
              "PRE_REQ_EN": {
                "bit": 26,
                "description": "Set this bit to enable I2S to prepare data earlier."
              },
              "TX_BIG_ENDIAN": {
                "bit": 27,
                "description": "I2S TX byte endianness."
              },
              "RX_BIG_ENDIAN": {
                "bit": 28,
                "description": "I2S RX byte endianness."
              },
              "RX_RESET_ST": {
                "bit": 29,
                "description": "I2S RX reset status. 1: I2S_RX_RESET is not completed. 0: I2S_RX_RESET is completed."
              }
            },
            "INT_RAW": {
              "RX_TAKE_DATA_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt status bit  for I2S_RX_TAKE_DATA_INT interrupt."
              },
              "TX_PUT_DATA_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt status bit  for I2S_TX_PUT_DATA_INT interrupt."
              },
              "RX_WFULL_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt status bit  for I2S_RX_WFULL_INT interrupt."
              },
              "RX_REMPTY_INT_RAW": {
                "bit": 3,
                "description": "The raw interrupt status bit  for I2S_RX_REMPTY_INT interrupt."
              },
              "TX_WFULL_INT_RAW": {
                "bit": 4,
                "description": "The raw interrupt status bit  for I2S_TX_WFULL_INT interrupt."
              },
              "TX_REMPTY_INT_RAW": {
                "bit": 5,
                "description": "The raw interrupt status bit  for I2S_TX_REMPTY_INT interrupt."
              },
              "RX_HUNG_INT_RAW": {
                "bit": 6,
                "description": "The raw interrupt status bit  for I2S_RX_HUNG_INT interrupt."
              },
              "TX_HUNG_INT_RAW": {
                "bit": 7,
                "description": "The raw interrupt status bit  for I2S_TX_HUNG_INT interrupt."
              },
              "IN_DONE_INT_RAW": {
                "bit": 8,
                "description": "The raw interrupt status bit  for I2S_IN_DONE_INT interrupt."
              },
              "IN_SUC_EOF_INT_RAW": {
                "bit": 9,
                "description": "The raw interrupt status bit  for I2S_IN_SUC_EOF_INT interrupt."
              },
              "IN_ERR_EOF_INT_RAW": {
                "bit": 10,
                "description": "Reserved."
              },
              "OUT_DONE_INT_RAW": {
                "bit": 11,
                "description": "The raw interrupt status bit  for I2S_OUT_DONE_INT interrupt."
              },
              "OUT_EOF_INT_RAW": {
                "bit": 12,
                "description": "The raw interrupt status bit  for I2S_OUT_EOF_INT interrupt."
              },
              "IN_DSCR_ERR_INT_RAW": {
                "bit": 13,
                "description": "The raw interrupt status bit  for I2S_IN_DSCR_ERR_INT interrupt."
              },
              "OUT_DSCR_ERR_INT_RAW": {
                "bit": 14,
                "description": "The raw interrupt status bit  for I2S_OUT_DSCR_ERR_INT interrupt."
              },
              "IN_DSCR_EMPTY_INT_RAW": {
                "bit": 15,
                "description": "The raw interrupt status bit  for I2S_IN_DSCR_EMPTY_INT interrupt."
              },
              "OUT_TOTAL_EOF_INT_RAW": {
                "bit": 16,
                "description": "The raw interrupt status bit  for I2S_OUT_TOTAL_EOF_INT interrupt."
              },
              "V_SYNC_INT_RAW": {
                "bit": 17,
                "description": "The raw interrupt status bit  for I2S_V_SYNC_INT interrupt."
              }
            },
            "INT_ST": {
              "RX_TAKE_DATA_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status bit  for I2S_RX_TAKE_DATA_INT interrupt."
              },
              "TX_PUT_DATA_INT_ST": {
                "bit": 1,
                "description": "The masked interrupt status bit  for I2S_TX_PUT_DATA_INT interrupt."
              },
              "RX_WFULL_INT_ST": {
                "bit": 2,
                "description": "The masked interrupt status bit  for I2S_RX_WFULL_INT interrupt."
              },
              "RX_REMPTY_INT_ST": {
                "bit": 3,
                "description": "The masked interrupt status bit  for I2S_RX_REMPTY_INT interrupt."
              },
              "TX_WFULL_INT_ST": {
                "bit": 4,
                "description": "The masked interrupt status bit  for I2S_TX_WFULL_INT interrupt."
              },
              "TX_REMPTY_INT_ST": {
                "bit": 5,
                "description": "The masked interrupt status bit  for I2S_TX_REMPTY_INT interrupt."
              },
              "RX_HUNG_INT_ST": {
                "bit": 6,
                "description": "The masked interrupt status bit  for I2S_RX_HUNG_INT interrupt."
              },
              "TX_HUNG_INT_ST": {
                "bit": 7,
                "description": "The masked interrupt status bit  for I2S_TX_HUNG_INT interrupt."
              },
              "IN_DONE_INT_ST": {
                "bit": 8,
                "description": "The masked interrupt status bit  for I2S_IN_DONE_INT interrupt."
              },
              "IN_SUC_EOF_INT_ST": {
                "bit": 9,
                "description": "The masked interrupt status bit  for I2S_IN_SUC_EOF_INT interrupt."
              },
              "IN_ERR_EOF_INT_ST": {
                "bit": 10,
                "description": "Reserved."
              },
              "OUT_DONE_INT_ST": {
                "bit": 11,
                "description": "The masked interrupt status bit  for I2S_OUT_DONE_INT interrupt."
              },
              "OUT_EOF_INT_ST": {
                "bit": 12,
                "description": "The masked interrupt status bit  for I2S_OUT_EOF_INT interrupt."
              },
              "IN_DSCR_ERR_INT_ST": {
                "bit": 13,
                "description": "The masked interrupt status bit  for I2S_IN_DSCR_ERR_INT interrupt."
              },
              "OUT_DSCR_ERR_INT_ST": {
                "bit": 14,
                "description": "The masked interrupt status bit  for I2S_OUT_DSCR_ERR_INT interrupt."
              },
              "IN_DSCR_EMPTY_INT_ST": {
                "bit": 15,
                "description": "The masked interrupt status bit  for I2S_IN_DSCR_EMPTY_INT interrupt."
              },
              "OUT_TOTAL_EOF_INT_ST": {
                "bit": 16,
                "description": "The masked interrupt status bit  for I2S_OUT_TOTAL_EOF_INT interrupt."
              },
              "V_SYNC_INT_ST": {
                "bit": 17,
                "description": "The masked interrupt status bit  for I2S_V_SYNC_INT interrupt."
              }
            },
            "INT_ENA": {
              "RX_TAKE_DATA_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit  for I2S_RX_TAKE_DATA_INT interrupt."
              },
              "TX_PUT_DATA_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit  for I2S_TX_PUT_DATA_INT interrupt."
              },
              "RX_WFULL_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit  for I2S_RX_WFULL_INT interrupt."
              },
              "RX_REMPTY_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit  for I2S_RX_REMPTY_INT interrupt."
              },
              "TX_WFULL_INT_ENA": {
                "bit": 4,
                "description": "The interrupt enable bit  for I2S_TX_WFULL_INT interrupt."
              },
              "TX_REMPTY_INT_ENA": {
                "bit": 5,
                "description": "The interrupt enable bit  for I2S_TX_REMPTY_INT interrupt."
              },
              "RX_HUNG_INT_ENA": {
                "bit": 6,
                "description": "The interrupt enable bit  for I2S_RX_HUNG_INT interrupt."
              },
              "TX_HUNG_INT_ENA": {
                "bit": 7,
                "description": "The interrupt enable bit  for I2S_TX_HUNG_INT interrupt."
              },
              "IN_DONE_INT_ENA": {
                "bit": 8,
                "description": "The interrupt enable bit  for I2S_IN_DONE_INT interrupt."
              },
              "IN_SUC_EOF_INT_ENA": {
                "bit": 9,
                "description": "The interrupt enable bit  for I2S_IN_SUC_EOF_INT interrupt."
              },
              "IN_ERR_EOF_INT_ENA": {
                "bit": 10,
                "description": "Reserved."
              },
              "OUT_DONE_INT_ENA": {
                "bit": 11,
                "description": "The interrupt enable bit  for I2S_OUT_DONE_INT interrupt."
              },
              "OUT_EOF_INT_ENA": {
                "bit": 12,
                "description": "The interrupt enable bit  for I2S_OUT_EOF_INT interrupt."
              },
              "IN_DSCR_ERR_INT_ENA": {
                "bit": 13,
                "description": "The interrupt enable bit  for I2S_IN_DSCR_ERR_INT interrupt."
              },
              "OUT_DSCR_ERR_INT_ENA": {
                "bit": 14,
                "description": "The interrupt enable bit  for I2S_OUT_DSCR_ERR_INT interrupt."
              },
              "IN_DSCR_EMPTY_INT_ENA": {
                "bit": 15,
                "description": "The interrupt enable bit  for I2S_IN_DSCR_EMPTY_INT interrupt."
              },
              "OUT_TOTAL_EOF_INT_ENA": {
                "bit": 16,
                "description": "The interrupt enable bit  for I2S_OUT_TOTAL_EOF_INT interrupt."
              },
              "V_SYNC_INT_ENA": {
                "bit": 17,
                "description": "The interrupt enable bit  for I2S_V_SYNC_INT interrupt."
              }
            },
            "INT_CLR": {
              "TAKE_DATA_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear I2S_RX_TAKE_DATA_INT interrupt."
              },
              "PUT_DATA_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear I2S_TX_PUT_DATA_INT interrupt."
              },
              "RX_WFULL_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear I2S_RX_WFULL_INT interrupt."
              },
              "RX_REMPTY_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear I2S_RX_REMPTY_INT interrupt."
              },
              "TX_WFULL_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear I2S_TX_WFULL_INT interrupt."
              },
              "TX_REMPTY_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear I2S_TX_REMPTY_INT interrupt."
              },
              "RX_HUNG_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear I2S_RX_HUNG_INT interrupt."
              },
              "TX_HUNG_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear I2S_TX_HUNG_INT interrupt."
              },
              "IN_DONE_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear I2S_IN_DONE_INT interrupt."
              },
              "IN_SUC_EOF_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear I2S_IN_SUC_EOF_INT interrupt."
              },
              "IN_ERR_EOF_INT_CLR": {
                "bit": 10,
                "description": "Reserved."
              },
              "OUT_DONE_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear I2S_OUT_DONE_INT interrupt."
              },
              "OUT_EOF_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear I2S_OUT_EOF_INT interrupt."
              },
              "IN_DSCR_ERR_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear I2S_IN_DSCR_ERR_INT interrupt."
              },
              "OUT_DSCR_ERR_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear I2S_OUT_DSCR_ERR_INT interrupt."
              },
              "IN_DSCR_EMPTY_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear I2S_IN_DSCR_EMPTY_INT interrupt."
              },
              "OUT_TOTAL_EOF_INT_CLR": {
                "bit": 16,
                "description": "Set this bit to clear I2S_OUT_TOTAL_EOF_INT interrupt."
              },
              "V_SYNC_INT_CLR": {
                "bit": 17,
                "description": "Set this bit to clear I2S_V_SYNC_INT interrupt."
              }
            },
            "TIMING": {
              "TX_BCK_IN_DELAY": {
                "bit": 0,
                "description": "Number of delay cycles for BCK signal into the transmitter based on I2S0_CLK. 0: delayed by 1.5 cycles. 1: delayed by 2.5 cycles. 2: delayed by 3.5 cycles. 3: delayed by 4.5 cycles.",
                "width": 2
              },
              "TX_WS_IN_DELAY": {
                "bit": 2,
                "description": "Number of delay cycles for WS signal into the transmitter based on I2S0_CLK. 0: delayed by 1.5 cycles. 1: delayed by 2.5 cycles. 2: delayed by 3.5 cycles. 3: delayed by 4.5 cycles.",
                "width": 2
              },
              "RX_BCK_IN_DELAY": {
                "bit": 4,
                "description": "Number of delay cycles for BCK signal into the receiver based on I2S0_CLK. 0: delayed by 1.5 cycles. 1: delayed by 2.5 cycles. 2: delayed by 3.5 cycles. 3: delayed by 4.5 cycles.",
                "width": 2
              },
              "RX_WS_IN_DELAY": {
                "bit": 6,
                "description": "Number of delay cycles for WS signal into the receiver based on I2S0_CLK. 0: delayed by 1.5 cycles. 1: delayed by 2.5 cycles. 2: delayed by 3.5 cycles. 3: delayed by 4.5 cycles.",
                "width": 2
              },
              "RX_SD_IN_DELAY": {
                "bit": 8,
                "description": "Number of delay cycles for SD signal into the receiver based on I2S0_CLK. 0: delayed by 1.5 cycles. 1: delayed by 2.5 cycles. 2: delayed by 3.5 cycles. 3: delayed by 4.5 cycles.",
                "width": 2
              },
              "TX_BCK_OUT_DELAY": {
                "bit": 10,
                "description": "Number of delay cycles for BCK signal out of the transmitter based on I2S0_CLK. 0: delayed by 0 cycle. 1: delayed by 1 cycle. 2: delayed by 2 cycles. 3: delayed by 3 cycles.",
                "width": 2
              },
              "TX_WS_OUT_DELAY": {
                "bit": 12,
                "description": "Number of delay cycles for WS signal out of the transmitter based on I2S0_CLK. 0: delayed by 0 cycle. 1: delayed by 1 cycle. 2: delayed by 2 cycles. 3: delayed by 3 cycles.",
                "width": 2
              },
              "TX_SD_OUT_DELAY": {
                "bit": 14,
                "description": "Number of delay cycles for SD signal out of the transmitter based on I2S0_CLK. 0: delayed by 0 cycle. 1: delayed by 1 cycle. 2: delayed by 2 cycles. 3: delayed by 3 cycles.",
                "width": 2
              },
              "RX_WS_OUT_DELAY": {
                "bit": 16,
                "description": "Number of delay cycles for WS signal out of the receiver based on I2S0_CLK. 0: delayed by 0 cycle. 1: delayed by 1 cycle. 2: delayed by 2 cycles. 3: delayed by 3 cycles.",
                "width": 2
              },
              "RX_BCK_OUT_DELAY": {
                "bit": 18,
                "description": "Number of delay cycles for BCK signal out of the receiver based on I2S0_CLK. 0: delayed by 0 cycle. 1: delayed by 1 cycle. 2: delayed by 2 cycles. 3: delayed by 3 cycles.",
                "width": 2
              },
              "TX_DSYNC_SW": {
                "bit": 20,
                "description": "Set this bit to synchronize signals into the transmitter by two flip-flop synchronizer. 0: the signals will be firstly clocked by rising clock edge , then clocked by falling clock edge. 1: the signals will be firstly clocked by falling clock edge, then clocked by rising clock edge."
              },
              "RX_DSYNC_SW": {
                "bit": 21,
                "description": "Set this bit to synchronize signals into the receiver by two flip-flop synchronizer. 0: the signals will be clocked by rising clock edge firstly, then clocked by falling clock edge. 1: the signals will be clocked by falling clock edge firstly, then clocked by rising clock edge."
              },
              "DATA_ENABLE_DELAY": {
                "bit": 22,
                "description": "Number of delay cycles for data valid flag based on I2S0_CLK. 0: delayed by 1.5 cycles. 1: delayed by 2.5 cycles. 2: delayed by 3.5 cycles. 3: delayed by 4.5 cycles.",
                "width": 2
              },
              "TX_BCK_IN_INV": {
                "bit": 24,
                "description": "Set this bit to invert BCK signal input to the slave transmitter."
              }
            },
            "FIFO_CONF": {
              "RX_DATA_NUM": {
                "bit": 0,
                "description": "I2S_RX_TAKE_DATA_INT is triggered when the left and right channel data number in RX FIFO is larger than the value of I2S_RX_DATA_NUM[5:0]. (RX FIFO is almost full threshold.)",
                "width": 6
              },
              "TX_DATA_NUM": {
                "bit": 6,
                "description": "I2S_TX_PUT_DATA_INT is triggered when the left and right channel data number in TX FIFO is smaller than the value of I2S_TX_DATA_NUM[5:0]. (TX FIFO is almost empty threshold.)",
                "width": 6
              },
              "DSCR_EN": {
                "bit": 12,
                "description": "Set this bit to enable I2S DMA mode."
              },
              "TX_FIFO_MOD": {
                "bit": 13,
                "description": "Transmitter FIFO mode configuration bits",
                "width": 3
              },
              "RX_FIFO_MOD": {
                "bit": 16,
                "description": "Receiver FIFO mode configuration bits",
                "width": 3
              },
              "TX_FIFO_MOD_FORCE_EN": {
                "bit": 19,
                "description": "The bit should always be set to 1"
              },
              "RX_FIFO_MOD_FORCE_EN": {
                "bit": 20,
                "description": "The bit should always be set to 1"
              },
              "RX_FIFO_SYNC": {
                "bit": 21,
                "description": "force write back rx data to memory"
              },
              "RX_24MSB_EN": {
                "bit": 22,
                "description": "Only useful in rx 24bit mode. 1: the high 24 bits are effective in i2s fifo   0: the low 24 bits are effective in i2s fifo"
              },
              "TX_24MSB_EN": {
                "bit": 23,
                "description": "Only useful in tx 24bit mode. 1: the high 24 bits are effective in i2s fifo   0: the low 24 bits are effective in i2s fifo"
              }
            },
            "RXEOF_NUM": {
              "RX_EOF_NUM": {
                "bit": 0,
                "description": "The length of data to be received. It will trigger I2S_IN_SUC_EOF_INT.",
                "width": 32
              }
            },
            "CONF_SIGLE_DATA": {
              "SIGLE_DATA": {
                "bit": 0,
                "description": "The right channel or left channel transmits constant value stored in this register according to I2S_TX_CHAN_MOD and I2S_TX_MSB_RIGHT.",
                "width": 32
              }
            },
            "CONF_CHAN": {
              "TX_CHAN_MOD": {
                "bit": 0,
                "description": "I2S transmitter channel mode configuration bits.",
                "width": 3
              },
              "RX_CHAN_MOD": {
                "bit": 3,
                "description": "I2S receiver channel mode configuration bits.",
                "width": 2
              }
            },
            "OUT_LINK": {
              "OUTLINK_ADDR": {
                "bit": 0,
                "description": "The address of first outlink descriptor.",
                "width": 20
              },
              "OUTLINK_STOP": {
                "bit": 28,
                "description": "Set this bit to stop outlink descriptor."
              },
              "OUTLINK_START": {
                "bit": 29,
                "description": "Set this bit to start outlink descriptor."
              },
              "OUTLINK_RESTART": {
                "bit": 30,
                "description": "Set this bit to restart outlink descriptor."
              },
              "OUTLINK_PARK": {
                "bit": 31,
                "description": "OUTLINK_PARK"
              }
            },
            "IN_LINK": {
              "INLINK_ADDR": {
                "bit": 0,
                "description": "The address of first inlink descriptor.",
                "width": 20
              },
              "INLINK_STOP": {
                "bit": 28,
                "description": "Set this bit to stop inlink descriptor."
              },
              "INLINK_START": {
                "bit": 29,
                "description": "Set this bit to start inlink descriptor."
              },
              "INLINK_RESTART": {
                "bit": 30,
                "description": "Set this bit to restart inlink descriptor."
              },
              "INLINK_PARK": {
                "bit": 31,
                "description": "INLINK_PARK"
              }
            },
            "OUT_EOF_DES_ADDR": {
              "OUT_EOF_DES_ADDR": {
                "bit": 0,
                "description": "The address of outlink descriptor that produces EOF.",
                "width": 32
              }
            },
            "IN_EOF_DES_ADDR": {
              "IN_SUC_EOF_DES_ADDR": {
                "bit": 0,
                "description": "The address of inlink descriptor that produces EOF.",
                "width": 32
              }
            },
            "OUT_EOF_BFR_DES_ADDR": {
              "OUT_EOF_BFR_DES_ADDR": {
                "bit": 0,
                "description": "The address of buffer relative to the outlink descriptor that produces EOF.",
                "width": 32
              }
            },
            "INLINK_DSCR": {
              "INLINK_DSCR": {
                "bit": 0,
                "description": "The address of current inlink descriptor.",
                "width": 32
              }
            },
            "INLINK_DSCR_BF0": {
              "INLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The address of next inlink descriptor.",
                "width": 32
              }
            },
            "INLINK_DSCR_BF1": {
              "INLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The address of next inlink data buffer.",
                "width": 32
              }
            },
            "OUTLINK_DSCR": {
              "OUTLINK_DSCR": {
                "bit": 0,
                "description": "The address of current outlink descriptor.",
                "width": 32
              }
            },
            "OUTLINK_DSCR_BF0": {
              "OUTLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The address of next outlink descriptor.",
                "width": 32
              }
            },
            "OUTLINK_DSCR_BF1": {
              "OUTLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The address of next outlink data buffer.",
                "width": 32
              }
            },
            "LC_CONF": {
              "IN_RST": {
                "bit": 0,
                "description": "Set this bit to reset in-DMA FSM. Set this bit before the DMA configuration."
              },
              "OUT_RST": {
                "bit": 1,
                "description": "Set this bit to reset out-DMA FSM. Set this bit before the DMA configuration."
              },
              "AHBM_FIFO_RST": {
                "bit": 2,
                "description": "Set this bit to reset AHB interface cmdFIFO of DMA. Set this bit before the DMA configuration."
              },
              "AHBM_RST": {
                "bit": 3,
                "description": "Set this bit to reset AHB interface of DMA. Set this bit before the DMA configuration."
              },
              "OUT_LOOP_TEST": {
                "bit": 4,
                "description": "Set this bit to loop test inlink."
              },
              "IN_LOOP_TEST": {
                "bit": 5,
                "description": "Set this bit to loop test outlink."
              },
              "OUT_AUTO_WRBACK": {
                "bit": 6,
                "description": "Set this bit to enable outlink-written-back automatically when out buffer is transmitted done."
              },
              "OUT_NO_RESTART_CLR": {
                "bit": 7,
                "description": "Reserved."
              },
              "OUT_EOF_MODE": {
                "bit": 8,
                "description": "DMA out EOF flag generation mode. 1: When DMA has popped all data from the FIFO. 0: When AHB has pushed all data to the FIFO."
              },
              "OUTDSCR_BURST_EN": {
                "bit": 9,
                "description": "DMA outlink descriptor transfer mode configuration bit. 1: Prepare outlink descriptor with burst mode. 0: Prepare outlink descriptor with byte mode."
              },
              "INDSCR_BURST_EN": {
                "bit": 10,
                "description": "DMA inlink descriptor transfer mode configuration bit. 1: Prepare inlink descriptor with burst mode. 0: Prepare inlink descriptor with byte mode."
              },
              "OUT_DATA_BURST_EN": {
                "bit": 11,
                "description": "Transmitter data transfer mode configuration bit. 1: Prepare out data with burst mode. 0: Prepare out data with byte mode."
              },
              "CHECK_OWNER": {
                "bit": 12,
                "description": "Set this bit to enable check owner bit by hardware."
              },
              "MEM_TRANS_EN": {
                "bit": 13,
                "description": "Reserved."
              },
              "EXT_MEM_BK_SIZE": {
                "bit": 14,
                "description": "DMA access external memory block size. 0: 16 bytes. 1: 32 bytes. 2: 64 bytes. 3: reserved.",
                "width": 2
              }
            },
            "OUTFIFO_PUSH": {
              "OUTFIFO_WDATA": {
                "bit": 0,
                "description": "APB out FIFO write data.",
                "width": 9
              },
              "OUTFIFO_PUSH": {
                "bit": 16,
                "description": "APB out FIFO  push."
              }
            },
            "INFIFO_POP": {
              "INFIFO_RDATA": {
                "bit": 0,
                "description": "APB in FIFO  read data.",
                "width": 12
              },
              "INFIFO_POP": {
                "bit": 16,
                "description": "APB in FIFO  pop."
              }
            },
            "LC_STATE0": {
              "OUTLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "I2S DMA out descriptor address.",
                "width": 18
              },
              "OUT_DSCR_STATE": {
                "bit": 18,
                "description": "I2S DMA out descriptor state.",
                "width": 2
              },
              "OUT_STATE": {
                "bit": 20,
                "description": "I2S DMA out data state.",
                "width": 3
              },
              "OUTFIFO_CNT": {
                "bit": 23,
                "description": "The remains of I2S DMA outfifo data.",
                "width": 7
              },
              "OUT_FULL": {
                "bit": 30,
                "description": "I2S DMA outfifo is full."
              },
              "OUT_EMPTY": {
                "bit": 31,
                "description": "I2S DMA outfifo is empty."
              }
            },
            "LC_STATE1": {
              "INLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "I2S DMA in descriptor address.",
                "width": 18
              },
              "IN_DSCR_STATE": {
                "bit": 18,
                "description": "I2S DMA in descriptor state.",
                "width": 2
              },
              "IN_STATE": {
                "bit": 20,
                "description": "I2S DMA in data state.",
                "width": 3
              },
              "INFIFO_CNT_DEBUG": {
                "bit": 23,
                "description": "The remains of I2S DMA infifo data.",
                "width": 7
              },
              "IN_FULL": {
                "bit": 30,
                "description": "I2S DMA infifo is full."
              },
              "IN_EMPTY": {
                "bit": 31,
                "description": "I2S DMA infifo is empty."
              }
            },
            "LC_HUNG_CONF": {
              "LC_FIFO_TIMEOUT": {
                "bit": 0,
                "description": "I2S_TX_HUNG_INT interrupt or I2S_RX_HUNG_INT interrupt will be triggered when FIFO hung counter is equal to this value.",
                "width": 8
              },
              "LC_FIFO_TIMEOUT_SHIFT": {
                "bit": 8,
                "description": "The bits are used to set the tick counter threshold. The tick counter is clocked by APB_CLK. The tick counter threshold is 88000/2^I2S_LC_FIFO_TIMEOUT_SHIFT. The tick counter is reset when it reaches the threshold.",
                "width": 3
              },
              "LC_FIFO_TIMEOUT_ENA": {
                "bit": 11,
                "description": "The enable bit for FIFO timeout."
              }
            },
            "CONF1": {
              "TX_PCM_CONF": {
                "bit": 0,
                "description": "Compress/Decompress module configuration bits. 0: decompress transmitted data  1:compress transmitted data",
                "width": 3
              },
              "TX_PCM_BYPASS": {
                "bit": 3,
                "description": "Set this bit to bypass  Compress/Decompress module for transmitted data."
              },
              "RX_PCM_CONF": {
                "bit": 4,
                "description": "Compress/Decompress module configuration bits. 0: decompress received data  1:compress received data",
                "width": 3
              },
              "RX_PCM_BYPASS": {
                "bit": 7,
                "description": "Set this bit to bypass Compress/Decompress module for received data."
              },
              "TX_STOP_EN": {
                "bit": 8,
                "description": "Set this bit to stop the output of BCK signal and WS signal when TX FIFO is empty."
              },
              "TX_ZEROS_RM_EN": {
                "bit": 9,
                "description": "Reserved."
              }
            },
            "PD_CONF": {
              "FIFO_FORCE_PD": {
                "bit": 0,
                "description": "Force FIFO power-down."
              },
              "FIFO_FORCE_PU": {
                "bit": 1,
                "description": "Force FIFO power-up."
              },
              "PLC_MEM_FORCE_PD": {
                "bit": 2,
                "description": "Force I2S memory power-down."
              },
              "PLC_MEM_FORCE_PU": {
                "bit": 3,
                "description": "Force I2S memory power-up."
              },
              "DMA_RAM_FORCE_PD": {
                "bit": 4,
                "description": "Force DMA FIFO power-down."
              },
              "DMA_RAM_FORCE_PU": {
                "bit": 5,
                "description": "Force DMA FIFO power-up."
              },
              "DMA_RAM_CLK_FO": {
                "bit": 6,
                "description": "Set this bit to force on DMA RAM clock."
              }
            },
            "CONF2": {
              "CAMERA_EN": {
                "bit": 0,
                "description": "Set this bit to enable camera mode."
              },
              "LCD_TX_WRX2_EN": {
                "bit": 1,
                "description": "LCD WR double for one datum."
              },
              "LCD_TX_SDX2_EN": {
                "bit": 2,
                "description": "Set this bit to duplicate data pairs (Frame Form 2) in LCD mode."
              },
              "DATA_ENABLE_TEST_EN": {
                "bit": 3,
                "description": "for debug camera mode enable"
              },
              "DATA_ENABLE": {
                "bit": 4,
                "description": "for debug camera mode enable"
              },
              "LCD_EN": {
                "bit": 5,
                "description": "Set this bit to enable LCD mode."
              },
              "EXT_ADC_START_EN": {
                "bit": 6,
                "description": "Set this bit to enable the function that ADC mode is triggered by external signal."
              },
              "INTER_VALID_EN": {
                "bit": 7,
                "description": "Set this bit to enable camera VGA reducing-resolution mode: only receive two consecutive cycle data in four consecutive clocks."
              },
              "CAM_SYNC_FIFO_RESET": {
                "bit": 8,
                "description": "Set this bit to reset FIFO in camera mode."
              },
              "CAM_CLK_LOOPBACK": {
                "bit": 9,
                "description": "Set this bit to loopback PCLK from I2S0I_WS_out."
              },
              "VSYNC_FILTER_EN": {
                "bit": 10,
                "description": "Set this bit to enable I2S VSYNC filter function."
              },
              "VSYNC_FILTER_THRES": {
                "bit": 11,
                "description": "Configure the I2S VSYNC filter threshold value.",
                "width": 3
              }
            },
            "CLKM_CONF": {
              "CLKM_DIV_NUM": {
                "bit": 0,
                "description": "Integral I2S clock divider value.",
                "width": 8
              },
              "CLKM_DIV_B": {
                "bit": 8,
                "description": "Fractional clock divider numerator value.",
                "width": 6
              },
              "CLKM_DIV_A": {
                "bit": 14,
                "description": "Fractional clock divider denominator value.",
                "width": 6
              },
              "CLK_EN": {
                "bit": 20,
                "description": "Set this bit to enable clock gate."
              },
              "CLK_SEL": {
                "bit": 21,
                "description": "Set this bit to select I2S module clock source. 0: No clock. 1: APLL_CLK. 2: PLL_160M_CLK. 3: No clock.",
                "width": 2
              }
            },
            "SAMPLE_RATE_CONF": {
              "TX_BCK_DIV_NUM": {
                "bit": 0,
                "description": "Bit clock configuration bits in transmitter mode.",
                "width": 6
              },
              "RX_BCK_DIV_NUM": {
                "bit": 6,
                "description": "Bit clock configuration bits in receiver mode.",
                "width": 6
              },
              "TX_BITS_MOD": {
                "bit": 12,
                "description": "Set the bits to configure bit length of I2S transmitter channel, the value of which can only be 8, 16, 24 and 32.",
                "width": 6
              },
              "RX_BITS_MOD": {
                "bit": 18,
                "description": "Set the bits to configure bit length of I2S receiver channel, the value of which can only be 8, 16, 24 and 32.",
                "width": 6
              }
            },
            "STATE": {
              "TX_IDLE": {
                "bit": 0,
                "description": "1: I2S TX is in idle state. 0: I2S TX is at work."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Version control register",
                "width": 32
              }
            }
          }
        },
        "INTERRUPT": {
          "instances": [
            {
              "name": "INTERRUPT_CORE0",
              "base": "0x3F4C2000",
              "irq": 0
            }
          ],
          "registers": {
            "PRO_MAC_INTR_MAP": {
              "offset": "0x00",
              "size": 32,
              "description": "MAC_INTR interrupt configuration register"
            },
            "PRO_MAC_NMI_MAP": {
              "offset": "0x04",
              "size": 32,
              "description": "MAC_NMI interrupt configuration register"
            },
            "PRO_PWR_INTR_MAP": {
              "offset": "0x08",
              "size": 32,
              "description": "PWR_INTR interrupt configuration register"
            },
            "PRO_BB_INT_MAP": {
              "offset": "0x0C",
              "size": 32,
              "description": "BB_INT interrupt configuration register"
            },
            "PRO_BT_MAC_INT_MAP": {
              "offset": "0x10",
              "size": 32,
              "description": "BT_MAC_INT interrupt configuration register"
            },
            "PRO_BT_BB_INT_MAP": {
              "offset": "0x14",
              "size": 32,
              "description": "BT_BB_INT interrupt configuration register"
            },
            "PRO_BT_BB_NMI_MAP": {
              "offset": "0x18",
              "size": 32,
              "description": "BT_BB_NMI interrupt configuration register"
            },
            "PRO_RWBT_IRQ_MAP": {
              "offset": "0x1C",
              "size": 32,
              "description": "RWBT_IRQ interrupt configuration register"
            },
            "PRO_RWBLE_IRQ_MAP": {
              "offset": "0x20",
              "size": 32,
              "description": "RWBLE_IRQ interrupt configuration register"
            },
            "PRO_RWBT_NMI_MAP": {
              "offset": "0x24",
              "size": 32,
              "description": "RWBT_NMI interrupt configuration register"
            },
            "PRO_RWBLE_NMI_MAP": {
              "offset": "0x28",
              "size": 32,
              "description": "RWBLE_NMI interrupt configuration register"
            },
            "PRO_SLC0_INTR_MAP": {
              "offset": "0x2C",
              "size": 32,
              "description": "SLC0_INTR interrupt configuration register"
            },
            "PRO_SLC1_INTR_MAP": {
              "offset": "0x30",
              "size": 32,
              "description": "SLC1_INTR interrupt configuration register"
            },
            "PRO_UHCI0_INTR_MAP": {
              "offset": "0x34",
              "size": 32,
              "description": "UHCI0_INTR interrupt configuration register"
            },
            "PRO_UHCI1_INTR_MAP": {
              "offset": "0x38",
              "size": 32,
              "description": "UHCI1_INTR interrupt configuration register"
            },
            "PRO_TG_T0_LEVEL_INT_MAP": {
              "offset": "0x3C",
              "size": 32,
              "description": "TG_T0_LEVEL_INT interrupt configuration register"
            },
            "PRO_TG_T1_LEVEL_INT_MAP": {
              "offset": "0x40",
              "size": 32,
              "description": "TG_T1_LEVEL_INT interrupt configuration register"
            },
            "PRO_TG_WDT_LEVEL_INT_MAP": {
              "offset": "0x44",
              "size": 32,
              "description": "TG_WDT_LEVEL_INT interrupt configuration register"
            },
            "PRO_TG_LACT_LEVEL_INT_MAP": {
              "offset": "0x48",
              "size": 32,
              "description": "TG_LACT_LEVEL_INT interrupt configuration register"
            },
            "PRO_TG1_T0_LEVEL_INT_MAP": {
              "offset": "0x4C",
              "size": 32,
              "description": "TG1_T0_LEVEL_INT interrupt configuration register"
            },
            "PRO_TG1_T1_LEVEL_INT_MAP": {
              "offset": "0x50",
              "size": 32,
              "description": "TG1_T1_LEVEL_INT interrupt configuration register"
            },
            "PRO_TG1_WDT_LEVEL_INT_MAP": {
              "offset": "0x54",
              "size": 32,
              "description": "TG1_WDT_LEVEL_INT interrupt configuration register"
            },
            "PRO_TG1_LACT_LEVEL_INT_MAP": {
              "offset": "0x58",
              "size": 32,
              "description": "TG1_LACT_LEVEL_INT interrupt configuration register"
            },
            "PRO_GPIO_INTERRUPT_PRO_MAP": {
              "offset": "0x5C",
              "size": 32,
              "description": "GPIO_INTERRUPT_PRO interrupt configuration register"
            },
            "PRO_GPIO_INTERRUPT_PRO_NMI_MAP": {
              "offset": "0x60",
              "size": 32,
              "description": "GPIO_INTERRUPT_PRO_NMI interrupt configuration register"
            },
            "PRO_GPIO_INTERRUPT_APP_MAP": {
              "offset": "0x64",
              "size": 32,
              "description": "GPIO_INTERRUPT_APP interrupt configuration register"
            },
            "PRO_GPIO_INTERRUPT_APP_NMI_MAP": {
              "offset": "0x68",
              "size": 32,
              "description": "GPIO_INTERRUPT_APP_NMI interrupt configuration register"
            },
            "PRO_DEDICATED_GPIO_IN_INTR_MAP": {
              "offset": "0x6C",
              "size": 32,
              "description": "DEDICATED_GPIO_IN_INTR interrupt configuration register"
            },
            "PRO_CPU_INTR_FROM_CPU_0_MAP": {
              "offset": "0x70",
              "size": 32,
              "description": "CPU_INTR_FROM_CPU_0 interrupt configuration register"
            },
            "PRO_CPU_INTR_FROM_CPU_1_MAP": {
              "offset": "0x74",
              "size": 32,
              "description": "CPU_INTR_FROM_CPU_1 interrupt configuration register"
            },
            "PRO_CPU_INTR_FROM_CPU_2_MAP": {
              "offset": "0x78",
              "size": 32,
              "description": "CPU_INTR_FROM_CPU_2 interrupt configuration register"
            },
            "PRO_CPU_INTR_FROM_CPU_3_MAP": {
              "offset": "0x7C",
              "size": 32,
              "description": "CPU_INTR_FROM_CPU_3 interrupt configuration register"
            },
            "PRO_SPI_INTR_1_MAP": {
              "offset": "0x80",
              "size": 32,
              "description": "SPI_INTR_1 interrupt configuration register"
            },
            "PRO_SPI_INTR_2_MAP": {
              "offset": "0x84",
              "size": 32,
              "description": "SPI_INTR_2 interrupt configuration register"
            },
            "PRO_SPI_INTR_3_MAP": {
              "offset": "0x88",
              "size": 32,
              "description": "SPI_INTR_3 interrupt configuration register"
            },
            "PRO_I2S0_INT_MAP": {
              "offset": "0x8C",
              "size": 32,
              "description": "I2S0_INT interrupt configuration register"
            },
            "PRO_I2S1_INT_MAP": {
              "offset": "0x90",
              "size": 32,
              "description": "I2S1_INT interrupt configuration register"
            },
            "PRO_UART_INTR_MAP": {
              "offset": "0x94",
              "size": 32,
              "description": "UART_INT interrupt configuration register"
            },
            "PRO_UART1_INTR_MAP": {
              "offset": "0x98",
              "size": 32,
              "description": "UART1_INT interrupt configuration register"
            },
            "PRO_UART2_INTR_MAP": {
              "offset": "0x9C",
              "size": 32,
              "description": "UART2_INT interrupt configuration register"
            },
            "PRO_SDIO_HOST_INTERRUPT_MAP": {
              "offset": "0xA0",
              "size": 32,
              "description": "SDIO_HOST_INTERRUPT configuration register"
            },
            "PRO_PWM0_INTR_MAP": {
              "offset": "0xA4",
              "size": 32,
              "description": "PWM0_INTR interrupt configuration register"
            },
            "PRO_PWM1_INTR_MAP": {
              "offset": "0xA8",
              "size": 32,
              "description": "PWM1_INTR interrupt configuration register"
            },
            "PRO_PWM2_INTR_MAP": {
              "offset": "0xAC",
              "size": 32,
              "description": "PWM2_INTR interrupt configuration register"
            },
            "PRO_PWM3_INTR_MAP": {
              "offset": "0xB0",
              "size": 32,
              "description": "PWM3_INTR interrupt configuration register"
            },
            "PRO_LEDC_INT_MAP": {
              "offset": "0xB4",
              "size": 32,
              "description": "LEDC_INTR interrupt configuration register"
            },
            "PRO_EFUSE_INT_MAP": {
              "offset": "0xB8",
              "size": 32,
              "description": "EFUSE_INT interrupt configuration register"
            },
            "PRO_CAN_INT_MAP": {
              "offset": "0xBC",
              "size": 32,
              "description": "CAN_INT interrupt configuration register"
            },
            "PRO_USB_INTR_MAP": {
              "offset": "0xC0",
              "size": 32,
              "description": "USB_INT interrupt configuration register"
            },
            "PRO_RTC_CORE_INTR_MAP": {
              "offset": "0xC4",
              "size": 32,
              "description": "RTC_CORE_INTR interrupt configuration register"
            },
            "PRO_RMT_INTR_MAP": {
              "offset": "0xC8",
              "size": 32,
              "description": "RMT_INTR interrupt configuration register"
            },
            "PRO_PCNT_INTR_MAP": {
              "offset": "0xCC",
              "size": 32,
              "description": "PCNT_INTR interrupt configuration register"
            },
            "PRO_I2C_EXT0_INTR_MAP": {
              "offset": "0xD0",
              "size": 32,
              "description": "I2C_EXT0_INTR interrupt configuration register"
            },
            "PRO_I2C_EXT1_INTR_MAP": {
              "offset": "0xD4",
              "size": 32,
              "description": "I2C_EXT1_INTR interrupt configuration register"
            },
            "PRO_RSA_INTR_MAP": {
              "offset": "0xD8",
              "size": 32,
              "description": "RSA_INTR interrupt configuration register"
            },
            "PRO_SHA_INTR_MAP": {
              "offset": "0xDC",
              "size": 32,
              "description": "SHA_INTR interrupt configuration register"
            },
            "PRO_AES_INTR_MAP": {
              "offset": "0xE0",
              "size": 32,
              "description": "AES_INTR interrupt configuration register"
            },
            "PRO_SPI2_DMA_INT_MAP": {
              "offset": "0xE4",
              "size": 32,
              "description": "SPI2_DMA_INT interrupt configuration register"
            },
            "PRO_SPI3_DMA_INT_MAP": {
              "offset": "0xE8",
              "size": 32,
              "description": "SPI3_DMA_INT interrupt configuration register"
            },
            "PRO_WDG_INT_MAP": {
              "offset": "0xEC",
              "size": 32,
              "description": "WDG_INT interrupt configuration register"
            },
            "PRO_TIMER_INT1_MAP": {
              "offset": "0xF0",
              "size": 32,
              "description": "TIMER_INT1 interrupt configuration register"
            },
            "PRO_TIMER_INT2_MAP": {
              "offset": "0xF4",
              "size": 32,
              "description": "TIMER_INT2 interrupt configuration register"
            },
            "PRO_TG_T0_EDGE_INT_MAP": {
              "offset": "0xF8",
              "size": 32,
              "description": "TG_T0_EDGE_INT interrupt configuration register"
            },
            "PRO_TG_T1_EDGE_INT_MAP": {
              "offset": "0xFC",
              "size": 32,
              "description": "TG_T1_EDGE_INT interrupt configuration register"
            },
            "PRO_TG_WDT_EDGE_INT_MAP": {
              "offset": "0x100",
              "size": 32,
              "description": "TG_WDT_EDGE_INT interrupt configuration register"
            },
            "PRO_TG_LACT_EDGE_INT_MAP": {
              "offset": "0x104",
              "size": 32,
              "description": "TG_LACT_EDGE_INT interrupt configuration register"
            },
            "PRO_TG1_T0_EDGE_INT_MAP": {
              "offset": "0x108",
              "size": 32,
              "description": "TG1_T0_EDGE_INT interrupt configuration register"
            },
            "PRO_TG1_T1_EDGE_INT_MAP": {
              "offset": "0x10C",
              "size": 32,
              "description": "TG1_T1_EDGE_INT interrupt configuration register"
            },
            "PRO_TG1_WDT_EDGE_INT_MAP": {
              "offset": "0x110",
              "size": 32,
              "description": "TG1_WDT_EDGE_INT interrupt configuration register"
            },
            "PRO_TG1_LACT_EDGE_INT_MAP": {
              "offset": "0x114",
              "size": 32,
              "description": "TG1_LACT_EDGE_INT interrupt configuration register"
            },
            "PRO_CACHE_IA_INT_MAP": {
              "offset": "0x118",
              "size": 32,
              "description": "CACHE_IA_INT interrupt configuration register"
            },
            "PRO_SYSTIMER_TARGET0_INT_MAP": {
              "offset": "0x11C",
              "size": 32,
              "description": "SYSTIMER_TARGET0_INT interrupt configuration register"
            },
            "PRO_SYSTIMER_TARGET1_INT_MAP": {
              "offset": "0x120",
              "size": 32,
              "description": "SYSTIMER_TARGET1_INT interrupt configuration register"
            },
            "PRO_SYSTIMER_TARGET2_INT_MAP": {
              "offset": "0x124",
              "size": 32,
              "description": "SYSTIMER_TARGET2_INT interrupt configuration register"
            },
            "PRO_ASSIST_DEBUG_INTR_MAP": {
              "offset": "0x128",
              "size": 32,
              "description": "ASSIST_DEBUG_INTR interrupt configuration register"
            },
            "PRO_PMS_PRO_IRAM0_ILG_INTR_MAP": {
              "offset": "0x12C",
              "size": 32,
              "description": "PMS_PRO_IRAM0_ILG interrupt configuration register"
            },
            "PRO_PMS_PRO_DRAM0_ILG_INTR_MAP": {
              "offset": "0x130",
              "size": 32,
              "description": "PMS_PRO_DRAM0_ILG interrupt configuration register"
            },
            "PRO_PMS_PRO_DPORT_ILG_INTR_MAP": {
              "offset": "0x134",
              "size": 32,
              "description": "PMS_PRO_DPORT_ILG interrupt configuration register"
            },
            "PRO_PMS_PRO_AHB_ILG_INTR_MAP": {
              "offset": "0x138",
              "size": 32,
              "description": "PMS_PRO_AHB_ILG interrupt configuration register"
            },
            "PRO_PMS_PRO_CACHE_ILG_INTR_MAP": {
              "offset": "0x13C",
              "size": 32,
              "description": "PMS_PRO_CACHE_ILG interrupt configuration register"
            },
            "PRO_PMS_DMA_APB_I_ILG_INTR_MAP": {
              "offset": "0x140",
              "size": 32,
              "description": "PMS_DMA_APB_I_ILG  interrupt configuration register"
            },
            "PRO_PMS_DMA_RX_I_ILG_INTR_MAP": {
              "offset": "0x144",
              "size": 32,
              "description": "PMS_DMA_RX_I_ILG interrupt configuration register"
            },
            "PRO_PMS_DMA_TX_I_ILG_INTR_MAP": {
              "offset": "0x148",
              "size": 32,
              "description": "PMS_DMA_TX_I_ILG interrupt configuration register"
            },
            "PRO_SPI_MEM_REJECT_INTR_MAP": {
              "offset": "0x14C",
              "size": 32,
              "description": "SPI_MEM_REJECT_INTR interrupt configuration register"
            },
            "PRO_DMA_COPY_INTR_MAP": {
              "offset": "0x150",
              "size": 32,
              "description": "DMA_COPY_INTR interrupt configuration register"
            },
            "PRO_SPI4_DMA_INT_MAP": {
              "offset": "0x154",
              "size": 32,
              "description": "SPI4_DMA_INT interrupt configuration register"
            },
            "PRO_SPI_INTR_4_MAP": {
              "offset": "0x158",
              "size": 32,
              "description": "SPI_INTR_4 interrupt configuration register"
            },
            "PRO_DCACHE_PRELOAD_INT_MAP": {
              "offset": "0x15C",
              "size": 32,
              "description": "DCACHE_PRELOAD_INT interrupt configuration register"
            },
            "PRO_ICACHE_PRELOAD_INT_MAP": {
              "offset": "0x160",
              "size": 32,
              "description": "ICACHE_PRELOAD_INT interrupt configuration register"
            },
            "PRO_APB_ADC_INT_MAP": {
              "offset": "0x164",
              "size": 32,
              "description": "APB_ADC_INT interrupt configuration register"
            },
            "PRO_CRYPTO_DMA_INT_MAP": {
              "offset": "0x168",
              "size": 32,
              "description": "CRYPTO_DMA_INT interrupt configuration register"
            },
            "PRO_CPU_PERI_ERROR_INT_MAP": {
              "offset": "0x16C",
              "size": 32,
              "description": "CPU_PERI_ERROR_INT interrupt configuration register"
            },
            "PRO_APB_PERI_ERROR_INT_MAP": {
              "offset": "0x170",
              "size": 32,
              "description": "APB_PERI_ERROR_INT interrupt configuration register"
            },
            "PRO_DCACHE_SYNC_INT_MAP": {
              "offset": "0x174",
              "size": 32,
              "description": "DCACHE_SYNC_INT interrupt configuration register"
            },
            "PRO_ICACHE_SYNC_INT_MAP": {
              "offset": "0x178",
              "size": 32,
              "description": "ICACHE_SYNC_INT interrupt configuration register"
            },
            "PRO_INTR_STATUS_0": {
              "offset": "0x17C",
              "size": 32,
              "description": "Interrupt status register 0"
            },
            "PRO_INTR_STATUS_1": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt status register 1"
            },
            "PRO_INTR_STATUS_2": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt status register 2"
            },
            "CLOCK_GATE": {
              "offset": "0x188",
              "size": 32,
              "description": "NMI interrupt signals mask register"
            },
            "REG_DATE": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "PRO_MAC_INTR_MAP": {
              "PRO_MAC_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map MAC_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_MAC_NMI_MAP": {
              "PRO_MAC_NMI_MAP": {
                "bit": 0,
                "description": "This register is used to map MAC_NMI interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PWR_INTR_MAP": {
              "PRO_PWR_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PWR_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_BB_INT_MAP": {
              "PRO_BB_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map BB_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_BT_MAC_INT_MAP": {
              "PRO_BT_MAC_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map BT_MAC_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_BT_BB_INT_MAP": {
              "PRO_BT_BB_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map BT_BB_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_BT_BB_NMI_MAP": {
              "PRO_BT_BB_NMI_MAP": {
                "bit": 0,
                "description": "This register is used to map BT_BB_NMI interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_RWBT_IRQ_MAP": {
              "PRO_RWBT_IRQ_MAP": {
                "bit": 0,
                "description": "This register is used to map RWBT_IRQ interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_RWBLE_IRQ_MAP": {
              "PRO_RWBLE_IRQ_MAP": {
                "bit": 0,
                "description": "This register is used to map RWBLE_IRQ interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_RWBT_NMI_MAP": {
              "PRO_RWBT_NMI_MAP": {
                "bit": 0,
                "description": "This register is used to map RWBT_NMI interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_RWBLE_NMI_MAP": {
              "PRO_RWBLE_NMI_MAP": {
                "bit": 0,
                "description": "This register is used to map RWBLE_NMI interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SLC0_INTR_MAP": {
              "PRO_SLC0_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map SLC0_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SLC1_INTR_MAP": {
              "PRO_SLC1_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map SLC1_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_UHCI0_INTR_MAP": {
              "PRO_UHCI0_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map UHCI0_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_UHCI1_INTR_MAP": {
              "PRO_UHCI1_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map UHCI1_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG_T0_LEVEL_INT_MAP": {
              "PRO_TG_T0_LEVEL_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG_T0_LEVEL_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG_T1_LEVEL_INT_MAP": {
              "PRO_TG_T1_LEVEL_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG_T1_LEVEL_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG_WDT_LEVEL_INT_MAP": {
              "PRO_TG_WDT_LEVEL_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG_WDT_LEVEL_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG_LACT_LEVEL_INT_MAP": {
              "PRO_TG_LACT_LEVEL_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG_LACT_LEVEL_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG1_T0_LEVEL_INT_MAP": {
              "PRO_TG1_T0_LEVEL_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG1_T0_LEVEL_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG1_T1_LEVEL_INT_MAP": {
              "PRO_TG1_T1_LEVEL_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG1_T1_LEVEL_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG1_WDT_LEVEL_INT_MAP": {
              "PRO_TG1_WDT_LEVEL_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG1_WDT_LEVEL_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG1_LACT_LEVEL_INT_MAP": {
              "PRO_TG1_LACT_LEVEL_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG1_LACT_LEVEL_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_GPIO_INTERRUPT_PRO_MAP": {
              "PRO_GPIO_INTERRUPT_PRO_MAP": {
                "bit": 0,
                "description": "This register is used to map GPIO_INTERRUPT_PRO interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_GPIO_INTERRUPT_PRO_NMI_MAP": {
              "PRO_GPIO_INTERRUPT_PRO_NMI_MAP": {
                "bit": 0,
                "description": "This register is used to map GPIO_INTERRUPT_PRO_NMI interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_GPIO_INTERRUPT_APP_MAP": {
              "PRO_GPIO_INTERRUPT_APP_MAP": {
                "bit": 0,
                "description": "This register is used to map GPIO_INTERRUPT_APP interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_GPIO_INTERRUPT_APP_NMI_MAP": {
              "PRO_GPIO_INTERRUPT_APP_NMI_MAP": {
                "bit": 0,
                "description": "This register is used to map GPIO_INTERRUPT_APP_NMI interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_DEDICATED_GPIO_IN_INTR_MAP": {
              "PRO_DEDICATED_GPIO_IN_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map DEDICATED_GPIO_IN_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_CPU_INTR_FROM_CPU_0_MAP": {
              "PRO_CPU_INTR_FROM_CPU_0_MAP": {
                "bit": 0,
                "description": "This register is used to map CPU_INTR_FROM_CPU_0 interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_CPU_INTR_FROM_CPU_1_MAP": {
              "PRO_CPU_INTR_FROM_CPU_1_MAP": {
                "bit": 0,
                "description": "This register is used to map CPU_INTR_FROM_CPU_1 interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_CPU_INTR_FROM_CPU_2_MAP": {
              "PRO_CPU_INTR_FROM_CPU_2_MAP": {
                "bit": 0,
                "description": "This register is used to map CPU_INTR_FROM_CPU_2 interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_CPU_INTR_FROM_CPU_3_MAP": {
              "PRO_CPU_INTR_FROM_CPU_3_MAP": {
                "bit": 0,
                "description": "This register is used to map CPU_INTR_FROM_CPU_3 interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SPI_INTR_1_MAP": {
              "PRO_SPI_INTR_1_MAP": {
                "bit": 0,
                "description": "This register is used to map SPI_INTR_1 interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SPI_INTR_2_MAP": {
              "PRO_SPI_INTR_2_MAP": {
                "bit": 0,
                "description": "This register is used to map SPI_INTR_2 interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SPI_INTR_3_MAP": {
              "PRO_SPI_INTR_3_MAP": {
                "bit": 0,
                "description": "This register is used to map SPI_INTR_3 interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_I2S0_INT_MAP": {
              "PRO_I2S0_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map I2S0_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_I2S1_INT_MAP": {
              "PRO_I2S1_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map I2S1_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_UART_INTR_MAP": {
              "PRO_UART_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map UART_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_UART1_INTR_MAP": {
              "PRO_UART1_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map UART1_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_UART2_INTR_MAP": {
              "PRO_UART2_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map UART2_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SDIO_HOST_INTERRUPT_MAP": {
              "PRO_SDIO_HOST_INTERRUPT_MAP": {
                "bit": 0,
                "description": "This register is used to map SDIO_HOST_INTERRUPT signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PWM0_INTR_MAP": {
              "PRO_PWM0_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PWM0_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PWM1_INTR_MAP": {
              "PRO_PWM1_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PWM1_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PWM2_INTR_MAP": {
              "PRO_PWM2_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PWM2_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PWM3_INTR_MAP": {
              "PRO_PWM3_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PWM3_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_LEDC_INT_MAP": {
              "PRO_LEDC_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map LEDC_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_EFUSE_INT_MAP": {
              "PRO_EFUSE_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map EFUSE_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_CAN_INT_MAP": {
              "PRO_CAN_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map CAN_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_USB_INTR_MAP": {
              "PRO_USB_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map USB_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_RTC_CORE_INTR_MAP": {
              "PRO_RTC_CORE_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map RTC_CORE_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_RMT_INTR_MAP": {
              "PRO_RMT_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map RMT_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PCNT_INTR_MAP": {
              "PRO_PCNT_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PCNT_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_I2C_EXT0_INTR_MAP": {
              "PRO_I2C_EXT0_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map I2C_EXT0_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_I2C_EXT1_INTR_MAP": {
              "PRO_I2C_EXT1_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map I2C_EXT1_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_RSA_INTR_MAP": {
              "PRO_RSA_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map RSA_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SHA_INTR_MAP": {
              "PRO_SHA_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map SHA_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_AES_INTR_MAP": {
              "PRO_AES_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map AES_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SPI2_DMA_INT_MAP": {
              "PRO_SPI2_DMA_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map AES_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SPI3_DMA_INT_MAP": {
              "PRO_SPI3_DMA_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map SPI3_DMA_INT dma interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_WDG_INT_MAP": {
              "PRO_WDG_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map WDG_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TIMER_INT1_MAP": {
              "PRO_TIMER_INT1_MAP": {
                "bit": 0,
                "description": "This register is used to map TIMER_INT1 interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TIMER_INT2_MAP": {
              "PRO_TIMER_INT2_MAP": {
                "bit": 0,
                "description": "This register is used to map TIMER_INT2 interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG_T0_EDGE_INT_MAP": {
              "PRO_TG_T0_EDGE_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG_T0_EDGE_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG_T1_EDGE_INT_MAP": {
              "PRO_TG_T1_EDGE_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG_T1_EDGE_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG_WDT_EDGE_INT_MAP": {
              "PRO_TG_WDT_EDGE_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG_WDT_EDGE_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG_LACT_EDGE_INT_MAP": {
              "PRO_TG_LACT_EDGE_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG_LACT_EDGE_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG1_T0_EDGE_INT_MAP": {
              "PRO_TG1_T0_EDGE_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG1_T0_EDGE_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG1_T1_EDGE_INT_MAP": {
              "PRO_TG1_T1_EDGE_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG1_T1_EDGE_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG1_WDT_EDGE_INT_MAP": {
              "PRO_TG1_WDT_EDGE_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG1_WDT_EDGE_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_TG1_LACT_EDGE_INT_MAP": {
              "PRO_TG1_LACT_EDGE_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map TG1_LACT_EDGE_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_CACHE_IA_INT_MAP": {
              "PRO_CACHE_IA_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map CACHE_IA_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SYSTIMER_TARGET0_INT_MAP": {
              "PRO_SYSTIMER_TARGET0_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map SYSTIMER_TARGET0_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SYSTIMER_TARGET1_INT_MAP": {
              "PRO_SYSTIMER_TARGET1_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map SYSTIMER_TARGET1_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SYSTIMER_TARGET2_INT_MAP": {
              "PRO_SYSTIMER_TARGET2_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map SYSTIMER_TARGET2_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_ASSIST_DEBUG_INTR_MAP": {
              "PRO_ASSIST_DEBUG_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map ASSIST_DEBUG_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PMS_PRO_IRAM0_ILG_INTR_MAP": {
              "PRO_PMS_PRO_IRAM0_ILG_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PMS_PRO_IRAM0_ILG interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PMS_PRO_DRAM0_ILG_INTR_MAP": {
              "PRO_PMS_PRO_DRAM0_ILG_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PMS_PRO_DRAM0_ILG interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PMS_PRO_DPORT_ILG_INTR_MAP": {
              "PRO_PMS_PRO_DPORT_ILG_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PMS_PRO_DPORT_ILG interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PMS_PRO_AHB_ILG_INTR_MAP": {
              "PRO_PMS_PRO_AHB_ILG_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PMS_PRO_AHB_ILG interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PMS_PRO_CACHE_ILG_INTR_MAP": {
              "PRO_PMS_PRO_CACHE_ILG_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PMS_PRO_CACHE_ILG interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PMS_DMA_APB_I_ILG_INTR_MAP": {
              "PRO_PMS_DMA_APB_I_ILG_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PMS_DMA_APB_I_ILG interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PMS_DMA_RX_I_ILG_INTR_MAP": {
              "PRO_PMS_DMA_RX_I_ILG_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PMS_DMA_RX_I_ILG interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_PMS_DMA_TX_I_ILG_INTR_MAP": {
              "PRO_PMS_DMA_TX_I_ILG_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map PMS_DMA_TX_I_ILG interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SPI_MEM_REJECT_INTR_MAP": {
              "PRO_SPI_MEM_REJECT_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map SPI_MEM_REJECT_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_DMA_COPY_INTR_MAP": {
              "PRO_DMA_COPY_INTR_MAP": {
                "bit": 0,
                "description": "This register is used to map DMA_COPY_INTR interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SPI4_DMA_INT_MAP": {
              "PRO_SPI4_DMA_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map SPI4_DMA_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_SPI_INTR_4_MAP": {
              "PRO_SPI_INTR_4_MAP": {
                "bit": 0,
                "description": "This register is used to map SPI_INTR_4 interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_DCACHE_PRELOAD_INT_MAP": {
              "PRO_DCACHE_PRELOAD_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map DCACHE_PRELOAD_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_ICACHE_PRELOAD_INT_MAP": {
              "PRO_ICACHE_PRELOAD_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map ICACHE_PRELOAD_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_APB_ADC_INT_MAP": {
              "PRO_APB_ADC_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map APB_ADC_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_CRYPTO_DMA_INT_MAP": {
              "PRO_CRYPTO_DMA_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map CRYPTO_DMA_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_CPU_PERI_ERROR_INT_MAP": {
              "PRO_CPU_PERI_ERROR_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map CPU_PERI_ERROR_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_APB_PERI_ERROR_INT_MAP": {
              "PRO_APB_PERI_ERROR_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map APB_PERI_ERROR_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_DCACHE_SYNC_INT_MAP": {
              "PRO_DCACHE_SYNC_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map DCACHE_SYNC_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_ICACHE_SYNC_INT_MAP": {
              "PRO_ICACHE_SYNC_INT_MAP": {
                "bit": 0,
                "description": "This register is used to map ICACHE_SYNC_INT interrupt signal to one of the CPU interrupts.",
                "width": 5
              }
            },
            "PRO_INTR_STATUS_0": {
              "PRO_INTR_STATUS_0": {
                "bit": 0,
                "description": "This register stores the status of the first 32 input interrupt sources.",
                "width": 32
              }
            },
            "PRO_INTR_STATUS_1": {
              "PRO_INTR_STATUS_1": {
                "bit": 0,
                "description": "This register stores the status of the second 32 input interrupt sources.",
                "width": 32
              }
            },
            "PRO_INTR_STATUS_2": {
              "PRO_INTR_STATUS_2": {
                "bit": 0,
                "description": "This register stores the status of the last 31 input interrupt sources.",
                "width": 32
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "This bit is used to enable or disable the clock of interrupt matrix. 1: enable the clock. 0: disable the clock."
              },
              "PRO_NMI_MASK_HW": {
                "bit": 1,
                "description": "This bit is used to disable all NMI interrupt signals to CPU."
              }
            },
            "REG_DATE": {
              "INTERRUPT_REG_DATE": {
                "bit": 0,
                "description": "This is the version register.",
                "width": 28
              }
            }
          }
        },
        "IO": {
          "instances": [
            {
              "name": "IO_MUX",
              "base": "0x3F409000"
            }
          ],
          "registers": {
            "PIN_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock output configuration register"
            },
            "GPIO0": {
              "offset": "0x04",
              "size": 32,
              "description": "Configuration register for pin GPIO0"
            },
            "GPIO1": {
              "offset": "0x08",
              "size": 32,
              "description": "Configuration register for pin GPIO1"
            },
            "GPIO2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Configuration register for pin GPIO2"
            },
            "GPIO3": {
              "offset": "0x10",
              "size": 32,
              "description": "Configuration register for pin GPIO3"
            },
            "GPIO4": {
              "offset": "0x14",
              "size": 32,
              "description": "Configuration register for pin GPIO4"
            },
            "GPIO5": {
              "offset": "0x18",
              "size": 32,
              "description": "Configuration register for pin GPIO5"
            },
            "GPIO6": {
              "offset": "0x1C",
              "size": 32,
              "description": "Configuration register for pin GPIO6"
            },
            "GPIO7": {
              "offset": "0x20",
              "size": 32,
              "description": "Configuration register for pin GPIO7"
            },
            "GPIO8": {
              "offset": "0x24",
              "size": 32,
              "description": "Configuration register for pin GPIO8"
            },
            "GPIO9": {
              "offset": "0x28",
              "size": 32,
              "description": "Configuration register for pin GPIO9"
            },
            "GPIO10": {
              "offset": "0x2C",
              "size": 32,
              "description": "Configuration register for pin GPIO10"
            },
            "GPIO11": {
              "offset": "0x30",
              "size": 32,
              "description": "Configuration register for pin GPIO11"
            },
            "GPIO12": {
              "offset": "0x34",
              "size": 32,
              "description": "Configuration register for pin GPIO12"
            },
            "GPIO13": {
              "offset": "0x38",
              "size": 32,
              "description": "Configuration register for pin GPIO13"
            },
            "GPIO14": {
              "offset": "0x3C",
              "size": 32,
              "description": "Configuration register for pin GPIO14"
            },
            "GPIO19": {
              "offset": "0x50",
              "size": 32,
              "description": "Configuration register for pin GPIO19"
            },
            "GPIO20": {
              "offset": "0x54",
              "size": 32,
              "description": "Configuration register for pin GPIO20"
            },
            "GPIO21": {
              "offset": "0x58",
              "size": 32,
              "description": "Configuration register for pin GPIO21"
            },
            "GPIO33": {
              "offset": "0x88",
              "size": 32,
              "description": "Configuration register for pin GPIO33"
            },
            "GPIO34": {
              "offset": "0x8C",
              "size": 32,
              "description": "Configuration register for pin GPIO34"
            },
            "GPIO35": {
              "offset": "0x90",
              "size": 32,
              "description": "Configuration register for pin GPIO35"
            },
            "GPIO36": {
              "offset": "0x94",
              "size": 32,
              "description": "Configuration register for pin GPIO36"
            },
            "GPIO37": {
              "offset": "0x98",
              "size": 32,
              "description": "Configuration register for pin GPIO37"
            },
            "GPIO38": {
              "offset": "0x9C",
              "size": 32,
              "description": "Configuration register for pin GPIO38"
            },
            "GPIO45": {
              "offset": "0xB8",
              "size": 32,
              "description": "Configuration register for pin GPIO45"
            },
            "GPIO46": {
              "offset": "0xBC",
              "size": 32,
              "description": "Configuration register for pin GPIO46"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "Version control register"
            },
            "GPIO15": {
              "offset": "0x40",
              "size": 32,
              "description": "Configuration register for pin GPIO15"
            },
            "GPIO16": {
              "offset": "0x44",
              "size": 32,
              "description": "Configuration register for pin GPIO16"
            },
            "GPIO17": {
              "offset": "0x48",
              "size": 32,
              "description": "Configuration register for pin GPIO17"
            },
            "GPIO18": {
              "offset": "0x4C",
              "size": 32,
              "description": "Configuration register for pin GPIO18"
            },
            "GPIO26": {
              "offset": "0x6C",
              "size": 32,
              "description": "Configuration register for pin GPIO26"
            },
            "GPIO27": {
              "offset": "0x70",
              "size": 32,
              "description": "Configuration register for pin GPIO27"
            },
            "GPIO28": {
              "offset": "0x74",
              "size": 32,
              "description": "Configuration register for pin GPIO28"
            },
            "GPIO29": {
              "offset": "0x78",
              "size": 32,
              "description": "Configuration register for pin GPIO29"
            },
            "GPIO30": {
              "offset": "0x7C",
              "size": 32,
              "description": "Configuration register for pin GPIO30"
            },
            "GPIO31": {
              "offset": "0x80",
              "size": 32,
              "description": "Configuration register for pin GPIO31"
            },
            "GPIO32": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration register for pin GPIO32"
            },
            "GPIO39": {
              "offset": "0xA0",
              "size": 32,
              "description": "Configuration register for pin GPIO39"
            },
            "GPIO40": {
              "offset": "0xA4",
              "size": 32,
              "description": "Configuration register for pin GPIO40"
            },
            "GPIO41": {
              "offset": "0xA8",
              "size": 32,
              "description": "Configuration register for pin GPIO41"
            },
            "GPIO42": {
              "offset": "0xAC",
              "size": 32,
              "description": "Configuration register for pin GPIO42"
            },
            "GPIO43": {
              "offset": "0xB0",
              "size": 32,
              "description": "Configuration register for pin GPIO43"
            },
            "GPIO44": {
              "offset": "0xB4",
              "size": 32,
              "description": "Configuration register for pin GPIO44"
            }
          },
          "bits": {
            "PIN_CTRL": {
              "PIN_CLK_OUT1": {
                "bit": 0,
                "description": "Configure I2S0 clock output. 0: output I2S0 clock to CLK_OUT1. 15: disabled.",
                "width": 4
              },
              "PIN_CLK_OUT2": {
                "bit": 4,
                "description": "Configure I2S0 clock output. 0: output I2S0 clock to CLK_OUT2. 15: disabled.",
                "width": 4
              },
              "PIN_CLK_OUT3": {
                "bit": 8,
                "description": "Configure I2S0 clock output. 0: output I2S0 clock to CLK_OUT3. 15: disabled.",
                "width": 4
              },
              "SWITCH_PRT_NUM": {
                "bit": 12,
                "description": "IO pin power switch delay, delay unit is one APB clock.",
                "width": 3
              },
              "PAD_POWER_CTRL": {
                "bit": 15,
                "description": "Select power voltage for GPIO33 ~ GPIO37. 1: select VDD_SPI 1.8 V. 0: select VDD3P3_CPU 3.3 V."
              }
            },
            "GPIO0": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO1": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO2": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO3": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO4": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO5": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO6": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO7": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO8": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO9": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO10": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO11": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO12": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO13": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO14": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO19": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO20": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO21": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO33": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO34": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO35": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO36": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO37": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO38": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO45": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO46": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "DATE": {
              "VERSION": {
                "bit": 0,
                "description": "Version control register",
                "width": 28
              }
            },
            "GPIO15": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO16": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO17": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO18": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO26": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO27": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO28": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO29": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO30": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO31": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO32": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO39": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO40": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO41": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO42": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO43": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            },
            "GPIO44": {
              "MCU_OE": {
                "bit": 0,
                "description": "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode."
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc.",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              }
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "LEDC",
              "base": "0x3F419000",
              "irq": 45
            }
          ],
          "registers": {
            "CH%s_CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration register 0 for channel %s"
            },
            "CH%s_HPOINT": {
              "offset": "0x04",
              "size": 32,
              "description": "High point register for channel %s"
            },
            "CH%s_DUTY": {
              "offset": "0x08",
              "size": 32,
              "description": "Initial duty cycle for channel %s"
            },
            "CH%s_CONF1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Configuration register 1 for channel %s"
            },
            "CH%s_DUTY_R": {
              "offset": "0x10",
              "size": 32,
              "description": "Current duty cycle for channel %s"
            },
            "TIMER%s_CONF": {
              "offset": "0xA0",
              "size": 32,
              "description": "Timer %s configuration"
            },
            "TIMER%s_VALUE": {
              "offset": "0xA4",
              "size": 32,
              "description": "Timer %s current counter value"
            },
            "INT_RAW": {
              "offset": "0xC0",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0xC4",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0xC8",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0xCC",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "CONF": {
              "offset": "0xD0",
              "size": 32,
              "description": "Global ledc configuration register"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "CH%s_CONF0": {
              "TIMER_SEL": {
                "bit": 0,
                "description": "This field is used to select one of timers for channel %s.\n\n0: select timer 0.\n\n1: select timer 1.\n\n2: select timer 2.\n\n3: select timer 3.",
                "width": 2
              },
              "SIG_OUT_EN": {
                "bit": 2,
                "description": "Set this bit to enable signal output on channel %s."
              },
              "IDLE_LV": {
                "bit": 3,
                "description": "This bit is used to control the output value when channel %s is inactive."
              },
              "PARA_UP": {
                "bit": 4,
                "description": "This bit is used to update register LEDC_CH%s_HPOINT and LEDC_CH%s_DUTY for channel %s."
              },
              "OVF_NUM": {
                "bit": 5,
                "description": "This register is used to configure the maximum times of overflow minus 1. The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.",
                "width": 10
              },
              "OVF_CNT_EN": {
                "bit": 15,
                "description": "This bit is used to enable the ovf_cnt of channel %s."
              },
              "OVF_CNT_RESET": {
                "bit": 16,
                "description": "Set this bit to reset the ovf_cnt of channel %s."
              },
              "OVF_CNT_RESET_ST": {
                "bit": 17,
                "description": "This is the status bit of LEDC_OVF_CNT_RESET_CH%s."
              }
            },
            "CH%s_HPOINT": {
              "HPOINT": {
                "bit": 0,
                "description": "The output value changes to high when the selected timers has reached the value specified by this register.",
                "width": 14
              }
            },
            "CH%s_DUTY": {
              "DUTY": {
                "bit": 0,
                "description": "This register is used to change the output duty by controlling the Lpoint. The output value turns to low when the selected timers has reached the Lpoint.",
                "width": 19
              }
            },
            "CH%s_CONF1": {
              "DUTY_SCALE": {
                "bit": 0,
                "description": "This register is used to configure the changing step scale of duty on channel %s.",
                "width": 10
              },
              "DUTY_CYCLE": {
                "bit": 10,
                "description": "The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.",
                "width": 10
              },
              "DUTY_NUM": {
                "bit": 20,
                "description": "This register is used to control the number of times the duty cycle will be changed.",
                "width": 10
              },
              "DUTY_INC": {
                "bit": 30,
                "description": "This register is used to increase or decrease the duty of output signal on channel %s. 1: Increase. 0: Decrease."
              },
              "DUTY_START": {
                "bit": 31,
                "description": "Other configured fields in LEDC_CH%s_CONF1_REG will start to take effect when this bit is set to 1."
              }
            },
            "CH%s_DUTY_R": {
              "DUTY_R": {
                "bit": 0,
                "description": "This register stores the current duty of output signal on channel %s.",
                "width": 19
              }
            },
            "TIMER%s_CONF": {
              "DUTY_RES": {
                "bit": 0,
                "description": "This register is used to control the range of the counter in timer %s.",
                "width": 4
              },
              "CLK_DIV": {
                "bit": 4,
                "description": "This register is used to configure the divisor for the divider in timer %s. The least significant eight bits represent the fractional part.",
                "width": 18
              },
              "PAUSE": {
                "bit": 22,
                "description": "This bit is used to suspend the counter in timer %s."
              },
              "RST": {
                "bit": 23,
                "description": "This bit is used to reset timer %s. The counter will show 0 after reset."
              },
              "TICK_SEL": {
                "bit": 24,
                "description": "This bit is used to select clock for timer %s. When this bit is set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may be not accurate. 0: LEDC_PWM_CLK. 1: REF_TICK."
              },
              "PARA_UP": {
                "bit": 25,
                "description": "Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES."
              }
            },
            "TIMER%s_VALUE": {
              "CNT": {
                "bit": 0,
                "description": "This register stores the current counter value of timer %s.",
                "width": 14
              }
            },
            "INT_RAW": {
              "TIMER0_OVF_INT_RAW": {
                "bit": 0,
                "description": "Triggered when the timer0 has reached its maximum counter value."
              },
              "TIMER1_OVF_INT_RAW": {
                "bit": 1,
                "description": "Triggered when the timer1 has reached its maximum counter value."
              },
              "TIMER2_OVF_INT_RAW": {
                "bit": 2,
                "description": "Triggered when the timer2 has reached its maximum counter value."
              },
              "TIMER3_OVF_INT_RAW": {
                "bit": 3,
                "description": "Triggered when the timer3 has reached its maximum counter value."
              },
              "DUTY_CHNG_END_CH0_INT_RAW": {
                "bit": 4,
                "description": "Interrupt raw bit for channel 0. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH1_INT_RAW": {
                "bit": 5,
                "description": "Interrupt raw bit for channel 1. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH2_INT_RAW": {
                "bit": 6,
                "description": "Interrupt raw bit for channel 2. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH3_INT_RAW": {
                "bit": 7,
                "description": "Interrupt raw bit for channel 3. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH4_INT_RAW": {
                "bit": 8,
                "description": "Interrupt raw bit for channel 4. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH5_INT_RAW": {
                "bit": 9,
                "description": "Interrupt raw bit for channel 5. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH6_INT_RAW": {
                "bit": 10,
                "description": "Interrupt raw bit for channel 6. Triggered when the gradual change of duty has finished."
              },
              "DUTY_CHNG_END_CH7_INT_RAW": {
                "bit": 11,
                "description": "Interrupt raw bit for channel 7. Triggered when the gradual change of duty has finished."
              },
              "OVF_CNT_CH0_INT_RAW": {
                "bit": 12,
                "description": "Interrupt raw bit for channel 0. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH0."
              },
              "OVF_CNT_CH1_INT_RAW": {
                "bit": 13,
                "description": "Interrupt raw bit for channel 1. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH1."
              },
              "OVF_CNT_CH2_INT_RAW": {
                "bit": 14,
                "description": "Interrupt raw bit for channel 2. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH2."
              },
              "OVF_CNT_CH3_INT_RAW": {
                "bit": 15,
                "description": "Interrupt raw bit for channel 3. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH3."
              },
              "OVF_CNT_CH4_INT_RAW": {
                "bit": 16,
                "description": "Interrupt raw bit for channel 4. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH4."
              },
              "OVF_CNT_CH5_INT_RAW": {
                "bit": 17,
                "description": "Interrupt raw bit for channel 5. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH5."
              },
              "OVF_CNT_CH6_INT_RAW": {
                "bit": 18,
                "description": "Interrupt raw bit for channel 6. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH6."
              },
              "OVF_CNT_CH7_INT_RAW": {
                "bit": 19,
                "description": "Interrupt raw bit for channel 7. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH7."
              }
            },
            "INT_ST": {
              "TIMER0_OVF_INT_ST": {
                "bit": 0,
                "description": "This is the masked interrupt status bit for the LEDC_TIMER0_OVF_INT interrupt when LEDC_TIMER0_OVF_INT_ENA is set to 1."
              },
              "TIMER1_OVF_INT_ST": {
                "bit": 1,
                "description": "This is the masked interrupt status bit for the LEDC_TIMER1_OVF_INT interrupt when LEDC_TIMER1_OVF_INT_ENA is set to 1."
              },
              "TIMER2_OVF_INT_ST": {
                "bit": 2,
                "description": "This is the masked interrupt status bit for the LEDC_TIMER2_OVF_INT interrupt when LEDC_TIMER2_OVF_INT_ENA is set to 1."
              },
              "TIMER3_OVF_INT_ST": {
                "bit": 3,
                "description": "This is the masked interrupt status bit for the LEDC_TIMER3_OVF_INT interrupt when LEDC_TIMER3_OVF_INT_ENA is set to 1."
              },
              "DUTY_CHNG_END_CH0_INT_ST": {
                "bit": 4,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt when LEDC_DUTY_CHNG_END_CH0_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH1_INT_ST": {
                "bit": 5,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt when LEDC_DUTY_CHNG_END_CH1_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH2_INT_ST": {
                "bit": 6,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt when LEDC_DUTY_CHNG_END_CH2_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH3_INT_ST": {
                "bit": 7,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt when LEDC_DUTY_CHNG_END_CH3_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH4_INT_ST": {
                "bit": 8,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt when LEDC_DUTY_CHNG_END_CH4_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH5_INT_ST": {
                "bit": 9,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt when LEDC_DUTY_CHNG_END_CH5_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH6_INT_ST": {
                "bit": 10,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH6_INT interrupt when LEDC_DUTY_CHNG_END_CH6_INT_ENAIS set to 1."
              },
              "DUTY_CHNG_END_CH7_INT_ST": {
                "bit": 11,
                "description": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH7_INT interrupt when LEDC_DUTY_CHNG_END_CH7_INT_ENAIS set to 1."
              },
              "OVF_CNT_CH0_INT_ST": {
                "bit": 12,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH0_INT interrupt when LEDC_OVF_CNT_CH0_INT_ENA is set to 1."
              },
              "OVF_CNT_CH1_INT_ST": {
                "bit": 13,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH1_INT interrupt when LEDC_OVF_CNT_CH1_INT_ENA is set to 1."
              },
              "OVF_CNT_CH2_INT_ST": {
                "bit": 14,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH2_INT interrupt when LEDC_OVF_CNT_CH2_INT_ENA is set to 1."
              },
              "OVF_CNT_CH3_INT_ST": {
                "bit": 15,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH3_INT interrupt when LEDC_OVF_CNT_CH3_INT_ENA is set to 1."
              },
              "OVF_CNT_CH4_INT_ST": {
                "bit": 16,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH4_INT interrupt when LEDC_OVF_CNT_CH4_INT_ENA is set to 1."
              },
              "OVF_CNT_CH5_INT_ST": {
                "bit": 17,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH5_INT interrupt when LEDC_OVF_CNT_CH5_INT_ENA is set to 1."
              },
              "OVF_CNT_CH6_INT_ST": {
                "bit": 18,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH6_INT interrupt when LEDC_OVF_CNT_CH6_INT_ENA is set to 1."
              },
              "OVF_CNT_CH7_INT_ST": {
                "bit": 19,
                "description": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH7_INT interrupt when LEDC_OVF_CNT_CH7_INT_ENA is set to 1."
              }
            },
            "INT_ENA": {
              "TIMER0_OVF_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit for the LEDC_TIMER0_OVF_INT interrupt."
              },
              "TIMER1_OVF_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit for the LEDC_TIMER1_OVF_INT interrupt."
              },
              "TIMER2_OVF_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit for the LEDC_TIMER2_OVF_INT interrupt."
              },
              "TIMER3_OVF_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit for the LEDC_TIMER3_OVF_INT interrupt."
              },
              "DUTY_CHNG_END_CH0_INT_ENA": {
                "bit": 4,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt."
              },
              "DUTY_CHNG_END_CH1_INT_ENA": {
                "bit": 5,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt."
              },
              "DUTY_CHNG_END_CH2_INT_ENA": {
                "bit": 6,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt."
              },
              "DUTY_CHNG_END_CH3_INT_ENA": {
                "bit": 7,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt."
              },
              "DUTY_CHNG_END_CH4_INT_ENA": {
                "bit": 8,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt."
              },
              "DUTY_CHNG_END_CH5_INT_ENA": {
                "bit": 9,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt."
              },
              "DUTY_CHNG_END_CH6_INT_ENA": {
                "bit": 10,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH6_INT interrupt."
              },
              "DUTY_CHNG_END_CH7_INT_ENA": {
                "bit": 11,
                "description": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH7_INT interrupt."
              },
              "OVF_CNT_CH0_INT_ENA": {
                "bit": 12,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH0_INT interrupt."
              },
              "OVF_CNT_CH1_INT_ENA": {
                "bit": 13,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH1_INT interrupt."
              },
              "OVF_CNT_CH2_INT_ENA": {
                "bit": 14,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH2_INT interrupt."
              },
              "OVF_CNT_CH3_INT_ENA": {
                "bit": 15,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH3_INT interrupt."
              },
              "OVF_CNT_CH4_INT_ENA": {
                "bit": 16,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH4_INT interrupt."
              },
              "OVF_CNT_CH5_INT_ENA": {
                "bit": 17,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH5_INT interrupt."
              },
              "OVF_CNT_CH6_INT_ENA": {
                "bit": 18,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH6_INT interrupt."
              },
              "OVF_CNT_CH7_INT_ENA": {
                "bit": 19,
                "description": "The interrupt enable bit for the LEDC_OVF_CNT_CH7_INT interrupt."
              }
            },
            "INT_CLR": {
              "TIMER0_OVF_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the LEDC_TIMER0_OVF_INT interrupt."
              },
              "TIMER1_OVF_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the LEDC_TIMER1_OVF_INT interrupt."
              },
              "TIMER2_OVF_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the LEDC_TIMER2_OVF_INT interrupt."
              },
              "TIMER3_OVF_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the LEDC_TIMER3_OVF_INT interrupt."
              },
              "DUTY_CHNG_END_CH0_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH0_INT interrupt."
              },
              "DUTY_CHNG_END_CH1_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH1_INT interrupt."
              },
              "DUTY_CHNG_END_CH2_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH2_INT interrupt."
              },
              "DUTY_CHNG_END_CH3_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH3_INT interrupt."
              },
              "DUTY_CHNG_END_CH4_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH4_INT interrupt."
              },
              "DUTY_CHNG_END_CH5_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH5_INT interrupt."
              },
              "DUTY_CHNG_END_CH6_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH6_INT interrupt."
              },
              "DUTY_CHNG_END_CH7_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH7_INT interrupt."
              },
              "OVF_CNT_CH0_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH0_INT interrupt."
              },
              "OVF_CNT_CH1_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH1_INT interrupt."
              },
              "OVF_CNT_CH2_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH2_INT interrupt."
              },
              "OVF_CNT_CH3_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH3_INT interrupt."
              },
              "OVF_CNT_CH4_INT_CLR": {
                "bit": 16,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH4_INT interrupt."
              },
              "OVF_CNT_CH5_INT_CLR": {
                "bit": 17,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH5_INT interrupt."
              },
              "OVF_CNT_CH6_INT_CLR": {
                "bit": 18,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH6_INT interrupt."
              },
              "OVF_CNT_CH7_INT_CLR": {
                "bit": 19,
                "description": "Set this bit to clear the LEDC_OVF_CNT_CH7_INT interrupt."
              }
            },
            "CONF": {
              "APB_CLK_SEL": {
                "bit": 0,
                "description": "This bit is used to select clock source for the 4 timers . 1: APB_CLK. 2: RTC8M_CLK. 3: XTAL_CLK.",
                "width": 2
              },
              "CLK_EN": {
                "bit": 31,
                "description": "This bit is used to control clock. 1: Force clock on for register. 0: Support clock only when application writes registers."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the version control register.",
                "width": 32
              }
            }
          }
        },
        "PCNT": {
          "instances": [
            {
              "name": "PCNT",
              "base": "0x3F417000",
              "irq": 51
            }
          ],
          "registers": {
            "U%s_CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration register 0 for unit %s"
            },
            "U%s_CONF1": {
              "offset": "0x04",
              "size": 32,
              "description": "Configuration register 1 for unit %s"
            },
            "U%s_CONF2": {
              "offset": "0x08",
              "size": 32,
              "description": "Configuration register 2 for unit %s"
            },
            "U%s_CNT": {
              "offset": "0x30",
              "size": 32,
              "description": "Counter value for unit %s"
            },
            "INT_RAW": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt raw status register"
            },
            "INT_ST": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt status register"
            },
            "INT_ENA": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt enable register"
            },
            "INT_CLR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt clear register"
            },
            "U%s_STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "PNCT UNIT%s status register"
            },
            "CTRL": {
              "offset": "0x60",
              "size": 32,
              "description": "Control register for all counters"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "PCNT version control register"
            }
          },
          "bits": {
            "U%s_CONF0": {
              "FILTER_THRES": {
                "bit": 0,
                "description": "This sets the maximum threshold, in APB_CLK cycles, for the filter.\nAny pulses with width less than this will be ignored when the filter is enabled.",
                "width": 10
              },
              "FILTER_EN": {
                "bit": 10,
                "description": "This is the enable bit for unit %s's input filter."
              },
              "THR_ZERO_EN": {
                "bit": 11,
                "description": "This is the enable bit for unit %s's zero comparator."
              },
              "THR_H_LIM_EN": {
                "bit": 12,
                "description": "This is the enable bit for unit %s's thr_h_lim comparator."
              },
              "THR_L_LIM_EN": {
                "bit": 13,
                "description": "This is the enable bit for unit %s's thr_l_lim comparator."
              },
              "THR_THRES0_EN": {
                "bit": 14,
                "description": "This is the enable bit for unit %s's thres0 comparator."
              },
              "THR_THRES1_EN": {
                "bit": 15,
                "description": "This is the enable bit for unit %s's thres1 comparator."
              },
              "CH0_NEG_MODE": {
                "bit": 16,
                "description": "This register sets the behavior when the signal input of channel 0 detects a negative edge.\n1: Increase the counter. 2: Decrease the counter. 0, 3: No effect on counter.",
                "width": 2
              },
              "CH0_POS_MODE": {
                "bit": 18,
                "description": "This register sets the behavior when the signal input of channel 0 detects a positive edge.\n1: Increase the counter. 2: Decrease the counter. 0, 3: No effect on counter.",
                "width": 2
              },
              "CH0_HCTRL_MODE": {
                "bit": 20,
                "description": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n0: No modification. 1: Invert behavior (increase -> decrease, decrease -> increase). 2, 3: Inhibit counter modification.",
                "width": 2
              },
              "CH0_LCTRL_MODE": {
                "bit": 22,
                "description": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n0: No modification. 1: Invert behavior (increase -> decrease, decrease -> increase). 2, 3: Inhibit counter modification.",
                "width": 2
              },
              "CH1_NEG_MODE": {
                "bit": 24,
                "description": "This register sets the behavior when the signal input of channel 1 detects a negative edge.\n1: Increment the counter. 2: Decrement the counter. 0, 3: No effect on counter.",
                "width": 2
              },
              "CH1_POS_MODE": {
                "bit": 26,
                "description": "This register sets the behavior when the signal input of channel 1 detects a positive edge.\n1: Increment the counter. 2: Decrement the counter. 0, 3: No effect on counter.",
                "width": 2
              },
              "CH1_HCTRL_MODE": {
                "bit": 28,
                "description": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n0: No modification. 1: Invert behavior (increase -> decrease, decrease -> increase). 2, 3: Inhibit counter modification.",
                "width": 2
              },
              "CH1_LCTRL_MODE": {
                "bit": 30,
                "description": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n0: No modification. 1: Invert behavior (increase -> decrease, decrease -> increase). 2, 3: Inhibit counter modification.",
                "width": 2
              }
            },
            "U%s_CONF1": {
              "CNT_THRES0": {
                "bit": 0,
                "description": "This register is used to configure the thres0 value for unit %s.",
                "width": 16
              },
              "CNT_THRES1": {
                "bit": 16,
                "description": "This register is used to configure the thres1 value for unit %s.",
                "width": 16
              }
            },
            "U%s_CONF2": {
              "CNT_H_LIM": {
                "bit": 0,
                "description": "This register is used to configure the thr_h_lim value for unit %s.",
                "width": 16
              },
              "CNT_L_LIM": {
                "bit": 16,
                "description": "This register is used to configure the thr_l_lim value for unit %s.",
                "width": 16
              }
            },
            "U%s_CNT": {
              "CNT": {
                "bit": 0,
                "description": "This register stores the current pulse count value for unit %s.",
                "width": 16
              }
            },
            "INT_RAW": {
              "CNT_THR_EVENT_U0": {
                "bit": 0,
                "description": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt."
              },
              "CNT_THR_EVENT_U1": {
                "bit": 1,
                "description": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt."
              },
              "CNT_THR_EVENT_U2": {
                "bit": 2,
                "description": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt."
              },
              "CNT_THR_EVENT_U3": {
                "bit": 3,
                "description": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt."
              }
            },
            "INT_ST": {
              "CNT_THR_EVENT_U0": {
                "bit": 0,
                "description": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt."
              },
              "CNT_THR_EVENT_U1": {
                "bit": 1,
                "description": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt."
              },
              "CNT_THR_EVENT_U2": {
                "bit": 2,
                "description": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt."
              },
              "CNT_THR_EVENT_U3": {
                "bit": 3,
                "description": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt."
              }
            },
            "INT_ENA": {
              "CNT_THR_EVENT_U0": {
                "bit": 0,
                "description": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt."
              },
              "CNT_THR_EVENT_U1": {
                "bit": 1,
                "description": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt."
              },
              "CNT_THR_EVENT_U2": {
                "bit": 2,
                "description": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt."
              },
              "CNT_THR_EVENT_U3": {
                "bit": 3,
                "description": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt."
              }
            },
            "INT_CLR": {
              "CNT_THR_EVENT_U0": {
                "bit": 0,
                "description": "Set this bit to clear the PCNT_CNT_THR_EVENT_U0_INT interrupt."
              },
              "CNT_THR_EVENT_U1": {
                "bit": 1,
                "description": "Set this bit to clear the PCNT_CNT_THR_EVENT_U1_INT interrupt."
              },
              "CNT_THR_EVENT_U2": {
                "bit": 2,
                "description": "Set this bit to clear the PCNT_CNT_THR_EVENT_U2_INT interrupt."
              },
              "CNT_THR_EVENT_U3": {
                "bit": 3,
                "description": "Set this bit to clear the PCNT_CNT_THR_EVENT_U3_INT interrupt."
              }
            },
            "U%s_STATUS": {
              "ZERO_MODE": {
                "bit": 0,
                "description": "The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse counter decreases from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter is negative. 3: pulse counter is positive.",
                "width": 2
              },
              "THRES1": {
                "bit": 2,
                "description": "The latched value of thres1 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0: others."
              },
              "THRES0": {
                "bit": 3,
                "description": "The latched value of thres0 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0: others."
              },
              "L_LIM": {
                "bit": 4,
                "description": "The latched value of low limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_l_lim and low limit event is valid. 0: others."
              },
              "H_LIM": {
                "bit": 5,
                "description": "The latched value of high limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_h_lim and high limit event is valid. 0: others."
              },
              "ZERO": {
                "bit": 6,
                "description": "The latched value of zero threshold event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to 0 and zero threshold event is valid. 0: others."
              }
            },
            "CTRL": {
              "CNT_RST_U0": {
                "bit": 0,
                "description": "Set this bit to clear unit 0's counter."
              },
              "CNT_PAUSE_U0": {
                "bit": 1,
                "description": "Set this bit to freeze unit 1's counter."
              },
              "CNT_RST_U1": {
                "bit": 2,
                "description": "Set this bit to clear unit 2's counter."
              },
              "CNT_PAUSE_U1": {
                "bit": 3,
                "description": "Set this bit to freeze unit 3's counter."
              },
              "CNT_RST_U2": {
                "bit": 4,
                "description": "Set this bit to clear unit 4's counter."
              },
              "CNT_PAUSE_U2": {
                "bit": 5,
                "description": "Set this bit to freeze unit 5's counter."
              },
              "CNT_RST_U3": {
                "bit": 6,
                "description": "Set this bit to clear unit 6's counter."
              },
              "CNT_PAUSE_U3": {
                "bit": 7,
                "description": "Set this bit to freeze unit 7's counter."
              },
              "CLK_EN": {
                "bit": 16,
                "description": "The registers clock gate enable signal of PCNT module. 1: the registers can be read and written by application. 0: the registers can not be read or written by application"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the PCNT version control register.",
                "width": 32
              }
            }
          }
        },
        "PMS": {
          "instances": [
            {
              "name": "PMS",
              "base": "0x3F4C1000",
              "irq": 75
            }
          ],
          "registers": {
            "SDIO_0": {
              "offset": "0x00",
              "size": 32,
              "description": "SDIO permission control register 0."
            },
            "SDIO_1": {
              "offset": "0x04",
              "size": 32,
              "description": "SDIO permission control register 1."
            },
            "MAC_DUMP_0": {
              "offset": "0x08",
              "size": 32,
              "description": "MAC dump permission control register 0."
            },
            "MAC_DUMP_1": {
              "offset": "0x0C",
              "size": 32,
              "description": "MAC dump permission control register 1."
            },
            "PRO_IRAM0_0": {
              "offset": "0x10",
              "size": 32,
              "description": "IBUS permission control register 0."
            },
            "PRO_IRAM0_1": {
              "offset": "0x14",
              "size": 32,
              "description": "IBUS permission control register 1."
            },
            "PRO_IRAM0_2": {
              "offset": "0x18",
              "size": 32,
              "description": "IBUS permission control register 2."
            },
            "PRO_IRAM0_3": {
              "offset": "0x1C",
              "size": 32,
              "description": "IBUS permission control register 3."
            },
            "PRO_IRAM0_4": {
              "offset": "0x20",
              "size": 32,
              "description": "IBUS permission control register 4."
            },
            "PRO_IRAM0_5": {
              "offset": "0x24",
              "size": 32,
              "description": "IBUS status register."
            },
            "PRO_DRAM0_0": {
              "offset": "0x28",
              "size": 32,
              "description": "DBUS permission control register 0."
            },
            "PRO_DRAM0_1": {
              "offset": "0x2C",
              "size": 32,
              "description": "DBUS permission control register 1."
            },
            "PRO_DRAM0_2": {
              "offset": "0x30",
              "size": 32,
              "description": "DBUS permission control register 2."
            },
            "PRO_DRAM0_3": {
              "offset": "0x34",
              "size": 32,
              "description": "DBUS permission control register 3."
            },
            "PRO_DRAM0_4": {
              "offset": "0x38",
              "size": 32,
              "description": "DBUS status register."
            },
            "PRO_DPORT_0": {
              "offset": "0x3C",
              "size": 32,
              "description": "PeriBus1 permission control register 0."
            },
            "PRO_DPORT_1": {
              "offset": "0x40",
              "size": 32,
              "description": "PeriBus1 permission control register 1."
            },
            "PRO_DPORT_2": {
              "offset": "0x44",
              "size": 32,
              "description": "PeriBus1 permission control register 2."
            },
            "PRO_DPORT_3": {
              "offset": "0x48",
              "size": 32,
              "description": "PeriBus1 permission control register 3."
            },
            "PRO_DPORT_4": {
              "offset": "0x4C",
              "size": 32,
              "description": "PeriBus1 permission control register 4."
            },
            "PRO_DPORT_5": {
              "offset": "0x50",
              "size": 32,
              "description": "PeriBus1 permission control register 5."
            },
            "PRO_DPORT_6": {
              "offset": "0x54",
              "size": 32,
              "description": "PeriBus1 permission control register 6."
            },
            "PRO_DPORT_7": {
              "offset": "0x58",
              "size": 32,
              "description": "PeriBus1 status register."
            },
            "PRO_AHB_0": {
              "offset": "0x5C",
              "size": 32,
              "description": "PeriBus2 permission control register 0."
            },
            "PRO_AHB_1": {
              "offset": "0x60",
              "size": 32,
              "description": "PeriBus2 permission control register 1."
            },
            "PRO_AHB_2": {
              "offset": "0x64",
              "size": 32,
              "description": "PeriBus2 permission control register 2."
            },
            "PRO_AHB_3": {
              "offset": "0x68",
              "size": 32,
              "description": "PeriBus2 permission control register 3."
            },
            "PRO_AHB_4": {
              "offset": "0x6C",
              "size": 32,
              "description": "PeriBus2 status register."
            },
            "PRO_TRACE_0": {
              "offset": "0x70",
              "size": 32,
              "description": "Trace memory permission control register 0."
            },
            "PRO_TRACE_1": {
              "offset": "0x74",
              "size": 32,
              "description": "Trace memory permission control register 1."
            },
            "PRO_CACHE_0": {
              "offset": "0x78",
              "size": 32,
              "description": "Cache permission control register 0."
            },
            "PRO_CACHE_1": {
              "offset": "0x7C",
              "size": 32,
              "description": "Cache permission control register 1."
            },
            "PRO_CACHE_2": {
              "offset": "0x80",
              "size": 32,
              "description": "Cache permission control register 2."
            },
            "PRO_CACHE_3": {
              "offset": "0x84",
              "size": 32,
              "description": "Icache status register."
            },
            "PRO_CACHE_4": {
              "offset": "0x88",
              "size": 32,
              "description": "Dcache status register."
            },
            "DMA_APB_I_0": {
              "offset": "0x8C",
              "size": 32,
              "description": "Internal DMA permission control register 0."
            },
            "DMA_APB_I_1": {
              "offset": "0x90",
              "size": 32,
              "description": "Internal DMA permission control register 1."
            },
            "DMA_APB_I_2": {
              "offset": "0x94",
              "size": 32,
              "description": "Internal DMA permission control register 2."
            },
            "DMA_APB_I_3": {
              "offset": "0x98",
              "size": 32,
              "description": "Internal DMA status register."
            },
            "DMA_RX_I_0": {
              "offset": "0x9C",
              "size": 32,
              "description": "RX Copy DMA permission control register 0."
            },
            "DMA_RX_I_1": {
              "offset": "0xA0",
              "size": 32,
              "description": "RX Copy DMA permission control register 1."
            },
            "DMA_RX_I_2": {
              "offset": "0xA4",
              "size": 32,
              "description": "RX Copy DMA permission control register 2."
            },
            "DMA_RX_I_3": {
              "offset": "0xA8",
              "size": 32,
              "description": "RX Copy DMA status register."
            },
            "DMA_TX_I_0": {
              "offset": "0xAC",
              "size": 32,
              "description": "TX Copy DMA permission control register 0."
            },
            "DMA_TX_I_1": {
              "offset": "0xB0",
              "size": 32,
              "description": "TX Copy DMA permission control register 1."
            },
            "DMA_TX_I_2": {
              "offset": "0xB4",
              "size": 32,
              "description": "TX Copy DMA permission control register 2."
            },
            "DMA_TX_I_3": {
              "offset": "0xB8",
              "size": 32,
              "description": "TX Copy DMA status register."
            },
            "PRO_BOOT_LOCATION_0": {
              "offset": "0xBC",
              "size": 32,
              "description": "Boot permission control register 0."
            },
            "PRO_BOOT_LOCATION_1": {
              "offset": "0xC0",
              "size": 32,
              "description": "Boot permission control register 1."
            },
            "CACHE_SOURCE_0": {
              "offset": "0xC4",
              "size": 32,
              "description": "Cache access permission control register 0."
            },
            "CACHE_SOURCE_1": {
              "offset": "0xC8",
              "size": 32,
              "description": "Cache access permission control register 1."
            },
            "APB_PERIPHERAL_0": {
              "offset": "0xCC",
              "size": 32,
              "description": "Peripheral access permission control register 0."
            },
            "APB_PERIPHERAL_1": {
              "offset": "0xD0",
              "size": 32,
              "description": "Peripheral access permission control register 1."
            },
            "OCCUPY_0": {
              "offset": "0xD4",
              "size": 32,
              "description": "Occupy permission control register 0."
            },
            "OCCUPY_1": {
              "offset": "0xD8",
              "size": 32,
              "description": "Occupy permission control register 1."
            },
            "OCCUPY_2": {
              "offset": "0xDC",
              "size": 32,
              "description": "Occupy permission control register 2."
            },
            "OCCUPY_3": {
              "offset": "0xE0",
              "size": 32,
              "description": "Occupy permission control register 3."
            },
            "CACHE_TAG_ACCESS_0": {
              "offset": "0xE4",
              "size": 32,
              "description": "Cache tag permission control register 0."
            },
            "CACHE_TAG_ACCESS_1": {
              "offset": "0xE8",
              "size": 32,
              "description": "Cache tag permission control register 1."
            },
            "CACHE_MMU_ACCESS_0": {
              "offset": "0xEC",
              "size": 32,
              "description": "Cache MMU permission control register 0."
            },
            "CACHE_MMU_ACCESS_1": {
              "offset": "0xF0",
              "size": 32,
              "description": "Cache MMU permission control register 1."
            },
            "APB_PERIPHERAL_INTR": {
              "offset": "0xF4",
              "size": 32,
              "description": "PeribBus2 permission control register."
            },
            "APB_PERIPHERAL_STATUS": {
              "offset": "0xF8",
              "size": 32,
              "description": "PeribBus2 peripheral access status register."
            },
            "CPU_PERIPHERAL_INTR": {
              "offset": "0xFC",
              "size": 32,
              "description": "PeribBus1 permission control register."
            },
            "CPU_PERIPHERAL_STATUS": {
              "offset": "0x100",
              "size": 32,
              "description": "PeribBus1 peripheral access status register."
            },
            "CLOCK_GATE": {
              "offset": "0x104",
              "size": 32,
              "description": "Clock gate register of permission control."
            },
            "DATE": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Version control register."
            }
          },
          "bits": {
            "SDIO_0": {
              "SDIO_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks SDIO permission control registers."
              }
            },
            "SDIO_1": {
              "SDIO_DISABLE": {
                "bit": 0,
                "description": "Setting to 1 disables the SDIO function."
              }
            },
            "MAC_DUMP_0": {
              "MAC_DUMP_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks MAC dump permission control registers."
              }
            },
            "MAC_DUMP_1": {
              "MAC_DUMP_CONNECT": {
                "bit": 0,
                "description": "Configure MAC dump connection.",
                "width": 12
              }
            },
            "PRO_IRAM0_0": {
              "PRO_IRAM0_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks IBUS permission control registers."
              }
            },
            "PRO_IRAM0_1": {
              "PRO_IRAM0_SRAM_0_F": {
                "bit": 0,
                "description": "Setting to 1 grants IBUS permission to fetch SRAM Block 0."
              },
              "PRO_IRAM0_SRAM_0_R": {
                "bit": 1,
                "description": "Setting to 1 grants IBUS permission to read SRAM Block 0."
              },
              "PRO_IRAM0_SRAM_0_W": {
                "bit": 2,
                "description": "Setting to 1 grants IBUS permission to write SRAM Block 0."
              },
              "PRO_IRAM0_SRAM_1_F": {
                "bit": 3,
                "description": "Setting to 1 grants IBUS permission to fetch SRAM Block 1."
              },
              "PRO_IRAM0_SRAM_1_R": {
                "bit": 4,
                "description": "Setting to 1 grants IBUS permission to read SRAM Block 1."
              },
              "PRO_IRAM0_SRAM_1_W": {
                "bit": 5,
                "description": "Setting to 1 grants IBUS permission to write SRAM Block 1."
              },
              "PRO_IRAM0_SRAM_2_F": {
                "bit": 6,
                "description": "Setting to 1 grants IBUS permission to fetch SRAM Block 2."
              },
              "PRO_IRAM0_SRAM_2_R": {
                "bit": 7,
                "description": "Setting to 1 grants IBUS permission to read SRAM Block 2."
              },
              "PRO_IRAM0_SRAM_2_W": {
                "bit": 8,
                "description": "Setting to 1 grants IBUS permission to write SRAM Block 2."
              },
              "PRO_IRAM0_SRAM_3_F": {
                "bit": 9,
                "description": "Setting to 1 grants IBUS permission to fetch SRAM Block 3."
              },
              "PRO_IRAM0_SRAM_3_R": {
                "bit": 10,
                "description": "Setting to 1 grants IBUS permission to read SRAM Block 3."
              },
              "PRO_IRAM0_SRAM_3_W": {
                "bit": 11,
                "description": "Setting to 1 grants IBUS permission to write SRAM Block 3."
              }
            },
            "PRO_IRAM0_2": {
              "PRO_IRAM0_SRAM_4_SPLTADDR": {
                "bit": 0,
                "description": "Configure the split address of SRAM Block 4-21 for IBUS access.",
                "width": 17
              },
              "PRO_IRAM0_SRAM_4_L_F": {
                "bit": 17,
                "description": "Setting to 1 grants IBUS permission to fetch SRAM Block 4-21 low address region."
              },
              "PRO_IRAM0_SRAM_4_L_R": {
                "bit": 18,
                "description": "Setting to 1 grants IBUS permission to read SRAM Block 4-21 low address region."
              },
              "PRO_IRAM0_SRAM_4_L_W": {
                "bit": 19,
                "description": "Setting to 1 grants IBUS permission to write SRAM Block 4-21 low address region."
              },
              "PRO_IRAM0_SRAM_4_H_F": {
                "bit": 20,
                "description": "Setting to 1 grants IBUS permission to fetch SRAM Block 4-21 high address region."
              },
              "PRO_IRAM0_SRAM_4_H_R": {
                "bit": 21,
                "description": "Setting to 1 grants IBUS permission to read SRAM Block 4-21 high address region."
              },
              "PRO_IRAM0_SRAM_4_H_W": {
                "bit": 22,
                "description": "Setting to 1 grants IBUS permission to write SRAM Block 4-21 high address region."
              }
            },
            "PRO_IRAM0_3": {
              "PRO_IRAM0_RTCFAST_SPLTADDR": {
                "bit": 0,
                "description": "Configure the split address of RTC FAST for IBUS access.",
                "width": 11
              },
              "PRO_IRAM0_RTCFAST_L_F": {
                "bit": 11,
                "description": "Setting to 1 grants IBUS permission to fetch RTC FAST low address region."
              },
              "PRO_IRAM0_RTCFAST_L_R": {
                "bit": 12,
                "description": "Setting to 1 grants IBUS permission to read RTC FAST low address region."
              },
              "PRO_IRAM0_RTCFAST_L_W": {
                "bit": 13,
                "description": "Setting to 1 grants IBUS permission to write RTC FAST low address region."
              },
              "PRO_IRAM0_RTCFAST_H_F": {
                "bit": 14,
                "description": "Setting to 1 grants IBUS permission to fetch RTC FAST high address region."
              },
              "PRO_IRAM0_RTCFAST_H_R": {
                "bit": 15,
                "description": "Setting to 1 grants IBUS permission to read RTC FAST high address region."
              },
              "PRO_IRAM0_RTCFAST_H_W": {
                "bit": 16,
                "description": "Setting to 1 grants IBUS permission to write RTC FAST high address region."
              }
            },
            "PRO_IRAM0_4": {
              "PRO_IRAM0_ILG_CLR": {
                "bit": 0,
                "description": "The clear signal for IBUS access interrupt."
              },
              "PRO_IRAM0_ILG_EN": {
                "bit": 1,
                "description": "The enable signal for IBUS access interrupt."
              },
              "PRO_IRAM0_ILG_INTR": {
                "bit": 2,
                "description": "IBUS access interrupt signal."
              }
            },
            "PRO_IRAM0_5": {
              "PRO_IRAM0_ILG_ST": {
                "bit": 0,
                "description": "Record the illegitimate information of IBUS. [21:2]: store the bits [21:2] of IBUS address. [1]: 1 means data access, 0 means instruction access. [0]: 1 means write operation, 0 means read operation.",
                "width": 22
              }
            },
            "PRO_DRAM0_0": {
              "PRO_DRAM0_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks DBUS0 permission control registers."
              }
            },
            "PRO_DRAM0_1": {
              "PRO_DRAM0_SRAM_0_R": {
                "bit": 0,
                "description": "Setting to 1 grants DBUS0 permission to read SRAM Block 0."
              },
              "PRO_DRAM0_SRAM_0_W": {
                "bit": 1,
                "description": "Setting to 1 grants DBUS0 permission to write SRAM Block 0."
              },
              "PRO_DRAM0_SRAM_1_R": {
                "bit": 2,
                "description": "Setting to 1 grants DBUS0 permission to read SRAM Block 1."
              },
              "PRO_DRAM0_SRAM_1_W": {
                "bit": 3,
                "description": "Setting to 1 grants DBUS0 permission to write SRAM Block 1."
              },
              "PRO_DRAM0_SRAM_2_R": {
                "bit": 4,
                "description": "Setting to 1 grants DBUS0 permission to read SRAM Block 2."
              },
              "PRO_DRAM0_SRAM_2_W": {
                "bit": 5,
                "description": "Setting to 1 grants DBUS0 permission to write SRAM Block 2."
              },
              "PRO_DRAM0_SRAM_3_R": {
                "bit": 6,
                "description": "Setting to 1 grants DBUS0 permission to read SRAM Block 3."
              },
              "PRO_DRAM0_SRAM_3_W": {
                "bit": 7,
                "description": "Setting to 1 grants DBUS0 permission to write SRAM Block 3."
              },
              "PRO_DRAM0_SRAM_4_SPLTADDR": {
                "bit": 8,
                "description": "Configure the split address of SRAM Block 4-21 for DBUS0 access.",
                "width": 17
              },
              "PRO_DRAM0_SRAM_4_L_R": {
                "bit": 25,
                "description": "Setting to 1 grants DBUS0 permission to read SRAM Block 4-21 low address region."
              },
              "PRO_DRAM0_SRAM_4_L_W": {
                "bit": 26,
                "description": "Setting to 1 grants DBUS0 permission to write SRAM Block 4-21 low address region."
              },
              "PRO_DRAM0_SRAM_4_H_R": {
                "bit": 27,
                "description": "Setting to 1 grants DBUS0 permission to read SRAM Block 4-21 high address region."
              },
              "PRO_DRAM0_SRAM_4_H_W": {
                "bit": 28,
                "description": "Setting to 1 grants DBUS0 permission to write SRAM Block 4-21 high address region."
              }
            },
            "PRO_DRAM0_2": {
              "PRO_DRAM0_RTCFAST_SPLTADDR": {
                "bit": 0,
                "description": "Configure the split address of RTC FAST for DBUS0 access.",
                "width": 11
              },
              "PRO_DRAM0_RTCFAST_L_R": {
                "bit": 11,
                "description": "Setting to 1 grants DBUS0 permission to read RTC FAST low address region."
              },
              "PRO_DRAM0_RTCFAST_L_W": {
                "bit": 12,
                "description": "Setting to 1 grants DBUS0 permission to write RTC FAST low address region."
              },
              "PRO_DRAM0_RTCFAST_H_R": {
                "bit": 13,
                "description": "Setting to 1 grants DBUS0 permission to read RTC FAST high address region."
              },
              "PRO_DRAM0_RTCFAST_H_W": {
                "bit": 14,
                "description": "Setting to 1 grants DBUS0 permission to write RTC FAST high address region."
              }
            },
            "PRO_DRAM0_3": {
              "PRO_DRAM0_ILG_CLR": {
                "bit": 0,
                "description": "The clear signal for DBUS0 access interrupt."
              },
              "PRO_DRAM0_ILG_EN": {
                "bit": 1,
                "description": "The enable signal for DBUS0 access interrupt."
              },
              "PRO_DRAM0_ILG_INTR": {
                "bit": 2,
                "description": "DBUS0 access interrupt signal."
              }
            },
            "PRO_DRAM0_4": {
              "PRO_DRAM0_ILG_ST": {
                "bit": 0,
                "description": "Record the illegitimate information of DBUS. [25:6]: store the bits [21:2] of DBUS address. [5]: 1 means atomic access, 0 means nonatomic access. [4]: 1 means write operation, 0 means read operation. [3:0]: DBUS0 bus byte enables.",
                "width": 26
              }
            },
            "PRO_DPORT_0": {
              "PRO_DPORT_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks PeriBus1 permission control registers."
              }
            },
            "PRO_DPORT_1": {
              "PRO_DPORT_APB_PERIPHERAL_FORBID": {
                "bit": 0,
                "description": "Setting to 1 denies PeriBus1 bus???s access to APB peripheral."
              },
              "PRO_DPORT_RTCSLOW_SPLTADDR": {
                "bit": 1,
                "description": "Configure the split address of RTC FAST for PeriBus1 access.",
                "width": 11
              },
              "PRO_DPORT_RTCSLOW_L_R": {
                "bit": 12,
                "description": "Setting to 1 grants PeriBus1 permission to read RTC FAST low address region."
              },
              "PRO_DPORT_RTCSLOW_L_W": {
                "bit": 13,
                "description": "Setting to 1 grants PeriBus1 permission to write RTC FAST low address region."
              },
              "PRO_DPORT_RTCSLOW_H_R": {
                "bit": 14,
                "description": "Setting to 1 grants PeriBus1 permission to read RTC FAST high address region."
              },
              "PRO_DPORT_RTCSLOW_H_W": {
                "bit": 15,
                "description": "Setting to 1 grants PeriBus1 permission to write RTC FAST high address region."
              },
              "PRO_DPORT_RESERVE_FIFO_VALID": {
                "bit": 16,
                "description": "Configure whether to enable read protection for user-configured FIFO address.",
                "width": 4
              }
            },
            "PRO_DPORT_2": {
              "PRO_DPORT_RESERVE_FIFO_0": {
                "bit": 0,
                "description": "Configure read-protection address 0.",
                "width": 18
              }
            },
            "PRO_DPORT_3": {
              "PRO_DPORT_RESERVE_FIFO_1": {
                "bit": 0,
                "description": "Configure read-protection address 1.",
                "width": 18
              }
            },
            "PRO_DPORT_4": {
              "PRO_DPORT_RESERVE_FIFO_2": {
                "bit": 0,
                "description": "Configure read-protection address 2.",
                "width": 18
              }
            },
            "PRO_DPORT_5": {
              "PRO_DPORT_RESERVE_FIFO_3": {
                "bit": 0,
                "description": "Configure read-protection address 3.",
                "width": 18
              }
            },
            "PRO_DPORT_6": {
              "PRO_DPORT_ILG_CLR": {
                "bit": 0,
                "description": "The clear signal for PeriBus1 access interrupt."
              },
              "PRO_DPORT_ILG_EN": {
                "bit": 1,
                "description": "The enable signal for PeriBus1 access interrupt."
              },
              "PRO_DPORT_ILG_INTR": {
                "bit": 2,
                "description": "PeriBus1 access interrupt signal."
              }
            },
            "PRO_DPORT_7": {
              "PRO_DPORT_ILG_ST": {
                "bit": 0,
                "description": "Record the illegitimate information of PeriBus1. [25:6]: store the bits [21:2] of PeriBus1 address. [5]: 1 means atomic access, 0 means nonatomic access. [4]: if bits [31:22] of PeriBus1 address are 0xfd, then the bit value is 1, otherwise it is 0. [3:0]: PeriBus1 byte enables.",
                "width": 26
              }
            },
            "PRO_AHB_0": {
              "PRO_AHB_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks PeriBus2 permission control registers."
              }
            },
            "PRO_AHB_1": {
              "PRO_AHB_RTCSLOW_0_SPLTADDR": {
                "bit": 0,
                "description": "Configure the split address of RTCSlow_0 for PeriBus2 access.",
                "width": 11
              },
              "PRO_AHB_RTCSLOW_0_L_F": {
                "bit": 11,
                "description": "Setting to 1 grants PeriBus2 permission to fetch RTCSlow_0 low address region."
              },
              "PRO_AHB_RTCSLOW_0_L_R": {
                "bit": 12,
                "description": "Setting to 1 grants PeriBus2 permission to read RTCSlow_0 low address region."
              },
              "PRO_AHB_RTCSLOW_0_L_W": {
                "bit": 13,
                "description": "Setting to 1 grants PeriBus2 permission to write RTCSlow_0 low address region."
              },
              "PRO_AHB_RTCSLOW_0_H_F": {
                "bit": 14,
                "description": "Setting to 1 grants PeriBus2 permission to fetch RTCSlow_0 high address region."
              },
              "PRO_AHB_RTCSLOW_0_H_R": {
                "bit": 15,
                "description": "Setting to 1 grants PeriBus2 permission to read RTCSlow_0 high address region."
              },
              "PRO_AHB_RTCSLOW_0_H_W": {
                "bit": 16,
                "description": "Setting to 1 grants PeriBus2 permission to write RTCSlow_0 high address region."
              }
            },
            "PRO_AHB_2": {
              "PRO_AHB_RTCSLOW_1_SPLTADDR": {
                "bit": 0,
                "description": "Configure the split address of RTCSlow_1 for PeriBus2 access.",
                "width": 11
              },
              "PRO_AHB_RTCSLOW_1_L_F": {
                "bit": 11,
                "description": "Setting to 1 grants PeriBus2 permission to fetch RTCSlow_1 low address region."
              },
              "PRO_AHB_RTCSLOW_1_L_R": {
                "bit": 12,
                "description": "Setting to 1 grants PeriBus2 permission to read RTCSlow_1 low address region."
              },
              "PRO_AHB_RTCSLOW_1_L_W": {
                "bit": 13,
                "description": "Setting to 1 grants PeriBus2 permission to write RTCSlow_1 low address region."
              },
              "PRO_AHB_RTCSLOW_1_H_F": {
                "bit": 14,
                "description": "Setting to 1 grants PeriBus2 permission to fetch RTCSlow_1 high address region."
              },
              "PRO_AHB_RTCSLOW_1_H_R": {
                "bit": 15,
                "description": "Setting to 1 grants PeriBus2 permission to read RTCSlow_1 high address region."
              },
              "PRO_AHB_RTCSLOW_1_H_W": {
                "bit": 16,
                "description": "Setting to 1 grants PeriBus2 permission to write RTCSlow_1 high address region."
              }
            },
            "PRO_AHB_3": {
              "PRO_AHB_ILG_CLR": {
                "bit": 0,
                "description": "The clear signal for PeriBus2 access interrupt."
              },
              "PRO_AHB_ILG_EN": {
                "bit": 1,
                "description": "The enable signal for PeriBus2 access interrupt."
              },
              "PRO_AHB_ILG_INTR": {
                "bit": 2,
                "description": "PeriBus2 access interrupt signal."
              }
            },
            "PRO_AHB_4": {
              "PRO_AHB_ILG_ST": {
                "bit": 0,
                "description": "Record the illegitimate information of PeriBus2. [31:2]: store the bits [31:2] of PeriBus2 address. [1]: 1 means data access, 0 means instruction access. [0]: 1 means write operation, 0 means read operation.",
                "width": 32
              }
            },
            "PRO_TRACE_0": {
              "PRO_TRACE_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks trace function permission control registers."
              }
            },
            "PRO_TRACE_1": {
              "PRO_TRACE_DISABLE": {
                "bit": 0,
                "description": "Setting to 1 disables the trace memory function."
              }
            },
            "PRO_CACHE_0": {
              "PRO_CACHE_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks cache permission control registers."
              }
            },
            "PRO_CACHE_1": {
              "PRO_CACHE_CONNECT": {
                "bit": 0,
                "description": "Configure which SRAM Block will be occupied by Icache or Dcache.",
                "width": 16
              }
            },
            "PRO_CACHE_2": {
              "PRO_CACHE_ILG_CLR": {
                "bit": 0,
                "description": "The clear signal for cache access interrupt."
              },
              "PRO_CACHE_ILG_EN": {
                "bit": 1,
                "description": "The enable signal for cache access interrupt."
              },
              "PRO_CACHE_ILG_INTR": {
                "bit": 2,
                "description": "Cache access interrupt signal."
              }
            },
            "PRO_CACHE_3": {
              "PRO_CACHE_ILG_ST_I": {
                "bit": 0,
                "description": "Record the illegitimate information of ICache to access memory. [16]: access enable, active low. [15:4]: store the bits [11:0] of address. [3:0]: Icache bus write byte enables, active low.",
                "width": 17
              }
            },
            "PRO_CACHE_4": {
              "PRO_CACHE_ILG_ST_D": {
                "bit": 0,
                "description": "Record the illegitimate information of Dcache to access memory. [16]: access enable, active low. [15:4]: store the bits [11:0] of address. [3:0]: Dcache bus write byte enables, active low.",
                "width": 17
              }
            },
            "DMA_APB_I_0": {
              "DMA_APB_I_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks internal DMA permission control registers."
              }
            },
            "DMA_APB_I_1": {
              "DMA_APB_I_SRAM_0_R": {
                "bit": 0,
                "description": "Setting to 1 grants internal DMA permission to read SRAM Block 0."
              },
              "DMA_APB_I_SRAM_0_W": {
                "bit": 1,
                "description": "Setting to 1 grants internal DMA permission to write SRAM Block 0."
              },
              "DMA_APB_I_SRAM_1_R": {
                "bit": 2,
                "description": "Setting to 1 grants internal DMA permission to read SRAM Block 1."
              },
              "DMA_APB_I_SRAM_1_W": {
                "bit": 3,
                "description": "Setting to 1 grants internal DMA permission to write SRAM Block 1."
              },
              "DMA_APB_I_SRAM_2_R": {
                "bit": 4,
                "description": "Setting to 1 grants internal DMA permission to read SRAM Block 2."
              },
              "DMA_APB_I_SRAM_2_W": {
                "bit": 5,
                "description": "Setting to 1 grants internal DMA permission to write SRAM Block 2."
              },
              "DMA_APB_I_SRAM_3_R": {
                "bit": 6,
                "description": "Setting to 1 grants internal DMA permission to read SRAM Block 3."
              },
              "DMA_APB_I_SRAM_3_W": {
                "bit": 7,
                "description": "Setting to 1 grants internal DMA permission to write SRAM Block 3."
              },
              "DMA_APB_I_SRAM_4_SPLTADDR": {
                "bit": 8,
                "description": "Configure the split address of SRAM Block 4-21 for internal DMA access.",
                "width": 17
              },
              "DMA_APB_I_SRAM_4_L_R": {
                "bit": 25,
                "description": "Setting to 1 grants internal DMA permission to read SRAM Block 4-21 low address region."
              },
              "DMA_APB_I_SRAM_4_L_W": {
                "bit": 26,
                "description": "Setting to 1 grants internal DMA permission to write SRAM Block 4-21 low address region."
              },
              "DMA_APB_I_SRAM_4_H_R": {
                "bit": 27,
                "description": "Setting to 1 grants internal DMA permission to read SRAM Block 4-21 high address region."
              },
              "DMA_APB_I_SRAM_4_H_W": {
                "bit": 28,
                "description": "Setting to 1 grants internal DMA permission to write SRAM Block 4-21 high address region."
              }
            },
            "DMA_APB_I_2": {
              "DMA_APB_I_ILG_CLR": {
                "bit": 0,
                "description": "The clear signal for internal DMA access interrupt."
              },
              "DMA_APB_I_ILG_EN": {
                "bit": 1,
                "description": "The enable signal for internal DMA access interrupt."
              },
              "DMA_APB_I_ILG_INTR": {
                "bit": 2,
                "description": "Internal DMA access interrupt signal."
              }
            },
            "DMA_APB_I_3": {
              "DMA_APB_I_ILG_ST": {
                "bit": 0,
                "description": "Record the illegitimate information of Internal DMA. [22:6]: store the bits [18:2] of address. [5]: if bits [31:19] of address are 0x7ff, then the bit value is 1, otherwise it is 0. [4]: 1 means write operation, 0 means read operation. [3:0]: Internal DMA bus byte enables.",
                "width": 23
              }
            },
            "DMA_RX_I_0": {
              "DMA_RX_I_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks RX Copy DMA permission control registers."
              }
            },
            "DMA_RX_I_1": {
              "DMA_RX_I_SRAM_0_R": {
                "bit": 0,
                "description": "Setting to 1 grants RX Copy DMA permission to read SRAM Block 0."
              },
              "DMA_RX_I_SRAM_0_W": {
                "bit": 1,
                "description": "Setting to 1 grants RX Copy DMA permission to write SRAM Block 0."
              },
              "DMA_RX_I_SRAM_1_R": {
                "bit": 2,
                "description": "Setting to 1 grants RX Copy DMA permission to read SRAM Block 1."
              },
              "DMA_RX_I_SRAM_1_W": {
                "bit": 3,
                "description": "Setting to 1 grants RX Copy DMA permission to write SRAM Block 1."
              },
              "DMA_RX_I_SRAM_2_R": {
                "bit": 4,
                "description": "Setting to 1 grants RX Copy DMA permission to read SRAM Block 2."
              },
              "DMA_RX_I_SRAM_2_W": {
                "bit": 5,
                "description": "Setting to 1 grants RX Copy DMA permission to write SRAM Block 2."
              },
              "DMA_RX_I_SRAM_3_R": {
                "bit": 6,
                "description": "Setting to 1 grants RX Copy DMA permission to read SRAM Block 3."
              },
              "DMA_RX_I_SRAM_3_W": {
                "bit": 7,
                "description": "Setting to 1 grants RX Copy DMA permission to write SRAM Block 3."
              },
              "DMA_RX_I_SRAM_4_SPLTADDR": {
                "bit": 8,
                "description": "Configure the split address of SRAM Block 4-21 for RX Copy DMA access.",
                "width": 17
              },
              "DMA_RX_I_SRAM_4_L_R": {
                "bit": 25,
                "description": "Setting to 1 grants RX Copy DMA permission to read SRAM Block 4-21 low address region."
              },
              "DMA_RX_I_SRAM_4_L_W": {
                "bit": 26,
                "description": "Setting to 1 grants RX Copy DMA permission to write SRAM Block 4-21 low address region."
              },
              "DMA_RX_I_SRAM_4_H_R": {
                "bit": 27,
                "description": "Setting to 1 grants RX Copy DMA permission to read SRAM Block 4-21 high address region."
              },
              "DMA_RX_I_SRAM_4_H_W": {
                "bit": 28,
                "description": "Setting to 1 grants RX Copy DMA permission to write SRAM Block 4~21 high address region."
              }
            },
            "DMA_RX_I_2": {
              "DMA_RX_I_ILG_CLR": {
                "bit": 0,
                "description": "The clear signal for RX Copy DMA access interrupt."
              },
              "DMA_RX_I_ILG_EN": {
                "bit": 1,
                "description": "The enable signal for RX Copy DMA access interrupt."
              },
              "DMA_RX_I_ILG_INTR": {
                "bit": 2,
                "description": "RX Copy DMA access interrupt signal."
              }
            },
            "DMA_RX_I_3": {
              "DMA_RX_I_ILG_ST": {
                "bit": 0,
                "description": "Record the illegitimate information of RX Copy DMA. [22:6]: store the bits [18:2] of address. [5]: if bits [31:19] of address are 0x7ff, then the bit value is 1, otherwise it is 0. [4]: 1 means write operation, 0 means read operation. [3:0]: RX Copy DMA bus byte enables.",
                "width": 23
              }
            },
            "DMA_TX_I_0": {
              "DMA_TX_I_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks TX Copy DMA permission control registers."
              }
            },
            "DMA_TX_I_1": {
              "DMA_TX_I_SRAM_0_R": {
                "bit": 0,
                "description": "Setting to 1 grants TX Copy DMA permission to read SRAM Block 0."
              },
              "DMA_TX_I_SRAM_0_W": {
                "bit": 1,
                "description": "Setting to 1 grants TX Copy DMA permission to write SRAM Block 0."
              },
              "DMA_TX_I_SRAM_1_R": {
                "bit": 2,
                "description": "Setting to 1 grants TX Copy DMA permission to read SRAM Block 1."
              },
              "DMA_TX_I_SRAM_1_W": {
                "bit": 3,
                "description": "Setting to 1 grants TX Copy DMA permission to write SRAM Block 1."
              },
              "DMA_TX_I_SRAM_2_R": {
                "bit": 4,
                "description": "Setting to 1 grants TX Copy DMA permission to read SRAM Block 2."
              },
              "DMA_TX_I_SRAM_2_W": {
                "bit": 5,
                "description": "Setting to 1 grants TX Copy DMA permission to write SRAM Block 2."
              },
              "DMA_TX_I_SRAM_3_R": {
                "bit": 6,
                "description": "Setting to 1 grants TX Copy DMA permission to read SRAM Block 3."
              },
              "DMA_TX_I_SRAM_3_W": {
                "bit": 7,
                "description": "Setting to 1 grants TX Copy DMA permission to write SRAM Block 3."
              },
              "DMA_TX_I_SRAM_4_SPLTADDR": {
                "bit": 8,
                "description": "Configure the split address of SRAM Block 4-21 for TX Copy DMA access.",
                "width": 17
              },
              "DMA_TX_I_SRAM_4_L_R": {
                "bit": 25,
                "description": "Setting to 1 grants TX Copy DMA permission to read SRAM Block 4-21 low address region."
              },
              "DMA_TX_I_SRAM_4_L_W": {
                "bit": 26,
                "description": "Setting to 1 grants TX Copy DMA permission to write SRAM Block 4-21 low address region."
              },
              "DMA_TX_I_SRAM_4_H_R": {
                "bit": 27,
                "description": "Setting to 1 grants TX Copy DMA permission to read SRAM Block 4-21 high address region."
              },
              "DMA_TX_I_SRAM_4_H_W": {
                "bit": 28,
                "description": "Setting to 1 grants TX Copy DMA permission to write SRAM Block 4-21 high address region."
              }
            },
            "DMA_TX_I_2": {
              "DMA_TX_I_ILG_CLR": {
                "bit": 0,
                "description": "The clear signal for TX Copy DMA access interrupt."
              },
              "DMA_TX_I_ILG_EN": {
                "bit": 1,
                "description": "The enable signal for TX Copy DMA access interrupt."
              },
              "DMA_TX_I_ILG_INTR": {
                "bit": 2,
                "description": "TX Copy DMA access interrupt signal."
              }
            },
            "DMA_TX_I_3": {
              "DMA_TX_I_ILG_ST": {
                "bit": 0,
                "description": "Record the illegitimate information of TX Copy DMA. [22:6]: store the bits [18:2] of address. [5]: if bits [31:19] of address are 0x7ff, then the bit value is 1, otherwise it is 0. [4]: 1 means write operation, 0 means read operation. [3:0]: TX Copy DMA bus byte enables.",
                "width": 23
              }
            },
            "PRO_BOOT_LOCATION_0": {
              "PRO_BOOT_LOCATION_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks boot remap permission control registers."
              }
            },
            "PRO_BOOT_LOCATION_1": {
              "PRO_BOOT_REMAP": {
                "bit": 0,
                "description": "If set to 1, enable boot remap function."
              }
            },
            "CACHE_SOURCE_0": {
              "CACHE_SOURCE_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks cache access permission control registers."
              }
            },
            "CACHE_SOURCE_1": {
              "PRO_CACHE_I_SOURCE_PRO_IRAM1": {
                "bit": 0,
                "description": "xx"
              },
              "PRO_CACHE_I_SOURCE_PRO_IROM0": {
                "bit": 1,
                "description": "xx"
              },
              "PRO_CACHE_I_SOURCE_PRO_DROM0": {
                "bit": 2,
                "description": "xx"
              },
              "PRO_CACHE_D_SOURCE_PRO_DRAM0": {
                "bit": 3,
                "description": "xx"
              },
              "PRO_CACHE_D_SOURCE_PRO_DPORT": {
                "bit": 4,
                "description": "xx"
              },
              "PRO_CACHE_D_SOURCE_PRO_DROM0": {
                "bit": 5,
                "description": "xx"
              }
            },
            "APB_PERIPHERAL_0": {
              "APB_PERIPHERAL_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks TX Copy DMA permission control registers."
              }
            },
            "APB_PERIPHERAL_1": {
              "APB_PERIPHERAL_SPLIT_BURST": {
                "bit": 0,
                "description": "Setting to 1 splits the data phase of the last access and the address phase of following access."
              }
            },
            "OCCUPY_0": {
              "OCCUPY_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks occupy permission control registers."
              }
            },
            "OCCUPY_1": {
              "OCCUPY_CACHE": {
                "bit": 0,
                "description": "Configure whether SRAM Block 0-3 is used as cache memory.",
                "width": 4
              }
            },
            "OCCUPY_2": {
              "OCCUPY_MAC_DUMP": {
                "bit": 0,
                "description": "Configure whether SRAM Block 18-21 is used as mac dump.",
                "width": 4
              }
            },
            "OCCUPY_3": {
              "OCCUPY_PRO_TRACE": {
                "bit": 0,
                "description": "Configure one block of SRAM Block 4-21 is used as trace memory.",
                "width": 18
              }
            },
            "CACHE_TAG_ACCESS_0": {
              "CACHE_TAG_ACCESS_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks cache tag permission control registers."
              }
            },
            "CACHE_TAG_ACCESS_1": {
              "PRO_I_TAG_RD_ACS": {
                "bit": 0,
                "description": "Setting to 1 permits read access to Icache tag memory."
              },
              "PRO_I_TAG_WR_ACS": {
                "bit": 1,
                "description": "Setting to 1 permits write access to Icache tag memory."
              },
              "PRO_D_TAG_RD_ACS": {
                "bit": 2,
                "description": "Setting to 1 permits read access to Dcache tag memory."
              },
              "PRO_D_TAG_WR_ACS": {
                "bit": 3,
                "description": "Setting to 1 permits write access to Dcache tag memory."
              }
            },
            "CACHE_MMU_ACCESS_0": {
              "CACHE_MMU_ACCESS_LOCK": {
                "bit": 0,
                "description": "Lock register. Setting to 1 locks cache MMU permission control registers."
              }
            },
            "CACHE_MMU_ACCESS_1": {
              "PRO_MMU_RD_ACS": {
                "bit": 0,
                "description": "Setting to 1 permits read access to MMU memory."
              },
              "PRO_MMU_WR_ACS": {
                "bit": 1,
                "description": "Setting to 1 permits write access to MMU memory."
              }
            },
            "APB_PERIPHERAL_INTR": {
              "APB_PERI_BYTE_ERROR_CLR": {
                "bit": 0,
                "description": "The clear signal for APB peripheral interrupt."
              },
              "APB_PERI_BYTE_ERROR_EN": {
                "bit": 1,
                "description": "The enable signal for APB peripheral access interrupt."
              },
              "APB_PERI_BYTE_ERROR_INTR": {
                "bit": 2,
                "description": "APB peripheral access interrupt signal."
              }
            },
            "APB_PERIPHERAL_STATUS": {
              "APB_PERI_BYTE_ERROR_ADDR": {
                "bit": 0,
                "description": "Record the illegitimate address of  APB peripheral.",
                "width": 32
              }
            },
            "CPU_PERIPHERAL_INTR": {
              "CPU_PERI_BYTE_ERROR_CLR": {
                "bit": 0,
                "description": "The clear signal for CPU peripheral access interrupt."
              },
              "CPU_PERI_BYTE_ERROR_EN": {
                "bit": 1,
                "description": "The enable signal for CPU peripheral access interrupt."
              },
              "CPU_PERI_BYTE_ERROR_INTR": {
                "bit": 2,
                "description": "CPU peripheral access interrupt signal."
              }
            },
            "CPU_PERIPHERAL_STATUS": {
              "CPU_PERI_BYTE_ERROR_ADDR": {
                "bit": 0,
                "description": "Record the illegitimate address of CPU peripheral.",
                "width": 32
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "Enable the clock of permission control module when set to 1."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Version control register.",
                "width": 28
              }
            }
          }
        },
        "RMT": {
          "instances": [
            {
              "name": "RMT",
              "base": "0x3F416000",
              "irq": 50
            }
          ],
          "registers": {
            "CH%sDATA": {
              "offset": "0x00",
              "size": 32,
              "description": "The read and write  data register for CHANNEL%s by apb fifo access."
            },
            "CH%sCONF0": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel %s configure register 0"
            },
            "CH%sCONF1": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel %s configure register 1"
            },
            "CH%sSTATUS": {
              "offset": "0x30",
              "size": 32,
              "description": "Channel %s status register"
            },
            "CH%sADDR": {
              "offset": "0x40",
              "size": 32,
              "description": "Channel %s address register"
            },
            "INT_RAW": {
              "offset": "0x50",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0x54",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0x58",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "CH%sCARRIER_DUTY": {
              "offset": "0x60",
              "size": 32,
              "description": "Channel %s duty cycle configuration register"
            },
            "CH%s_TX_LIM": {
              "offset": "0x70",
              "size": 32,
              "description": "Channel %s Tx event configuration register"
            },
            "APB_CONF": {
              "offset": "0x80",
              "size": 32,
              "description": "RMT apb configuration register"
            },
            "TX_SIM": {
              "offset": "0x84",
              "size": 32,
              "description": "RMT TX synchronous register"
            },
            "REF_CNT_RST": {
              "offset": "0x88",
              "size": 32,
              "description": "RMT clock divider reset register"
            },
            "CH%s_RX_CARRIER_RM": {
              "offset": "0x8C",
              "size": 32,
              "description": "Channel %s carrier remove register"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "RMT version register"
            }
          },
          "bits": {
            "CH%sDATA": {
              "DATA": {
                "bit": 0,
                "description": "The read and write  data register for CHANNEL%s by apb fifo access.",
                "width": 32
              }
            },
            "CH%sCONF0": {
              "DIV_CNT": {
                "bit": 0,
                "description": "This register is used to configure the divider for clock of CHANNEL%s.",
                "width": 8
              },
              "IDLE_THRES": {
                "bit": 8,
                "description": "When no edge is detected on the input signal and continuous clock cycles is longer than this register value, received process is finished.",
                "width": 16
              },
              "MEM_SIZE": {
                "bit": 24,
                "description": "This register is used to configure the maximum size of memory allocated to CHANNEL%s.",
                "width": 3
              },
              "CARRIER_EFF_EN": {
                "bit": 27,
                "description": "1: Add carrier modulation on the output signal only at the send data state for CHANNEL%s. 0: Add carrier modulation on the output signal at all state for CHANNEL%s. Only valid when RMT_CARRIER_EN_CH%s is 1."
              },
              "CARRIER_EN": {
                "bit": 28,
                "description": "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
              },
              "CARRIER_OUT_LV": {
                "bit": 29,
                "description": "This bit is used to configure the position of carrier wave for CHANNEL%s.\n\n1'h0: add carrier wave on low level.\n\n1'h1: add carrier wave on high level."
              }
            },
            "CH%sCONF1": {
              "TX_START": {
                "bit": 0,
                "description": "Set this bit to start sending data on CHANNEL%s."
              },
              "RX_EN": {
                "bit": 1,
                "description": "Set this bit to enable receiver to receive data on CHANNEL%s."
              },
              "MEM_WR_RST": {
                "bit": 2,
                "description": "Set this bit to reset write ram address for CHANNEL%s by accessing receiver."
              },
              "MEM_RD_RST": {
                "bit": 3,
                "description": "Set this bit to reset read ram address for CHANNEL%s by accessing transmitter."
              },
              "APB_MEM_RST": {
                "bit": 4,
                "description": "Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo."
              },
              "MEM_OWNER": {
                "bit": 5,
                "description": "This register marks the ownership of CHANNEL%s's ram block.\n\n1'h1: Receiver is using the ram. \n\n1'h0: Transmitter is using the ram."
              },
              "TX_CONTI_MODE": {
                "bit": 6,
                "description": "Set this bit to restart transmission  from the first data to the last data in CHANNEL%s."
              },
              "RX_FILTER_EN": {
                "bit": 7,
                "description": "This is the receive filter's enable bit for CHANNEL%s."
              },
              "RX_FILTER_THRES": {
                "bit": 8,
                "description": "Ignores the input pulse when its width is smaller than this register value in APB clock periods (in receive mode).",
                "width": 8
              },
              "CHK_RX_CARRIER_EN": {
                "bit": 16,
                "description": "Set this bit to enable memory loop read mode when carrier modulation is enabled for channel %s."
              },
              "REF_ALWAYS_ON": {
                "bit": 17,
                "description": "This bit is used to select the base clock for CHANNEL%s.\n\n1'h1: clk_apb    1'h0:clk_ref"
              },
              "IDLE_OUT_LV": {
                "bit": 18,
                "description": "This bit configures the level of output signal in CHANNEL%s when the latter is in IDLE state."
              },
              "IDLE_OUT_EN": {
                "bit": 19,
                "description": "This is the output enable-control bit for CHANNEL%s in IDLE state."
              },
              "TX_STOP": {
                "bit": 20,
                "description": "Set this bit to stop the transmitter of CHANNEL%s sending data out."
              }
            },
            "CH%sSTATUS": {
              "MEM_WADDR_EX": {
                "bit": 0,
                "description": "This register records the memory address offset when receiver of CHANNEL%s is using the RAM.",
                "width": 9
              },
              "MEM_RADDR_EX": {
                "bit": 10,
                "description": "This register records the memory address offset when transmitter of CHANNEL%s is using the RAM.",
                "width": 9
              },
              "STATE": {
                "bit": 20,
                "description": "This register records the FSM status of CHANNEL%s.",
                "width": 3
              },
              "MEM_OWNER_ERR": {
                "bit": 23,
                "description": "This status bit will be set when the ownership of memory block is wrong."
              },
              "MEM_FULL": {
                "bit": 24,
                "description": "This status bit will be set if the receiver receives more data than the memory size."
              },
              "MEM_EMPTY": {
                "bit": 25,
                "description": "This status bit will be set when the data to be set is more than memory size and the wraparound mode is disabled."
              },
              "APB_MEM_WR_ERR": {
                "bit": 26,
                "description": "This status bit will be set if the offset address out of memory size when writes via APB bus."
              },
              "APB_MEM_RD_ERR": {
                "bit": 27,
                "description": "This status bit will be set if the offset address out of memory size when reads via APB bus."
              }
            },
            "CH%sADDR": {
              "APB_MEM_WADDR": {
                "bit": 0,
                "description": "This register records the memory address offset when writes RAM over APB bus.",
                "width": 9
              },
              "APB_MEM_RADDR": {
                "bit": 10,
                "description": "This register records the memory address offset when reads RAM over APB bus.",
                "width": 9
              }
            },
            "INT_RAW": {
              "CH%s_TX_END": {
                "bit": 0,
                "description": "The interrupt raw bit for CHANNEL%s. Triggered when transmission done."
              },
              "CH%s_RX_END": {
                "bit": 1,
                "description": "The interrupt raw bit for CHANNEL%s. Triggered when reception done."
              },
              "CH%s_ERR": {
                "bit": 2,
                "description": "The interrupt raw bit for CHANNEL%s. Triggered when error occurs."
              },
              "CH%s_TX_THR_EVENT": {
                "bit": 12,
                "description": "The interrupt raw bit for CHANNEL%s. Triggered when transmitter sent more data than configured value."
              },
              "CH%s_TX_LOOP": {
                "bit": 16,
                "description": "The interrupt raw bit for CHANNEL%s. Triggered when the loop count reaches the configured threshold value."
              }
            },
            "INT_ST": {
              "CH%s_TX_END": {
                "bit": 0,
                "description": "The masked interrupt status bit for CH%s_TX_END_INT."
              },
              "CH%s_RX_END": {
                "bit": 1,
                "description": "The masked interrupt status bit for CH%s_RX_END_INT."
              },
              "CH%s_ERR": {
                "bit": 2,
                "description": "The masked interrupt status bit for CH%s_ERR_INT."
              },
              "CH%s_TX_THR_EVENT": {
                "bit": 12,
                "description": "The masked interrupt status bit for CH%s_TX_THR_EVENT_INT."
              },
              "CH%s_TX_LOOP": {
                "bit": 16,
                "description": "The masked interrupt status bit for CH%s_TX_LOOP_INT."
              }
            },
            "INT_ENA": {
              "CH%s_TX_END": {
                "bit": 0,
                "description": "The interrupt enabled bit  for CH%s_TX_END_INT."
              },
              "CH%s_RX_END": {
                "bit": 1,
                "description": "The interrupt enabled bit  for CH%s_RX_END_INT."
              },
              "CH%s_ERR": {
                "bit": 2,
                "description": "The interrupt enabled bit  for CH%s_ERR_INT."
              },
              "CH%s_TX_THR_EVENT": {
                "bit": 12,
                "description": "The interrupt enabled bit for CH%s_TX_THR_EVENT_INT."
              },
              "CH%s_TX_LOOP": {
                "bit": 16,
                "description": "The interrupt enabled bit  for CH%s_TX_LOOP_INT."
              }
            },
            "INT_CLR": {
              "CH%s_TX_END": {
                "bit": 0,
                "description": "Set this bit to clear the CH%s_TX_END_INT interrupt."
              },
              "CH%s_RX_END": {
                "bit": 1,
                "description": "Set this bit to clear the CH%s_RX_END_INT interrupt."
              },
              "CH%s_ERR": {
                "bit": 2,
                "description": "Set this bit to clear the CH%s_ERR_INT interrupt."
              },
              "CH%s_TX_THR_EVENT": {
                "bit": 12,
                "description": "Set this bit to clear the CH%s_TX_THR_EVENT_INT interrupt."
              },
              "CH%s_TX_LOOP": {
                "bit": 16,
                "description": "Set this bit to clear the CH%s_TX_LOOP_INT interrupt."
              }
            },
            "CH%sCARRIER_DUTY": {
              "CARRIER_LOW": {
                "bit": 0,
                "description": "This register is used to configure carrier wave 's low level clock period for CHANNEL%s.",
                "width": 16
              },
              "CARRIER_HIGH": {
                "bit": 16,
                "description": "This register is used to configure carrier wave 's high level clock period for CHANNEL%s.",
                "width": 16
              }
            },
            "CH%s_TX_LIM": {
              "TX_LIM": {
                "bit": 0,
                "description": "This register is used to configure the maximum entries that CHANNEL%s can send out.",
                "width": 9
              },
              "TX_LOOP_NUM": {
                "bit": 9,
                "description": "This register is used to configure the maximum loop count when tx_conti_mode is valid.",
                "width": 10
              },
              "TX_LOOP_CNT_EN": {
                "bit": 19,
                "description": "This register is the enabled bit for loop count."
              },
              "LOOP_COUNT_RESET": {
                "bit": 20,
                "description": "This register is used to reset the loop count when tx_conti_mode is valid."
              }
            },
            "APB_CONF": {
              "APB_FIFO_MASK": {
                "bit": 0,
                "description": "1'h1: access memory directly.   1'h0: access memory by FIFO."
              },
              "MEM_TX_WRAP_EN": {
                "bit": 1,
                "description": "This is the enable bit for wraparound mode: it will resume sending at the start when the data to be sent is more than its memory size."
              },
              "MEM_CLK_FORCE_ON": {
                "bit": 2,
                "description": "Set this bit to enable the clock for RMT memory."
              },
              "MEM_FORCE_PD": {
                "bit": 3,
                "description": "Set this bit to power down RMT memory."
              },
              "MEM_FORCE_PU": {
                "bit": 4,
                "description": "1: Disable RMT memory light sleep power down function. 0: Power down RMT memory when RMT is in light sleep mode."
              },
              "CLK_EN": {
                "bit": 31,
                "description": "RMT register clock gate enable signal. 1: Power up the drive clock of registers. 0: Power down the drive clock of registers"
              }
            },
            "TX_SIM": {
              "CH0": {
                "bit": 0,
                "description": "Set this bit to enable CHANNEL0 to start sending data synchronously with other enabled channels."
              },
              "CH1": {
                "bit": 1,
                "description": "Set this bit to enable CHANNEL1 to start sending data synchronously with other enabled channels."
              },
              "CH2": {
                "bit": 2,
                "description": "Set this bit to enable CHANNEL2 to start sending data synchronously with other enabled channels."
              },
              "CH3": {
                "bit": 3,
                "description": "Set this bit to enable CHANNEL3 to start sending data synchronously with other enabled channels."
              },
              "EN": {
                "bit": 4,
                "description": "This register is used to enable multiple of channels to start sending data synchronously."
              }
            },
            "REF_CNT_RST": {
              "CH0": {
                "bit": 0,
                "description": "This register is used to reset the clock divider of CHANNEL0."
              },
              "CH1": {
                "bit": 1,
                "description": "This register is used to reset the clock divider of CHANNEL1."
              },
              "CH2": {
                "bit": 2,
                "description": "This register is used to reset the clock divider of CHANNEL2."
              },
              "CH3": {
                "bit": 3,
                "description": "This register is used to reset the clock divider of CHANNEL3."
              }
            },
            "CH%s_RX_CARRIER_RM": {
              "CARRIER_LOW_THRES": {
                "bit": 0,
                "description": "The low level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_LOW_THRES_CH%s + 1) for channel %s.",
                "width": 16
              },
              "CARRIER_HIGH_THRES": {
                "bit": 16,
                "description": "The high level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_HIGH_THRES_CH%s + 1) for channel %s.",
                "width": 16
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the version register.",
                "width": 32
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x60035000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x110",
              "size": 32,
              "description": "Random number data"
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC_IO",
              "base": "0x3F408400"
            },
            {
              "name": "RTC_CNTL",
              "base": "0x3F408000",
              "irq": 49
            }
          ],
          "registers": {
            "RTC_GPIO_OUT": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC GPIO output register"
            },
            "RTC_GPIO_OUT_W1TS": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC GPIO output bit set register"
            },
            "RTC_GPIO_OUT_W1TC": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC GPIO output bit clear register"
            },
            "RTC_GPIO_ENABLE": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC GPIO output enable register"
            },
            "RTC_GPIO_ENABLE_W1TS": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC GPIO output enable bit set register"
            },
            "ENABLE_W1TC": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC GPIO output enable bit clear register"
            },
            "RTC_GPIO_STATUS": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC GPIO interrupt status register"
            },
            "RTC_GPIO_STATUS_W1TS": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC GPIO interrupt status bit set register"
            },
            "RTC_GPIO_STATUS_W1TC": {
              "offset": "0x20",
              "size": 32,
              "description": "RTC GPIO interrupt status bit clear register"
            },
            "RTC_GPIO_IN": {
              "offset": "0x24",
              "size": 32,
              "description": "RTC GPIO input register"
            },
            "PIN%s": {
              "offset": "0x28",
              "size": 32,
              "description": "RTC configuration for pin %s"
            },
            "RTC_DEBUG_SEL": {
              "offset": "0x80",
              "size": 32,
              "description": "RTC debug select register"
            },
            "TOUCH_PAD%s": {
              "offset": "0x84",
              "size": 32,
              "description": "Touch pad %s configuration register"
            },
            "XTAL_32P_PAD": {
              "offset": "0xC0",
              "size": 32,
              "description": "32KHz crystal P-pad configuration register"
            },
            "XTAL_32N_PAD": {
              "offset": "0xC4",
              "size": 32,
              "description": "32KHz crystal N-pad configuration register"
            },
            "PAD_DAC1": {
              "offset": "0xC8",
              "size": 32,
              "description": "DAC1 configuration register"
            },
            "PAD_DAC2": {
              "offset": "0xCC",
              "size": 32,
              "description": "DAC2 configuration register"
            },
            "RTC_PAD19": {
              "offset": "0xD0",
              "size": 32,
              "description": "Touch pad 19 configuration register"
            },
            "RTC_PAD20": {
              "offset": "0xD4",
              "size": 32,
              "description": "Touch pad 20 configuration register"
            },
            "RTC_PAD21": {
              "offset": "0xD8",
              "size": 32,
              "description": "Touch pad 21 configuration register"
            },
            "EXT_WAKEUP0": {
              "offset": "0xDC",
              "size": 32,
              "description": "External wake up configuration register"
            },
            "XTL_EXT_CTR": {
              "offset": "0xE0",
              "size": 32,
              "description": "Crystal power down enable GPIO source"
            },
            "SAR_I2C_IO": {
              "offset": "0xE4",
              "size": 32,
              "description": "RTC I2C pad selection"
            },
            "RTC_IO_TOUCH_CTRL": {
              "offset": "0xE8",
              "size": 32,
              "description": "Touch control register"
            },
            "RTC_IO_DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "RTC_GPIO_OUT": {
              "GPIO_OUT_DATA": {
                "bit": 10,
                "description": "GPIO0 ~ 21 output register. Bit10 corresponds to GPIO0, bit11 corresponds to GPIO1, etc.",
                "width": 22
              }
            },
            "RTC_GPIO_OUT_W1TS": {
              "GPIO_OUT_DATA_W1TS": {
                "bit": 10,
                "description": "GPIO0 ~ 21 output set register. If the value 1 is written to a bit here, the corresponding bit in RTCIO_RTC_GPIO_OUT_REG will be set to 1. Recommended operation: use this register to set RTCIO_RTC_GPIO_OUT_REG.",
                "width": 22
              }
            },
            "RTC_GPIO_OUT_W1TC": {
              "GPIO_OUT_DATA_W1TC": {
                "bit": 10,
                "description": "GPIO0 ~ 21 output clear register. If the value 1 is written to a bit here, the corresponding bit in RTCIO_RTC_GPIO_OUT_REG will be cleared. Recommended operation: use this register to clear RTCIO_RTC_GPIO_OUT_REG.",
                "width": 22
              }
            },
            "RTC_GPIO_ENABLE": {
              "REG_RTCIO_REG_GPIO_ENABLE": {
                "bit": 10,
                "description": "GPIO0 ~ 21 output enable. Bit10 corresponds to GPIO0, bit11 corresponds to GPIO1, etc. If the bit is set to 1, it means this GPIO pad is output.",
                "width": 22
              }
            },
            "RTC_GPIO_ENABLE_W1TS": {
              "REG_RTCIO_REG_GPIO_ENABLE_W1TS": {
                "bit": 10,
                "description": "GPIO0 ~ 21 output enable set register. If the value 1 is written to a bit here, the corresponding bit in RTCIO_RTC_GPIO_ENABLE_REG will be set to 1. Recommended operation: use this register to set RTCIO_RTC_GPIO_ENABLE_REG.",
                "width": 22
              }
            },
            "ENABLE_W1TC": {
              "ENABLE_W1TC": {
                "bit": 10,
                "description": "GPIO0 ~ 21 output enable clear register. If the value 1 is written to a bit here, the corresponding bit in RTCIO_RTC_GPIO_ENABLE_REG will be cleared. Recommended operation: use this register to clear RTCIO_RTC_GPIO_ENABLE_REG.",
                "width": 22
              }
            },
            "RTC_GPIO_STATUS": {
              "GPIO_STATUS_INT": {
                "bit": 10,
                "description": "GPIO0 ~ 21 interrupt status register. Bit10 corresponds to GPIO0, bit11 corresponds to GPIO1, etc. This register should be used together with RTCIO_RTC_GPIO_PINn_INT_TYPE in RTCIO_RTC_GPIO_PINn_REG. 0: no interrupt; 1: corresponding interrupt.",
                "width": 22
              }
            },
            "RTC_GPIO_STATUS_W1TS": {
              "GPIO_STATUS_INT_W1TS": {
                "bit": 10,
                "description": "GPIO0 ~ 21 interrupt set register. If the value 1 is written to a bit here, the corresponding bit in RTCIO_GPIO_STATUS_INT will be set to 1. Recommended operation: use this register to set RTCIO_GPIO_STATUS_INT.",
                "width": 22
              }
            },
            "RTC_GPIO_STATUS_W1TC": {
              "GPIO_STATUS_INT_W1TC": {
                "bit": 10,
                "description": "GPIO0 ~ 21 interrupt clear register. If the value 1 is written to a bit here, the corresponding bit in RTCIO_GPIO_STATUS_INT will be cleared. Recommended operation: use this register to clear RTCIO_GPIO_STATUS_INT.",
                "width": 22
              }
            },
            "RTC_GPIO_IN": {
              "GPIO_IN_NEXT": {
                "bit": 10,
                "description": "GPIO0 ~ 21 input value. Bit10 corresponds to GPIO0, bit11 corresponds to GPIO1, etc. Each bit represents a pad input value, 1 for high level, and 0 for low level.",
                "width": 22
              }
            },
            "PIN%s": {
              "PAD_DRIVER": {
                "bit": 2,
                "description": "Pad driver selection. 0: normal output. 1: open drain."
              },
              "GPIO_PIN_INT_TYPE": {
                "bit": 7,
                "description": "GPIO interrupt type selection. 0: GPIO interrupt disabled. 1: rising edge trigger. 2: falling edge trigger. 3: any edge trigger. 4: low level trigger. 5: high level trigger.",
                "width": 3
              },
              "GPIO_PIN_WAKEUP_ENABLE": {
                "bit": 10,
                "description": "GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep."
              }
            },
            "RTC_DEBUG_SEL": {
              "RTC_DEBUG_SEL0": {
                "bit": 0,
                "description": "RTC_DEBUG_SEL0",
                "width": 5
              },
              "RTC_DEBUG_SEL1": {
                "bit": 5,
                "description": "RTC_DEBUG_SEL1",
                "width": 5
              },
              "RTC_DEBUG_SEL2": {
                "bit": 10,
                "description": "RTC_DEBUG_SEL2",
                "width": 5
              },
              "RTC_DEBUG_SEL3": {
                "bit": 15,
                "description": "RTC_DEBUG_SEL3",
                "width": 5
              },
              "RTC_DEBUG_SEL4": {
                "bit": 20,
                "description": "RTC_DEBUG_SEL4",
                "width": 5
              },
              "RTC_DEBUG_12M_NO_GATING": {
                "bit": 25,
                "description": "RTC_DEBUG_12M_NO_GATING"
              }
            },
            "TOUCH_PAD%s": {
              "FUN_IE": {
                "bit": 13,
                "description": "Input enable in normal execution."
              },
              "SLP_OE": {
                "bit": 14,
                "description": "Output enable in sleep mode."
              },
              "SLP_IE": {
                "bit": 15,
                "description": "Input enable in sleep mode."
              },
              "SLP_SEL": {
                "bit": 16,
                "description": "0: no sleep mode. 1: enable sleep mode."
              },
              "FUN_SEL": {
                "bit": 17,
                "description": "Function selection.",
                "width": 2
              },
              "MUX_SEL": {
                "bit": 19,
                "description": "Connect the RTC pad input to digital pad input.  0 is available."
              },
              "XPD": {
                "bit": 20,
                "description": "Touch sensor power on."
              },
              "TIE_OPT": {
                "bit": 21,
                "description": "The tie option of touch sensor. 0: tie low. 1: tie high."
              },
              "START": {
                "bit": 22,
                "description": "Start touch sensor."
              },
              "DAC": {
                "bit": 23,
                "description": "Touch sensor slope control. 3-bit for each touch pad, defaults to 0x4.",
                "width": 3
              },
              "RUE": {
                "bit": 27,
                "description": "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              },
              "RDE": {
                "bit": 28,
                "description": "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              },
              "DRV": {
                "bit": 29,
                "description": "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              }
            },
            "XTAL_32P_PAD": {
              "X32P_FUN_IE": {
                "bit": 13,
                "description": "Input enable in normal execution."
              },
              "X32P_SLP_OE": {
                "bit": 14,
                "description": "output enable in sleep mode."
              },
              "X32P_SLP_IE": {
                "bit": 15,
                "description": "input enable in sleep mode."
              },
              "X32P_SLP_SEL": {
                "bit": 16,
                "description": "1: enable sleep mode. 0: no sleep mode."
              },
              "X32P_FUN_SEL": {
                "bit": 17,
                "description": "Function selection.",
                "width": 2
              },
              "X32P_MUX_SEL": {
                "bit": 19,
                "description": "1: use RTC GPIO. 0: use digital GPIO."
              },
              "X32P_RUE": {
                "bit": 27,
                "description": "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              },
              "X32P_RDE": {
                "bit": 28,
                "description": "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              },
              "X32P_DRV": {
                "bit": 29,
                "description": "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              }
            },
            "XTAL_32N_PAD": {
              "X32N_FUN_IE": {
                "bit": 13,
                "description": "Input enable in normal execution."
              },
              "X32N_SLP_OE": {
                "bit": 14,
                "description": "Output enable in sleep mode."
              },
              "X32N_SLP_IE": {
                "bit": 15,
                "description": "Input enable in sleep mode."
              },
              "X32N_SLP_SEL": {
                "bit": 16,
                "description": "1: enable sleep mode. 0: no sleep mode."
              },
              "X32N_FUN_SEL": {
                "bit": 17,
                "description": "Function selection.",
                "width": 2
              },
              "X32N_MUX_SEL": {
                "bit": 19,
                "description": "1: use RTC GPIO. 0: use digital GPIO."
              },
              "X32N_RUE": {
                "bit": 27,
                "description": "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              },
              "X32N_RDE": {
                "bit": 28,
                "description": "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              },
              "X32N_DRV": {
                "bit": 29,
                "description": "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              }
            },
            "PAD_DAC1": {
              "PDAC1_DAC": {
                "bit": 3,
                "description": "Configure DAC_1 output when RTCIO_PDAC1_DAC_XPD_FORCE is set to 1.",
                "width": 8
              },
              "PDAC1_XPD_DAC": {
                "bit": 11,
                "description": "When RTCIO_PDAC1_DAC_XPD_FORCE is set to 1, 1: enable DAC_1 output. 0: disable DAC_1 output."
              },
              "PDAC1_DAC_XPD_FORCE": {
                "bit": 12,
                "description": "1: use RTCIO_PDAC1_XPD_DAC to control DAC_1 output. 0: use SAR ADC FSM to control DAC_1 output."
              },
              "PDAC1_FUN_IE": {
                "bit": 13,
                "description": "Input enable in normal execution."
              },
              "PDAC1_SLP_OE": {
                "bit": 14,
                "description": "Output enable in sleep mode"
              },
              "PDAC1_SLP_IE": {
                "bit": 15,
                "description": "Input enable in sleep mode"
              },
              "PDAC1_SLP_SEL": {
                "bit": 16,
                "description": "1: enable sleep mode. 0: no sleep mode"
              },
              "PDAC1_FUN_SEL": {
                "bit": 17,
                "description": "DAC_1 function selection.",
                "width": 2
              },
              "PDAC1_MUX_SEL": {
                "bit": 19,
                "description": "1: use RTC GPIO. 0: use digital GPIO"
              },
              "PDAC1_RUE": {
                "bit": 27,
                "description": "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              },
              "PDAC1_RDE": {
                "bit": 28,
                "description": "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              },
              "PDAC1_DRV": {
                "bit": 29,
                "description": "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              }
            },
            "PAD_DAC2": {
              "PDAC2_DAC": {
                "bit": 3,
                "description": "Configure DAC_2 output when RTCIO_PDAC2_DAC_XPD_FORCE is set to 1.",
                "width": 8
              },
              "PDAC2_XPD_DAC": {
                "bit": 11,
                "description": "When RTCIO_PDAC2_DAC_XPD_FORCE is set to 1, 1: enable DAC_2 output. 0: disable DAC_2 output."
              },
              "PDAC2_DAC_XPD_FORCE": {
                "bit": 12,
                "description": "1: use RTCIO_PDAC2_XPD_DAC to control DAC_2 output. 0: use SAR ADC FSM to control DAC_2 output."
              },
              "PDAC2_FUN_IE": {
                "bit": 13,
                "description": "Input enable in normal execution."
              },
              "PDAC2_SLP_OE": {
                "bit": 14,
                "description": "Output enable in sleep mode."
              },
              "PDAC2_SLP_IE": {
                "bit": 15,
                "description": "Input enable in sleep mode."
              },
              "PDAC2_SLP_SEL": {
                "bit": 16,
                "description": "1: enable sleep mode. 0: no sleep mode."
              },
              "PDAC2_FUN_SEL": {
                "bit": 17,
                "description": "DAC_2 function selection.",
                "width": 2
              },
              "PDAC2_MUX_SEL": {
                "bit": 19,
                "description": "1: use RTC GPIO. 0: use digital GPIO."
              },
              "PDAC2_RUE": {
                "bit": 27,
                "description": "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              },
              "PDAC2_RDE": {
                "bit": 28,
                "description": "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              },
              "PDAC2_DRV": {
                "bit": 29,
                "description": "Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              }
            },
            "RTC_PAD19": {
              "FUN_IE": {
                "bit": 13,
                "description": "Input enable in normal execution."
              },
              "SLP_OE": {
                "bit": 14,
                "description": "Output enable in sleep mode."
              },
              "SLP_IE": {
                "bit": 15,
                "description": "Input enable in sleep mode."
              },
              "SLP_SEL": {
                "bit": 16,
                "description": "1: enable sleep mode. 0: no sleep mode"
              },
              "FUN_SEL": {
                "bit": 17,
                "description": "Function selection.",
                "width": 2
              },
              "MUX_SEL": {
                "bit": 19,
                "description": "1: use RTC GPIO. 0: use digital GPIO."
              },
              "RUE": {
                "bit": 27,
                "description": "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              },
              "RDE": {
                "bit": 28,
                "description": "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              },
              "DRV": {
                "bit": 29,
                "description": "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              }
            },
            "RTC_PAD20": {
              "FUN_IE": {
                "bit": 13,
                "description": "Input enable in normal execution."
              },
              "SLP_OE": {
                "bit": 14,
                "description": "Output enable in sleep mode."
              },
              "SLP_IE": {
                "bit": 15,
                "description": "Input enable in sleep mode."
              },
              "SLP_SEL": {
                "bit": 16,
                "description": "1: enable sleep mode. 0: no sleep mode."
              },
              "FUN_SEL": {
                "bit": 17,
                "description": "Function selection.",
                "width": 2
              },
              "MUX_SEL": {
                "bit": 19,
                "description": "1: use RTC GPIO. 0: use digital GPIO."
              },
              "RUE": {
                "bit": 27,
                "description": "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              },
              "RDE": {
                "bit": 28,
                "description": "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              },
              "DRV": {
                "bit": 29,
                "description": "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              }
            },
            "RTC_PAD21": {
              "FUN_IE": {
                "bit": 13,
                "description": "Input enable in normal execution."
              },
              "SLP_OE": {
                "bit": 14,
                "description": "Output enable in sleep mode."
              },
              "SLP_IE": {
                "bit": 15,
                "description": "Input enable in sleep mode."
              },
              "SLP_SEL": {
                "bit": 16,
                "description": "1: enable sleep mode. 0: no sleep mode."
              },
              "FUN_SEL": {
                "bit": 17,
                "description": "Function selection.",
                "width": 2
              },
              "MUX_SEL": {
                "bit": 19,
                "description": "1: use RTC GPIO. 0: use digital GPIO."
              },
              "RUE": {
                "bit": 27,
                "description": "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              },
              "RDE": {
                "bit": 28,
                "description": "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              },
              "DRV": {
                "bit": 29,
                "description": "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA.",
                "width": 2
              }
            },
            "EXT_WAKEUP0": {
              "SEL": {
                "bit": 27,
                "description": "GPIO[0-17] can be used to wake up the chip when the chip is in the sleep mode. This register prompts the pad source to wake up the chip when the latter is indeep/light sleep mode. \n0: select GPIO0; 1: select GPIO2, etc",
                "width": 5
              }
            },
            "XTL_EXT_CTR": {
              "SEL": {
                "bit": 27,
                "description": "Select the external crystal power down enable source to get into sleep mode. 0: select GPIO0. 1: select GPIO1, etc. The input value on this pin XOR RTC_CNTL_EXT_XTL_CONF_REG[30] is the crystal power down enable signal.",
                "width": 5
              }
            },
            "SAR_I2C_IO": {
              "SAR_DEBUG_BIT_SEL": {
                "bit": 23,
                "description": "SAR_DEBUG_BIT_SEL",
                "width": 5
              },
              "SAR_I2C_SCL_SEL": {
                "bit": 28,
                "description": "Selects a pad the RTC I2C SCL signal connects to. 0: use TOUCH PAD0. 1: use TOUCH PAD2.",
                "width": 2
              },
              "SAR_I2C_SDA_SEL": {
                "bit": 30,
                "description": "Selects a pad the RTC I2C SDA signal connects to. 0: use TOUCH PAD1. 1: use TOUCH PAD3.",
                "width": 2
              }
            },
            "RTC_IO_TOUCH_CTRL": {
              "IO_TOUCH_BUFSEL": {
                "bit": 0,
                "description": "IO_TOUCH_BUFSEL",
                "width": 4
              },
              "IO_TOUCH_BUFMODE": {
                "bit": 4,
                "description": "IO_TOUCH_BUFMODE"
              }
            },
            "RTC_IO_DATE": {
              "IO_DATE": {
                "bit": 0,
                "description": "Version control register",
                "width": 28
              }
            }
          }
        },
        "SENS": {
          "instances": [
            {
              "name": "SENS",
              "base": "0x3F408800"
            }
          ],
          "registers": {
            "SAR_READER1_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC ADC1 data and sampling control"
            },
            "SAR_READER1_STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "saradc1 status for debug"
            },
            "SAR_MEAS1_CTRL1": {
              "offset": "0x08",
              "size": 32,
              "description": "Configure RTC ADC1 controller"
            },
            "SAR_MEAS1_CTRL2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Control RTC ADC1 conversion and status"
            },
            "SAR_MEAS1_MUX": {
              "offset": "0x10",
              "size": 32,
              "description": "Select the controller for SAR ADC1"
            },
            "SAR_ATTEN1": {
              "offset": "0x14",
              "size": 32,
              "description": "Configure SAR ADC1 attenuation"
            },
            "SAR_AMP_CTRL1": {
              "offset": "0x18",
              "size": 32,
              "description": "AMP control"
            },
            "SAR_AMP_CTRL2": {
              "offset": "0x1C",
              "size": 32,
              "description": "AMP control"
            },
            "SAR_AMP_CTRL3": {
              "offset": "0x20",
              "size": 32,
              "description": "AMP control register"
            },
            "SAR_READER2_CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "RTC ADC2 data and sampling control"
            },
            "SAR_READER2_STATUS": {
              "offset": "0x28",
              "size": 32,
              "description": "saradc2 status for debug"
            },
            "SAR_MEAS2_CTRL1": {
              "offset": "0x2C",
              "size": 32,
              "description": "configure rtc saradc2"
            },
            "SAR_MEAS2_CTRL2": {
              "offset": "0x30",
              "size": 32,
              "description": "Control RTC ADC2 conversion and status"
            },
            "SAR_MEAS2_MUX": {
              "offset": "0x34",
              "size": 32,
              "description": "Select the controller for SAR ADC2"
            },
            "SAR_ATTEN2": {
              "offset": "0x38",
              "size": 32,
              "description": "Configure SAR ADC2 attenuation"
            },
            "SAR_POWER_XPD_SAR": {
              "offset": "0x3C",
              "size": 32,
              "description": "configure saradc\u2019s power by sw"
            },
            "SAR_SLAVE_ADDR1": {
              "offset": "0x40",
              "size": 32,
              "description": "Configure slave addresses 0-1 of RTC I2C"
            },
            "SAR_SLAVE_ADDR2": {
              "offset": "0x44",
              "size": 32,
              "description": "Configure slave addresses 2-3 of RTC I2C"
            },
            "SAR_SLAVE_ADDR3": {
              "offset": "0x48",
              "size": 32,
              "description": "Configure slave addresses 4-5 of RTC I2C"
            },
            "SAR_SLAVE_ADDR4": {
              "offset": "0x4C",
              "size": 32,
              "description": "Configure slave addresses 6-7 of RTC I2C"
            },
            "SAR_TSENS_CTRL": {
              "offset": "0x50",
              "size": 32,
              "description": "Temperature sensor data control"
            },
            "SAR_TSENS_CTRL2": {
              "offset": "0x54",
              "size": 32,
              "description": "Temperature sensor control"
            },
            "SAR_I2C_CTRL": {
              "offset": "0x58",
              "size": 32,
              "description": "Configure RTC I2C transmission"
            },
            "SAR_TOUCH_CONF": {
              "offset": "0x5C",
              "size": 32,
              "description": "Touch sensor configuration register"
            },
            "SAR_TOUCH_THRES1": {
              "offset": "0x60",
              "size": 32,
              "description": "Finger threshold for touch pad 1"
            },
            "SAR_TOUCH_THRES2": {
              "offset": "0x64",
              "size": 32,
              "description": "Finger threshold for touch pad 2"
            },
            "SAR_TOUCH_THRES3": {
              "offset": "0x68",
              "size": 32,
              "description": "Finger threshold for touch pad 3"
            },
            "SAR_TOUCH_THRES4": {
              "offset": "0x6C",
              "size": 32,
              "description": "Finger threshold for touch pad 4"
            },
            "SAR_TOUCH_THRES5": {
              "offset": "0x70",
              "size": 32,
              "description": "Finger threshold for touch pad 5"
            },
            "SAR_TOUCH_THRES6": {
              "offset": "0x74",
              "size": 32,
              "description": "Finger threshold for touch pad 6"
            },
            "SAR_TOUCH_THRES7": {
              "offset": "0x78",
              "size": 32,
              "description": "Finger threshold for touch pad 7"
            },
            "SAR_TOUCH_THRES8": {
              "offset": "0x7C",
              "size": 32,
              "description": "Finger threshold for touch pad 8"
            },
            "SAR_TOUCH_THRES9": {
              "offset": "0x80",
              "size": 32,
              "description": "Finger threshold for touch pad 9"
            },
            "SAR_TOUCH_THRES10": {
              "offset": "0x84",
              "size": 32,
              "description": "Finger threshold for touch pad 10"
            },
            "SAR_TOUCH_THRES11": {
              "offset": "0x88",
              "size": 32,
              "description": "Finger threshold for touch pad 11"
            },
            "SAR_TOUCH_THRES12": {
              "offset": "0x8C",
              "size": 32,
              "description": "Finger threshold for touch pad 12"
            },
            "SAR_TOUCH_THRES13": {
              "offset": "0x90",
              "size": 32,
              "description": "Finger threshold for touch pad 13"
            },
            "SAR_TOUCH_THRES14": {
              "offset": "0x94",
              "size": 32,
              "description": "Finger threshold for touch pad 14"
            },
            "SAR_TOUCH_CHN_ST": {
              "offset": "0xD4",
              "size": 32,
              "description": "Touch channel status register"
            },
            "SAR_TOUCH_STATUS0": {
              "offset": "0xD8",
              "size": 32,
              "description": "Status of touch controller"
            },
            "SAR_TOUCH_STATUS1": {
              "offset": "0xDC",
              "size": 32,
              "description": "Touch pad 1 status"
            },
            "SAR_TOUCH_STATUS2": {
              "offset": "0xE0",
              "size": 32,
              "description": "Touch pad 2 status"
            },
            "SAR_TOUCH_STATUS3": {
              "offset": "0xE4",
              "size": 32,
              "description": "Touch pad 3 status"
            },
            "SAR_TOUCH_STATUS4": {
              "offset": "0xE8",
              "size": 32,
              "description": "Touch pad 4 status"
            },
            "SAR_TOUCH_STATUS5": {
              "offset": "0xEC",
              "size": 32,
              "description": "Touch pad 5 status"
            },
            "SAR_TOUCH_STATUS6": {
              "offset": "0xF0",
              "size": 32,
              "description": "Touch pad 6 status"
            },
            "SAR_TOUCH_STATUS7": {
              "offset": "0xF4",
              "size": 32,
              "description": "Touch pad 7 status"
            },
            "SAR_TOUCH_STATUS8": {
              "offset": "0xF8",
              "size": 32,
              "description": "Touch pad 8 status"
            },
            "SAR_TOUCH_STATUS9": {
              "offset": "0xFC",
              "size": 32,
              "description": "Touch pad 9 status"
            },
            "SAR_TOUCH_STATUS10": {
              "offset": "0x100",
              "size": 32,
              "description": "Touch pad 10 status"
            },
            "SAR_TOUCH_STATUS11": {
              "offset": "0x104",
              "size": 32,
              "description": "Touch pad 11 status"
            },
            "SAR_TOUCH_STATUS12": {
              "offset": "0x108",
              "size": 32,
              "description": "Touch pad 12 status"
            },
            "SAR_TOUCH_STATUS13": {
              "offset": "0x10C",
              "size": 32,
              "description": "Touch pad 13 status"
            },
            "SAR_TOUCH_STATUS14": {
              "offset": "0x110",
              "size": 32,
              "description": "Touch pad 14 status"
            },
            "SAR_TOUCH_STATUS15": {
              "offset": "0x114",
              "size": 32,
              "description": "Touch sleep pad status"
            },
            "SAR_TOUCH_STATUS16": {
              "offset": "0x118",
              "size": 32,
              "description": "Touch approach count status"
            },
            "SAR_DAC_CTRL1": {
              "offset": "0x11C",
              "size": 32,
              "description": "DAC control"
            },
            "SAR_DAC_CTRL2": {
              "offset": "0x120",
              "size": 32,
              "description": "DAC output control"
            },
            "SAR_COCPU_STATE": {
              "offset": "0x124",
              "size": 32,
              "description": "ULP-RISCV status"
            },
            "SAR_COCPU_INT_RAW": {
              "offset": "0x128",
              "size": 32,
              "description": "Interrupt raw bit of ULP-RISCV"
            },
            "SAR_COCPU_INT_ENA": {
              "offset": "0x12C",
              "size": 32,
              "description": "Interrupt enable bit of ULP-RISCV"
            },
            "SAR_COCPU_INT_ST": {
              "offset": "0x130",
              "size": 32,
              "description": "Interrupt status bit of ULP-RISCV"
            },
            "SAR_COCPU_INT_CLR": {
              "offset": "0x134",
              "size": 32,
              "description": "Interrupt clear bit of ULP-RISCV"
            },
            "SAR_COCPU_DEBUG": {
              "offset": "0x138",
              "size": 32,
              "description": "ULP-RISCV debug register"
            },
            "SAR_HALL_CTRL": {
              "offset": "0x13C",
              "size": 32,
              "description": "hall control"
            },
            "SAR_NOUSE": {
              "offset": "0x140",
              "size": 32,
              "description": "sar nouse"
            },
            "SAR_IO_MUX_CONF": {
              "offset": "0x144",
              "size": 32,
              "description": "Configure and reset IO MUX"
            },
            "SARDATE": {
              "offset": "0x148",
              "size": 32,
              "description": "Version Control Register"
            }
          },
          "bits": {
            "SAR_READER1_CTRL": {
              "SAR1_CLK_DIV": {
                "bit": 0,
                "description": "Clock divider.",
                "width": 8
              },
              "SAR1_CLK_GATED": {
                "bit": 18,
                "description": "SAR1_CLK_GATED"
              },
              "SAR1_SAMPLE_NUM": {
                "bit": 19,
                "description": "SAR1_SAMPLE_NUM",
                "width": 8
              },
              "SAR1_DATA_INV": {
                "bit": 28,
                "description": "Invert SAR ADC1 data."
              },
              "SAR1_INT_EN": {
                "bit": 29,
                "description": "Enable SAR ADC1 to send out interrupt."
              }
            },
            "SAR_READER1_STATUS": {
              "SAR1_READER_STATUS": {
                "bit": 0,
                "description": "SAR1_READER_STATUS",
                "width": 32
              }
            },
            "SAR_MEAS1_CTRL1": {
              "RTC_SARADC_RESET": {
                "bit": 22,
                "description": "SAR ADC software reset."
              },
              "RTC_SARADC_CLKGATE_EN": {
                "bit": 23,
                "description": "Enable bit of SAR ADC clock gate."
              },
              "FORCE_XPD_AMP": {
                "bit": 24,
                "description": "FORCE_XPD_AMP",
                "width": 2
              },
              "AMP_RST_FB_FORCE": {
                "bit": 26,
                "description": "AMP_RST_FB_FORCE",
                "width": 2
              },
              "AMP_SHORT_REF_FORCE": {
                "bit": 28,
                "description": "AMP_SHORT_REF_FORCE",
                "width": 2
              },
              "AMP_SHORT_REF_GND_FORCE": {
                "bit": 30,
                "description": "AMP_SHORT_REF_GND_FORCE",
                "width": 2
              }
            },
            "SAR_MEAS1_CTRL2": {
              "MEAS1_DATA_SAR": {
                "bit": 0,
                "description": "SAR ADC1 data",
                "width": 16
              },
              "MEAS1_DONE_SAR": {
                "bit": 16,
                "description": "Indicate SAR ADC1 conversion is done."
              },
              "MEAS1_START_SAR": {
                "bit": 17,
                "description": "SAR ADC1 controller (in RTC) starts conversion, active only when SENS_MEAS1_START_FORCE = 1."
              },
              "MEAS1_START_FORCE": {
                "bit": 18,
                "description": "1: SAR ADC1 controller (in RTC) is started by software. 0: SAR ADC1 controller is started by ULP coprocessor."
              },
              "SAR1_EN_PAD": {
                "bit": 19,
                "description": "SAR ADC1 pad enable bitmap, active only when SENS_SAR1_EN_PAD_FORCE = 1.",
                "width": 12
              },
              "SAR1_EN_PAD_FORCE": {
                "bit": 31,
                "description": "1: SAR ADC1 pad enable bitmap is controlled by software. 0: SAR ADC1 pad enable bitmap is controlled by ULP coprocessor."
              }
            },
            "SAR_MEAS1_MUX": {
              "SAR1_DIG_FORCE": {
                "bit": 31,
                "description": "1: SAR ADC1 controlled by DIG ADC1 CTRL"
              }
            },
            "SAR_ATTEN1": {
              "SAR1_ATTEN": {
                "bit": 0,
                "description": "2-bit attenuation for each pad. [1:0] is used for channel 0, [3:2] is used for channel 1, etc.",
                "width": 32
              }
            },
            "SAR_AMP_CTRL1": {
              "SAR_AMP_WAIT1": {
                "bit": 0,
                "description": "SAR_AMP_WAIT1",
                "width": 16
              },
              "SAR_AMP_WAIT2": {
                "bit": 16,
                "description": "SAR_AMP_WAIT2",
                "width": 16
              }
            },
            "SAR_AMP_CTRL2": {
              "SAR1_DAC_XPD_FSM_IDLE": {
                "bit": 0,
                "description": "SAR1_DAC_XPD_FSM_IDLE"
              },
              "XPD_SAR_AMP_FSM_IDLE": {
                "bit": 1,
                "description": "XPD_SAR_AMP_FSM_IDLE"
              },
              "AMP_RST_FB_FSM_IDLE": {
                "bit": 2,
                "description": "AMP_RST_FB_FSM_IDLE"
              },
              "AMP_SHORT_REF_FSM_IDLE": {
                "bit": 3,
                "description": "AMP_SHORT_REF_FSM_IDLE"
              },
              "AMP_SHORT_REF_GND_FSM_IDLE": {
                "bit": 4,
                "description": "AMP_SHORT_REF_GND_FSM_IDLE"
              },
              "XPD_SAR_FSM_IDLE": {
                "bit": 5,
                "description": "XPD_SAR_FSM_IDLE"
              },
              "SAR_RSTB_FSM_IDLE": {
                "bit": 6,
                "description": "SAR_RSTB_FSM_IDLE"
              },
              "SAR_AMP_WAIT3": {
                "bit": 16,
                "description": "SAR_AMP_WAIT3",
                "width": 16
              }
            },
            "SAR_AMP_CTRL3": {
              "SAR1_DAC_XPD_FSM": {
                "bit": 0,
                "description": "Control of DAC. 4\u2019b0010: disable DAC. 4\u2019b0000: power up DAC by FSM. 4\u2019b0011: power up DAC by software.",
                "width": 4
              },
              "XPD_SAR_AMP_FSM": {
                "bit": 4,
                "description": "XPD_SAR_AMP_FSM",
                "width": 4
              },
              "AMP_RST_FB_FSM": {
                "bit": 8,
                "description": "AMP_RST_FB_FSM",
                "width": 4
              },
              "AMP_SHORT_REF_FSM": {
                "bit": 12,
                "description": "AMP_SHORT_REF_FSM",
                "width": 4
              },
              "AMP_SHORT_REF_GND_FSM": {
                "bit": 16,
                "description": "AMP_SHORT_REF_GND_FSM",
                "width": 4
              },
              "XPD_SAR_FSM": {
                "bit": 20,
                "description": "XPD_SAR_FSM",
                "width": 4
              },
              "SAR_RSTB_FSM": {
                "bit": 24,
                "description": "SAR_RSTB_FSM",
                "width": 4
              }
            },
            "SAR_READER2_CTRL": {
              "SAR2_CLK_DIV": {
                "bit": 0,
                "description": "clock divider",
                "width": 8
              },
              "SAR2_WAIT_ARB_CYCLE": {
                "bit": 16,
                "description": "wait arbit stable after sar_done",
                "width": 2
              },
              "SAR2_CLK_GATED": {
                "bit": 18,
                "description": "SAR2_CLK_GATED"
              },
              "SAR2_SAMPLE_NUM": {
                "bit": 19,
                "description": "SAR2_SAMPLE_NUM",
                "width": 8
              },
              "SAR2_DATA_INV": {
                "bit": 29,
                "description": "Invert SAR ADC2 data"
              },
              "SAR2_INT_EN": {
                "bit": 30,
                "description": "enable saradc2 to send out interrupt"
              }
            },
            "SAR_READER2_STATUS": {
              "SAR2_READER_STATUS": {
                "bit": 0,
                "description": "SAR2_READER_STATUS",
                "width": 32
              }
            },
            "SAR_MEAS2_CTRL1": {
              "SAR2_CNTL_STATE": {
                "bit": 0,
                "description": "saradc2_cntl_fsm",
                "width": 3
              },
              "SAR2_PWDET_CAL_EN": {
                "bit": 3,
                "description": "rtc control pwdet enable"
              },
              "SAR2_PKDET_CAL_EN": {
                "bit": 4,
                "description": "rtc control pkdet enable"
              },
              "SAR2_EN_TEST": {
                "bit": 5,
                "description": "SAR2_EN_TEST"
              },
              "SAR2_RSTB_FORCE": {
                "bit": 6,
                "description": "SAR2_RSTB_FORCE",
                "width": 2
              },
              "SAR2_STANDBY_WAIT": {
                "bit": 8,
                "description": "SAR2_STANDBY_WAIT",
                "width": 8
              },
              "SAR2_RSTB_WAIT": {
                "bit": 16,
                "description": "SAR2_RSTB_WAIT",
                "width": 8
              },
              "SAR2_XPD_WAIT": {
                "bit": 24,
                "description": "SAR2_XPD_WAIT",
                "width": 8
              }
            },
            "SAR_MEAS2_CTRL2": {
              "MEAS2_DATA_SAR": {
                "bit": 0,
                "description": "SAR ADC2 data.",
                "width": 16
              },
              "MEAS2_DONE_SAR": {
                "bit": 16,
                "description": "Indicate SAR ADC2 conversion is done."
              },
              "MEAS2_START_SAR": {
                "bit": 17,
                "description": "SAR ADC2 controller (in RTC) starts conversion, active only when SENS_MEAS2_START_FORCE = 1."
              },
              "MEAS2_START_FORCE": {
                "bit": 18,
                "description": "1: SAR ADC2 controller (in RTC) is started by software. 0: SAR ADC2 controller is started by ULP coprocessor."
              },
              "SAR2_EN_PAD": {
                "bit": 19,
                "description": "SAR ADC2 pad enable bitmap, active only whenSENS_SAR2_EN_PAD_FORCE = 1.",
                "width": 12
              },
              "SAR2_EN_PAD_FORCE": {
                "bit": 31,
                "description": "1: SAR ADC2 pad enable bitmap is controlled by software. 0: SAR ADC2 pad enable bitmap is controlled by ULP coprocessor."
              }
            },
            "SAR_MEAS2_MUX": {
              "SAR2_PWDET_CCT": {
                "bit": 28,
                "description": "SAR2_PWDET_CCT, PA power detector capacitance tuning.",
                "width": 3
              },
              "SAR2_RTC_FORCE": {
                "bit": 31,
                "description": "In sleep, force to use RTC to control ADC."
              }
            },
            "SAR_ATTEN2": {
              "SAR2_ATTEN": {
                "bit": 0,
                "description": "2-bit attenuation for each pad. [1:0] is used for channel 0, [3:2] is used for channel 1, etc.",
                "width": 32
              }
            },
            "SAR_POWER_XPD_SAR": {
              "FORCE_XPD_SAR": {
                "bit": 29,
                "description": "FORCE_XPD_SAR",
                "width": 2
              },
              "SARCLK_EN": {
                "bit": 31,
                "description": "SARCLK_EN"
              }
            },
            "SAR_SLAVE_ADDR1": {
              "I2C_SLAVE_ADDR1": {
                "bit": 0,
                "description": "RTC I2C slave address 1",
                "width": 11
              },
              "I2C_SLAVE_ADDR0": {
                "bit": 11,
                "description": "RTC I2C slave address 0",
                "width": 11
              },
              "MEAS_STATUS": {
                "bit": 22,
                "description": "MEAS_STATUS",
                "width": 8
              }
            },
            "SAR_SLAVE_ADDR2": {
              "I2C_SLAVE_ADDR3": {
                "bit": 0,
                "description": "RTC I2C slave address 3",
                "width": 11
              },
              "I2C_SLAVE_ADDR2": {
                "bit": 11,
                "description": "RTC I2C slave address 2",
                "width": 11
              }
            },
            "SAR_SLAVE_ADDR3": {
              "I2C_SLAVE_ADDR5": {
                "bit": 0,
                "description": "RTC I2C slave address 5",
                "width": 11
              },
              "I2C_SLAVE_ADDR4": {
                "bit": 11,
                "description": "RTC I2C slave address 4",
                "width": 11
              }
            },
            "SAR_SLAVE_ADDR4": {
              "I2C_SLAVE_ADDR7": {
                "bit": 0,
                "description": "RTC I2C slave address 7",
                "width": 11
              },
              "I2C_SLAVE_ADDR6": {
                "bit": 11,
                "description": "RTC I2C slave address 6",
                "width": 11
              }
            },
            "SAR_TSENS_CTRL": {
              "TSENS_OUT": {
                "bit": 0,
                "description": "Temperature sensor data out.",
                "width": 8
              },
              "TSENS_READY": {
                "bit": 8,
                "description": "Indicate temperature sensor out ready."
              },
              "TSENS_INT_EN": {
                "bit": 12,
                "description": "Enable temperature sensor to send out interrupt."
              },
              "TSENS_IN_INV": {
                "bit": 13,
                "description": "Invert temperature sensor data."
              },
              "TSENS_CLK_DIV": {
                "bit": 14,
                "description": "Temperature sensor clock divider.",
                "width": 8
              },
              "TSENS_POWER_UP": {
                "bit": 22,
                "description": "Temperature sensor power up."
              },
              "TSENS_POWER_UP_FORCE": {
                "bit": 23,
                "description": "1: dump out and power up controlled by software. 0: by FSM."
              },
              "TSENS_DUMP_OUT": {
                "bit": 24,
                "description": "Temperature sensor dump out only active when SENS_TSENS_POWER_UP_FORCE = 1."
              }
            },
            "SAR_TSENS_CTRL2": {
              "TSENS_XPD_WAIT": {
                "bit": 0,
                "description": "TSENS_XPD_WAIT",
                "width": 12
              },
              "TSENS_XPD_FORCE": {
                "bit": 12,
                "description": "TSENS_XPD_FORCE",
                "width": 2
              },
              "TSENS_CLK_INV": {
                "bit": 14,
                "description": "TSENS_CLK_INV"
              },
              "TSENS_CLKGATE_EN": {
                "bit": 15,
                "description": "Enable temperature sensor clock."
              },
              "TSENS_RESET": {
                "bit": 16,
                "description": "Reset temperature sensor."
              }
            },
            "SAR_I2C_CTRL": {
              "SAR_I2C_CTRL": {
                "bit": 0,
                "description": "RTC I2C control data. Active only when SENS_SAR_I2C_START_FORCE =\n1.",
                "width": 28
              },
              "SAR_I2C_START": {
                "bit": 28,
                "description": "Start RTC I2C. Active only when SENS_SAR_I2C_START_FORCE = 1"
              },
              "SAR_I2C_START_FORCE": {
                "bit": 29,
                "description": "0: RTC I2C started by FSM. 1: RTC I2C started by software."
              }
            },
            "SAR_TOUCH_CONF": {
              "TOUCH_OUTEN": {
                "bit": 0,
                "description": "Enable touch controller output.",
                "width": 15
              },
              "TOUCH_STATUS_CLR": {
                "bit": 15,
                "description": "Clear all touch active status."
              },
              "TOUCH_DATA_SEL": {
                "bit": 16,
                "description": "0 and 1: touch_raw_data; 2: base_line; 3: touch_smooth_data.",
                "width": 2
              },
              "TOUCH_DENOISE_END": {
                "bit": 18,
                "description": "Touch denoise done."
              },
              "TOUCH_UNIT_END": {
                "bit": 19,
                "description": "Indicate the completion of sampling."
              },
              "TOUCH_APPROACH_PAD2": {
                "bit": 20,
                "description": "Indicate which pad is selected as proximity pad2",
                "width": 4
              },
              "TOUCH_APPROACH_PAD1": {
                "bit": 24,
                "description": "Indicate which pad is selected as proximity pad1",
                "width": 4
              },
              "TOUCH_APPROACH_PAD0": {
                "bit": 28,
                "description": "Indicate which pad is selected as proximity pad0",
                "width": 4
              }
            },
            "SAR_TOUCH_THRES1": {
              "TOUCH_OUT_TH1": {
                "bit": 0,
                "description": "Finger threshold for touch pad 1",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES2": {
              "TOUCH_OUT_TH2": {
                "bit": 0,
                "description": "Finger threshold for touch pad 2",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES3": {
              "TOUCH_OUT_TH3": {
                "bit": 0,
                "description": "Finger threshold for touch pad 3",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES4": {
              "TOUCH_OUT_TH4": {
                "bit": 0,
                "description": "Finger threshold for touch pad 4",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES5": {
              "TOUCH_OUT_TH5": {
                "bit": 0,
                "description": "Finger threshold for touch pad 5",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES6": {
              "TOUCH_OUT_TH6": {
                "bit": 0,
                "description": "Finger threshold for touch pad 6",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES7": {
              "TOUCH_OUT_TH7": {
                "bit": 0,
                "description": "Finger threshold for touch pad 7",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES8": {
              "TOUCH_OUT_TH8": {
                "bit": 0,
                "description": "Finger threshold for touch pad 8",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES9": {
              "TOUCH_OUT_TH9": {
                "bit": 0,
                "description": "Finger threshold for touch pad 9",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES10": {
              "TOUCH_OUT_TH10": {
                "bit": 0,
                "description": "Finger threshold for touch pad 10",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES11": {
              "TOUCH_OUT_TH11": {
                "bit": 0,
                "description": "Finger threshold for touch pad 11",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES12": {
              "TOUCH_OUT_TH12": {
                "bit": 0,
                "description": "Finger threshold for touch pad 12",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES13": {
              "TOUCH_OUT_TH13": {
                "bit": 0,
                "description": "Finger threshold for touch pad 13",
                "width": 22
              }
            },
            "SAR_TOUCH_THRES14": {
              "TOUCH_OUT_TH14": {
                "bit": 0,
                "description": "Finger threshold for touch pad 14",
                "width": 22
              }
            },
            "SAR_TOUCH_CHN_ST": {
              "TOUCH_PAD_ACTIVE": {
                "bit": 0,
                "description": "Touch active status",
                "width": 15
              },
              "TOUCH_CHANNEL_CLR": {
                "bit": 15,
                "description": "Clear touch channel",
                "width": 15
              },
              "TOUCH_MEAS_DONE": {
                "bit": 31,
                "description": "Signal flag that indicates one touch pad is done."
              }
            },
            "SAR_TOUCH_STATUS0": {
              "TOUCH_DENOISE_DATA": {
                "bit": 0,
                "description": "Denoise measure value from touch sensor 0.",
                "width": 22
              },
              "TOUCH_SCAN_CURR": {
                "bit": 22,
                "description": "Current pad in scan status",
                "width": 4
              }
            },
            "SAR_TOUCH_STATUS1": {
              "TOUCH_PAD1_DATA": {
                "bit": 0,
                "description": "The data of touch pad 1, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD1_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 1 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS2": {
              "TOUCH_PAD2_DATA": {
                "bit": 0,
                "description": "The data of touch pad 2, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD2_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 2 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS3": {
              "TOUCH_PAD3_DATA": {
                "bit": 0,
                "description": "The data of touch pad 3, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD3_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 3 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS4": {
              "TOUCH_PAD4_DATA": {
                "bit": 0,
                "description": "The data of touch pad 4, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD4_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 4 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS5": {
              "TOUCH_PAD5_DATA": {
                "bit": 0,
                "description": "The data of touch pad 5, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD5_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 5 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS6": {
              "TOUCH_PAD6_DATA": {
                "bit": 0,
                "description": "The data of touch pad 6, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD6_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 6 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS7": {
              "TOUCH_PAD7_DATA": {
                "bit": 0,
                "description": "The data of touch pad 7, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD7_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 7 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS8": {
              "TOUCH_PAD8_DATA": {
                "bit": 0,
                "description": "The data of touch pad 8, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD8_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 8 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS9": {
              "TOUCH_PAD9_DATA": {
                "bit": 0,
                "description": "The data of touch pad 9, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD9_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 9 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS10": {
              "TOUCH_PAD10_DATA": {
                "bit": 0,
                "description": "The data of touch pad 10, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD10_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 10 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS11": {
              "TOUCH_PAD11_DATA": {
                "bit": 0,
                "description": "The data of touch pad 11, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD11_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 11 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS12": {
              "TOUCH_PAD12_DATA": {
                "bit": 0,
                "description": "The data of touch pad 12, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD12_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 12 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS13": {
              "TOUCH_PAD13_DATA": {
                "bit": 0,
                "description": "The data of touch pad 13, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD13_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 13 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS14": {
              "TOUCH_PAD14_DATA": {
                "bit": 0,
                "description": "The data of touch pad 14, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_PAD14_DEBOUNCE": {
                "bit": 29,
                "description": "Touch pad 14 debounce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS15": {
              "TOUCH_SLP_DATA": {
                "bit": 0,
                "description": "The data of touch sleep pad, depending on the setting of SENS_TOUCH_DATA_SEL.",
                "width": 22
              },
              "TOUCH_SLP_DEBOUNCE": {
                "bit": 29,
                "description": "Touch sleep pad debouce value.",
                "width": 3
              }
            },
            "SAR_TOUCH_STATUS16": {
              "TOUCH_APPROACH_PAD2_CNT": {
                "bit": 0,
                "description": "Count status of proximity pad 2.",
                "width": 8
              },
              "TOUCH_APPROACH_PAD1_CNT": {
                "bit": 8,
                "description": "Count status of proximity pad 1.",
                "width": 8
              },
              "TOUCH_APPROACH_PAD0_CNT": {
                "bit": 16,
                "description": "Count status of proximity pad 0.",
                "width": 8
              },
              "TOUCH_SLP_APPROACH_CNT": {
                "bit": 24,
                "description": "Count status of sleep pad in proximity mode.",
                "width": 8
              }
            },
            "SAR_DAC_CTRL1": {
              "SW_FSTEP": {
                "bit": 0,
                "description": "Frequency step for CW generator can be used to adjust the frequency.",
                "width": 16
              },
              "SW_TONE_EN": {
                "bit": 16,
                "description": "0: disable CW generator. 1: enable CW generator."
              },
              "DEBUG_BIT_SEL": {
                "bit": 17,
                "description": "DEBUG_BIT_SEL",
                "width": 5
              },
              "DAC_DIG_FORCE": {
                "bit": 22,
                "description": "0: DAC1 and DAC2 do not use DMA. 1: DAC1 and DAC2 use DMA."
              },
              "DAC_CLK_FORCE_LOW": {
                "bit": 23,
                "description": "1: force PDAC_CLK to low"
              },
              "DAC_CLK_FORCE_HIGH": {
                "bit": 24,
                "description": "1: force PDAC_CLK to high"
              },
              "DAC_CLK_INV": {
                "bit": 25,
                "description": "1: invert PDAC_CLK."
              },
              "DAC_RESET": {
                "bit": 26,
                "description": "Reset DAC by software."
              },
              "DAC_CLKGATE_EN": {
                "bit": 27,
                "description": "DAC clock gate enable bit."
              }
            },
            "SAR_DAC_CTRL2": {
              "DAC_DC1": {
                "bit": 0,
                "description": "DC offset for DAC1 CW generator.",
                "width": 8
              },
              "DAC_DC2": {
                "bit": 8,
                "description": "DC offset for DAC2 CW generator.",
                "width": 8
              },
              "DAC_SCALE1": {
                "bit": 16,
                "description": "DAC1 scaling. 00: no scale. 01: scale to 1/2. 10: scale to 1/4. 11: scale to 1/8.",
                "width": 2
              },
              "DAC_SCALE2": {
                "bit": 18,
                "description": "DAC2 scaling. 00: no scale. 01: scale to 1/2. 10: scale to 1/4. 11: scale to 1/8.",
                "width": 2
              },
              "DAC_INV1": {
                "bit": 20,
                "description": "Invert DAC1. 00: do not invert any bits. 01: invert all bits. 10: invert MSB. 11: invert all bits except MSB.",
                "width": 2
              },
              "DAC_INV2": {
                "bit": 22,
                "description": "Invert DAC2. 00: do not invert any bits. 01: invert all bits. 10: invert MSB. 11: invert all bits except MSB.",
                "width": 2
              },
              "DAC_CW_EN1": {
                "bit": 24,
                "description": "1: select CW generator as source for PDAC1_DAC. 0: select register RT- CIO_PDAC1_DAC as source for PDAC1_DAC."
              },
              "DAC_CW_EN2": {
                "bit": 25,
                "description": "1: select CW generator as source for PDAC2_DAC. 0: select register RT- CIO_PDAC2_DAC as source for PDAC2_DAC."
              }
            },
            "SAR_COCPU_STATE": {
              "COCPU_DBG_TRIGGER": {
                "bit": 25,
                "description": "Trigger ULP-RISCV debug registers"
              },
              "COCPU_CLK_EN": {
                "bit": 26,
                "description": "Check ULP-RISCV whether clk on"
              },
              "COCPU_RESET_N": {
                "bit": 27,
                "description": "Check ULP-RISCV whether in reset state"
              },
              "COCPU_EOI": {
                "bit": 28,
                "description": "Check ULP-RISCV whether in interrupt state"
              },
              "COCPU_TRAP": {
                "bit": 29,
                "description": "Check ULP-RISCV whether in trap state"
              },
              "COCPU_EBREAK": {
                "bit": 30,
                "description": "Check ULP-RISCV whether in ebreak"
              }
            },
            "SAR_COCPU_INT_RAW": {
              "COCPU_TOUCH_DONE_INT_RAW": {
                "bit": 0,
                "description": "TOUCH_DONE_INT interrupt raw bit"
              },
              "COCPU_TOUCH_INACTIVE_INT_RAW": {
                "bit": 1,
                "description": "TOUCH_INACTIVE_INT interrupt raw bit"
              },
              "COCPU_TOUCH_ACTIVE_INT_RAW": {
                "bit": 2,
                "description": "TOUCH_ACTIVE_INT interrupt raw bit"
              },
              "COCPU_SARADC1_INT_RAW": {
                "bit": 3,
                "description": "SARADC1_DONE_INT interrupt raw bit"
              },
              "COCPU_SARADC2_INT_RAW": {
                "bit": 4,
                "description": "SARADC2_DONE_INT interrupt raw bit"
              },
              "COCPU_TSENS_INT_RAW": {
                "bit": 5,
                "description": "TSENS_DONE_INT interrupt raw bit"
              },
              "COCPU_START_INT_RAW": {
                "bit": 6,
                "description": "RISCV_START_INT interrupt raw bit"
              },
              "COCPU_SW_INT_RAW": {
                "bit": 7,
                "description": "SW_INT interrupt raw bit"
              },
              "COCPU_SWD_INT_RAW": {
                "bit": 8,
                "description": "SWD_INT interrupt raw bit"
              }
            },
            "SAR_COCPU_INT_ENA": {
              "COCPU_TOUCH_DONE_INT_ENA": {
                "bit": 0,
                "description": "TOUCH_DONE_INT interrupt enable bit"
              },
              "COCPU_TOUCH_INACTIVE_INT_ENA": {
                "bit": 1,
                "description": "TOUCH_INACTIVE_INT interrupt enable bit"
              },
              "COCPU_TOUCH_ACTIVE_INT_ENA": {
                "bit": 2,
                "description": "TOUCH_ACTIVE_INT interrupt enable bit"
              },
              "COCPU_SARADC1_INT_ENA": {
                "bit": 3,
                "description": "SARADC1_DONE_INT interrupt enable bit"
              },
              "COCPU_SARADC2_INT_ENA": {
                "bit": 4,
                "description": "SARADC2_DONE_INT interrupt enable bit"
              },
              "COCPU_TSENS_INT_ENA": {
                "bit": 5,
                "description": "TSENS_DONE_INT interrupt enable bit"
              },
              "COCPU_START_INT_ENA": {
                "bit": 6,
                "description": "RISCV_START_INT interrupt enable bit"
              },
              "COCPU_SW_INT_ENA": {
                "bit": 7,
                "description": "SW_INT interrupt enable bit"
              },
              "COCPU_SWD_INT_ENA": {
                "bit": 8,
                "description": "SWD_INT interrupt enable bit"
              }
            },
            "SAR_COCPU_INT_ST": {
              "COCPU_TOUCH_DONE_INT_ST": {
                "bit": 0,
                "description": "TOUCH_DONE_INT interrupt status bit"
              },
              "COCPU_TOUCH_INACTIVE_INT_ST": {
                "bit": 1,
                "description": "TOUCH_INACTIVE_INT interrupt status bit"
              },
              "COCPU_TOUCH_ACTIVE_INT_ST": {
                "bit": 2,
                "description": "TOUCH_ACTIVE_INT interrupt status bit"
              },
              "COCPU_SARADC1_INT_ST": {
                "bit": 3,
                "description": "SARADC1_DONE_INT interrupt status bit"
              },
              "COCPU_SARADC2_INT_ST": {
                "bit": 4,
                "description": "SARADC2_DONE_INT interrupt status bit"
              },
              "COCPU_TSENS_INT_ST": {
                "bit": 5,
                "description": "TSENS_DONE_INT interrupt status bit"
              },
              "COCPU_START_INT_ST": {
                "bit": 6,
                "description": "RISCV_START_INT interrupt status bit"
              },
              "COCPU_SW_INT_ST": {
                "bit": 7,
                "description": "SW_INT interrupt status bit"
              },
              "COCPU_SWD_INT_ST": {
                "bit": 8,
                "description": "SWD_INT interrupt status bit"
              }
            },
            "SAR_COCPU_INT_CLR": {
              "COCPU_TOUCH_DONE_INT_CLR": {
                "bit": 0,
                "description": "TOUCH_DONE_INT interrupt clear bit"
              },
              "COCPU_TOUCH_INACTIVE_INT_CLR": {
                "bit": 1,
                "description": "TOUCH_INACTIVE_INT interrupt clear bit"
              },
              "COCPU_TOUCH_ACTIVE_INT_CLR": {
                "bit": 2,
                "description": "TOUCH_ACTIVE_INT interrupt clear bit"
              },
              "COCPU_SARADC1_INT_CLR": {
                "bit": 3,
                "description": "SARADC1_DONE_INT interrupt clear bit"
              },
              "COCPU_SARADC2_INT_CLR": {
                "bit": 4,
                "description": "SARADC2_DONE_INT interrupt clear bit"
              },
              "COCPU_TSENS_INT_CLR": {
                "bit": 5,
                "description": "TSENS_DONE_INT interrupt clear bit"
              },
              "COCPU_START_INT_CLR": {
                "bit": 6,
                "description": "RISCV_START_INT interrupt clear bit"
              },
              "COCPU_SW_INT_CLR": {
                "bit": 7,
                "description": "SW_INT interrupt clear bit"
              },
              "COCPU_SWD_INT_CLR": {
                "bit": 8,
                "description": "SWD_INT interrupt clear bit"
              }
            },
            "SAR_COCPU_DEBUG": {
              "COCPU_PC": {
                "bit": 0,
                "description": "ULP-RISCV Program counter",
                "width": 13
              },
              "COCPU_MEM_VLD": {
                "bit": 13,
                "description": "ULP-RISCV memory valid output"
              },
              "COCPU_MEM_RDY": {
                "bit": 14,
                "description": "ULP-RISCV memory ready input"
              },
              "COCPU_MEM_WEN": {
                "bit": 15,
                "description": "ULP-RISCV memory write enable output",
                "width": 4
              },
              "COCPU_MEM_ADDR": {
                "bit": 19,
                "description": "ULP-RISCV memory address output",
                "width": 13
              }
            },
            "SAR_HALL_CTRL": {
              "XPD_HALL": {
                "bit": 28,
                "description": "Power on hall sensor and connect to VP and VN"
              },
              "XPD_HALL_FORCE": {
                "bit": 29,
                "description": "1: XPD HALL is controlled by SW. 0: XPD HALL is controlled by FSM in ULP-coprocessor"
              },
              "HALL_PHASE": {
                "bit": 30,
                "description": "Reverse phase of hall sensor"
              },
              "HALL_PHASE_FORCE": {
                "bit": 31,
                "description": "1: HALL PHASE is controlled by SW  0: HALL PHASE is controlled by FSM in ULP-coprocessor"
              }
            },
            "SAR_NOUSE": {
              "SAR_NOUSE": {
                "bit": 0,
                "description": "sar nouse",
                "width": 32
              }
            },
            "SAR_IO_MUX_CONF": {
              "IOMUX_RESET": {
                "bit": 30,
                "description": "Reset IO MUX by software"
              },
              "IOMUX_CLK_GATE_EN": {
                "bit": 31,
                "description": "IO MUX clock gate enable bit"
              }
            },
            "SARDATE": {
              "SAR_DATE": {
                "bit": 0,
                "description": "Version Control Register",
                "width": 28
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x3F403000",
              "irq": 83
            },
            {
              "name": "SPI1",
              "base": "0x3F402000",
              "irq": 32
            },
            {
              "name": "SPI2",
              "base": "0x3F424000",
              "irq": 33
            },
            {
              "name": "SPI3",
              "base": "0x3F425000",
              "irq": 34
            },
            {
              "name": "SPI4",
              "base": "0x3F437000",
              "irq": 85
            }
          ],
          "registers": {
            "CMD": {
              "offset": "0x00",
              "size": 32,
              "description": "Command control register"
            },
            "ADDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Address value"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "SPI control register"
            },
            "CTRL1": {
              "offset": "0x0C",
              "size": 32,
              "description": "SPI control register 1"
            },
            "CTRL2": {
              "offset": "0x10",
              "size": 32,
              "description": "SPI control register 2"
            },
            "CLOCK": {
              "offset": "0x14",
              "size": 32,
              "description": "SPI clock control register"
            },
            "USER": {
              "offset": "0x18",
              "size": 32,
              "description": "SPI USER control register"
            },
            "USER1": {
              "offset": "0x1C",
              "size": 32,
              "description": "SPI USER control register 1"
            },
            "USER2": {
              "offset": "0x20",
              "size": 32,
              "description": "SPI USER control register 2"
            },
            "MOSI_DLEN": {
              "offset": "0x24",
              "size": 32,
              "description": "MOSI length"
            },
            "MISO_DLEN": {
              "offset": "0x28",
              "size": 32,
              "description": "MISO length"
            },
            "MISC": {
              "offset": "0x2C",
              "size": 32,
              "description": "SPI misc register"
            },
            "SLAVE": {
              "offset": "0x30",
              "size": 32,
              "description": "SPI slave control register"
            },
            "SLAVE1": {
              "offset": "0x34",
              "size": 32,
              "description": "SPI slave control register 1"
            },
            "SLV_WRBUF_DLEN": {
              "offset": "0x38",
              "size": 32,
              "description": "SPI slave Wr_BUF interrupt and CONF control register"
            },
            "SLV_RDBUF_DLEN": {
              "offset": "0x3C",
              "size": 32,
              "description": "SPI magic error and slave control register"
            },
            "SLV_RD_BYTE": {
              "offset": "0x40",
              "size": 32,
              "description": "SPI interrupt control register"
            },
            "FSM": {
              "offset": "0x44",
              "size": 32,
              "description": "SPI master status and DMA read byte control register"
            },
            "HOLD": {
              "offset": "0x48",
              "size": 32,
              "description": "SPI hold register"
            },
            "DMA_CONF": {
              "offset": "0x4C",
              "size": 32,
              "description": "SPI DMA control register"
            },
            "DMA_OUT_LINK": {
              "offset": "0x50",
              "size": 32,
              "description": "SPI DMA TX link configuration"
            },
            "DMA_IN_LINK": {
              "offset": "0x54",
              "size": 32,
              "description": "SPI DMA RX link configuration"
            },
            "DMA_INT_ENA": {
              "offset": "0x58",
              "size": 32,
              "description": "SPI DMA interrupt enable register"
            },
            "DMA_INT_RAW": {
              "offset": "0x5C",
              "size": 32,
              "description": "SPI DMA interrupt raw register"
            },
            "DMA_INT_ST": {
              "offset": "0x60",
              "size": 32,
              "description": "SPI DMA interrupt status register"
            },
            "DMA_INT_CLR": {
              "offset": "0x64",
              "size": 32,
              "description": "SPI DMA interrupt clear register"
            },
            "IN_ERR_EOF_DES_ADDR": {
              "offset": "0x68",
              "size": 32,
              "description": "The latest SPI DMA  RX descriptor address receiving error"
            },
            "IN_SUC_EOF_DES_ADDR": {
              "offset": "0x6C",
              "size": 32,
              "description": "The latest SPI DMA  eof RX descriptor address"
            },
            "INLINK_DSCR": {
              "offset": "0x70",
              "size": 32,
              "description": "Current SPI DMA RX descriptor pointer"
            },
            "INLINK_DSCR_BF0": {
              "offset": "0x74",
              "size": 32,
              "description": "Next SPI DMA RX descriptor pointer"
            },
            "INLINK_DSCR_BF1": {
              "offset": "0x78",
              "size": 32,
              "description": "Current SPI DMA RX buffer pointer"
            },
            "OUT_EOF_BFR_DES_ADDR": {
              "offset": "0x7C",
              "size": 32,
              "description": "The latest SPI DMA  eof TX buffer address"
            },
            "OUT_EOF_DES_ADDR": {
              "offset": "0x80",
              "size": 32,
              "description": "The latest SPI DMA  eof TX descriptor address"
            },
            "OUTLINK_DSCR": {
              "offset": "0x84",
              "size": 32,
              "description": "Current SPI DMA TX descriptor pointer"
            },
            "OUTLINK_DSCR_BF0": {
              "offset": "0x88",
              "size": 32,
              "description": "Next SPI DMA TX descriptor pointer"
            },
            "OUTLINK_DSCR_BF1": {
              "offset": "0x8C",
              "size": 32,
              "description": "Current SPI DMA TX buffer pointer"
            },
            "DMA_OUTSTATUS": {
              "offset": "0x90",
              "size": 32,
              "description": "SPI DMA TX status"
            },
            "DMA_INSTATUS": {
              "offset": "0x94",
              "size": 32,
              "description": "SPI DMA RX status"
            },
            "W0": {
              "offset": "0x98",
              "size": 32,
              "description": "Data buffer 0"
            },
            "W1": {
              "offset": "0x9C",
              "size": 32,
              "description": "Data buffer 1"
            },
            "W2": {
              "offset": "0xA0",
              "size": 32,
              "description": "Data buffer 2"
            },
            "W3": {
              "offset": "0xA4",
              "size": 32,
              "description": "Data buffer 3"
            },
            "W4": {
              "offset": "0xA8",
              "size": 32,
              "description": "Data buffer 4"
            },
            "W5": {
              "offset": "0xAC",
              "size": 32,
              "description": "Data buffer 5"
            },
            "W6": {
              "offset": "0xB0",
              "size": 32,
              "description": "Data buffer 6"
            },
            "W7": {
              "offset": "0xB4",
              "size": 32,
              "description": "Data buffer 7"
            },
            "W8": {
              "offset": "0xB8",
              "size": 32,
              "description": "Data buffer 8"
            },
            "W9": {
              "offset": "0xBC",
              "size": 32,
              "description": "Data buffer 9"
            },
            "W10": {
              "offset": "0xC0",
              "size": 32,
              "description": "Data buffer 10"
            },
            "W11": {
              "offset": "0xC4",
              "size": 32,
              "description": "Data buffer 11"
            },
            "W12": {
              "offset": "0xC8",
              "size": 32,
              "description": "Data buffer 12"
            },
            "W13": {
              "offset": "0xCC",
              "size": 32,
              "description": "Data buffer 13"
            },
            "W14": {
              "offset": "0xD0",
              "size": 32,
              "description": "Data buffer 14"
            },
            "W15": {
              "offset": "0xD4",
              "size": 32,
              "description": "Data buffer 15"
            },
            "W16": {
              "offset": "0xD8",
              "size": 32,
              "description": "Data buffer 16"
            },
            "W17": {
              "offset": "0xDC",
              "size": 32,
              "description": "Data buffer 17"
            },
            "DIN_MODE": {
              "offset": "0xE0",
              "size": 32,
              "description": "SPI input delay mode configuration"
            },
            "DIN_NUM": {
              "offset": "0xE4",
              "size": 32,
              "description": "SPI input delay number configuration"
            },
            "DOUT_MODE": {
              "offset": "0xE8",
              "size": 32,
              "description": "SPI output delay mode configuration"
            },
            "DOUT_NUM": {
              "offset": "0xEC",
              "size": 32,
              "description": "SPI output delay number configuration"
            },
            "LCD_CTRL": {
              "offset": "0xF0",
              "size": 32,
              "description": "LCD frame control register"
            },
            "LCD_CTRL1": {
              "offset": "0xF4",
              "size": 32,
              "description": "LCD frame control1 register"
            },
            "LCD_CTRL2": {
              "offset": "0xF8",
              "size": 32,
              "description": "LCD frame control2 register"
            },
            "LCD_D_MODE": {
              "offset": "0xFC",
              "size": 32,
              "description": "LCD delay number"
            },
            "LCD_D_NUM": {
              "offset": "0x100",
              "size": 32,
              "description": "LCD delay mode"
            },
            "REG_DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "SPI version control"
            }
          },
          "bits": {
            "CMD": {
              "CONF_BITLEN": {
                "bit": 0,
                "description": "Define the spi_clk cycles of  SPI_CONF state. Can be configured in CONF state.",
                "width": 23
              },
              "USR": {
                "bit": 24,
                "description": "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. Can not be changed by CONF_buf."
              }
            },
            "ADDR": {
              "USR_ADDR_VALUE": {
                "bit": 0,
                "description": "[31:8]:address to slave, [7:0]:Reserved. Can be configured in CONF state.",
                "width": 32
              }
            },
            "CTRL": {
              "EXT_HOLD_EN": {
                "bit": 2,
                "description": "Set the bit to hold spi. The bit is combined with SPI_USR_PREP_HOLD,SPI_USR_CMD_HOLD,SPI_USR_ADDR_HOLD,SPI_USR_DUMMY_HOLD,SPI_USR_DIN_HOLD,SPI_USR_DOUT_HOLD and SPI_USR_HOLD_POL. Can be configured in CONF state."
              },
              "DUMMY_OUT": {
                "bit": 3,
                "description": "In the dummy phase the signal level of spi is output by the spi controller. Can be configured in CONF state."
              },
              "FADDR_DUAL": {
                "bit": 5,
                "description": "Apply 2-bit mode during addr phase 1:enable 0: disable. Can be configured in CONF state."
              },
              "FADDR_QUAD": {
                "bit": 6,
                "description": "Apply 4-bit mode during addr phase 1:enable 0: disable. Can be configured in CONF state."
              },
              "FADDR_OCT": {
                "bit": 7,
                "description": "Apply 8-bit mode during addr phase 1:enable 0: disable. Can be configured in CONF state."
              },
              "FCMD_DUAL": {
                "bit": 8,
                "description": "Apply 2-bit mode during command phase 1:enable 0: disable. Can be configured in CONF state."
              },
              "FCMD_QUAD": {
                "bit": 9,
                "description": "Apply 4-bit mode during command phase 1:enable 0: disable. Can be configured in CONF state."
              },
              "FCMD_OCT": {
                "bit": 10,
                "description": "Apply 8-bit mode during command phase 1:enable 0: disable. Can be configured in CONF state."
              },
              "FREAD_DUAL": {
                "bit": 14,
                "description": "In the read operations, read-data phase is in 2-bit mode. 1: enable 0: disable. Can be configured in CONF state."
              },
              "FREAD_QUAD": {
                "bit": 15,
                "description": "In the read operations read-data phase is in 4-bit mode. 1: enable 0: disable.  Can be configured in CONF state."
              },
              "FREAD_OCT": {
                "bit": 16,
                "description": "In the read operations read-data phase is in 8-bit mode. 1: enable 0: disable.  Can be configured in CONF state."
              },
              "Q_POL": {
                "bit": 18,
                "description": "The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in CONF state."
              },
              "D_POL": {
                "bit": 19,
                "description": "The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in CONF state."
              },
              "WP": {
                "bit": 21,
                "description": "Write protect signal output when SPI is idle.  1: output high, 0: output low.  Can be configured in CONF state."
              },
              "RD_BIT_ORDER": {
                "bit": 25,
                "description": "In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF state."
              },
              "WR_BIT_ORDER": {
                "bit": 26,
                "description": "In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be configured in CONF state."
              }
            },
            "CTRL1": {
              "CLK_MODE": {
                "bit": 0,
                "description": "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state.",
                "width": 2
              },
              "CLK_MODE_13": {
                "bit": 2,
                "description": "{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6]."
              },
              "RSCK_DATA_OUT": {
                "bit": 3,
                "description": "It saves half a cycle when tsck is the same as rsck. 1: output data at rsck posedge   0: output data at tsck posedge"
              },
              "W16_17_WR_ENA": {
                "bit": 4,
                "description": "1:SPI_BUF16~SPI_BUF17 can be written   0:SPI_BUF16~SPI_BUF17 can not  be written. Can be configured in CONF state."
              },
              "CS_HOLD_DELAY": {
                "bit": 14,
                "description": "SPI cs signal is delayed by spi clock cycles. Can be configured in CONF state.",
                "width": 6
              }
            },
            "CTRL2": {
              "CS_SETUP_TIME": {
                "bit": 0,
                "description": "(cycles+1) of prepare phase by spi clock this bits are combined with SPI_CS_SETUP bit. Can be configured in CONF state.",
                "width": 13
              },
              "CS_HOLD_TIME": {
                "bit": 13,
                "description": "delay cycles of cs pin by spi clock this bits are combined with SPI_CS_HOLD bit. Can be configured in CONF state.",
                "width": 13
              },
              "CS_DELAY_MODE": {
                "bit": 26,
                "description": "spi_cs signal is delayed by spi_clk . 0: zero 1: if SPI_CK_OUT_EDGE or SPI_CK_IDLE_EDGE is set 1 delayed by half cycle  else delayed by one cycle 2: if SPI_CK_OUT_EDGE or  SPI_CK_IDLE_EDGE is set 1 delayed by one cycle, else delayed by half cycle 3: delayed one cycle. Can be configured in CONF state.",
                "width": 3
              },
              "CS_DELAY_NUM": {
                "bit": 29,
                "description": "spi_cs signal is delayed by system clock cycles. Can be configured in CONF state.",
                "width": 2
              }
            },
            "CLOCK": {
              "CLKCNT_L": {
                "bit": 0,
                "description": "In the master mode it must be equal to SPI_CLKCNT_N. In the slave mode it must be 0. Can be configured in CONF state.",
                "width": 6
              },
              "CLKCNT_H": {
                "bit": 6,
                "description": "In the master mode it must be floor((SPI_CLKCNT_N+1)/2-1). In the slave mode it must be 0. Can be configured in CONF state.",
                "width": 6
              },
              "CLKCNT_N": {
                "bit": 12,
                "description": "In the master mode it is the divider of spi_clk. So spi_clk frequency is system/(SPI_CLKDIV_PRE+1)/(SPI_CLKCNT_N+1). Can be configured in CONF state.",
                "width": 6
              },
              "CLKDIV_PRE": {
                "bit": 18,
                "description": "In the master mode it is pre-divider of spi_clk.  Can be configured in CONF state.",
                "width": 13
              },
              "CLK_EQU_SYSCLK": {
                "bit": 31,
                "description": "In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system clock. Can be configured in CONF state."
              }
            },
            "USER": {
              "DOUTDIN": {
                "bit": 0,
                "description": "Set the bit to enable full duplex communication. 1: enable 0: disable. Can be configured in CONF state."
              },
              "QPI_MODE": {
                "bit": 3,
                "description": "Both for master mode and slave mode. 1: spi controller is in QPI mode. 0: others. Can be configured in CONF state."
              },
              "OPI_MODE": {
                "bit": 4,
                "description": "Just for master mode. 1: spi controller is in OPI mode (all in 8-bit mode). 0: others. Can be configured in CONF state."
              },
              "TSCK_I_EDGE": {
                "bit": 5,
                "description": "In the slave mode, this bit can be used to change the polarity of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i."
              },
              "CS_HOLD": {
                "bit": 6,
                "description": "spi cs keep low when spi is in  done  phase. 1: enable 0: disable. Can be configured in CONF state."
              },
              "CS_SETUP": {
                "bit": 7,
                "description": "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. Can be configured in CONF state."
              },
              "RSCK_I_EDGE": {
                "bit": 8,
                "description": "In the slave mode, this bit can be used to change the polarity of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i."
              },
              "CK_OUT_EDGE": {
                "bit": 9,
                "description": "the bit combined with SPI_DOUT_MODE register to set mosi signal delay mode. Can be configured in CONF state."
              },
              "RD_BYTE_ORDER": {
                "bit": 10,
                "description": "In read-data (MISO) phase 1: big-endian 0: little_endian. Can be configured in CONF state."
              },
              "WR_BYTE_ORDER": {
                "bit": 11,
                "description": "In command address write-data (MOSI) phases 1: big-endian 0: litte_endian. Can be configured in CONF state."
              },
              "FWRITE_DUAL": {
                "bit": 12,
                "description": "In the write operations read-data phase is in 2-bit mode. Can be configured in CONF state."
              },
              "FWRITE_QUAD": {
                "bit": 13,
                "description": "In the write operations read-data phase is in 4-bit mode. Can be configured in CONF state."
              },
              "FWRITE_OCT": {
                "bit": 14,
                "description": "In the write operations read-data phase is in 8-bit mode. Can be configured in CONF state."
              },
              "USR_CONF_NXT": {
                "bit": 15,
                "description": "1: Enable the DMA CONF phase of next seg-trans operation, which means seg-trans will continue. 0: The seg-trans will end after the current SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state."
              },
              "SIO": {
                "bit": 16,
                "description": "Set the bit to enable 3-line half duplex communication mosi and miso signals share the same pin. 1: enable 0: disable. Can be configured in CONF state."
              },
              "USR_HOLD_POL": {
                "bit": 17,
                "description": "It is combined with hold bits to set the polarity of spi hold line 1: spi will be held when spi hold line is high 0: spi will be held when spi hold line is low. Can be configured in CONF state."
              },
              "USR_DOUT_HOLD": {
                "bit": 18,
                "description": "spi is hold at data out state the bit are combined with SPI_USR_HOLD_POL bit. Can be configured in CONF state."
              },
              "USR_DIN_HOLD": {
                "bit": 19,
                "description": "spi is hold at data in state the bit are combined with SPI_USR_HOLD_POL bit. Can be configured in CONF state."
              },
              "USR_DUMMY_HOLD": {
                "bit": 20,
                "description": "spi is hold at dummy state the bit are combined with SPI_USR_HOLD_POL bit. Can be configured in CONF state."
              },
              "USR_ADDR_HOLD": {
                "bit": 21,
                "description": "spi is hold at address state the bit are combined with SPI_USR_HOLD_POL bit. Can be configured in CONF state."
              },
              "USR_CMD_HOLD": {
                "bit": 22,
                "description": "spi is hold at command state the bit are combined with SPI_USR_HOLD_POL bit. Can be configured in CONF state."
              },
              "USR_PREP_HOLD": {
                "bit": 23,
                "description": "spi is hold at prepare state the bit are combined with SPI_USR_HOLD_POL bit. Can be configured in CONF state."
              },
              "USR_MISO_HIGHPART": {
                "bit": 24,
                "description": "read-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17. 1: enable 0: disable. Can be configured in CONF state."
              },
              "USR_MOSI_HIGHPART": {
                "bit": 25,
                "description": "write-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17. 1: enable 0: disable.  Can be configured in CONF state."
              },
              "USR_DUMMY_IDLE": {
                "bit": 26,
                "description": "spi clock is disable in dummy phase when the bit is enable. Can be configured in CONF state."
              },
              "USR_MOSI": {
                "bit": 27,
                "description": "This bit enable the write-data phase of an operation. Can be configured in CONF state."
              },
              "USR_MISO": {
                "bit": 28,
                "description": "This bit enable the read-data phase of an operation. Can be configured in CONF state."
              },
              "USR_DUMMY": {
                "bit": 29,
                "description": "This bit enable the dummy phase of an operation. Can be configured in CONF state."
              },
              "USR_ADDR": {
                "bit": 30,
                "description": "This bit enable the address phase of an operation. Can be configured in CONF state."
              },
              "USR_COMMAND": {
                "bit": 31,
                "description": "This bit enable the command phase of an operation. Can be configured in CONF state."
              }
            },
            "USER1": {
              "USR_DUMMY_CYCLELEN": {
                "bit": 0,
                "description": "The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1). Can be configured in CONF state.",
                "width": 8
              },
              "USR_ADDR_BITLEN": {
                "bit": 27,
                "description": "The length in bits of address phase. The register value shall be (bit_num-1). Can be configured in CONF state.",
                "width": 5
              }
            },
            "USER2": {
              "USR_COMMAND_VALUE": {
                "bit": 0,
                "description": "The value of  command. Can be configured in CONF state.",
                "width": 16
              },
              "USR_COMMAND_BITLEN": {
                "bit": 28,
                "description": "The length in bits of command phase. The register value shall be (bit_num-1). Can be configured in CONF state.",
                "width": 4
              }
            },
            "MOSI_DLEN": {
              "USR_MOSI_DBITLEN": {
                "bit": 0,
                "description": "The length in bits of write-data. The register value shall be (bit_num-1). Can be configured in CONF state.",
                "width": 23
              }
            },
            "MISO_DLEN": {
              "USR_MISO_DBITLEN": {
                "bit": 0,
                "description": "The length in bits of  read-data. The register value shall be (bit_num-1). Can be configured in CONF state.",
                "width": 23
              }
            },
            "MISC": {
              "CS0_DIS": {
                "bit": 0,
                "description": "SPI CS0 pin enable, 1: disable CS0, 0: SPI_CS0 signal is from/to CS0 pin. Can be configured in CONF state."
              },
              "CS1_DIS": {
                "bit": 1,
                "description": "SPI CS1 pin enable, 1: disable CS1, 0: SPI_CS1 signal is from/to CS1 pin. Can be configured in CONF state."
              },
              "CS2_DIS": {
                "bit": 2,
                "description": "SPI CS2 pin enable, 1: disable CS2, 0: SPI_CS2 signal is from/to CS2 pin. Can be configured in CONF state."
              },
              "CS3_DIS": {
                "bit": 3,
                "description": "SPI CS3 pin enable, 1: disable CS3, 0: SPI_CS3 signal is from/to CS3 pin. Can be configured in CONF state."
              },
              "CS4_DIS": {
                "bit": 4,
                "description": "SPI CS4 pin enable, 1: disable CS4, 0: SPI_CS4 signal is from/to CS4 pin. Can be configured in CONF state."
              },
              "CS5_DIS": {
                "bit": 5,
                "description": "SPI CS5 pin enable, 1: disable CS5, 0: SPI_CS5 signal is from/to CS5 pin. Can be configured in CONF state."
              },
              "CK_DIS": {
                "bit": 6,
                "description": "1: spi clk out disable,  0: spi clk out enable. Can be configured in CONF state."
              },
              "MASTER_CS_POL": {
                "bit": 7,
                "description": "In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ SPI_MASTER_CS_POL. Can be configured in CONF state.",
                "width": 6
              },
              "CLK_DATA_DTR_EN": {
                "bit": 16,
                "description": "1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0: SPI master DTR mode is  only applied to spi_dqs. This bit should be used with bit 17/18/19."
              },
              "DATA_DTR_EN": {
                "bit": 17,
                "description": "1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN state are in STR mode. Can be configured in CONF state."
              },
              "ADDR_DTR_EN": {
                "bit": 18,
                "description": "1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR mode. Can be configured in CONF state."
              },
              "CMD_DTR_EN": {
                "bit": 19,
                "description": "1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_CMD state are in STR mode. Can be configured in CONF state."
              },
              "CD_DATA_SET": {
                "bit": 20,
                "description": "1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DOUT or SPI_DIN state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state."
              },
              "CD_DUMMY_SET": {
                "bit": 21,
                "description": "1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DUMMY state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state."
              },
              "CD_ADDR_SET": {
                "bit": 22,
                "description": "1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_ADDR state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state."
              },
              "SLAVE_CS_POL": {
                "bit": 23,
                "description": "spi slave input cs polarity select. 1: inv  0: not change. Can be configured in CONF state."
              },
              "DQS_IDLE_EDGE": {
                "bit": 24,
                "description": "The default value of spi_dqs. Can be configured in CONF state."
              },
              "CD_CMD_SET": {
                "bit": 25,
                "description": "1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_CMD state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state."
              },
              "CD_IDLE_EDGE": {
                "bit": 26,
                "description": "The default value of spi_cd. Can be configured in CONF state."
              },
              "CK_IDLE_EDGE": {
                "bit": 29,
                "description": "1: spi clk line is high when idle     0: spi clk line is low when idle. Can be configured in CONF state."
              },
              "CS_KEEP_ACTIVE": {
                "bit": 30,
                "description": "spi cs line keep low when the bit is set. Can be configured in CONF state."
              },
              "QUAD_DIN_PIN_SWAP": {
                "bit": 31,
                "description": "1:  spi quad input swap enable  0:  spi quad input swap disable. Can be configured in CONF state."
              }
            },
            "SLAVE": {
              "TRANS_DONE": {
                "bit": 4,
                "description": "The interrupt raw bit for the completion of any operation in both the master mode and the slave mode.  Can not be changed by CONF_buf."
              },
              "INT_RD_BUF_DONE_EN": {
                "bit": 5,
                "description": "SPI_SLV_RD_BUF_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state."
              },
              "INT_WR_BUF_DONE_EN": {
                "bit": 6,
                "description": "SPI_SLV_WR_BUF_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state."
              },
              "INT_RD_DMA_DONE_EN": {
                "bit": 7,
                "description": "SPI_SLV_RD_DMA_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state."
              },
              "INT_WR_DMA_DONE_EN": {
                "bit": 8,
                "description": "SPI_SLV_WR_DMA_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state."
              },
              "INT_TRANS_DONE_EN": {
                "bit": 9,
                "description": "SPI_TRANS_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state."
              },
              "INT_DMA_SEG_TRANS_EN": {
                "bit": 10,
                "description": "SPI_DMA_SEG_TRANS_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state."
              },
              "SEG_MAGIC_ERR_INT_EN": {
                "bit": 11,
                "description": "1: Enable seg magic value error interrupt. 0: Others. Can be configured in CONF state."
              },
              "TRANS_CNT": {
                "bit": 23,
                "description": "The operations counter in both the master mode and the slave mode.",
                "width": 4
              },
              "TRANS_DONE_AUTO_CLR_EN": {
                "bit": 29,
                "description": "SPI_TRANS_DONE auto clear enable, clear it 3 apb cycles after the pos edge of SPI_TRANS_DONE.  0:disable. 1: enable. Can be configured in CONF state."
              },
              "MODE": {
                "bit": 30,
                "description": "Set SPI work mode. 1: slave mode 0: master mode."
              },
              "SOFT_RESET": {
                "bit": 31,
                "description": "Software reset enable, reset the spi clock line cs line and data lines. Can be configured in CONF state."
              }
            },
            "SLAVE1": {
              "SLV_ADDR_ERR_CLR": {
                "bit": 10,
                "description": "1: Clear SPI_SLV_ADDR_ERR. 0: not valid. Can be changed by CONF_buf."
              },
              "SLV_CMD_ERR_CLR": {
                "bit": 11,
                "description": "1: Clear SPI_SLV_CMD_ERR. 0: not valid.  Can be changed by CONF_buf."
              },
              "SLV_NO_QPI_EN": {
                "bit": 12,
                "description": "1: spi slave QPI mode is not supported. 0: spi slave QPI mode is supported."
              },
              "SLV_ADDR_ERR": {
                "bit": 13,
                "description": "1: The address value of the last SPI transfer is not supported by SPI slave. 0: The address value is supported or no address value is received."
              },
              "SLV_CMD_ERR": {
                "bit": 14,
                "description": "1: The command value of the last SPI transfer is not supported by SPI slave. 0: The command value is supported or no command value is received."
              },
              "SLV_WR_DMA_DONE": {
                "bit": 15,
                "description": "The interrupt raw bit for the completion of dma write operation in the slave mode.  Can not be changed by CONF_buf."
              },
              "SLV_LAST_COMMAND": {
                "bit": 16,
                "description": "In the slave mode it is the value of command.",
                "width": 8
              },
              "SLV_LAST_ADDR": {
                "bit": 24,
                "description": "In the slave mode it is the value of address.",
                "width": 8
              }
            },
            "SLV_WRBUF_DLEN": {
              "SLV_WR_BUF_DONE": {
                "bit": 24,
                "description": "The interrupt raw bit for the completion of write-buffer operation in the slave mode.  Can not be changed by CONF_buf."
              },
              "CONF_BASE_BITLEN": {
                "bit": 25,
                "description": "The basic spi_clk cycles of CONF state. The real cycle length of CONF state, if SPI_USR_CONF is enabled, is SPI_CONF_BASE_BITLEN[6:0] + SPI_CONF_BITLEN[23:0].",
                "width": 7
              }
            },
            "SLV_RDBUF_DLEN": {
              "SLV_DMA_RD_BYTELEN": {
                "bit": 0,
                "description": "In the slave mode it is the length in bytes for read operations. The register value shall be byte_num.",
                "width": 20
              },
              "SLV_RD_BUF_DONE": {
                "bit": 24,
                "description": "The interrupt raw bit for the completion of read-buffer operation in the slave mode.  Can not be changed by CONF_buf."
              },
              "SEG_MAGIC_ERR": {
                "bit": 25,
                "description": "1: The recent magic value in CONF buffer is not right in master DMA seg-trans mode. 0: others."
              }
            },
            "SLV_RD_BYTE": {
              "SLV_DATA_BYTELEN": {
                "bit": 0,
                "description": "The full-duplex or half-duplex data byte length of the last SPI transfer in slave mode. In half-duplex mode, this value is controlled by bits [23:20].",
                "width": 20
              },
              "SLV_RDDMA_BYTELEN_EN": {
                "bit": 20,
                "description": "1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave data length in DMA controlled mode(Rd_DMA). 0: others"
              },
              "SLV_WRDMA_BYTELEN_EN": {
                "bit": 21,
                "description": "1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave data length in DMA controlled mode(Wr_DMA). 0: others"
              },
              "SLV_RDBUF_BYTELEN_EN": {
                "bit": 22,
                "description": "1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave data length in CPU controlled mode(Rd_BUF). 0: others"
              },
              "SLV_WRBUF_BYTELEN_EN": {
                "bit": 23,
                "description": "1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave data length in CPU controlled mode(Wr_BUF). 0: others"
              },
              "DMA_SEG_MAGIC_VALUE": {
                "bit": 24,
                "description": "The magic value of BM table in master DMA seg-trans.",
                "width": 4
              },
              "SLV_RD_DMA_DONE": {
                "bit": 30,
                "description": "The interrupt raw bit for the completion of Rd-DMA operation in the slave mode.  Can not be changed by CONF_buf."
              },
              "USR_CONF": {
                "bit": 31,
                "description": "1: Enable the DMA CONF phase of current seg-trans operation, which means seg-trans will start. 0: This is not seg-trans mode."
              }
            },
            "FSM": {
              "ST": {
                "bit": 0,
                "description": "The status of spi state machine. 0: idle state, 1: preparation state, 2: send command state, 3: send data state, 4: red data state, 5:write data state, 6: wait state, 7: done state.",
                "width": 4
              },
              "MST_DMA_RD_BYTELEN": {
                "bit": 12,
                "description": "Define the master DMA read byte length in non seg-conf-trans or seg-conf-trans mode. Invalid when SPI_RX_EOF_EN is 0. Can be configured in CONF state..",
                "width": 20
              }
            },
            "HOLD": {
              "INT_HOLD_ENA": {
                "bit": 0,
                "description": "This register is for two SPI masters to share the same cs clock and data signals. The bits of one SPI are set, if the other SPI is busy, the SPI will be hold. 1(3): hold at  idle  phase 2: hold at  prepare  phase. Can be configured in CONF state.",
                "width": 2
              },
              "VAL": {
                "bit": 2,
                "description": "spi hold output value, which should be used with SPI_HOLD_OUT_EN. Can be configured in CONF state."
              },
              "OUT_EN": {
                "bit": 3,
                "description": "Enable set spi output hold value to spi_hold_reg. It can be used to hold spi state machine with SPI_EXT_HOLD_EN and other usr hold signals. Can be configured in CONF state."
              },
              "OUT_TIME": {
                "bit": 4,
                "description": "set the hold cycles of output spi_hold signal when SPI_HOLD_OUT_EN is enable. Can be configured in CONF state.",
                "width": 3
              },
              "DMA_SEG_TRANS_DONE": {
                "bit": 7,
                "description": "1:  spi master DMA full-duplex/half-duplex seg-trans ends or slave half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-trans is not ended or not occurred.  Can not be changed by CONF_buf."
              }
            },
            "DMA_CONF": {
              "IN_RST": {
                "bit": 2,
                "description": "The bit is used to reset in dma fsm and in data fifo pointer."
              },
              "OUT_RST": {
                "bit": 3,
                "description": "The bit is used to reset out dma fsm and out data fifo pointer."
              },
              "AHBM_FIFO_RST": {
                "bit": 4,
                "description": "Reset spi dma ahb master fifo pointer."
              },
              "AHBM_RST": {
                "bit": 5,
                "description": "Reset spi dma ahb master."
              },
              "IN_LOOP_TEST": {
                "bit": 6,
                "description": "Set bit to test in link."
              },
              "OUT_LOOP_TEST": {
                "bit": 7,
                "description": "Set bit to test out link."
              },
              "OUT_AUTO_WRBACK": {
                "bit": 8,
                "description": "when the bit is set, DMA continue to use the next inlink node when the length of inlink is 0."
              },
              "OUT_EOF_MODE": {
                "bit": 9,
                "description": "out eof flag generation mode . 1: when dma pop all data from fifo  0:when ahb push all data to fifo."
              },
              "OUTDSCR_BURST_EN": {
                "bit": 10,
                "description": "read descriptor use burst mode when read data for memory."
              },
              "INDSCR_BURST_EN": {
                "bit": 11,
                "description": "read descriptor use burst mode when write data to memory."
              },
              "OUT_DATA_BURST_EN": {
                "bit": 12,
                "description": "spi dma read data from memory in burst mode."
              },
              "MEM_TRANS_EN": {
                "bit": 13,
                "description": "1: Internal memory data transfer enable bit. Send SPI DMA RX buffer data to SPI DMA TX buffer. 0: Disable this function."
              },
              "DMA_RX_STOP": {
                "bit": 14,
                "description": "spi dma read data stop  when in continue tx/rx mode."
              },
              "DMA_TX_STOP": {
                "bit": 15,
                "description": "spi dma write data stop when in continue tx/rx mode."
              },
              "DMA_CONTINUE": {
                "bit": 16,
                "description": "spi dma continue tx/rx data."
              },
              "SLV_LAST_SEG_POP_CLR": {
                "bit": 17,
                "description": "1: Clear spi_slv_seg_frt_pop_mask. 0 : others"
              },
              "DMA_SLV_SEG_TRANS_EN": {
                "bit": 18,
                "description": "Enable dma segment transfer in spi dma half slave mode. 1: enable. 0: disable."
              },
              "SLV_RX_SEG_TRANS_CLR_EN": {
                "bit": 19,
                "description": "1: spi_dma_infifo_full_vld is cleared by spi slave CMD5. 0: spi_dma_infifo_full_vld is cleared by SPI_TRANS_DONE."
              },
              "SLV_TX_SEG_TRANS_CLR_EN": {
                "bit": 20,
                "description": "1: spi_dma_outfifo_empty_vld is cleared by spi slave CMD6. 0: spi_dma_outfifo_empty_vld is cleared by SPI_TRANS_DONE."
              },
              "RX_EOF_EN": {
                "bit": 21,
                "description": "1: SPI_IN_SUC_EOF_INT_RAW is set when the number of dma pushed data bytes is equal to the value of SPI_SLV_DMA_RD_BYTELEN[19:0]/ SPI_MST_DMA_RD_BYTELEN[19:0] in spi dma transition.  0: SPI_IN_SUC_EOF_INT_RAW is set by SPI_TRANS_DONE in non-seg-trans or SPI_DMA_SEG_TRANS_DONE in seg-trans."
              },
              "DMA_INFIFO_FULL_CLR": {
                "bit": 22,
                "description": "1:Clear spi_dma_infifo_full_vld. 0: Do not control it."
              },
              "DMA_OUTFIFO_EMPTY_CLR": {
                "bit": 23,
                "description": "1:Clear spi_dma_outfifo_empty_vld. 0: Do not control it."
              },
              "EXT_MEM_BK_SIZE": {
                "bit": 26,
                "description": "Select the external memory block size.",
                "width": 2
              },
              "DMA_SEG_TRANS_CLR": {
                "bit": 28,
                "description": "1: End slave seg-trans, which acts as 0x05 command. 2 or more end seg-trans signals will induce error in DMA RX.  0: others. Will be cleared in 1 APB CLK cycles by hardware.."
              }
            },
            "DMA_OUT_LINK": {
              "OUTLINK_ADDR": {
                "bit": 0,
                "description": "The address of the first outlink descriptor.",
                "width": 20
              },
              "OUTLINK_STOP": {
                "bit": 28,
                "description": "Set the bit to stop to use outlink descriptor."
              },
              "OUTLINK_START": {
                "bit": 29,
                "description": "Set the bit to start to use outlink descriptor."
              },
              "OUTLINK_RESTART": {
                "bit": 30,
                "description": "Set the bit to mount on new outlink descriptors."
              },
              "DMA_TX_ENA": {
                "bit": 31,
                "description": "spi dma write data status bit."
              }
            },
            "DMA_IN_LINK": {
              "INLINK_ADDR": {
                "bit": 0,
                "description": "The address of the first inlink descriptor.",
                "width": 20
              },
              "INLINK_AUTO_RET": {
                "bit": 20,
                "description": "when the bit is set, the inlink descriptor returns to the first link node when a packet is error."
              },
              "INLINK_STOP": {
                "bit": 28,
                "description": "Set the bit to stop to use inlink descriptor."
              },
              "INLINK_START": {
                "bit": 29,
                "description": "Set the bit to start to use inlink descriptor."
              },
              "INLINK_RESTART": {
                "bit": 30,
                "description": "Set the bit to mount on new inlink descriptors."
              },
              "DMA_RX_ENA": {
                "bit": 31,
                "description": "SPI DMA read data status bit."
              }
            },
            "DMA_INT_ENA": {
              "INLINK_DSCR_EMPTY_INT_ENA": {
                "bit": 0,
                "description": "The enable bit for lack of enough inlink descriptors. Can be configured in CONF state."
              },
              "OUTLINK_DSCR_ERROR_INT_ENA": {
                "bit": 1,
                "description": "The enable bit for outlink descriptor error. Can be configured in CONF state."
              },
              "INLINK_DSCR_ERROR_INT_ENA": {
                "bit": 2,
                "description": "The enable bit for inlink descriptor error. Can be configured in CONF state."
              },
              "IN_DONE_INT_ENA": {
                "bit": 3,
                "description": "The enable bit for completing usage of a inlink descriptor. Can be configured in CONF state."
              },
              "IN_ERR_EOF_INT_ENA": {
                "bit": 4,
                "description": "The enable bit for receiving error. Can be configured in CONF state."
              },
              "IN_SUC_EOF_INT_ENA": {
                "bit": 5,
                "description": "The enable bit for completing receiving all the packets from host. Can be configured in CONF state."
              },
              "OUT_DONE_INT_ENA": {
                "bit": 6,
                "description": "The enable bit for completing usage of a outlink descriptor . Can be configured in CONF state."
              },
              "OUT_EOF_INT_ENA": {
                "bit": 7,
                "description": "The enable bit for sending a packet to host done. Can be configured in CONF state."
              },
              "OUT_TOTAL_EOF_INT_ENA": {
                "bit": 8,
                "description": "The enable bit for sending all the packets to host done. Can be configured in CONF state."
              },
              "INFIFO_FULL_ERR_INT_ENA": {
                "bit": 9,
                "description": "The enable bit for infifo full error interrupt."
              },
              "OUTFIFO_EMPTY_ERR_INT_ENA": {
                "bit": 10,
                "description": "The enable bit for outfifo empty error interrupt."
              },
              "SLV_CMD6_INT_ENA": {
                "bit": 11,
                "description": "The enable bit for SPI slave CMD6 interrupt."
              },
              "SLV_CMD7_INT_ENA": {
                "bit": 12,
                "description": "The enable bit for SPI slave CMD7 interrupt."
              },
              "SLV_CMD8_INT_ENA": {
                "bit": 13,
                "description": "The enable bit for SPI slave CMD8 interrupt."
              },
              "SLV_CMD9_INT_ENA": {
                "bit": 14,
                "description": "The enable bit for SPI slave CMD9 interrupt."
              },
              "SLV_CMDA_INT_ENA": {
                "bit": 15,
                "description": "The enable bit for SPI slave CMDA interrupt."
              }
            },
            "DMA_INT_RAW": {
              "INLINK_DSCR_EMPTY_INT_RAW": {
                "bit": 0,
                "description": "The raw bit for lack of enough inlink descriptors. Can be configured in CONF state."
              },
              "OUTLINK_DSCR_ERROR_INT_RAW": {
                "bit": 1,
                "description": "The raw bit for outlink descriptor error. Can be configured in CONF state."
              },
              "INLINK_DSCR_ERROR_INT_RAW": {
                "bit": 2,
                "description": "The raw bit for inlink descriptor error. Can be configured in CONF state."
              },
              "IN_DONE_INT_RAW": {
                "bit": 3,
                "description": "The raw bit for completing usage of a inlink descriptor. Can be configured in CONF state."
              },
              "IN_ERR_EOF_INT_RAW": {
                "bit": 4,
                "description": "The raw bit for receiving error. Can be configured in CONF state."
              },
              "IN_SUC_EOF_INT_RAW": {
                "bit": 5,
                "description": "The raw bit for completing receiving all the packets from host. Can be configured in CONF state."
              },
              "OUT_DONE_INT_RAW": {
                "bit": 6,
                "description": "The raw bit for completing usage of a outlink descriptor. Can be configured in CONF state."
              },
              "OUT_EOF_INT_RAW": {
                "bit": 7,
                "description": "The raw bit for sending a packet to host done. Can be configured in CONF state."
              },
              "OUT_TOTAL_EOF_INT_RAW": {
                "bit": 8,
                "description": "The raw bit for sending all the packets to host done. Can be configured in CONF state."
              },
              "INFIFO_FULL_ERR_INT_RAW": {
                "bit": 9,
                "description": "1:SPI_DMA_INFIFO_FULL and spi_push_data_prep are valid, which means that DMA Rx buffer is full but push is valid.  0: Others.  Can not be changed by CONF_buf."
              },
              "OUTFIFO_EMPTY_ERR_INT_RAW": {
                "bit": 10,
                "description": "1:SPI_DMA_OUTFIFO_EMPTY and spi_pop_data_prep are valid, which means that there is no data to pop but pop is valid.  0: Others.  Can not be changed by CONF_buf."
              },
              "SLV_CMD6_INT_RAW": {
                "bit": 11,
                "description": "The raw bit for SPI slave CMD6 interrupt."
              },
              "SLV_CMD7_INT_RAW": {
                "bit": 12,
                "description": "The raw bit for SPI slave CMD7 interrupt."
              },
              "SLV_CMD8_INT_RAW": {
                "bit": 13,
                "description": "The raw bit for SPI slave CMD8 interrupt."
              },
              "SLV_CMD9_INT_RAW": {
                "bit": 14,
                "description": "The raw bit for SPI slave CMD9 interrupt."
              },
              "SLV_CMDA_INT_RAW": {
                "bit": 15,
                "description": "The raw bit for SPI slave CMDA interrupt."
              }
            },
            "DMA_INT_ST": {
              "INLINK_DSCR_EMPTY_INT_ST": {
                "bit": 0,
                "description": "The status bit for lack of enough inlink descriptors."
              },
              "OUTLINK_DSCR_ERROR_INT_ST": {
                "bit": 1,
                "description": "The status bit for outlink descriptor error."
              },
              "INLINK_DSCR_ERROR_INT_ST": {
                "bit": 2,
                "description": "The status bit for inlink descriptor error."
              },
              "IN_DONE_INT_ST": {
                "bit": 3,
                "description": "The status bit for completing usage of a inlink descriptor."
              },
              "IN_ERR_EOF_INT_ST": {
                "bit": 4,
                "description": "The status bit for receiving error."
              },
              "IN_SUC_EOF_INT_ST": {
                "bit": 5,
                "description": "The status bit for completing receiving all the packets from host."
              },
              "OUT_DONE_INT_ST": {
                "bit": 6,
                "description": "The status bit for completing usage of a outlink descriptor."
              },
              "OUT_EOF_INT_ST": {
                "bit": 7,
                "description": "The status bit for sending a packet to host done."
              },
              "OUT_TOTAL_EOF_INT_ST": {
                "bit": 8,
                "description": "The status bit for sending all the packets to host done."
              },
              "INFIFO_FULL_ERR_INT_ST": {
                "bit": 9,
                "description": "The status bit for infifo full error."
              },
              "OUTFIFO_EMPTY_ERR_INT_ST": {
                "bit": 10,
                "description": "The status bit for outfifo empty error."
              },
              "SLV_CMD6_INT_ST": {
                "bit": 11,
                "description": "The status bit for SPI slave CMD6 interrupt."
              },
              "SLV_CMD7_INT_ST": {
                "bit": 12,
                "description": "The status bit for SPI slave CMD7 interrupt."
              },
              "SLV_CMD8_INT_ST": {
                "bit": 13,
                "description": "The status bit for SPI slave CMD8 interrupt."
              },
              "SLV_CMD9_INT_ST": {
                "bit": 14,
                "description": "The status bit for SPI slave CMD9 interrupt."
              },
              "SLV_CMDA_INT_ST": {
                "bit": 15,
                "description": "The status bit for SPI slave CMDA interrupt."
              }
            },
            "DMA_INT_CLR": {
              "INLINK_DSCR_EMPTY_INT_CLR": {
                "bit": 0,
                "description": "The clear bit for lack of enough inlink descriptors. Can be configured in CONF state."
              },
              "OUTLINK_DSCR_ERROR_INT_CLR": {
                "bit": 1,
                "description": "The clear bit for outlink descriptor error. Can be configured in CONF state."
              },
              "INLINK_DSCR_ERROR_INT_CLR": {
                "bit": 2,
                "description": "The clear bit for inlink descriptor error. Can be configured in CONF state."
              },
              "IN_DONE_INT_CLR": {
                "bit": 3,
                "description": "The clear bit for completing usage of a inlink descriptor. Can be configured in CONF state."
              },
              "IN_ERR_EOF_INT_CLR": {
                "bit": 4,
                "description": "The clear bit for receiving error. Can be configured in CONF state."
              },
              "IN_SUC_EOF_INT_CLR": {
                "bit": 5,
                "description": "The clear bit for completing receiving all the packets from host. Can be configured in CONF state."
              },
              "OUT_DONE_INT_CLR": {
                "bit": 6,
                "description": "The clear bit for completing usage of a outlink descriptor. Can be configured in CONF state."
              },
              "OUT_EOF_INT_CLR": {
                "bit": 7,
                "description": "The clear bit for sending a packet to host done. Can be configured in CONF state."
              },
              "OUT_TOTAL_EOF_INT_CLR": {
                "bit": 8,
                "description": "The clear bit for sending all the packets to host done. Can be configured in CONF state."
              },
              "INFIFO_FULL_ERR_INT_CLR": {
                "bit": 9,
                "description": "1: Clear SPI_INFIFO_FULL_ERR_INT_RAW. 0: not valid. Can be changed by CONF_buf."
              },
              "OUTFIFO_EMPTY_ERR_INT_CLR": {
                "bit": 10,
                "description": "1: Clear SPI_OUTFIFO_EMPTY_ERR_INT_RAW signal. 0: not valid. Can be changed by CONF_buf."
              },
              "SLV_CMD6_INT_CLR": {
                "bit": 11,
                "description": "The clear bit for SPI slave CMD6 interrupt."
              },
              "SLV_CMD7_INT_CLR": {
                "bit": 12,
                "description": "The clear bit for SPI slave CMD7 interrupt."
              },
              "SLV_CMD8_INT_CLR": {
                "bit": 13,
                "description": "The clear bit for SPI slave CMD8 interrupt."
              },
              "SLV_CMD9_INT_CLR": {
                "bit": 14,
                "description": "The clear bit for SPI slave CMD9 interrupt."
              },
              "SLV_CMDA_INT_CLR": {
                "bit": 15,
                "description": "The clear bit for SPI slave CMDA interrupt."
              }
            },
            "IN_ERR_EOF_DES_ADDR": {
              "DMA_IN_ERR_EOF_DES_ADDR": {
                "bit": 0,
                "description": "The inlink descriptor address when spi dma produce receiving error.",
                "width": 32
              }
            },
            "IN_SUC_EOF_DES_ADDR": {
              "DMA_IN_SUC_EOF_DES_ADDR": {
                "bit": 0,
                "description": "The last inlink descriptor address when spi dma produce from_suc_eof.",
                "width": 32
              }
            },
            "INLINK_DSCR": {
              "DMA_INLINK_DSCR": {
                "bit": 0,
                "description": "The content of current in descriptor pointer.",
                "width": 32
              }
            },
            "INLINK_DSCR_BF0": {
              "DMA_INLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The content of next in descriptor pointer.",
                "width": 32
              }
            },
            "INLINK_DSCR_BF1": {
              "DMA_INLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The content of current in descriptor data buffer pointer.",
                "width": 32
              }
            },
            "OUT_EOF_BFR_DES_ADDR": {
              "DMA_OUT_EOF_BFR_DES_ADDR": {
                "bit": 0,
                "description": "The address of buffer relative to the outlink descriptor that produce eof.",
                "width": 32
              }
            },
            "OUT_EOF_DES_ADDR": {
              "DMA_OUT_EOF_DES_ADDR": {
                "bit": 0,
                "description": "The last outlink descriptor address when spi dma produce to_eof.",
                "width": 32
              }
            },
            "OUTLINK_DSCR": {
              "DMA_OUTLINK_DSCR": {
                "bit": 0,
                "description": "The content of current out descriptor pointer.",
                "width": 32
              }
            },
            "OUTLINK_DSCR_BF0": {
              "DMA_OUTLINK_DSCR_BF0": {
                "bit": 0,
                "description": "The content of next out descriptor pointer.",
                "width": 32
              }
            },
            "OUTLINK_DSCR_BF1": {
              "DMA_OUTLINK_DSCR_BF1": {
                "bit": 0,
                "description": "The content of current out descriptor data buffer pointer.",
                "width": 32
              }
            },
            "DMA_OUTSTATUS": {
              "DMA_OUTDSCR_ADDR": {
                "bit": 0,
                "description": "SPI dma out descriptor address.",
                "width": 18
              },
              "DMA_OUTDSCR_STATE": {
                "bit": 18,
                "description": "SPI dma out descriptor state.",
                "width": 2
              },
              "DMA_OUT_STATE": {
                "bit": 20,
                "description": "SPI dma out data state.",
                "width": 3
              },
              "DMA_OUTFIFO_CNT": {
                "bit": 23,
                "description": "The remains of SPI dma outfifo data.",
                "width": 7
              },
              "DMA_OUTFIFO_FULL": {
                "bit": 30,
                "description": "SPI dma outfifo is full."
              },
              "DMA_OUTFIFO_EMPTY": {
                "bit": 31,
                "description": "SPI dma outfifo is empty."
              }
            },
            "DMA_INSTATUS": {
              "DMA_INDSCR_ADDR": {
                "bit": 0,
                "description": "SPI dma in descriptor address.",
                "width": 18
              },
              "DMA_INDSCR_STATE": {
                "bit": 18,
                "description": "SPI dma in descriptor state.",
                "width": 2
              },
              "DMA_IN_STATE": {
                "bit": 20,
                "description": "SPI dma in data state.",
                "width": 3
              },
              "DMA_INFIFO_CNT": {
                "bit": 23,
                "description": "The remains of SPI dma infifo data.",
                "width": 7
              },
              "DMA_INFIFO_FULL": {
                "bit": 30,
                "description": "SPI dma infifo is full."
              },
              "DMA_INFIFO_EMPTY": {
                "bit": 31,
                "description": "SPI dma infifo is empty."
              }
            },
            "W0": {
              "BUF0": {
                "bit": 0,
                "description": "32 bits data buffer 0, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W1": {
              "BUF1": {
                "bit": 0,
                "description": "32 bits data buffer 1, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W2": {
              "BUF2": {
                "bit": 0,
                "description": "32 bits data buffer 2, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W3": {
              "BUF3": {
                "bit": 0,
                "description": "32 bits data buffer 3, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W4": {
              "BUF4": {
                "bit": 0,
                "description": "32 bits data buffer 4, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W5": {
              "BUF5": {
                "bit": 0,
                "description": "32 bits data buffer 5, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W6": {
              "BUF6": {
                "bit": 0,
                "description": "32 bits data buffer 6, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W7": {
              "BUF7": {
                "bit": 0,
                "description": "32 bits data buffer 7, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W8": {
              "BUF8": {
                "bit": 0,
                "description": "32 bits data buffer 8, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W9": {
              "BUF9": {
                "bit": 0,
                "description": "32 bits data buffer 9, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W10": {
              "BUF10": {
                "bit": 0,
                "description": "32 bits data buffer 10, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W11": {
              "BUF11": {
                "bit": 0,
                "description": "32 bits data buffer 11, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W12": {
              "BUF12": {
                "bit": 0,
                "description": "32 bits data buffer 12, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W13": {
              "BUF13": {
                "bit": 0,
                "description": "32 bits data buffer 13, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W14": {
              "BUF14": {
                "bit": 0,
                "description": "32 bits data buffer 14, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W15": {
              "BUF15": {
                "bit": 0,
                "description": "32 bits data buffer 15, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W16": {
              "BUF16": {
                "bit": 0,
                "description": "32 bits data buffer 16, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "W17": {
              "BUF17": {
                "bit": 0,
                "description": "32 bits data buffer 17, transferred in the unit of byte. Byte addressable in slave half-duplex mode.",
                "width": 32
              }
            },
            "DIN_MODE": {
              "DIN0_MODE": {
                "bit": 0,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DIN1_MODE": {
                "bit": 3,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DIN2_MODE": {
                "bit": 6,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DIN3_MODE": {
                "bit": 9,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DIN4_MODE": {
                "bit": 12,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DIN5_MODE": {
                "bit": 15,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DIN6_MODE": {
                "bit": 18,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DIN7_MODE": {
                "bit": 21,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "TIMING_CLK_ENA": {
                "bit": 24,
                "description": "1:enable hclk in spi_timing.v.  0: disable it. Can be configured in CONF state."
              }
            },
            "DIN_NUM": {
              "DIN0_NUM": {
                "bit": 0,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.",
                "width": 2
              },
              "DIN1_NUM": {
                "bit": 2,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.",
                "width": 2
              },
              "DIN2_NUM": {
                "bit": 4,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.",
                "width": 2
              },
              "DIN3_NUM": {
                "bit": 6,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.",
                "width": 2
              },
              "DIN4_NUM": {
                "bit": 8,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.",
                "width": 2
              },
              "DIN5_NUM": {
                "bit": 10,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.",
                "width": 2
              },
              "DIN6_NUM": {
                "bit": 12,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.",
                "width": 2
              },
              "DIN7_NUM": {
                "bit": 14,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.",
                "width": 2
              }
            },
            "DOUT_MODE": {
              "DOUT0_MODE": {
                "bit": 0,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DOUT1_MODE": {
                "bit": 3,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DOUT2_MODE": {
                "bit": 6,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DOUT3_MODE": {
                "bit": 9,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DOUT4_MODE": {
                "bit": 12,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DOUT5_MODE": {
                "bit": 15,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DOUT6_MODE": {
                "bit": 18,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DOUT7_MODE": {
                "bit": 21,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.",
                "width": 3
              }
            },
            "DOUT_NUM": {
              "DOUT0_NUM": {
                "bit": 0,
                "description": "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.",
                "width": 2
              },
              "DOUT1_NUM": {
                "bit": 2,
                "description": "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.",
                "width": 2
              },
              "DOUT2_NUM": {
                "bit": 4,
                "description": "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.",
                "width": 2
              },
              "DOUT3_NUM": {
                "bit": 6,
                "description": "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.",
                "width": 2
              },
              "DOUT4_NUM": {
                "bit": 8,
                "description": "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.",
                "width": 2
              },
              "DOUT5_NUM": {
                "bit": 10,
                "description": "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.",
                "width": 2
              },
              "DOUT6_NUM": {
                "bit": 12,
                "description": "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.",
                "width": 2
              },
              "DOUT7_NUM": {
                "bit": 14,
                "description": "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.",
                "width": 2
              }
            },
            "LCD_CTRL": {
              "LCD_HB_FRONT": {
                "bit": 0,
                "description": "It is the horizontal blank front porch of a frame. Can be configured in CONF state.",
                "width": 11
              },
              "LCD_VA_HEIGHT": {
                "bit": 11,
                "description": "It is the vertical active height of a frame. Can be configured in CONF state.",
                "width": 10
              },
              "LCD_VT_HEIGHT": {
                "bit": 21,
                "description": "It is the vertical total height of a frame. Can be configured in CONF state.",
                "width": 10
              },
              "LCD_MODE_EN": {
                "bit": 31,
                "description": "1: Enable LCD mode output vsync, hsync, de. 0: Disable. Can be configured in CONF state."
              }
            },
            "LCD_CTRL1": {
              "LCD_VB_FRONT": {
                "bit": 0,
                "description": "It is the vertical blank front porch of a frame. Can be configured in CONF state.",
                "width": 8
              },
              "LCD_HA_WIDTH": {
                "bit": 8,
                "description": "It is the horizontal active width of a frame. Can be configured in CONF state.",
                "width": 12
              },
              "LCD_HT_WIDTH": {
                "bit": 20,
                "description": "It is the horizontal total width of a frame. Can be configured in CONF state.",
                "width": 12
              }
            },
            "LCD_CTRL2": {
              "LCD_VSYNC_WIDTH": {
                "bit": 0,
                "description": "It is the position of spi_vsync active pulse in a line. Can be configured in CONF state.",
                "width": 7
              },
              "VSYNC_IDLE_POL": {
                "bit": 7,
                "description": "It is the idle value of spi_vsync. Can be configured in CONF state."
              },
              "LCD_HSYNC_WIDTH": {
                "bit": 16,
                "description": "It is the position of spi_hsync active pulse in a line. Can be configured in CONF state.",
                "width": 7
              },
              "HSYNC_IDLE_POL": {
                "bit": 23,
                "description": "It is the idle value of spi_hsync. Can be configured in CONF state."
              },
              "LCD_HSYNC_POSITION": {
                "bit": 24,
                "description": "It is the position of spi_hsync active pulse in a line. Can be configured in CONF state.",
                "width": 8
              }
            },
            "LCD_D_MODE": {
              "D_DQS_MODE": {
                "bit": 0,
                "description": "the output spi_dqs is delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "D_CD_MODE": {
                "bit": 3,
                "description": "the output spi_cd is delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "D_DE_MODE": {
                "bit": 6,
                "description": "the output spi_de is delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "D_HSYNC_MODE": {
                "bit": 9,
                "description": "the output spi_hsync is delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "D_VSYNC_MODE": {
                "bit": 12,
                "description": "the output spi_vsync is delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.",
                "width": 3
              },
              "DE_IDLE_POL": {
                "bit": 15,
                "description": "It is the idle value of spi_de."
              },
              "HS_BLANK_EN": {
                "bit": 16,
                "description": "1: The pulse of spi_hsync is out in vertical blanking lines in seg-trans or one trans. 0: spi_hsync pulse is valid only in active region lines in seg-trans."
              }
            },
            "LCD_D_NUM": {
              "D_DQS_NUM": {
                "bit": 0,
                "description": "the output spi_dqs is delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.",
                "width": 2
              },
              "D_CD_NUM": {
                "bit": 2,
                "description": "the output spi_cd is delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.",
                "width": 2
              },
              "D_DE_NUM": {
                "bit": 4,
                "description": "the output spi_de is delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.",
                "width": 2
              },
              "D_HSYNC_NUM": {
                "bit": 6,
                "description": "the output spi_hsync is delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.",
                "width": 2
              },
              "D_VSYNC_NUM": {
                "bit": 8,
                "description": "the output spi_vsync is delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.",
                "width": 2
              }
            },
            "REG_DATE": {
              "DATE": {
                "bit": 0,
                "description": "SPI register version.",
                "width": 28
              }
            }
          }
        },
        "SYSCON": {
          "instances": [
            {
              "name": "SYSCON",
              "base": "0x3F426000"
            }
          ],
          "registers": {
            "SYSCLK_CONF": {
              "offset": "0x00",
              "size": 32
            },
            "TICK_CONF": {
              "offset": "0x04",
              "size": 32
            },
            "CLK_OUT_EN": {
              "offset": "0x08",
              "size": 32
            },
            "HOST_INF_SEL": {
              "offset": "0x0C",
              "size": 32
            },
            "EXT_MEM_PMS_LOCK": {
              "offset": "0x10",
              "size": 32
            },
            "FLASH_ACE0_ATTR": {
              "offset": "0x14",
              "size": 32
            },
            "FLASH_ACE1_ATTR": {
              "offset": "0x18",
              "size": 32
            },
            "FLASH_ACE2_ATTR": {
              "offset": "0x1C",
              "size": 32
            },
            "FLASH_ACE3_ATTR": {
              "offset": "0x20",
              "size": 32
            },
            "FLASH_ACE0_ADDR": {
              "offset": "0x24",
              "size": 32
            },
            "FLASH_ACE1_ADDR": {
              "offset": "0x28",
              "size": 32
            },
            "FLASH_ACE2_ADDR": {
              "offset": "0x2C",
              "size": 32
            },
            "FLASH_ACE3_ADDR": {
              "offset": "0x30",
              "size": 32
            },
            "FLASH_ACE0_SIZE": {
              "offset": "0x34",
              "size": 32
            },
            "FLASH_ACE1_SIZE": {
              "offset": "0x38",
              "size": 32
            },
            "FLASH_ACE2_SIZE": {
              "offset": "0x3C",
              "size": 32
            },
            "FLASH_ACE3_SIZE": {
              "offset": "0x40",
              "size": 32
            },
            "SRAM_ACE0_ATTR": {
              "offset": "0x44",
              "size": 32
            },
            "SRAM_ACE1_ATTR": {
              "offset": "0x48",
              "size": 32
            },
            "SRAM_ACE2_ATTR": {
              "offset": "0x4C",
              "size": 32
            },
            "SRAM_ACE3_ATTR": {
              "offset": "0x50",
              "size": 32
            },
            "SRAM_ACE0_ADDR": {
              "offset": "0x54",
              "size": 32
            },
            "SRAM_ACE1_ADDR": {
              "offset": "0x58",
              "size": 32
            },
            "SRAM_ACE2_ADDR": {
              "offset": "0x5C",
              "size": 32
            },
            "SRAM_ACE3_ADDR": {
              "offset": "0x60",
              "size": 32
            },
            "SRAM_ACE0_SIZE": {
              "offset": "0x64",
              "size": 32
            },
            "SRAM_ACE1_SIZE": {
              "offset": "0x68",
              "size": 32
            },
            "SRAM_ACE2_SIZE": {
              "offset": "0x6C",
              "size": 32
            },
            "SRAM_ACE3_SIZE": {
              "offset": "0x70",
              "size": 32
            },
            "SPI_MEM_PMS_CTRL": {
              "offset": "0x74",
              "size": 32
            },
            "SPI_MEM_REJECT_ADDR": {
              "offset": "0x78",
              "size": 32
            },
            "SDIO_CTRL": {
              "offset": "0x7C",
              "size": 32
            },
            "REDCY_SIG0": {
              "offset": "0x80",
              "size": 32
            },
            "REDCY_SIG1": {
              "offset": "0x84",
              "size": 32
            },
            "WIFI_BB_CFG": {
              "offset": "0x88",
              "size": 32
            },
            "WIFI_BB_CFG_2": {
              "offset": "0x8C",
              "size": 32
            },
            "WIFI_CLK_EN": {
              "offset": "0x90",
              "size": 32
            },
            "WIFI_RST_EN": {
              "offset": "0x94",
              "size": 32
            },
            "FRONT_END_MEM_PD": {
              "offset": "0x98",
              "size": 32
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32
            }
          },
          "bits": {
            "SYSCLK_CONF": {
              "CLK_320M_EN": {
                "bit": 10,
                "description": "CLK_320M_EN"
              },
              "CLK_EN": {
                "bit": 11,
                "description": "CLK_EN"
              },
              "RST_TICK_CNT": {
                "bit": 12,
                "description": "RST_TICK_CNT"
              }
            },
            "TICK_CONF": {
              "XTAL_TICK_NUM": {
                "bit": 0,
                "description": "XTAL_TICK_NUM",
                "width": 8
              },
              "CK8M_TICK_NUM": {
                "bit": 8,
                "description": "CK8M_TICK_NUM",
                "width": 8
              },
              "TICK_ENABLE": {
                "bit": 16,
                "description": "TICK_ENABLE"
              }
            },
            "CLK_OUT_EN": {
              "CLK20_OEN": {
                "bit": 0,
                "description": "CLK20_OEN"
              },
              "CLK22_OEN": {
                "bit": 1,
                "description": "CLK22_OEN"
              },
              "CLK44_OEN": {
                "bit": 2,
                "description": "CLK44_OEN"
              },
              "CLK_BB_OEN": {
                "bit": 3,
                "description": "CLK_BB_OEN"
              },
              "CLK80_OEN": {
                "bit": 4,
                "description": "CLK80_OEN"
              },
              "CLK160_OEN": {
                "bit": 5,
                "description": "CLK160_OEN"
              },
              "CLK_320M_OEN": {
                "bit": 6,
                "description": "CLK_320M_OEN"
              },
              "CLK_ADC_INF_OEN": {
                "bit": 7,
                "description": "CLK_ADC_INF_OEN"
              },
              "CLK_DAC_CPU_OEN": {
                "bit": 8,
                "description": "CLK_DAC_CPU_OEN"
              },
              "CLK40X_BB_OEN": {
                "bit": 9,
                "description": "CLK40X_BB_OEN"
              },
              "CLK_XTAL_OEN": {
                "bit": 10,
                "description": "CLK_XTAL_OEN"
              }
            },
            "HOST_INF_SEL": {
              "PERI_IO_SWAP": {
                "bit": 0,
                "description": "PERI_IO_SWAP",
                "width": 8
              }
            },
            "EXT_MEM_PMS_LOCK": {
              "EXT_MEM_PMS_LOCK": {
                "bit": 0,
                "description": "EXT_MEM_PMS_LOCK"
              }
            },
            "FLASH_ACE0_ATTR": {
              "FLASH_ACE0_ATTR": {
                "bit": 0,
                "description": "FLASH_ACE0_ATTR",
                "width": 3
              }
            },
            "FLASH_ACE1_ATTR": {
              "FLASH_ACE1_ATTR": {
                "bit": 0,
                "description": "FLASH_ACE1_ATTR",
                "width": 3
              }
            },
            "FLASH_ACE2_ATTR": {
              "FLASH_ACE2_ATTR": {
                "bit": 0,
                "description": "FLASH_ACE2_ATTR",
                "width": 3
              }
            },
            "FLASH_ACE3_ATTR": {
              "FLASH_ACE3_ATTR": {
                "bit": 0,
                "description": "FLASH_ACE3_ATTR",
                "width": 3
              }
            },
            "FLASH_ACE0_ADDR": {
              "S": {
                "bit": 0,
                "description": "S",
                "width": 32
              }
            },
            "FLASH_ACE1_ADDR": {
              "S": {
                "bit": 0,
                "description": "S",
                "width": 32
              }
            },
            "FLASH_ACE2_ADDR": {
              "S": {
                "bit": 0,
                "description": "S",
                "width": 32
              }
            },
            "FLASH_ACE3_ADDR": {
              "S": {
                "bit": 0,
                "description": "S",
                "width": 32
              }
            },
            "FLASH_ACE0_SIZE": {
              "FLASH_ACE0_SIZE": {
                "bit": 0,
                "description": "FLASH_ACE0_SIZE",
                "width": 16
              }
            },
            "FLASH_ACE1_SIZE": {
              "FLASH_ACE1_SIZE": {
                "bit": 0,
                "description": "FLASH_ACE1_SIZE",
                "width": 16
              }
            },
            "FLASH_ACE2_SIZE": {
              "FLASH_ACE2_SIZE": {
                "bit": 0,
                "description": "FLASH_ACE2_SIZE",
                "width": 16
              }
            },
            "FLASH_ACE3_SIZE": {
              "FLASH_ACE3_SIZE": {
                "bit": 0,
                "description": "FLASH_ACE3_SIZE",
                "width": 16
              }
            },
            "SRAM_ACE0_ATTR": {
              "SRAM_ACE0_ATTR": {
                "bit": 0,
                "description": "SRAM_ACE0_ATTR",
                "width": 3
              }
            },
            "SRAM_ACE1_ATTR": {
              "SRAM_ACE1_ATTR": {
                "bit": 0,
                "description": "SRAM_ACE1_ATTR",
                "width": 3
              }
            },
            "SRAM_ACE2_ATTR": {
              "SRAM_ACE2_ATTR": {
                "bit": 0,
                "description": "SRAM_ACE2_ATTR",
                "width": 3
              }
            },
            "SRAM_ACE3_ATTR": {
              "SRAM_ACE3_ATTR": {
                "bit": 0,
                "description": "SRAM_ACE3_ATTR",
                "width": 3
              }
            },
            "SRAM_ACE0_ADDR": {
              "S": {
                "bit": 0,
                "description": "S",
                "width": 32
              }
            },
            "SRAM_ACE1_ADDR": {
              "S": {
                "bit": 0,
                "description": "S",
                "width": 32
              }
            },
            "SRAM_ACE2_ADDR": {
              "S": {
                "bit": 0,
                "description": "S",
                "width": 32
              }
            },
            "SRAM_ACE3_ADDR": {
              "S": {
                "bit": 0,
                "description": "S",
                "width": 32
              }
            },
            "SRAM_ACE0_SIZE": {
              "SRAM_ACE0_SIZE": {
                "bit": 0,
                "description": "SRAM_ACE0_SIZE",
                "width": 16
              }
            },
            "SRAM_ACE1_SIZE": {
              "SRAM_ACE1_SIZE": {
                "bit": 0,
                "description": "SRAM_ACE1_SIZE",
                "width": 16
              }
            },
            "SRAM_ACE2_SIZE": {
              "SRAM_ACE2_SIZE": {
                "bit": 0,
                "description": "SRAM_ACE2_SIZE",
                "width": 16
              }
            },
            "SRAM_ACE3_SIZE": {
              "SRAM_ACE3_SIZE": {
                "bit": 0,
                "description": "SRAM_ACE3_SIZE",
                "width": 16
              }
            },
            "SPI_MEM_PMS_CTRL": {
              "SPI_MEM_REJECT_INT": {
                "bit": 0,
                "description": "SPI_MEM_REJECT_INT"
              },
              "SPI_MEM_REJECT_CLR": {
                "bit": 1,
                "description": "SPI_MEM_REJECT_CLR"
              },
              "SPI_MEM_REJECT_CDE": {
                "bit": 2,
                "description": "SPI_MEM_REJECT_CDE",
                "width": 5
              }
            },
            "SPI_MEM_REJECT_ADDR": {
              "SPI_MEM_REJECT_ADDR": {
                "bit": 0,
                "description": "SPI_MEM_REJECT_ADDR",
                "width": 32
              }
            },
            "SDIO_CTRL": {
              "SDIO_WIN_ACCESS_EN": {
                "bit": 0,
                "description": "SDIO_WIN_ACCESS_EN"
              }
            },
            "REDCY_SIG0": {
              "REDCY_SIG0": {
                "bit": 0,
                "description": "REDCY_SIG0",
                "width": 31
              },
              "REDCY_ANDOR": {
                "bit": 31,
                "description": "REDCY_ANDOR"
              }
            },
            "REDCY_SIG1": {
              "REDCY_SIG1": {
                "bit": 0,
                "description": "REDCY_SIG1",
                "width": 31
              },
              "REDCY_NANDOR": {
                "bit": 31,
                "description": "REDCY_NANDOR"
              }
            },
            "WIFI_BB_CFG": {
              "WIFI_BB_CFG": {
                "bit": 0,
                "description": "WIFI_BB_CFG",
                "width": 32
              }
            },
            "WIFI_BB_CFG_2": {
              "WIFI_BB_CFG_2": {
                "bit": 0,
                "description": "WIFI_BB_CFG_2",
                "width": 32
              }
            },
            "WIFI_CLK_EN": {
              "WIFI_CLK_EN": {
                "bit": 0,
                "description": "WIFI_CLK_EN",
                "width": 32
              }
            },
            "WIFI_RST_EN": {
              "WIFI_RST": {
                "bit": 0,
                "description": "WIFI_RST",
                "width": 32
              }
            },
            "FRONT_END_MEM_PD": {
              "AGC_MEM_FORCE_PU": {
                "bit": 0,
                "description": "AGC_MEM_FORCE_PU"
              },
              "AGC_MEM_FORCE_PD": {
                "bit": 1,
                "description": "AGC_MEM_FORCE_PD"
              },
              "PBUS_MEM_FORCE_PU": {
                "bit": 2,
                "description": "PBUS_MEM_FORCE_PU"
              },
              "PBUS_MEM_FORCE_PD": {
                "bit": 3,
                "description": "PBUS_MEM_FORCE_PD"
              },
              "DC_MEM_FORCE_PU": {
                "bit": 4,
                "description": "DC_MEM_FORCE_PU"
              },
              "DC_MEM_FORCE_PD": {
                "bit": 5,
                "description": "DC_MEM_FORCE_PD"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "DATE",
                "width": 32
              }
            }
          }
        },
        "SYSTEM": {
          "instances": [
            {
              "name": "SYSTEM",
              "base": "0x3F4C0000"
            }
          ],
          "registers": {
            "ROM_CTRL_0": {
              "offset": "0x00",
              "size": 32,
              "description": "System ROM configuration register 0"
            },
            "ROM_CTRL_1": {
              "offset": "0x04",
              "size": 32,
              "description": "System ROM configuration register 1"
            },
            "SRAM_CTRL_0": {
              "offset": "0x08",
              "size": 32,
              "description": "System SRAM configuration register 0"
            },
            "SRAM_CTRL_1": {
              "offset": "0x0C",
              "size": 32,
              "description": "System SRAM configuration register 1"
            },
            "CPU_PERI_CLK_EN": {
              "offset": "0x10",
              "size": 32,
              "description": "CPU peripheral clock enable register"
            },
            "CPU_PERI_RST_EN": {
              "offset": "0x14",
              "size": 32,
              "description": "CPU peripheral reset register"
            },
            "CPU_PER_CONF": {
              "offset": "0x18",
              "size": 32,
              "description": "CPU peripheral clock configuration register"
            },
            "JTAG_CTRL_0": {
              "offset": "0x1C",
              "size": 32,
              "description": "JTAG configuration register 0"
            },
            "JTAG_CTRL_1": {
              "offset": "0x20",
              "size": 32,
              "description": "JTAG configuration register 1"
            },
            "JTAG_CTRL_2": {
              "offset": "0x24",
              "size": 32,
              "description": "JTAG configuration register 2"
            },
            "JTAG_CTRL_3": {
              "offset": "0x28",
              "size": 32,
              "description": "JTAG configuration register 3"
            },
            "JTAG_CTRL_4": {
              "offset": "0x2C",
              "size": 32,
              "description": "JTAG configuration register 4"
            },
            "JTAG_CTRL_5": {
              "offset": "0x30",
              "size": 32,
              "description": "JTAG configuration register 5"
            },
            "JTAG_CTRL_6": {
              "offset": "0x34",
              "size": 32,
              "description": "JTAG configuration register 6"
            },
            "JTAG_CTRL_7": {
              "offset": "0x38",
              "size": 32,
              "description": "JTAG configuration register 7"
            },
            "MEM_PD_MASK": {
              "offset": "0x3C",
              "size": 32,
              "description": "Memory power-related controlling register (under low-sleep)"
            },
            "PERIP_CLK_EN0": {
              "offset": "0x40",
              "size": 32,
              "description": "System peripheral clock (for hardware accelerators) enable register"
            },
            "PERIP_CLK_EN1": {
              "offset": "0x44",
              "size": 32,
              "description": "System peripheral clock  (for hardware accelerators) enable register 1"
            },
            "PERIP_RST_EN0": {
              "offset": "0x48",
              "size": 32,
              "description": "System peripheral (hardware accelerators) reset register 0"
            },
            "PERIP_RST_EN1": {
              "offset": "0x4C",
              "size": 32,
              "description": "System peripheral (hardware accelerators) reset register 1"
            },
            "LPCK_DIV_INT": {
              "offset": "0x50",
              "size": 32,
              "description": "Low power clock divider integer register"
            },
            "BT_LPCK_DIV_FRAC": {
              "offset": "0x54",
              "size": 32,
              "description": "Divider fraction configuration register for low-power clock"
            },
            "CPU_INTR_FROM_CPU_0": {
              "offset": "0x58",
              "size": 32,
              "description": "CPU interrupt controlling register 0"
            },
            "CPU_INTR_FROM_CPU_1": {
              "offset": "0x5C",
              "size": 32,
              "description": "CPU interrupt controlling register 1"
            },
            "CPU_INTR_FROM_CPU_2": {
              "offset": "0x60",
              "size": 32,
              "description": "CPU interrupt controlling register 2"
            },
            "CPU_INTR_FROM_CPU_3": {
              "offset": "0x64",
              "size": 32,
              "description": "CPU interrupt controlling register 3"
            },
            "RSA_PD_CTRL": {
              "offset": "0x68",
              "size": 32,
              "description": "RSA memory remapping register"
            },
            "BUSTOEXTMEM_ENA": {
              "offset": "0x6C",
              "size": 32,
              "description": "EDMA enable register"
            },
            "CACHE_CONTROL": {
              "offset": "0x70",
              "size": 32,
              "description": "Cache control register"
            },
            "EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL": {
              "offset": "0x74",
              "size": 32,
              "description": "External memory encrypt and decrypt controlling register"
            },
            "RTC_FASTMEM_CONFIG": {
              "offset": "0x78",
              "size": 32,
              "description": "RTC fast memory configuration register"
            },
            "RTC_FASTMEM_CRC": {
              "offset": "0x7C",
              "size": 32,
              "description": "RTC fast memory CRC controlling register"
            },
            "Redundant_ECO_Ctrl": {
              "offset": "0x80",
              "size": 32,
              "description": "Redundant ECO control register"
            },
            "CLOCK_GATE": {
              "offset": "0x84",
              "size": 32,
              "description": "Clock gate control register"
            },
            "SRAM_CTRL_2": {
              "offset": "0x88",
              "size": 32,
              "description": "System SRAM configuration register 2"
            },
            "SYSCLK_CONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "SoC clock configuration register"
            },
            "DATE": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "ROM_CTRL_0": {
              "ROM_FO": {
                "bit": 0,
                "description": "This field is used to force on clock gate of internal ROM.",
                "width": 2
              }
            },
            "ROM_CTRL_1": {
              "ROM_FORCE_PD": {
                "bit": 0,
                "description": "This field is used to power down internal ROM.",
                "width": 2
              },
              "ROM_FORCE_PU": {
                "bit": 2,
                "description": "This field is used to power up internal ROM.",
                "width": 2
              }
            },
            "SRAM_CTRL_0": {
              "SRAM_FO": {
                "bit": 0,
                "description": "This field is used to force on clock gate of internal SRAM.",
                "width": 22
              }
            },
            "SRAM_CTRL_1": {
              "SRAM_FORCE_PD": {
                "bit": 0,
                "description": "This field is used to power down internal SRAM.",
                "width": 22
              }
            },
            "CPU_PERI_CLK_EN": {
              "CLK_EN_DEDICATED_GPIO": {
                "bit": 7,
                "description": "Set this bit to enable clock of DEDICATED GPIO module."
              }
            },
            "CPU_PERI_RST_EN": {
              "RST_EN_DEDICATED_GPIO": {
                "bit": 7,
                "description": "Set this bit to reset DEDICATED GPIO module."
              }
            },
            "CPU_PER_CONF": {
              "CPUPERIOD_SEL": {
                "bit": 0,
                "description": "This field is used to select the clock frequency of CPU or CPU period.",
                "width": 2
              },
              "PLL_FREQ_SEL": {
                "bit": 2,
                "description": "This field is used to select the PLL clock frequency based on CPU period."
              },
              "CPU_WAIT_MODE_FORCE_ON": {
                "bit": 3,
                "description": "Set this bit to force on CPU wait mode. In this mode, the clock gate of CPU is turned off until any interrupts happen. This mode could also be force on via WAITI instruction."
              },
              "CPU_WAITI_DELAY_NUM": {
                "bit": 4,
                "description": "Sets the number of delay cycles to enter CPU wait mode after a WAITI instruction.",
                "width": 4
              }
            },
            "JTAG_CTRL_0": {
              "CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_0": {
                "bit": 0,
                "description": "Stores the 0 to 31 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.",
                "width": 32
              }
            },
            "JTAG_CTRL_1": {
              "CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_1": {
                "bit": 0,
                "description": "Stores the 32 to 63 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.",
                "width": 32
              }
            },
            "JTAG_CTRL_2": {
              "CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_2": {
                "bit": 0,
                "description": "Stores the 64 to 95 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.",
                "width": 32
              }
            },
            "JTAG_CTRL_3": {
              "CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_3": {
                "bit": 0,
                "description": "Stores the 96 to 127 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.",
                "width": 32
              }
            },
            "JTAG_CTRL_4": {
              "CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_4": {
                "bit": 0,
                "description": "Stores the 128 to 159 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.",
                "width": 32
              }
            },
            "JTAG_CTRL_5": {
              "CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_5": {
                "bit": 0,
                "description": "Stores the 160 to 191 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.",
                "width": 32
              }
            },
            "JTAG_CTRL_6": {
              "CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_6": {
                "bit": 0,
                "description": "Stores the 192 to 223 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.",
                "width": 32
              }
            },
            "JTAG_CTRL_7": {
              "CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_7": {
                "bit": 0,
                "description": "Stores the 0 to 224 bits of the 255 bits register used to cancel the temporary disable of eFuse to JTAG.",
                "width": 32
              }
            },
            "MEM_PD_MASK": {
              "LSLP_MEM_PD_MASK": {
                "bit": 0,
                "description": "Set this bit to allow the memory to work as usual when the chip enters the light-sleep state."
              }
            },
            "PERIP_CLK_EN0": {
              "TIMERS_CLK_EN": {
                "bit": 0,
                "description": "Set this bit to enable clock of timers."
              },
              "SPI01_CLK_EN": {
                "bit": 1,
                "description": "Set this bit to enable clock of SPI0 and SPI1."
              },
              "UART_CLK_EN": {
                "bit": 2,
                "description": "Set this bit to enable clock of UART0."
              },
              "WDG_CLK_EN": {
                "bit": 3,
                "description": "Set this bit to enable clock of WDG."
              },
              "I2S0_CLK_EN": {
                "bit": 4,
                "description": "Set this bit to enable clock of I2S0."
              },
              "UART1_CLK_EN": {
                "bit": 5,
                "description": "Set this bit to enable clock of UART1."
              },
              "SPI2_CLK_EN": {
                "bit": 6,
                "description": "Set this bit to enable clock of SPI2."
              },
              "I2C_EXT0_CLK_EN": {
                "bit": 7,
                "description": "Set this bit to enable clock of I2C EXT0."
              },
              "UHCI0_CLK_EN": {
                "bit": 8,
                "description": "Set this bit to enable clock of UHCI0."
              },
              "RMT_CLK_EN": {
                "bit": 9,
                "description": "Set this bit to enable clock of remote controller."
              },
              "PCNT_CLK_EN": {
                "bit": 10,
                "description": "Set this bit to enable clock of pulse count."
              },
              "LEDC_CLK_EN": {
                "bit": 11,
                "description": "Set this bit to enable clock of LED PWM."
              },
              "UHCI1_CLK_EN": {
                "bit": 12,
                "description": "Set this bit to enable clock of UHCI1."
              },
              "TIMERGROUP_CLK_EN": {
                "bit": 13,
                "description": "Set this bit to enable clock of timer group0."
              },
              "EFUSE_CLK_EN": {
                "bit": 14,
                "description": "Set this bit to enable clock of eFuse."
              },
              "TIMERGROUP1_CLK_EN": {
                "bit": 15,
                "description": "Set this bit to enable clock of timer group1."
              },
              "SPI3_CLK_EN": {
                "bit": 16,
                "description": "Set this bit to enable clock of SPI3."
              },
              "PWM0_CLK_EN": {
                "bit": 17,
                "description": "Set this bit to enable clock of PWM0."
              },
              "I2C_EXT1_CLK_EN": {
                "bit": 18,
                "description": "Set this bit to enable clock of I2C EXT1."
              },
              "TWAI_CLK_EN": {
                "bit": 19,
                "description": "Set this bit to enable clock of CAN."
              },
              "PWM1_CLK_EN": {
                "bit": 20,
                "description": "Set this bit to enable clock of PWM1."
              },
              "I2S1_CLK_EN": {
                "bit": 21,
                "description": "Set this bit to enable clock of I2S1."
              },
              "SPI2_DMA_CLK_EN": {
                "bit": 22,
                "description": "Set this bit to enable clock of SPI2 DMA."
              },
              "USB_CLK_EN": {
                "bit": 23,
                "description": "Set this bit to enable clock of USB."
              },
              "UART_MEM_CLK_EN": {
                "bit": 24,
                "description": "Set this bit to enable clock of UART memory."
              },
              "PWM2_CLK_EN": {
                "bit": 25,
                "description": "Set this bit to enable clock of PWM2."
              },
              "PWM3_CLK_EN": {
                "bit": 26,
                "description": "Set this bit to enable clock of PWM3."
              },
              "SPI3_DMA_CLK_EN": {
                "bit": 27,
                "description": "Set this bit to enable clock of SPI3 DMA."
              },
              "APB_SARADC_CLK_EN": {
                "bit": 28,
                "description": "Set this bit to enable clock of SAR ADC."
              },
              "SYSTIMER_CLK_EN": {
                "bit": 29,
                "description": "Set this bit to enable clock of system timer."
              },
              "ADC2_ARB_CLK_EN": {
                "bit": 30,
                "description": "Set this bit to enable clock of aribiter of ADC2."
              },
              "SPI4_CLK_EN": {
                "bit": 31,
                "description": "Set this bit to enable clock of SPI4."
              }
            },
            "PERIP_CLK_EN1": {
              "CRYPTO_AES_CLK_EN": {
                "bit": 1,
                "description": "Set this bit to enable clock of cryptography AES."
              },
              "CRYPTO_SHA_CLK_EN": {
                "bit": 2,
                "description": "Set this bit to enable clock of cryptography SHA."
              },
              "CRYPTO_RSA_CLK_EN": {
                "bit": 3,
                "description": "Set this bit to enable clock of cryptography RSA."
              },
              "CRYPTO_DS_CLK_EN": {
                "bit": 4,
                "description": "Set this bit to enable clock of cryptography Digital Signature."
              },
              "CRYPTO_HMAC_CLK_EN": {
                "bit": 5,
                "description": "Set this bit to enable clock of cryptography HMAC."
              },
              "CRYPTO_DMA_CLK_EN": {
                "bit": 6,
                "description": "Set this bit to enable clock of cryptography DMA."
              }
            },
            "PERIP_RST_EN0": {
              "TIMERS_RST": {
                "bit": 0,
                "description": "Set this bit to reset timers."
              },
              "SPI01_RST": {
                "bit": 1,
                "description": "Set this bit to reset SPI0 and SPI1."
              },
              "UART_RST": {
                "bit": 2,
                "description": "Set this bit to reset UART0."
              },
              "WDG_RST": {
                "bit": 3,
                "description": "Set this bit to reset WDG."
              },
              "I2S0_RST": {
                "bit": 4,
                "description": "Set this bit to reset I2S0."
              },
              "UART1_RST": {
                "bit": 5,
                "description": "Set this bit to reset UART1."
              },
              "SPI2_RST": {
                "bit": 6,
                "description": "Set this bit to reset SPI2."
              },
              "I2C_EXT0_RST": {
                "bit": 7,
                "description": "Set this bit to reset I2C EXT0."
              },
              "UHCI0_RST": {
                "bit": 8,
                "description": "Set this bit to reset UHCI0."
              },
              "RMT_RST": {
                "bit": 9,
                "description": "Set this bit to reset remote controller."
              },
              "PCNT_RST": {
                "bit": 10,
                "description": "Set this bit to reset pulse count."
              },
              "LEDC_RST": {
                "bit": 11,
                "description": "Set this bit to reset LED PWM."
              },
              "UHCI1_RST": {
                "bit": 12,
                "description": "Set this bit to reset UHCI1."
              },
              "TIMERGROUP_RST": {
                "bit": 13,
                "description": "Set this bit to reset timer group0."
              },
              "EFUSE_RST": {
                "bit": 14,
                "description": "Set this bit to reset eFuse."
              },
              "TIMERGROUP1_RST": {
                "bit": 15,
                "description": "Set this bit to reset timer group1."
              },
              "SPI3_RST": {
                "bit": 16,
                "description": "Set this bit to reset SPI3."
              },
              "PWM0_RST": {
                "bit": 17,
                "description": "Set this bit to reset PWM0."
              },
              "I2C_EXT1_RST": {
                "bit": 18,
                "description": "Set this bit to reset I2C EXT1."
              },
              "TWAI_RST": {
                "bit": 19,
                "description": "Set this bit to reset CAN."
              },
              "PWM1_RST": {
                "bit": 20,
                "description": "Set this bit to reset PWM1."
              },
              "I2S1_RST": {
                "bit": 21,
                "description": "Set this bit to reset I2S1."
              },
              "SPI2_DMA_RST": {
                "bit": 22,
                "description": "Set this bit to reset SPI2 DMA."
              },
              "USB_RST": {
                "bit": 23,
                "description": "Set this bit to reset USB."
              },
              "UART_MEM_RST": {
                "bit": 24,
                "description": "Set this bit to reset UART memory."
              },
              "PWM2_RST": {
                "bit": 25,
                "description": "Set this bit to reset PWM2."
              },
              "PWM3_RST": {
                "bit": 26,
                "description": "Set this bit to reset PWM3."
              },
              "SPI3_DMA_RST": {
                "bit": 27,
                "description": "Set this bit to reset SPI3 DMA."
              },
              "APB_SARADC_RST": {
                "bit": 28,
                "description": "Set this bit to reset SAR ADC."
              },
              "SYSTIMER_RST": {
                "bit": 29,
                "description": "Set this bit to reset system timer."
              },
              "ADC2_ARB_RST": {
                "bit": 30,
                "description": "Set this bit to reset aribiter of ADC2."
              },
              "SPI4_RST": {
                "bit": 31,
                "description": "Set this bit to reset SPI4."
              }
            },
            "PERIP_RST_EN1": {
              "CRYPTO_AES_RST": {
                "bit": 1,
                "description": "Set this bit to reset cryptography AES."
              },
              "CRYPTO_SHA_RST": {
                "bit": 2,
                "description": "Set this bit to reset cryptography SHA."
              },
              "CRYPTO_RSA_RST": {
                "bit": 3,
                "description": "Set this bit to reset cryptography RSA."
              },
              "CRYPTO_DS_RST": {
                "bit": 4,
                "description": "Set this bit to reset cryptography digital signature."
              },
              "CRYPTO_HMAC_RST": {
                "bit": 5,
                "description": "Set this bit to reset cryptography HMAC."
              },
              "CRYPTO_DMA_RST": {
                "bit": 6,
                "description": "Set this bit to reset cryptography DMA."
              }
            },
            "LPCK_DIV_INT": {
              "LPCK_DIV_NUM": {
                "bit": 0,
                "description": "This field is used to set the integer number of the divider value.",
                "width": 12
              }
            },
            "BT_LPCK_DIV_FRAC": {
              "LPCLK_SEL_RTC_SLOW": {
                "bit": 24,
                "description": "Set this bit to select RTC slow clock as the low power clock."
              },
              "LPCLK_SEL_8M": {
                "bit": 25,
                "description": "Set this bit to select 8m clock as the low power clock."
              },
              "LPCLK_SEL_XTAL": {
                "bit": 26,
                "description": "Set this bit to select xtal clock as the low power clock."
              },
              "LPCLK_SEL_XTAL32K": {
                "bit": 27,
                "description": "Set this bit to select xtal32k clock as the low power clock."
              },
              "LPCLK_RTC_EN": {
                "bit": 28,
                "description": "Set this bit to enable the RTC low power clock."
              }
            },
            "CPU_INTR_FROM_CPU_0": {
              "CPU_INTR_FROM_CPU_0": {
                "bit": 0,
                "description": "Set this bit to generate CPU interrupt 0. This bit needs to be reset by software in the ISR process."
              }
            },
            "CPU_INTR_FROM_CPU_1": {
              "CPU_INTR_FROM_CPU_1": {
                "bit": 0,
                "description": "Set this bit to generate CPU interrupt 1. This bit needs to be reset by software in the ISR process."
              }
            },
            "CPU_INTR_FROM_CPU_2": {
              "CPU_INTR_FROM_CPU_2": {
                "bit": 0,
                "description": "Set this bit to generate CPU interrupt 2. This bit needs to be reset by software in the ISR process."
              }
            },
            "CPU_INTR_FROM_CPU_3": {
              "CPU_INTR_FROM_CPU_3": {
                "bit": 0,
                "description": "Set this bit to generate CPU interrupt 3. This bit needs to be reset by software in the ISR process."
              }
            },
            "RSA_PD_CTRL": {
              "RSA_MEM_PD": {
                "bit": 0,
                "description": "Set this bit to power down RSA memory. This bit has the lowest priority. When Digital Signature occupies the RSA, this bit is invalid."
              },
              "RSA_MEM_FORCE_PU": {
                "bit": 1,
                "description": "Set this bit to force power up RSA memory. This bit has the second highest priority."
              },
              "RSA_MEM_FORCE_PD": {
                "bit": 2,
                "description": "Set this bit to force power down RSA memory. This bit has the highest priority."
              }
            },
            "BUSTOEXTMEM_ENA": {
              "BUSTOEXTMEM_ENA": {
                "bit": 0,
                "description": "Set this bit to enable bus to EDMA."
              }
            },
            "CACHE_CONTROL": {
              "PRO_ICACHE_CLK_ON": {
                "bit": 0,
                "description": "Set this bit to enable clock of i-cache."
              },
              "PRO_DCACHE_CLK_ON": {
                "bit": 1,
                "description": "Set this bit to enable clock of d-cache."
              },
              "PRO_CACHE_RESET": {
                "bit": 2,
                "description": "Set this bit to reset cache."
              }
            },
            "EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL": {
              "ENABLE_SPI_MANUAL_ENCRYPT": {
                "bit": 0,
                "description": "Set this bit to enable Manual Encryption under SPI Boot mode."
              },
              "ENABLE_DOWNLOAD_DB_ENCRYPT": {
                "bit": 1,
                "description": "Set this bit to enable Auto Encryption under Download Boot mode."
              },
              "ENABLE_DOWNLOAD_G0CB_DECRYPT": {
                "bit": 2,
                "description": "Set this bit to enable Auto Decryption under Download Boot mode."
              },
              "ENABLE_DOWNLOAD_MANUAL_ENCRYPT": {
                "bit": 3,
                "description": "Set this bit to enable Manual Encryption under Download Boot mode."
              }
            },
            "RTC_FASTMEM_CONFIG": {
              "RTC_MEM_CRC_START": {
                "bit": 8,
                "description": "Set this bit to start the CRC of RTC memory."
              },
              "RTC_MEM_CRC_ADDR": {
                "bit": 9,
                "description": "This field is used to set address of RTC memory for CRC.",
                "width": 11
              },
              "RTC_MEM_CRC_LEN": {
                "bit": 20,
                "description": "This field is used to set length of RTC memory for CRC based on start address.",
                "width": 11
              },
              "RTC_MEM_CRC_FINISH": {
                "bit": 31,
                "description": "This bit stores the status of RTC memory CRC. High level means finished while low level means not finished."
              }
            },
            "RTC_FASTMEM_CRC": {
              "RTC_MEM_CRC_RES": {
                "bit": 0,
                "description": "This field stores the CRC result of RTC memory.",
                "width": 32
              }
            },
            "Redundant_ECO_Ctrl": {
              "REDUNDANT_ECO_DRIVE": {
                "bit": 0,
                "description": "The redundant ECO drive bit to avoid optimization in circuits."
              },
              "REDUNDANT_ECO_RESULT": {
                "bit": 1,
                "description": "The redundant ECO result bit to avoid optimization in circuits."
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "Set this bit to enable clock of this module."
              }
            },
            "SRAM_CTRL_2": {
              "SRAM_FORCE_PU": {
                "bit": 0,
                "description": "This field is used to power up internal SRAM.",
                "width": 22
              }
            },
            "SYSCLK_CONF": {
              "PRE_DIV_CNT": {
                "bit": 0,
                "description": "This field is used to set the count of prescaler of XTAL\\_CLK.",
                "width": 10
              },
              "SOC_CLK_SEL": {
                "bit": 10,
                "description": "This field is used to select SOC clock.",
                "width": 2
              },
              "CLK_XTAL_FREQ": {
                "bit": 12,
                "description": "This field is used to read XTAL frequency in MHz.",
                "width": 7
              },
              "CLK_DIV_EN": {
                "bit": 19,
                "description": "Not used, extends from ESP32."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Version control register.",
                "width": 28
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "SYSTIMER",
              "base": "0x3F423000",
              "irq": 71
            },
            {
              "name": "TIMG0",
              "base": "0x3F41F000",
              "irq": 15
            },
            {
              "name": "TIMG1",
              "base": "0x3F420000",
              "irq": 19
            }
          ],
          "registers": {
            "CONF": {
              "offset": "0x00",
              "size": 32,
              "description": "Configure system timer clock"
            },
            "LOAD": {
              "offset": "0x04",
              "size": 32,
              "description": "Load value to system timer"
            },
            "LOAD_HI": {
              "offset": "0x08",
              "size": 32,
              "description": "High 32 bits to be loaded to system timer"
            },
            "LOAD_LO": {
              "offset": "0x0C",
              "size": 32,
              "description": "Low 32 bits to be loaded to system timer"
            },
            "STEP": {
              "offset": "0x10",
              "size": 32,
              "description": "System timer accumulation step"
            },
            "TARGET0_HI": {
              "offset": "0x14",
              "size": 32,
              "description": "System timer target 0, high 32 bits"
            },
            "TARGET0_LO": {
              "offset": "0x18",
              "size": 32,
              "description": "System timer target 0, low 32 bits"
            },
            "TARGET1_HI": {
              "offset": "0x1C",
              "size": 32,
              "description": "System timer target 1, high 32 bits"
            },
            "TARGET1_LO": {
              "offset": "0x20",
              "size": 32,
              "description": "System timer target 1, low 32 bits"
            },
            "TARGET2_HI": {
              "offset": "0x24",
              "size": 32,
              "description": "System timer target 2, high 32 bits"
            },
            "TARGET2_LO": {
              "offset": "0x28",
              "size": 32,
              "description": "System timer target 2, low 32 bits"
            },
            "TARGET0_CONF": {
              "offset": "0x2C",
              "size": 32,
              "description": "Configure work mode for system timer target 0"
            },
            "TARGET1_CONF": {
              "offset": "0x30",
              "size": 32,
              "description": "Configure work mode for system timer target 1"
            },
            "TARGET2_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "Configure work mode for system timer target 2"
            },
            "UNIT0_OP": {
              "offset": "0x38",
              "size": 32,
              "description": "Read out system timer value"
            },
            "UNIT0_VALUE_HI": {
              "offset": "0x3C",
              "size": 32,
              "description": "System timer value, high 32 bits"
            },
            "UNIT0_VALUE_LO": {
              "offset": "0x40",
              "size": 32,
              "description": "System timer value, low 32 bits"
            },
            "INT_ENA": {
              "offset": "0x44",
              "size": 32,
              "description": "System timer interrupt enable"
            },
            "INT_RAW": {
              "offset": "0x48",
              "size": 32,
              "description": "System timer interrupt raw"
            },
            "INT_CLR": {
              "offset": "0x4C",
              "size": 32,
              "description": "System timer interrupt clear"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "CONF": {
              "CLK_FO": {
                "bit": 0,
                "description": "System timer clock force enable."
              },
              "CLK_EN": {
                "bit": 31,
                "description": "Register clock enable."
              }
            },
            "LOAD": {
              "TIMER_LOAD": {
                "bit": 31,
                "description": "Set this bit to 1, the value stored in SYSTIMER_TIMER_LOAD_HI and in\nSYSTIMER_TIMER_LOAD_LO will be loaded to system timer"
              }
            },
            "LOAD_HI": {
              "TIMER_LOAD_HI": {
                "bit": 0,
                "description": "The value to be loaded into system timer, high 32 bits.",
                "width": 32
              }
            },
            "LOAD_LO": {
              "TIMER_LOAD_LO": {
                "bit": 0,
                "description": "The value to be loaded into system timer, low 32 bits.",
                "width": 32
              }
            },
            "STEP": {
              "TIMER_XTAL_STEP": {
                "bit": 0,
                "description": "Set system timer increment step when using XTAL_CLK.",
                "width": 10
              },
              "TIMER_PLL_STEP": {
                "bit": 10,
                "description": "Set system timer increment step when using PLL_CLK",
                "width": 10
              }
            },
            "TARGET0_HI": {
              "TIMER_TARGET0_HI": {
                "bit": 0,
                "description": "System timer target 0, high 32 bits.",
                "width": 32
              }
            },
            "TARGET0_LO": {
              "TIMER_TARGET0_LO": {
                "bit": 0,
                "description": "System timer target 0, low 32 bits.",
                "width": 32
              }
            },
            "TARGET1_HI": {
              "TIMER_TARGET1_HI": {
                "bit": 0,
                "description": "System timer target 1, high 32 bits.",
                "width": 32
              }
            },
            "TARGET1_LO": {
              "TIMER_TARGET1_LO": {
                "bit": 0,
                "description": "System timer target 1, low 32 bits.",
                "width": 32
              }
            },
            "TARGET2_HI": {
              "TIMER_TARGET2_HI": {
                "bit": 0,
                "description": "System timer target 2, high 32 bits.",
                "width": 32
              }
            },
            "TARGET2_LO": {
              "TIMER_TARGET2_LO": {
                "bit": 0,
                "description": "System timer target 2, low 32 bits.",
                "width": 32
              }
            },
            "TARGET0_CONF": {
              "TARGET0_PERIOD": {
                "bit": 0,
                "description": "Set alarm period for system timer target 0, only valid in periodic\nalarms mode.",
                "width": 30
              },
              "TARGET0_PERIOD_MODE": {
                "bit": 30,
                "description": "Set work mode for system timer target 0. 0: work in a timedelay alarm mode; 1: work in periodic alarms mode."
              },
              "TARGET0_WORK_EN": {
                "bit": 31,
                "description": "System timer target 0 work enable."
              }
            },
            "TARGET1_CONF": {
              "TARGET1_PERIOD": {
                "bit": 0,
                "description": "Set alarm period for system timer target 1, only valid in periodic\nalarms mode.",
                "width": 30
              },
              "TARGET1_PERIOD_MODE": {
                "bit": 30,
                "description": "Set work mode for system timer target 1. 0: work in a timedelay alarm mode; 1: work in periodic alarms mode."
              },
              "TARGET1_WORK_EN": {
                "bit": 31,
                "description": "System timer target 1 work enable."
              }
            },
            "TARGET2_CONF": {
              "TARGET2_PERIOD": {
                "bit": 0,
                "description": "Set alarm period for system timer target 2, only valid in periodic\nalarms mode.",
                "width": 30
              },
              "TARGET2_PERIOD_MODE": {
                "bit": 30,
                "description": "Set work mode for system timer target 2. 0: work in a timedelay alarm mode; 1: work in periodic alarms mode."
              },
              "TARGET2_WORK_EN": {
                "bit": 31,
                "description": "System timer target 2 work enable."
              }
            },
            "UNIT0_OP": {
              "TIMER_UNIT0_VALUE_VALID": {
                "bit": 30,
                "description": "Check if it is valid to read out timer value from registers. 0: Not\nready to read timer value from registers; 1: Ready to read timer value from registers"
              },
              "TIMER_UNIT0_UPDATE": {
                "bit": 31,
                "description": "Update system timer value to registers."
              }
            },
            "UNIT0_VALUE_HI": {
              "TIMER_VALUE_HI": {
                "bit": 0,
                "description": "System timer value, high 32 bits.",
                "width": 32
              }
            },
            "UNIT0_VALUE_LO": {
              "TIMER_VALUE_LO": {
                "bit": 0,
                "description": "System timer value, low 32 bits.",
                "width": 32
              }
            },
            "INT_ENA": {
              "TARGET0_INT_ENA": {
                "bit": 0,
                "description": "Interrupt enable bit of system timer target 0."
              },
              "TARGET1_INT_ENA": {
                "bit": 1,
                "description": "Interrupt enable bit of system timer target 1."
              },
              "TARGET2_INT_ENA": {
                "bit": 2,
                "description": "Interrupt enable bit of system timer target 2."
              }
            },
            "INT_RAW": {
              "INT0_RAW": {
                "bit": 0,
                "description": "Interrupt raw bit of system timer target 0."
              },
              "INT1_RAW": {
                "bit": 1,
                "description": "Interrupt raw bit of system timer target 1."
              },
              "INT2_RAW": {
                "bit": 2,
                "description": "Interrupt raw bit of system timer target 2."
              }
            },
            "INT_CLR": {
              "TARGET0_INT_CLR": {
                "bit": 0,
                "description": "Interrupt clear bit of system timer target 0."
              },
              "TARGET1_INT_CLR": {
                "bit": 1,
                "description": "Interrupt clear bit of system timer target 1."
              },
              "TARGET2_INT_CLR": {
                "bit": 2,
                "description": "Interrupt clear bit of system timer target 2."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Version control register",
                "width": 32
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "TWAI0",
              "base": "0x3F42B000",
              "irq": 47
            }
          ],
          "registers": {
            "MODE": {
              "offset": "0x00",
              "size": 32,
              "description": "Mode Register"
            },
            "CMD": {
              "offset": "0x04",
              "size": 32,
              "description": "Command Register"
            },
            "STATUS": {
              "offset": "0x08",
              "size": 32,
              "description": "Status register"
            },
            "INT_RAW": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Register"
            },
            "INT_ENA": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "BUS_TIMING_0": {
              "offset": "0x18",
              "size": 32,
              "description": "Bus Timing Register 0"
            },
            "BUS_TIMING_1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Bus Timing Register 1"
            },
            "ARB_LOST_CAP": {
              "offset": "0x2C",
              "size": 32,
              "description": "Arbitration Lost Capture Register"
            },
            "ERR_CODE_CAP": {
              "offset": "0x30",
              "size": 32,
              "description": "Error Code Capture Register"
            },
            "ERR_WARNING_LIMIT": {
              "offset": "0x34",
              "size": 32,
              "description": "Error Warning Limit Register"
            },
            "RX_ERR_CNT": {
              "offset": "0x38",
              "size": 32,
              "description": "Receive Error Counter Register"
            },
            "TX_ERR_CNT": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transmit Error Counter Register"
            },
            "DATA_0": {
              "offset": "0x40",
              "size": 32,
              "description": "Data register 0"
            },
            "DATA_1": {
              "offset": "0x44",
              "size": 32,
              "description": "Data register 1"
            },
            "DATA_2": {
              "offset": "0x48",
              "size": 32,
              "description": "Data register 2"
            },
            "DATA_3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Data register 3"
            },
            "DATA_4": {
              "offset": "0x50",
              "size": 32,
              "description": "Data register 4"
            },
            "DATA_5": {
              "offset": "0x54",
              "size": 32,
              "description": "Data register 5"
            },
            "DATA_6": {
              "offset": "0x58",
              "size": 32,
              "description": "Data register 6"
            },
            "DATA_7": {
              "offset": "0x5C",
              "size": 32,
              "description": "Data register 7"
            },
            "DATA_8": {
              "offset": "0x60",
              "size": 32,
              "description": "Data register 8"
            },
            "DATA_9": {
              "offset": "0x64",
              "size": 32,
              "description": "Data register 9"
            },
            "DATA_10": {
              "offset": "0x68",
              "size": 32,
              "description": "Data register 10"
            },
            "DATA_11": {
              "offset": "0x6C",
              "size": 32,
              "description": "Data register 11"
            },
            "DATA_12": {
              "offset": "0x70",
              "size": 32,
              "description": "Data register 12"
            },
            "RX_MESSAGE_CNT": {
              "offset": "0x74",
              "size": 32,
              "description": "Receive Message Counter Register"
            },
            "CLOCK_DIVIDER": {
              "offset": "0x7C",
              "size": 32,
              "description": "Clock Divider register"
            }
          },
          "bits": {
            "MODE": {
              "RESET_MODE": {
                "bit": 0,
                "description": "This bit is used to configure the operating mode of the TWAI Controller. 1: Reset mode; 0: Operating mode."
              },
              "LISTEN_ONLY_MODE": {
                "bit": 1,
                "description": "1: Listen only mode. In this mode the nodes will only receive messages from the bus, without generating the acknowledge signal nor updating the RX error counter."
              },
              "SELF_TEST_MODE": {
                "bit": 2,
                "description": "1: Self test mode. In this mode the TX nodes can perform a successful transmission without receiving the acknowledge signal. This mode is often used to test a single node with the self reception request command."
              },
              "RX_FILTER_MODE": {
                "bit": 3,
                "description": "This bit is used to configure the filter mode. 0: Dual filter mode; 1: Single filter mode."
              }
            },
            "CMD": {
              "TX_REQ": {
                "bit": 0,
                "description": "Set the bit to 1 to allow the driving nodes start transmission."
              },
              "ABORT_TX": {
                "bit": 1,
                "description": "Set the bit to 1 to cancel a pending transmission request."
              },
              "RELEASE_BUF": {
                "bit": 2,
                "description": "Set the bit to 1 to release the RX buffer."
              },
              "CLR_OVERRUN": {
                "bit": 3,
                "description": "Set the bit to 1 to clear the data overrun status bit."
              },
              "SELF_RX_REQ": {
                "bit": 4,
                "description": "Self reception request command. Set the bit to 1 to allow a message be transmitted and received simultaneously."
              }
            },
            "STATUS": {
              "RX_BUF_ST": {
                "bit": 0,
                "description": "1: The data in the RX buffer is not empty, with at least one received data packet."
              },
              "OVERRUN_ST": {
                "bit": 1,
                "description": "1: The RX FIFO is full and data overrun has occurred."
              },
              "TX_BUF_ST": {
                "bit": 2,
                "description": "1: The TX buffer is empty, the CPU may write a message into it."
              },
              "TX_COMPLETE": {
                "bit": 3,
                "description": "1: The TWAI controller has successfully received a packet from the bus."
              },
              "RX_ST": {
                "bit": 4,
                "description": "1: The TWAI Controller is receiving a message from the bus."
              },
              "TX_ST": {
                "bit": 5,
                "description": "1: The TWAI Controller is transmitting a message to the bus."
              },
              "ERR_ST": {
                "bit": 6,
                "description": "1: At least one of the RX/TX error counter has reached or exceeded the value set in register TWAI_ERR_WARNING_LIMIT_REG."
              },
              "BUS_OFF_ST": {
                "bit": 7,
                "description": "1: In bus-off status, the TWAI Controller is no longer involved in bus activities."
              },
              "MISS_ST": {
                "bit": 8,
                "description": "This bit reflects whether the data packet in the RX FIFO is complete. 1: The current packet is missing; 0: The current packet is complete"
              }
            },
            "INT_RAW": {
              "RX_INT_ST": {
                "bit": 0,
                "description": "Receive interrupt. If this bit is set to 1, it indicates there are messages to be handled in the RX FIFO."
              },
              "TX_INT_ST": {
                "bit": 1,
                "description": "Transmit interrupt. If this bit is set to 1, it indicates the message transmitting mis- sion is finished and a new transmission is able to execute."
              },
              "ERR_WARN_INT_ST": {
                "bit": 2,
                "description": "Error warning interrupt. If this bit is set to 1, it indicates the error status signal and the bus-off status signal of Status register have changed (e.g., switched from 0 to 1 or from 1 to 0)."
              },
              "OVERRUN_INT_ST": {
                "bit": 3,
                "description": "Data overrun interrupt. If this bit is set to 1, it indicates a data overrun interrupt is generated in the RX FIFO."
              },
              "ERR_PASSIVE_INT_ST": {
                "bit": 5,
                "description": "Error passive interrupt. If this bit is set to 1, it indicates the TWAI Controller is switched between error active status and error passive status due to the change of error counters."
              },
              "ARB_LOST_INT_ST": {
                "bit": 6,
                "description": "Arbitration lost interrupt. If this bit is set to 1, it indicates an arbitration lost interrupt is generated."
              },
              "BUS_ERR_INT_ST": {
                "bit": 7,
                "description": "Error interrupt. If this bit is set to 1, it indicates an error is detected on the bus."
              }
            },
            "INT_ENA": {
              "RX_INT_ENA": {
                "bit": 0,
                "description": "Set this bit to 1 to enable receive interrupt."
              },
              "TX_INT_ENA": {
                "bit": 1,
                "description": "Set this bit to 1 to enable transmit interrupt."
              },
              "ERR_WARN_INT_ENA": {
                "bit": 2,
                "description": "Set this bit to 1 to enable error warning interrupt."
              },
              "OVERRUN_INT_ENA": {
                "bit": 3,
                "description": "Set this bit to 1 to enable data overrun interrupt."
              },
              "ERR_PASSIVE_INT_ENA": {
                "bit": 5,
                "description": "Set this bit to 1 to enable error passive interrupt."
              },
              "ARB_LOST_INT_ENA": {
                "bit": 6,
                "description": "Set this bit to 1 to enable arbitration lost interrupt."
              },
              "BUS_ERR_INT_ENA": {
                "bit": 7,
                "description": "Set this bit to 1 to enable error interrupt."
              }
            },
            "BUS_TIMING_0": {
              "BAUD_PRESC": {
                "bit": 0,
                "description": "Baud Rate Prescaler, determines the frequency dividing ratio.",
                "width": 14
              },
              "SYNC_JUMP_WIDTH": {
                "bit": 14,
                "description": "Synchronization Jump Width (SJW), 1 \\verb+~+ 14 Tq wide.",
                "width": 2
              }
            },
            "BUS_TIMING_1": {
              "TIME_SEG1": {
                "bit": 0,
                "description": "The width of PBS1.",
                "width": 4
              },
              "TIME_SEG2": {
                "bit": 4,
                "description": "The width of PBS2.",
                "width": 3
              },
              "TIME_SAMP": {
                "bit": 7,
                "description": "The number of sample points. 0: the bus is sampled once; 1: the bus is sampled three times"
              }
            },
            "ARB_LOST_CAP": {
              "ARB_LOST_CAP": {
                "bit": 0,
                "description": "This register contains information about the bit position of lost arbitration.",
                "width": 5
              }
            },
            "ERR_CODE_CAP": {
              "ECC_SEGMENT": {
                "bit": 0,
                "description": "This register contains information about the location of errors, see Table 181 for details.",
                "width": 5
              },
              "ECC_DIRECTION": {
                "bit": 5,
                "description": "This register contains information about transmission direction of the node when error occurs. 1: Error occurs when receiving a message; 0: Error occurs when transmitting a message"
              },
              "ECC_TYPE": {
                "bit": 6,
                "description": "This register contains information about error types: 00: bit error; 01: form error; 10: stuff error; 11: other type of error",
                "width": 2
              }
            },
            "ERR_WARNING_LIMIT": {
              "ERR_WARNING_LIMIT": {
                "bit": 0,
                "description": "Error warning threshold. In the case when any of a error counter value exceeds the threshold, or all the error counter values are below the threshold, an error warning interrupt will be triggered (given the enable signal is valid).",
                "width": 8
              }
            },
            "RX_ERR_CNT": {
              "RX_ERR_CNT": {
                "bit": 0,
                "description": "The RX error counter register, reflects value changes under reception status.",
                "width": 8
              }
            },
            "TX_ERR_CNT": {
              "TX_ERR_CNT": {
                "bit": 0,
                "description": "The TX error counter register, reflects value changes under transmission status.",
                "width": 8
              }
            },
            "DATA_0": {
              "TX_BYTE_0": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 0 with R/W Permission. In operation mode, it stores the 0th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_1": {
              "TX_BYTE_1": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 1 with R/W Permission. In operation mode, it stores the 1st byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_2": {
              "TX_BYTE_2": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 2 with R/W Permission. In operation mode, it stores the 2nd byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_3": {
              "TX_BYTE_3": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 3 with R/W Permission. In operation mode, it stores the 3rd byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_4": {
              "TX_BYTE_4": {
                "bit": 0,
                "description": "In reset mode, it is acceptance mask register 0 with R/W Permission. In operation mode, it stores the 4th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_5": {
              "TX_BYTE_5": {
                "bit": 0,
                "description": "In reset mode, it is acceptance mask register 1 with R/W Permission. In operation mode, it stores the 5th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_6": {
              "TX_BYTE_6": {
                "bit": 0,
                "description": "In reset mode, it is acceptance mask register 2 with R/W Permission. In operation mode, it stores the 6th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_7": {
              "TX_BYTE_7": {
                "bit": 0,
                "description": "In reset mode, it is acceptance mask register 3 with R/W Permission. In operation mode, it stores the 7th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_8": {
              "TX_BYTE_8": {
                "bit": 0,
                "description": "Stored the 8th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_9": {
              "TX_BYTE_9": {
                "bit": 0,
                "description": "Stored the 9th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_10": {
              "TX_BYTE_10": {
                "bit": 0,
                "description": "Stored the 10th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_11": {
              "TX_BYTE_11": {
                "bit": 0,
                "description": "Stored the 11th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "DATA_12": {
              "TX_BYTE_12": {
                "bit": 0,
                "description": "Stored the 12th byte information of the data to be transmitted under operating mode.",
                "width": 8
              }
            },
            "RX_MESSAGE_CNT": {
              "RX_MESSAGE_COUNTER": {
                "bit": 0,
                "description": "This register reflects the number of messages available within the RX FIFO.",
                "width": 7
              }
            },
            "CLOCK_DIVIDER": {
              "CD": {
                "bit": 0,
                "description": "These bits are used to configure frequency dividing coefficients of the external CLKOUT pin.",
                "width": 8
              },
              "CLOCK_OFF": {
                "bit": 8,
                "description": "This bit can be configured under reset mode. 1: Disable the external CLKOUT pin; 0: Enable the external CLKOUT pin"
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x3F400000",
              "irq": 37
            },
            {
              "name": "UART1",
              "base": "0x3F410000",
              "irq": 38
            }
          ],
          "registers": {
            "FIFO": {
              "offset": "0x00",
              "size": 32,
              "description": "FIFO data register"
            },
            "INT_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0x08",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "CLKDIV": {
              "offset": "0x14",
              "size": 32,
              "description": "Clock divider configuration"
            },
            "AUTOBAUD": {
              "offset": "0x18",
              "size": 32,
              "description": "Autobaud configuration register"
            },
            "STATUS": {
              "offset": "0x1C",
              "size": 32,
              "description": "UART status register"
            },
            "CONF0": {
              "offset": "0x20",
              "size": 32,
              "description": "Configuration register 0"
            },
            "CONF1": {
              "offset": "0x24",
              "size": 32,
              "description": "Configuration register 1"
            },
            "LOWPULSE": {
              "offset": "0x28",
              "size": 32,
              "description": "Autobaud minimum low pulse duration register"
            },
            "HIGHPULSE": {
              "offset": "0x2C",
              "size": 32,
              "description": "Autobaud minimum high pulse duration register"
            },
            "RXD_CNT": {
              "offset": "0x30",
              "size": 32,
              "description": "Autobaud edge change count register"
            },
            "FLOW_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "Software flow control configuration"
            },
            "SLEEP_CONF": {
              "offset": "0x38",
              "size": 32,
              "description": "Sleep mode configuration"
            },
            "SWFC_CONF0": {
              "offset": "0x3C",
              "size": 32,
              "description": "Software flow control character configuration"
            },
            "SWFC_CONF1": {
              "offset": "0x40",
              "size": 32,
              "description": "Software flow-control character configuration"
            },
            "IDLE_CONF": {
              "offset": "0x44",
              "size": 32,
              "description": "Frame end idle time configuration"
            },
            "RS485_CONF": {
              "offset": "0x48",
              "size": 32,
              "description": "RS485 mode configuration"
            },
            "AT_CMD_PRECNT": {
              "offset": "0x4C",
              "size": 32,
              "description": "Pre-sequence timing configuration"
            },
            "AT_CMD_POSTCNT": {
              "offset": "0x50",
              "size": 32,
              "description": "Post-sequence timing configuration"
            },
            "AT_CMD_GAPTOUT": {
              "offset": "0x54",
              "size": 32,
              "description": "Timeout configuration"
            },
            "AT_CMD_CHAR": {
              "offset": "0x58",
              "size": 32,
              "description": "AT escape sequence selection configuration"
            },
            "MEM_CONF": {
              "offset": "0x5C",
              "size": 32,
              "description": "UART threshold and allocation configuration"
            },
            "MEM_TX_STATUS": {
              "offset": "0x60",
              "size": 32,
              "description": "TX FIFO write and read offset address"
            },
            "MEM_RX_STATUS": {
              "offset": "0x64",
              "size": 32,
              "description": "RX FIFO write and read offset address"
            },
            "FSM_STATUS": {
              "offset": "0x68",
              "size": 32,
              "description": "UART transmitter and receiver status"
            },
            "POSPULSE": {
              "offset": "0x6C",
              "size": 32,
              "description": "Autobaud high pulse register"
            },
            "NEGPULSE": {
              "offset": "0x70",
              "size": 32,
              "description": "Autobaud low pulse register"
            },
            "DATE": {
              "offset": "0x74",
              "size": 32,
              "description": "UART version control register"
            },
            "ID": {
              "offset": "0x78",
              "size": 32,
              "description": "UART ID register"
            }
          },
          "bits": {
            "FIFO": {
              "RXFIFO_RD_BYTE": {
                "bit": 0,
                "description": "UART 0 accesses FIFO via this register.",
                "width": 8
              }
            },
            "INT_RAW": {
              "RXFIFO_FULL_INT_RAW": {
                "bit": 0,
                "description": "This interrupt raw bit turns to high level when the receiver receives more data than what UART_RXFIFO_FULL_THRHD specifies."
              },
              "TXFIFO_EMPTY_INT_RAW": {
                "bit": 1,
                "description": "This interrupt raw bit turns to high level when the amount of data in TX FIFO is less than what UART_TXFIFO_EMPTY_THRHD specifies."
              },
              "PARITY_ERR_INT_RAW": {
                "bit": 2,
                "description": "This interrupt raw bit turns to high level when the receiver detects a parity error in the data."
              },
              "FRM_ERR_INT_RAW": {
                "bit": 3,
                "description": "This interrupt raw bit turns to high level when the receiver detects a data frame error."
              },
              "RXFIFO_OVF_INT_RAW": {
                "bit": 4,
                "description": "This interrupt raw bit turns to high level when the receiver receives more data than the capacity of RX FIFO."
              },
              "DSR_CHG_INT_RAW": {
                "bit": 5,
                "description": "This interrupt raw bit turns to high level when the receiver detects the edge change of DSRn signal."
              },
              "CTS_CHG_INT_RAW": {
                "bit": 6,
                "description": "This interrupt raw bit turns to high level when the receiver detects the edge change of CTSn signal."
              },
              "BRK_DET_INT_RAW": {
                "bit": 7,
                "description": "This interrupt raw bit turns to high level when the receiver detects a 0 after the stop bit."
              },
              "RXFIFO_TOUT_INT_RAW": {
                "bit": 8,
                "description": "This interrupt raw bit turns to high level when the receiver takes more time than UART_RX_TOUT_THRHD to receive a byte."
              },
              "SW_XON_INT_RAW": {
                "bit": 9,
                "description": "This interrupt raw bit turns to high level when the receiver receives an XON character and UART_SW_FLOW_CON_EN is set to 1."
              },
              "SW_XOFF_INT_RAW": {
                "bit": 10,
                "description": "This interrupt raw bit turns to high level when the receiver receives an XOFF character and UART_SW_FLOW_CON_EN is set to 1."
              },
              "GLITCH_DET_INT_RAW": {
                "bit": 11,
                "description": "This interrupt raw bit turns to high level when the receiver detects a glitch in the middle of a start bit."
              },
              "TX_BRK_DONE_INT_RAW": {
                "bit": 12,
                "description": "This interrupt raw bit turns to high level when the transmitter completes  sending  NULL characters, after all data in TX FIFO are sent."
              },
              "TX_BRK_IDLE_DONE_INT_RAW": {
                "bit": 13,
                "description": "This interrupt raw bit turns to high level when the transmitter has kept the shortest duration after sending the  last data."
              },
              "TX_DONE_INT_RAW": {
                "bit": 14,
                "description": "This interrupt raw bit turns to high level when the transmitter has sent out all data in FIFO."
              },
              "RS485_PARITY_ERR_INT_RAW": {
                "bit": 15,
                "description": "This interrupt raw bit turns to high level when the receiver detects a parity error from the echo of the transmitter in RS485 mode."
              },
              "RS485_FRM_ERR_INT_RAW": {
                "bit": 16,
                "description": "This interrupt raw bit turns to high level when the receiver detects a data frame error from the echo of the transmitter in RS485 mode."
              },
              "RS485_CLASH_INT_RAW": {
                "bit": 17,
                "description": "This interrupt raw bit turns to high level when a collision is detected between the transmitter and the receiver in RS485 mode."
              },
              "AT_CMD_CHAR_DET_INT_RAW": {
                "bit": 18,
                "description": "This interrupt raw bit turns to high level when the receiver detects the configured UART_AT_CMD CHAR."
              },
              "WAKEUP_INT_RAW": {
                "bit": 19,
                "description": "This interrupt raw bit turns to high level when input RXD edge changes more times than what UART_ACTIVE_THRESHOLD specifies in Light-sleep mode."
              }
            },
            "INT_ST": {
              "RXFIFO_FULL_INT_ST": {
                "bit": 0,
                "description": "This is the status bit for UART_RXFIFO_FULL_INT when UART_RXFIFO_FULL_INT_ENA is set to 1."
              },
              "TXFIFO_EMPTY_INT_ST": {
                "bit": 1,
                "description": "This is the status bit for UART_TXFIFO_EMPTY_INT when UART_TXFIFO_EMPTY_INT_ENA is set to 1."
              },
              "PARITY_ERR_INT_ST": {
                "bit": 2,
                "description": "This is the status bit for UART_PARITY_ERR_INT when UART_PARITY_ERR_INT_ENA is set to 1."
              },
              "FRM_ERR_INT_ST": {
                "bit": 3,
                "description": "This is the status bit for UART_FRM_ERR_INT when UART_FRM_ERR_INT_ENA is set to 1."
              },
              "RXFIFO_OVF_INT_ST": {
                "bit": 4,
                "description": "This is the status bit for UART_RXFIFO_OVF_INT when UART_RXFIFO_OVF_INT_ENA is set to 1."
              },
              "DSR_CHG_INT_ST": {
                "bit": 5,
                "description": "This is the status bit for UART_DSR_CHG_INT when UART_DSR_CHG_INT_ENA is set to 1."
              },
              "CTS_CHG_INT_ST": {
                "bit": 6,
                "description": "This is the status bit for UART_CTS_CHG_INT when UART_CTS_CHG_INT_ENA is set to 1."
              },
              "BRK_DET_INT_ST": {
                "bit": 7,
                "description": "This is the status bit for UART_BRK_DET_INT when UART_BRK_DET_INT_ENA is set to 1."
              },
              "RXFIFO_TOUT_INT_ST": {
                "bit": 8,
                "description": "This is the status bit for UART_RXFIFO_TOUT_INT when UART_RXFIFO_TOUT_INT_ENA is set to 1."
              },
              "SW_XON_INT_ST": {
                "bit": 9,
                "description": "This is the status bit for UART_SW_XON_INT when UART_SW_XON_INT_ENA is set to 1."
              },
              "SW_XOFF_INT_ST": {
                "bit": 10,
                "description": "This is the status bit for UART_SW_XOFF_INT when UART_SW_XOFF_INT_ENA is set to 1."
              },
              "GLITCH_DET_INT_ST": {
                "bit": 11,
                "description": "This is the status bit for UART_GLITCH_DET_INT when UART_GLITCH_DET_INT_ENA is set to 1."
              },
              "TX_BRK_DONE_INT_ST": {
                "bit": 12,
                "description": "This is the status bit for UART_TX_BRK_DONE_INT when UART_TX_BRK_DONE_INT_ENA is set to 1."
              },
              "TX_BRK_IDLE_DONE_INT_ST": {
                "bit": 13,
                "description": "This is the status bit for UART_TX_BRK_IDLE_DONE_INT when UART_TX_BRK_IDLE_DONE_INT_ENA is set to 1."
              },
              "TX_DONE_INT_ST": {
                "bit": 14,
                "description": "This is the status bit for UART_TX_DONE_INT when UART_TX_DONE_INT_ENA is set to 1."
              },
              "RS485_PARITY_ERR_INT_ST": {
                "bit": 15,
                "description": "This is the status bit for UART_RS485_PARITY_ERR_INT when UART_RS485_PARITY_INT_ENA is set to 1."
              },
              "RS485_FRM_ERR_INT_ST": {
                "bit": 16,
                "description": "This is the status bit for UART_RS485_FRM_ERR_INT when UART_RS485_FRM_ERR_INT_ENA is set to 1."
              },
              "RS485_CLASH_INT_ST": {
                "bit": 17,
                "description": "This is the status bit for UART_RS485_CLASH_INT when UART_RS485_CLASH_INT_ENA is set to 1."
              },
              "AT_CMD_CHAR_DET_INT_ST": {
                "bit": 18,
                "description": "This is the status bit for UART_AT_CMD_CHAR_DET_INT when UART_AT_CMD_CHAR_DET_INT_ENA is set to 1."
              },
              "WAKEUP_INT_ST": {
                "bit": 19,
                "description": "This is the status bit for UART_WAKEUP_INT when UART_WAKEUP_INT_ENA is set to 1."
              }
            },
            "INT_ENA": {
              "RXFIFO_FULL_INT_ENA": {
                "bit": 0,
                "description": "This is the enable bit for UART_RXFIFO_FULL_INT."
              },
              "TXFIFO_EMPTY_INT_ENA": {
                "bit": 1,
                "description": "This is the enable bit for UART_TXFIFO_EMPTY_INT."
              },
              "PARITY_ERR_INT_ENA": {
                "bit": 2,
                "description": "This is the enable bit for UART_PARITY_ERR_INT."
              },
              "FRM_ERR_INT_ENA": {
                "bit": 3,
                "description": "This is the enable bit for UART_FRM_ERR_INT."
              },
              "RXFIFO_OVF_INT_ENA": {
                "bit": 4,
                "description": "This is the enable bit for UART_RXFIFO_OVF_INT."
              },
              "DSR_CHG_INT_ENA": {
                "bit": 5,
                "description": "This is the enable bit for UART_DSR_CHG_INT."
              },
              "CTS_CHG_INT_ENA": {
                "bit": 6,
                "description": "This is the enable bit for UART_CTS_CHG_INT."
              },
              "BRK_DET_INT_ENA": {
                "bit": 7,
                "description": "This is the enable bit for UART_BRK_DET_INT."
              },
              "RXFIFO_TOUT_INT_ENA": {
                "bit": 8,
                "description": "This is the enable bit for UART_RXFIFO_TOUT_INT."
              },
              "SW_XON_INT_ENA": {
                "bit": 9,
                "description": "This is the enable bit for UART_SW_XON_INT."
              },
              "SW_XOFF_INT_ENA": {
                "bit": 10,
                "description": "This is the enable bit for UART_SW_XOFF_INT."
              },
              "GLITCH_DET_INT_ENA": {
                "bit": 11,
                "description": "This is the enable bit for UART_GLITCH_DET_INT."
              },
              "TX_BRK_DONE_INT_ENA": {
                "bit": 12,
                "description": "This is the enable bit for UART_TX_BRK_DONE_INT."
              },
              "TX_BRK_IDLE_DONE_INT_ENA": {
                "bit": 13,
                "description": "This is the enable bit for UART_TX_BRK_IDLE_DONE_INT."
              },
              "TX_DONE_INT_ENA": {
                "bit": 14,
                "description": "This is the enable bit for UART_TX_DONE_INT."
              },
              "RS485_PARITY_ERR_INT_ENA": {
                "bit": 15,
                "description": "This is the enable bit for UART_RS485_PARITY_ERR_INT."
              },
              "RS485_FRM_ERR_INT_ENA": {
                "bit": 16,
                "description": "This is the enable bit for UART_RS485_PARITY_ERR_INT."
              },
              "RS485_CLASH_INT_ENA": {
                "bit": 17,
                "description": "This is the enable bit for UART_RS485_CLASH_INT."
              },
              "AT_CMD_CHAR_DET_INT_ENA": {
                "bit": 18,
                "description": "This is the enable bit for UART_AT_CMD_CHAR_DET_INT."
              },
              "WAKEUP_INT_ENA": {
                "bit": 19,
                "description": "This is the enable bit for UART_WAKEUP_INT."
              }
            },
            "INT_CLR": {
              "RXFIFO_FULL_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear UART_THE RXFIFO_FULL_INT interrupt."
              },
              "TXFIFO_EMPTY_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear UART_TXFIFO_EMPTY_INT interrupt."
              },
              "PARITY_ERR_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear UART_PARITY_ERR_INT interrupt."
              },
              "FRM_ERR_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear UART_FRM_ERR_INT interrupt."
              },
              "RXFIFO_OVF_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear UART_UART_RXFIFO_OVF_INT interrupt."
              },
              "DSR_CHG_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear UART_DSR_CHG_INT interrupt."
              },
              "CTS_CHG_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear UART_CTS_CHG_INT interrupt."
              },
              "BRK_DET_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear UART_BRK_DET_INT interrupt."
              },
              "RXFIFO_TOUT_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear UART_RXFIFO_TOUT_INT interrupt."
              },
              "SW_XON_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear UART_SW_XON_INT interrupt."
              },
              "SW_XOFF_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear UART_SW_XOFF_INT interrupt."
              },
              "GLITCH_DET_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear UART_GLITCH_DET_INT interrupt."
              },
              "TX_BRK_DONE_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear UART_TX_BRK_DONE_INT interrupt."
              },
              "TX_BRK_IDLE_DONE_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear UART_TX_BRK_IDLE_DONE_INT interrupt."
              },
              "TX_DONE_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear UART_TX_DONE_INT interrupt."
              },
              "RS485_PARITY_ERR_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear UART_RS485_PARITY_ERR_INT interrupt."
              },
              "RS485_FRM_ERR_INT_CLR": {
                "bit": 16,
                "description": "Set this bit to clear UART_RS485_FRM_ERR_INT interrupt."
              },
              "RS485_CLASH_INT_CLR": {
                "bit": 17,
                "description": "Set this bit to clear UART_RS485_CLASH_INT interrupt."
              },
              "AT_CMD_CHAR_DET_INT_CLR": {
                "bit": 18,
                "description": "Set this bit to clear UART_AT_CMD_CHAR_DET_INT interrupt."
              },
              "WAKEUP_INT_CLR": {
                "bit": 19,
                "description": "Set this bit to clear UART_WAKEUP_INT interrupt."
              }
            },
            "CLKDIV": {
              "CLKDIV": {
                "bit": 0,
                "description": "The integral part of the frequency divisor.",
                "width": 20
              },
              "FRAG": {
                "bit": 20,
                "description": "The fractional part of the frequency divisor.",
                "width": 4
              }
            },
            "AUTOBAUD": {
              "EN": {
                "bit": 0,
                "description": "This is the enable bit for baud rate detection."
              },
              "GLITCH_FILT": {
                "bit": 8,
                "description": "When input pulse width is lower than this value, the pulse is ignored.\nThis register is used in autobaud detection.",
                "width": 8
              }
            },
            "STATUS": {
              "RXFIFO_CNT": {
                "bit": 0,
                "description": "Stores the number of valid data bytes in RX FIFO.",
                "width": 10
              },
              "DSRN": {
                "bit": 13,
                "description": "This register represents the level of the internal UART DSR signal."
              },
              "CTSN": {
                "bit": 14,
                "description": "This register represents the level of the internal UART CTS signal."
              },
              "RXD": {
                "bit": 15,
                "description": "This register represents the level of the internal UART RXD signal."
              },
              "TXFIFO_CNT": {
                "bit": 16,
                "description": "Stores the number of data bytes in TX FIFO.",
                "width": 10
              },
              "DTRN": {
                "bit": 29,
                "description": "This bit represents the level of the internal UART DTR signal."
              },
              "RTSN": {
                "bit": 30,
                "description": "This bit represents the level of the internal UART RTS signal."
              },
              "TXD": {
                "bit": 31,
                "description": "This bit represents the level of the internal UART TXD signal."
              }
            },
            "CONF0": {
              "PARITY": {
                "bit": 0,
                "description": "This register is used to configure the parity check mode.\n0: even. 1: odd."
              },
              "PARITY_EN": {
                "bit": 1,
                "description": "Set this bit to enable UART parity check."
              },
              "BIT_NUM": {
                "bit": 2,
                "description": "This register is used to set the length of data.\n0: 5 bits. 1: 6 bits. 2: 7 bits. 3: 8 bits.",
                "width": 2
              },
              "STOP_BIT_NUM": {
                "bit": 4,
                "description": "This register is used to set the length of  stop bit.\n1: 1 bit. 2: 1.5 bits. 3: 2 bits.",
                "width": 2
              },
              "SW_RTS": {
                "bit": 6,
                "description": "This register is used to configure the software RTS signal which is used in software flow control."
              },
              "SW_DTR": {
                "bit": 7,
                "description": "This register is used to configure the software DTR signal which is used in software flow control."
              },
              "TXD_BRK": {
                "bit": 8,
                "description": "Set this bit to enable the transmitter to send NULL characters when the process of sending data is done."
              },
              "IRDA_DPLX": {
                "bit": 9,
                "description": "Set this bit to enable IrDA loopback mode."
              },
              "IRDA_TX_EN": {
                "bit": 10,
                "description": "This is the start enable bit for IrDA transmitter."
              },
              "IRDA_WCTL": {
                "bit": 11,
                "description": "1: The IrDA transmitter's 11th bit is the same as 10th bit. 0: Set IrDA transmitter's 11th bit to 0."
              },
              "IRDA_TX_INV": {
                "bit": 12,
                "description": "Set this bit to invert the level of IrDA transmitter."
              },
              "IRDA_RX_INV": {
                "bit": 13,
                "description": "Set this bit to invert the level of IrDA receiver."
              },
              "LOOPBACK": {
                "bit": 14,
                "description": "Set this bit to enable UART loopback test mode."
              },
              "TX_FLOW_EN": {
                "bit": 15,
                "description": "Set this bit to enable flow control function for the transmitter."
              },
              "IRDA_EN": {
                "bit": 16,
                "description": "Set this bit to enable IrDA protocol."
              },
              "RXFIFO_RST": {
                "bit": 17,
                "description": "Set this bit to reset the UART RX FIFO."
              },
              "TXFIFO_RST": {
                "bit": 18,
                "description": "Set this bit to reset the UART TX FIFO."
              },
              "RXD_INV": {
                "bit": 19,
                "description": "Set this bit to invert the level of UART RXD signal."
              },
              "CTS_INV": {
                "bit": 20,
                "description": "Set this bit to invert the level of UART CTS signal."
              },
              "DSR_INV": {
                "bit": 21,
                "description": "Set this bit to invert the level of UART DSR signal."
              },
              "TXD_INV": {
                "bit": 22,
                "description": "Set this bit to invert the level of UART TXD signal."
              },
              "RTS_INV": {
                "bit": 23,
                "description": "Set this bit to invert the level of UART RTS signal."
              },
              "DTR_INV": {
                "bit": 24,
                "description": "Set this bit to invert the level of UART DTR signal."
              },
              "CLK_EN": {
                "bit": 25,
                "description": "1: Force clock on for registers. 0: Support clock only when application writes registers."
              },
              "ERR_WR_MASK": {
                "bit": 26,
                "description": "1: The receiver stops storing data into FIFO when data is wrong. 0: The receiver stores the data even if the  received data is wrong."
              },
              "TICK_REF_ALWAYS_ON": {
                "bit": 27,
                "description": "This register is used to select the clock. \n1: APB_CLK. \n0: REF_TICK."
              },
              "MEM_CLK_EN": {
                "bit": 28,
                "description": "The signal to enable UART RAM clock gating.\n1: UART RAM powers on, the data of which can be read and written.\n0: UART RAM powers down."
              }
            },
            "CONF1": {
              "RXFIFO_FULL_THRHD": {
                "bit": 0,
                "description": "An UART_RXFIFO_FULL_INT interrupt is generated when the receiver receives more data than this register\u2019s value.",
                "width": 9
              },
              "TXFIFO_EMPTY_THRHD": {
                "bit": 9,
                "description": "An UART_TXFIFO_EMPTY_INT interrupt is generated when the number of data bytes in TX FIFO is less than this register's value.",
                "width": 9
              },
              "RX_TOUT_FLOW_DIS": {
                "bit": 29,
                "description": "Set this bit to stop accumulating idle_cnt when hardware flow control works."
              },
              "RX_FLOW_EN": {
                "bit": 30,
                "description": "This is the flow enable bit for UART receiver.\n1: Choose software flow control with configuring sw_rts signal. 0: Disable software flow control."
              },
              "RX_TOUT_EN": {
                "bit": 31,
                "description": "This is the enable bit for UART receiver's timeout function."
              }
            },
            "LOWPULSE": {
              "MIN_CNT": {
                "bit": 0,
                "description": "This register stores the value of the minimum duration time of the low level pulse. It is used in baud rate detection.",
                "width": 20
              }
            },
            "HIGHPULSE": {
              "MIN_CNT": {
                "bit": 0,
                "description": "This register stores  the value of the maximum duration time for the high level pulse. It is used in baud rate detection.",
                "width": 20
              }
            },
            "RXD_CNT": {
              "RXD_EDGE_CNT": {
                "bit": 0,
                "description": "This register stores the count of RXD edge change.  It is used in baud rate detection. As baud rate registers UART_REG_LOWPULSE_MIN_CNT, UART_REG_HIGHPULSE_MIN_CNT, UART_REG_POSEDGE_MIN_CNT, and UART_REG_NEGEDGE_MIN_CNT always record the minimal value, UART_REG_RXD_EDGE_CNT indicates the statistic number of RXD edge to find out the minimal value for these baud rate registers.",
                "width": 10
              }
            },
            "FLOW_CONF": {
              "SW_FLOW_CON_EN": {
                "bit": 0,
                "description": "Set this bit to enable software flow control. When UART receives flow control characters XON or XOFF, which can be configured by UART_XON_CHAR or UART_XOFF_CHAR respectively, UART_SW_XON_INT or UART_SW_XOFF_INT interrupts can be triggered if enabled."
              },
              "XONOFF_DEL": {
                "bit": 1,
                "description": "Set this bit to remove flow control characters from the received data."
              },
              "FORCE_XON": {
                "bit": 2,
                "description": "Set this bit to force the transmitter to send data."
              },
              "FORCE_XOFF": {
                "bit": 3,
                "description": "Set this bit to stop the transmitter from sending data."
              },
              "SEND_XON": {
                "bit": 4,
                "description": "Set this bit to send an XON character. This bit is cleared by hardware automatically."
              },
              "SEND_XOFF": {
                "bit": 5,
                "description": "Set this bit to send an XOFF character. This bit is cleared by hardware automatically."
              }
            },
            "SLEEP_CONF": {
              "ACTIVE_THRESHOLD": {
                "bit": 0,
                "description": "The UART is activated from Light-sleep mode when the input RXD edge changes more times than this register's value.",
                "width": 10
              }
            },
            "SWFC_CONF0": {
              "XOFF_THRESHOLD": {
                "bit": 0,
                "description": "When the number of data bytes in RX FIFO is more than this register's value with UART_SW_FLOW_CON_EN set to 1, the transmitter sends an XOFF character.",
                "width": 9
              },
              "XOFF_CHAR": {
                "bit": 9,
                "description": "This register stores the XOFF flow control character.",
                "width": 8
              }
            },
            "SWFC_CONF1": {
              "XON_THRESHOLD": {
                "bit": 0,
                "description": "When the number of data bytes in RX FIFO is less than this register's value with UART_SW_FLOW_CON_EN set to 1, the transmitter sends an XON character.",
                "width": 9
              },
              "XON_CHAR": {
                "bit": 9,
                "description": "This register stores the XON flow control character.",
                "width": 8
              }
            },
            "IDLE_CONF": {
              "RX_IDLE_THRHD": {
                "bit": 0,
                "description": "A frame end signal is generated when the receiver takes more time to receive one byte data than this register's value, in the unit of bit time (the time it takes to transfer one bit).",
                "width": 10
              },
              "TX_IDLE_NUM": {
                "bit": 10,
                "description": "This register is used to configure the duration time between transfers, in the unit of bit time (the time it takes to transfer one bit).",
                "width": 10
              },
              "TX_BRK_NUM": {
                "bit": 20,
                "description": "This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when UART_TXD_BRK is set to 1.",
                "width": 8
              }
            },
            "RS485_CONF": {
              "RS485_EN": {
                "bit": 0,
                "description": "Set this bit to choose RS485 mode."
              },
              "DL0_EN": {
                "bit": 1,
                "description": "Set this bit to delay the stop bit by 1 bit."
              },
              "DL1_EN": {
                "bit": 2,
                "description": "Set this bit to delay the stop bit by 1 bit."
              },
              "RS485TX_RX_EN": {
                "bit": 3,
                "description": "Set this bit to enable the receiver could receive data when the transmitter is transmitting data in RS485 mode."
              },
              "RS485RXBY_TX_EN": {
                "bit": 4,
                "description": "1: enable RS485 transmitter to send data when RS485 receiver line is busy. \n0: RS485 transmitter should not send data when its receiver is busy."
              },
              "RS485_RX_DLY_NUM": {
                "bit": 5,
                "description": "This register is used to delay the receiver's internal data signal."
              },
              "RS485_TX_DLY_NUM": {
                "bit": 6,
                "description": "This register is used to delay the transmitter's internal data signal.",
                "width": 4
              }
            },
            "AT_CMD_PRECNT": {
              "PRE_IDLE_NUM": {
                "bit": 0,
                "description": "This register is used to configure the idle duration time before the first AT_CMD is received by the receiver. \nIt will not take the next data received as AT_CMD character when the duration is less than this register's value.",
                "width": 16
              }
            },
            "AT_CMD_POSTCNT": {
              "POST_IDLE_NUM": {
                "bit": 0,
                "description": "This register is used to configure the duration time between the last AT_CMD and the next data.\nIt will not take the previous data as AT_CMD character when the duration is less than this register's value.",
                "width": 16
              }
            },
            "AT_CMD_GAPTOUT": {
              "RX_GAP_TOUT": {
                "bit": 0,
                "description": "This register is used to configure the duration time between the AT_CMD characters.\nIt will not take the data as continuous AT_CMD characters when the duration time is less than this register's value.",
                "width": 16
              }
            },
            "AT_CMD_CHAR": {
              "AT_CMD_CHAR": {
                "bit": 0,
                "description": "This register is used to configure the content of AT_CMD character.",
                "width": 8
              },
              "CHAR_NUM": {
                "bit": 8,
                "description": "This register is used to configure the number of continuous AT_CMD characters received by the receiver.",
                "width": 8
              }
            },
            "MEM_CONF": {
              "RX_SIZE": {
                "bit": 1,
                "description": "This register is used to configure the amount of RAM allocated for RX FIFO. The default number is 128 bytes.",
                "width": 3
              },
              "TX_SIZE": {
                "bit": 4,
                "description": "This register is used to configure the amount of RAM allocated for TX FIFO. The default number is 128 bytes.",
                "width": 3
              },
              "RX_FLOW_THRHD": {
                "bit": 7,
                "description": "This register is used to configure the maximum amount of data bytes that can be received  when hardware flow control works.",
                "width": 9
              },
              "RX_TOUT_THRHD": {
                "bit": 16,
                "description": "This register is used to configure the threshold time that the receiver takes to receive one byte, in the unit of bit time (the time it takes to transfer one bit).\nThe UART_RXFIFO_TOUT_INT interrupt will be triggered when the receiver takes more time to receive one byte with UART RX_TOUT_EN set to 1.",
                "width": 10
              },
              "MEM_FORCE_PD": {
                "bit": 26,
                "description": "Set this bit to force power down UART RAM."
              },
              "MEM_FORCE_PU": {
                "bit": 27,
                "description": "Set this bit to force power up UART RAM."
              }
            },
            "MEM_TX_STATUS": {
              "APB_TX_WADDR": {
                "bit": 0,
                "description": "This register stores the offset address in TX FIFO when software writes TX FIFO via APB.",
                "width": 10
              },
              "TX_RADDR": {
                "bit": 11,
                "description": "This register stores the offset address in TX FIFO when TX FSM reads data via Tx_FIFO_Ctrl.",
                "width": 10
              }
            },
            "MEM_RX_STATUS": {
              "APB_RX_RADDR": {
                "bit": 0,
                "description": "This register stores the offset address in RX_FIFO when software reads data from RX FIFO via APB.",
                "width": 10
              },
              "RX_WADDR": {
                "bit": 11,
                "description": "This register stores the offset address in RX FIFO when Rx_FIFO_Ctrl writes RX FIFO.",
                "width": 10
              }
            },
            "FSM_STATUS": {
              "ST_URX_OUT": {
                "bit": 0,
                "description": "This is the status register of the receiver.",
                "width": 4
              },
              "ST_UTX_OUT": {
                "bit": 4,
                "description": "This is the status register of the transmitter.",
                "width": 4
              }
            },
            "POSPULSE": {
              "POSEDGE_MIN_CNT": {
                "bit": 0,
                "description": "This register stores the minimal input clock count between two positive edges. It is used in baud rate detection.",
                "width": 20
              }
            },
            "NEGPULSE": {
              "NEGEDGE_MIN_CNT": {
                "bit": 0,
                "description": "This register stores the minimal input clock count between two negative edges. It is used in baud rate detection.",
                "width": 20
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the version control register.",
                "width": 32
              }
            },
            "ID": {
              "ID": {
                "bit": 0,
                "description": "This register is used to configure the UART_ID.",
                "width": 32
              }
            }
          }
        },
        "UHCI0": {
          "instances": [
            {
              "name": "UHCI0",
              "base": "0x3F414000",
              "irq": 13
            }
          ],
          "registers": {
            "CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "UHCI configuration register"
            },
            "INT_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0x08",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "DMA_OUT_STATUS": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA data-output status register"
            },
            "DMA_OUT_PUSH": {
              "offset": "0x18",
              "size": 32,
              "description": "Push control register of TX FIFO"
            },
            "DMA_IN_STATUS": {
              "offset": "0x1C",
              "size": 32,
              "description": "UHCI data-input status register"
            },
            "DMA_IN_POP": {
              "offset": "0x20",
              "size": 32,
              "description": "Pop control register of RX FIFO"
            },
            "DMA_OUT_LINK": {
              "offset": "0x24",
              "size": 32,
              "description": "Link descriptor address and control"
            },
            "DMA_IN_LINK": {
              "offset": "0x28",
              "size": 32,
              "description": "Link descriptor address and control"
            },
            "CONF1": {
              "offset": "0x2C",
              "size": 32,
              "description": "UHCI configuration register"
            },
            "STATE0": {
              "offset": "0x30",
              "size": 32,
              "description": "UHCI decoder status register"
            },
            "STATE1": {
              "offset": "0x34",
              "size": 32,
              "description": "UHCI encoder status register"
            },
            "DMA_OUT_EOF_DES_ADDR": {
              "offset": "0x38",
              "size": 32,
              "description": "Outlink descriptor address when EOF occurs"
            },
            "DMA_IN_SUC_EOF_DES_ADDR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Inlink descriptor address when EOF occurs"
            },
            "DMA_IN_ERR_EOF_DES_ADDR": {
              "offset": "0x40",
              "size": 32,
              "description": "Inlink descriptor address when errors occur"
            },
            "DMA_OUT_EOF_BFR_DES_ADDR": {
              "offset": "0x44",
              "size": 32,
              "description": "Outlink descriptor address before the last transmit descriptor"
            },
            "AHB_TEST": {
              "offset": "0x48",
              "size": 32,
              "description": "AHB test register"
            },
            "DMA_IN_DSCR": {
              "offset": "0x4C",
              "size": 32,
              "description": "The third word of the next receive descriptor"
            },
            "DMA_IN_DSCR_BF0": {
              "offset": "0x50",
              "size": 32,
              "description": "The third word of current receive descriptor"
            },
            "DMA_OUT_DSCR": {
              "offset": "0x58",
              "size": 32,
              "description": "The third word of the next transmit descriptor"
            },
            "DMA_OUT_DSCR_BF0": {
              "offset": "0x5C",
              "size": 32,
              "description": "The third word of current transmit descriptor"
            },
            "ESCAPE_CONF": {
              "offset": "0x64",
              "size": 32,
              "description": "Escape character configuration"
            },
            "HUNG_CONF": {
              "offset": "0x68",
              "size": 32,
              "description": "Timeout configuration"
            },
            "RX_HEAD": {
              "offset": "0x70",
              "size": 32,
              "description": "UHCI packet header register"
            },
            "QUICK_SENT": {
              "offset": "0x74",
              "size": 32,
              "description": "UHCI quick_sent configuration register"
            },
            "Q0_WORD0": {
              "offset": "0x78",
              "size": 32,
              "description": "Q0_WORD0 quick_sent register"
            },
            "Q0_WORD1": {
              "offset": "0x7C",
              "size": 32,
              "description": "Q0_WORD1 quick_sent register"
            },
            "Q1_WORD0": {
              "offset": "0x80",
              "size": 32,
              "description": "Q1_WORD0 quick_sent register"
            },
            "Q1_WORD1": {
              "offset": "0x84",
              "size": 32,
              "description": "Q1_WORD1 quick_sent register"
            },
            "Q2_WORD0": {
              "offset": "0x88",
              "size": 32,
              "description": "Q2_WORD0 quick_sent register"
            },
            "Q2_WORD1": {
              "offset": "0x8C",
              "size": 32,
              "description": "Q2_WORD1 quick_sent register"
            },
            "Q3_WORD0": {
              "offset": "0x90",
              "size": 32,
              "description": "Q3_WORD0 quick_sent register"
            },
            "Q3_WORD1": {
              "offset": "0x94",
              "size": 32,
              "description": "Q3_WORD1 quick_sent register"
            },
            "Q4_WORD0": {
              "offset": "0x98",
              "size": 32,
              "description": "Q4_WORD0 quick_sent register"
            },
            "Q4_WORD1": {
              "offset": "0x9C",
              "size": 32,
              "description": "Q4_WORD1 quick_sent register"
            },
            "Q5_WORD0": {
              "offset": "0xA0",
              "size": 32,
              "description": "Q5_WORD0 quick_sent register"
            },
            "Q5_WORD1": {
              "offset": "0xA4",
              "size": 32,
              "description": "Q5_WORD1 quick_sent register"
            },
            "Q6_WORD0": {
              "offset": "0xA8",
              "size": 32,
              "description": "Q6_WORD0 quick_sent register"
            },
            "Q6_WORD1": {
              "offset": "0xAC",
              "size": 32,
              "description": "Q6_WORD1 quick_sent register"
            },
            "ESC_CONF0": {
              "offset": "0xB0",
              "size": 32,
              "description": "Escape sequence configuration register 0"
            },
            "ESC_CONF1": {
              "offset": "0xB4",
              "size": 32,
              "description": "Escape sequence configuration register 1"
            },
            "ESC_CONF2": {
              "offset": "0xB8",
              "size": 32,
              "description": "Escape sequence configuration register 2"
            },
            "ESC_CONF3": {
              "offset": "0xBC",
              "size": 32,
              "description": "Escape sequence configuration register 3"
            },
            "PKT_THRES": {
              "offset": "0xC0",
              "size": 32,
              "description": "Configure register for packet length"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "UHCI version  control register"
            }
          },
          "bits": {
            "CONF0": {
              "IN_RST": {
                "bit": 0,
                "description": "Set this bit to reset in DMA FSM."
              },
              "OUT_RST": {
                "bit": 1,
                "description": "Set this bit to reset out DMA FSM."
              },
              "AHBM_FIFO_RST": {
                "bit": 2,
                "description": "Set this bit to reset AHB interface cmdFIFO of DMA."
              },
              "AHBM_RST": {
                "bit": 3,
                "description": "Set this bit to reset AHB interface of DMA."
              },
              "IN_LOOP_TEST": {
                "bit": 4,
                "description": "Reserved."
              },
              "OUT_LOOP_TEST": {
                "bit": 5,
                "description": "Reserved."
              },
              "OUT_AUTO_WRBACK": {
                "bit": 6,
                "description": "Set this bit to enable automatic outlink writeback when all the data in TX FIFO has been transmitted."
              },
              "OUT_NO_RESTART_CLR": {
                "bit": 7,
                "description": "Reserved."
              },
              "OUT_EOF_MODE": {
                "bit": 8,
                "description": "This register is used to specify the generation mode of UHCI_OUT_EOF_INT interrupt. \n1: When DMA has popped all data from FIFO.\n0: When AHB has pushed all data to FIFO."
              },
              "UART0_CE": {
                "bit": 9,
                "description": "Set this bit to link up UHCI and UART0."
              },
              "UART1_CE": {
                "bit": 10,
                "description": "Set this bit to link up UHCI and UART1."
              },
              "OUTDSCR_BURST_EN": {
                "bit": 12,
                "description": "This register is used to specify DMA transmit descriptor transfer mode.\n1: burst mode.\n0: byte mode."
              },
              "INDSCR_BURST_EN": {
                "bit": 13,
                "description": "This register is used to specify DMA receive descriptor transfer mode.\n1: burst mode.\n0: byte mode."
              },
              "MEM_TRANS_EN": {
                "bit": 15,
                "description": "1: UHCI transmitted data would be write back into DMA INFIFO."
              },
              "SEPER_EN": {
                "bit": 16,
                "description": "Set this bit to separate the data frame using a special character."
              },
              "HEAD_EN": {
                "bit": 17,
                "description": "Set this bit to encode the data packet with a formatting header."
              },
              "CRC_REC_EN": {
                "bit": 18,
                "description": "Set this bit to enable UHCI to receive the 16 bit CRC."
              },
              "UART_IDLE_EOF_EN": {
                "bit": 19,
                "description": "If this bit is set to 1, UHCI will end the payload receiving process when UART has been in idle state."
              },
              "LEN_EOF_EN": {
                "bit": 20,
                "description": "If this bit is set to 1, UHCI decoder stops receiving payload data when the number of received data bytes has reached the specified value. \nThe value is payload length indicated by UCHI packet header when UHCI_HEAD_EN is 1 or the value is a configuration value when UHCI_HEAD_EN is 0. \nIf this bit is set to 0, UHCI decoder stops receiving payload data  upon receiving 0xC0."
              },
              "ENCODE_CRC_EN": {
                "bit": 21,
                "description": "Set this bit to enable data integrity checking by appending a 16 bit CCITT-CRC to the end of the payload."
              },
              "CLK_EN": {
                "bit": 22,
                "description": "1: Force clock on for registers. 0: Support clock only when application writes registers."
              },
              "UART_RX_BRK_EOF_EN": {
                "bit": 23,
                "description": "If this bit is set to 1, UHCI stops receiving payload data when a NULL frame is received by UART."
              }
            },
            "INT_RAW": {
              "RX_START_INT_RAW": {
                "bit": 0,
                "description": "This is the interrupt raw bit for UHCI_RX_START_INT interrupt. The interrupt is triggered when a separator has been sent."
              },
              "TX_START_INT_RAW": {
                "bit": 1,
                "description": "This is the interrupt raw bit for UHCI_TX_START_INT  interrupt. The interrupt is triggered when DMA detects a separator."
              },
              "RX_HUNG_INT_RAW": {
                "bit": 2,
                "description": "This is the interrupt raw bit for UHCI_RX_HUNG_INT interrupt. The interrupt is triggered when DMA takes more time to receive data than the configure value."
              },
              "TX_HUNG_INT_RAW": {
                "bit": 3,
                "description": "This is the interrupt raw bit for UHCI_TX_HUNG_INT  interrupt. The interrupt is triggered when DMA takes more time to read data from RAM than the configured value."
              },
              "IN_DONE_INT_RAW": {
                "bit": 4,
                "description": "This is the interrupt raw bit for UHCI_IN_DONE_INT  interrupt. The interrupt is triggered when an receive descriptor is completed."
              },
              "IN_SUC_EOF_INT_RAW": {
                "bit": 5,
                "description": "This is the interrupt raw bit for UHCI_IN_SUC_EOF_INT interrupt. The interrupt is triggered when a data packet has been received successfully."
              },
              "IN_ERR_EOF_INT_RAW": {
                "bit": 6,
                "description": "This is the interrupt raw bit for UHCI_IN_ERR_EOF_INT interrupt. The interrupt is triggered when there are some errors in EOF in the receive descriptor."
              },
              "OUT_DONE_INT_RAW": {
                "bit": 7,
                "description": "This is the interrupt raw bit for UHCI_OUT_DONE_INT interrupt. The interrupt is triggered when an transmit descriptor is completed."
              },
              "OUT_EOF_INT_RAW": {
                "bit": 8,
                "description": "This is the interrupt raw bit for UHCI_OUT_EOF_INT interrupt. The interrupt is triggered when the current descriptor's EOF bit is 1."
              },
              "IN_DSCR_ERR_INT_RAW": {
                "bit": 9,
                "description": "This is the interrupt raw bit for UHCI_IN_DSCR_ERR_INT interrupt. The interrupt is triggered when there are some errors in the receive descriptor."
              },
              "OUT_DSCR_ERR_INT_RAW": {
                "bit": 10,
                "description": "This is the interrupt raw bit for UHCI_OUT_DSCR_ERR_INT interrupt. The interrupt is triggered when there are some errors in the transmit descriptor."
              },
              "IN_DSCR_EMPTY_INT_RAW": {
                "bit": 11,
                "description": "This is the interrupt raw bit for UHCI_IN_DSCR_EMPTY_INT interrupt. The interrupt is triggered when there are not enough inlinks for DMA."
              },
              "OUTLINK_EOF_ERR_INT_RAW": {
                "bit": 12,
                "description": "This is the interrupt raw bit for UHCI_OUTLINK_EOF_ERR_INT interrupt. The interrupt is triggered when there are some errors in EOF in the transmit descriptor."
              },
              "OUT_TOTAL_EOF_INT_RAW": {
                "bit": 13,
                "description": "This is the interrupt raw bit for UHCI_OUT_TOTAL_EOF_INT interrupt. The interrupt is triggered when all data in the last buffer address has been sent out."
              },
              "SEND_S_REG_Q_INT_RAW": {
                "bit": 14,
                "description": "This is the interrupt raw bit for UHCI_SEND_S_REG_Q_INT interrupt. The interrupt is triggered when DMA has sent out a short packet using single_send mode."
              },
              "SEND_A_REG_Q_INT_RAW": {
                "bit": 15,
                "description": "This is the interrupt raw bit for UHCI_SEND_A_REG_Q_INT interrupt. The interrupt is triggered when DMA has sent out a short packet using always_send mode."
              },
              "DMA_INFIFO_FULL_WM_INT_RAW": {
                "bit": 16,
                "description": "This is the interrupt raw bit for UHCI_DMA_INFIFO_FULL_WM_INT interrupt. The interrupt is triggered when the number of data bytes in DMA RX FIFO has reached the configured threshold value."
              }
            },
            "INT_ST": {
              "RX_START_INT_ST": {
                "bit": 0,
                "description": "This is the masked interrupt bit for UHCI_RX_START_INT interrupt when UHCI_RX_START_INT_ENA is set to 1."
              },
              "TX_START_INT_ST": {
                "bit": 1,
                "description": "This is the masked interrupt bit for UHCI_TX_START_INT interrupt when UHCI_TX_START_INT_ENA is set to 1."
              },
              "RX_HUNG_INT_ST": {
                "bit": 2,
                "description": "This is the masked interrupt bit for UHCI_RX_HUNG_INT interrupt when UHCI_RX_HUNG_INT_ENA is set to 1."
              },
              "TX_HUNG_INT_ST": {
                "bit": 3,
                "description": "This is the masked interrupt bit for UHCI_TX_HUNG_INT interrupt when UHCI_TX_HUNG_INT_ENA is set to 1."
              },
              "IN_DONE_INT_ST": {
                "bit": 4,
                "description": "This is the masked interrupt bit for UHCI_IN_DONE_INT interrupt when UHCI_IN_DONE_INT_ENA is set to 1."
              },
              "IN_SUC_EOF_INT_ST": {
                "bit": 5,
                "description": "This is the masked interrupt bit for UHCI_IN_SUC_EOF_INT interrupt when UHCI_IN_SUC_EOF_INT_ENA is set to 1."
              },
              "IN_ERR_EOF_INT_ST": {
                "bit": 6,
                "description": "This is the masked interrupt bit for UHCI_IN_ERR_EOF_INT interrupt when UHCI_IN_ERR_EOF_INT_ENA is set to 1."
              },
              "OUT_DONE_INT_ST": {
                "bit": 7,
                "description": "This is the masked interrupt bit for UHCI_OUT_DONE_INT interrupt when UHCI_OUT_DONE_INT_ENA is set to 1."
              },
              "OUT_EOF_INT_ST": {
                "bit": 8,
                "description": "This is the masked interrupt bit for UHCI_OUT_EOF_INT interrupt when UHCI_OUT_EOF_INT_ENA is set to 1."
              },
              "IN_DSCR_ERR_INT_ST": {
                "bit": 9,
                "description": "This is the masked interrupt bit for UHCI_IN_DSCR_ERR_INT interrupt when UHCI_IN_DSCR_ERR_INT is set to 1."
              },
              "OUT_DSCR_ERR_INT_ST": {
                "bit": 10,
                "description": "This is the masked interrupt bit for UHCI_OUT_DSCR_ERR_INT interrupt when UHCI_OUT_DSCR_ERR_INT_ENA is set to 1."
              },
              "IN_DSCR_EMPTY_INT_ST": {
                "bit": 11,
                "description": "This is the masked interrupt bit for UHCI_IN_DSCR_EMPTY_INT interrupt when UHCI_IN_DSCR_EMPTY_INT_ENA is set to 1."
              },
              "OUTLINK_EOF_ERR_INT_ST": {
                "bit": 12,
                "description": "This is the masked interrupt bit for  UHCI_OUTLINK_EOF_ERR_INT interrupt when UHCI_OUTLINK_EOF_ERR_INT_ENA is set to 1."
              },
              "OUT_TOTAL_EOF_INT_ST": {
                "bit": 13,
                "description": "This is the masked interrupt bit for  UHCI_OUT_TOTAL_EOF_INT interrupt when UHCI_OUT_TOTAL_EOF_INT_ENA is set to 1."
              },
              "SEND_S_REG_Q_INT_ST": {
                "bit": 14,
                "description": "This is the masked interrupt bit for  UHCI_SEND_S_REG_Q_INT interrupt when UHCI_SEND_S_REG_Q_INT_ENA is set to 1."
              },
              "SEND_A_REG_Q_INT_ST": {
                "bit": 15,
                "description": "This is the masked interrupt bit for UHCI_SEND_A_REG_Q_INT interrupt when UHCI_SEND_A_REG_Q_INT_ENA is set to 1."
              },
              "DMA_INFIFO_FULL_WM_INT_ST": {
                "bit": 16,
                "description": "This is the masked interrupt bit for UHCI_DMA_INFIFO_FULL_WM_INT INTERRUPT when UHCI_DMA_INFIFO_FULL_WM_INT_ENA is set to 1."
              }
            },
            "INT_ENA": {
              "RX_START_INT_ENA": {
                "bit": 0,
                "description": "This is the interrupt enable bit for UHCI_RX_START_INT interrupt."
              },
              "TX_START_INT_ENA": {
                "bit": 1,
                "description": "This is the interrupt enable bit for UHCI_TX_START_INT interrupt."
              },
              "RX_HUNG_INT_ENA": {
                "bit": 2,
                "description": "This is the interrupt enable bit for UHCI_RX_HUNG_INT interrupt."
              },
              "TX_HUNG_INT_ENA": {
                "bit": 3,
                "description": "This is the interrupt enable bit for UHCI_TX_HUNG_INT interrupt."
              },
              "IN_DONE_INT_ENA": {
                "bit": 4,
                "description": "This is the interrupt enable bit for UHCI_IN_DONE_INT interrupt."
              },
              "IN_SUC_EOF_INT_ENA": {
                "bit": 5,
                "description": "This is the interrupt enable bit for UHCI_IN_SUC_EOF_INT interrupt."
              },
              "IN_ERR_EOF_INT_ENA": {
                "bit": 6,
                "description": "This is the interrupt enable bit for UHCI_IN_ERR_EOF_INT interrupt."
              },
              "OUT_DONE_INT_ENA": {
                "bit": 7,
                "description": "This is the interrupt enable bit for UHCI_OUT_DONE_INT interrupt."
              },
              "OUT_EOF_INT_ENA": {
                "bit": 8,
                "description": "This is the interrupt enable bit for UHCI_OUT_EOF_INT interrupt."
              },
              "IN_DSCR_ERR_INT_ENA": {
                "bit": 9,
                "description": "This is the interrupt enable bit for UHCI_IN_DSCR_ERR_INT interrupt."
              },
              "OUT_DSCR_ERR_INT_ENA": {
                "bit": 10,
                "description": "This is the interrupt enable bit for UHCI_OUT_DSCR_ERR_INT interrupt."
              },
              "IN_DSCR_EMPTY_INT_ENA": {
                "bit": 11,
                "description": "This is the interrupt enable bit for UHCI_IN_DSCR_EMPTY_INT interrupt."
              },
              "OUTLINK_EOF_ERR_INT_ENA": {
                "bit": 12,
                "description": "This is the interrupt enable bit for UHCI_OUTLINK_EOF_ERR_INT interrupt."
              },
              "OUT_TOTAL_EOF_INT_ENA": {
                "bit": 13,
                "description": "This is the interrupt enable bit for UHCI_OUT_TOTAL_EOF_INT interrupt."
              },
              "SEND_S_REG_Q_INT_ENA": {
                "bit": 14,
                "description": "This is the interrupt enable bit for UHCI_SEND_S_REG_Q_INT interrupt."
              },
              "SEND_A_REG_Q_INT_ENA": {
                "bit": 15,
                "description": "This is the interrupt enable bit for UHCI_SEND_A_REG_Q_INT interrupt."
              },
              "DMA_INFIFO_FULL_WM_INT_ENA": {
                "bit": 16,
                "description": "This is the interrupt enable bit for UHCI_DMA_INFIFO_FULL_WM_INT interrupt."
              }
            },
            "INT_CLR": {
              "RX_START_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear UHCI_RX_START_INT interrupt."
              },
              "TX_START_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear UHCI_TX_START_INT interrupt."
              },
              "RX_HUNG_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear UHCI_RX_HUNG_INT interrupt."
              },
              "TX_HUNG_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear UHCI_TX_HUNG_INT interrupt."
              },
              "IN_DONE_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear UHCI_IN_DONE_INT interrupt."
              },
              "IN_SUC_EOF_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear UHCI_IN_SUC_EOF_INT interrupt."
              },
              "IN_ERR_EOF_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear UHCI_IN_ERR_EOF_INT interrupt."
              },
              "OUT_DONE_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear UHCI_OUT_DONE_INT interrupt."
              },
              "OUT_EOF_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear UHCI_OUT_EOF_INT interrupt."
              },
              "IN_DSCR_ERR_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear UHCI_IN_DSCR_ERR_INT interrupt."
              },
              "OUT_DSCR_ERR_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear UHCI_OUT_DSCR_ERR_INT interrupt."
              },
              "IN_DSCR_EMPTY_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear UHCI_IN_DSCR_EMPTY_INT interrupt."
              },
              "OUTLINK_EOF_ERR_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear UHCI_OUTLINK_EOF_ERR_INT interrupt."
              },
              "OUT_TOTAL_EOF_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear UHCI_OUT_TOTAL_EOF_INT interrupt."
              },
              "SEND_S_REG_Q_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear UHCI_SEND_S_REG_Q_INT interrupt."
              },
              "SEND_A_REG_Q_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear UHCI_SEND_A_REG_Q_INT interrupt."
              },
              "DMA_INFIFO_FULL_WM_INT_CLR": {
                "bit": 16,
                "description": "Set this bit to clear UHCI_DMA_INFIFO_FULL_WM_INT interrupt."
              }
            },
            "DMA_OUT_STATUS": {
              "OUT_FULL": {
                "bit": 0,
                "description": "1: DMA TX FIFO is full."
              },
              "OUT_EMPTY": {
                "bit": 1,
                "description": "1: DMA TX FIFO is empty."
              }
            },
            "DMA_OUT_PUSH": {
              "OUTFIFO_WDATA": {
                "bit": 0,
                "description": "This is the data that need to be pushed into TX FIFO.",
                "width": 9
              },
              "OUTFIFO_PUSH": {
                "bit": 16,
                "description": "Set this bit to push data into TX FIFO."
              }
            },
            "DMA_IN_STATUS": {
              "IN_FULL": {
                "bit": 0,
                "description": "Data-input FIFO full signal."
              },
              "IN_EMPTY": {
                "bit": 1,
                "description": "Data-input FIFO empty signal."
              },
              "RX_ERR_CAUSE": {
                "bit": 4,
                "description": "This register indicates the error type when DMA has received a packet with error.\n3'b001: Checksum error in the HCI packet; \n3'b010: Sequence number error in the HCI packet;\n3'b011: CRC bit error in the HCI packet;\n3'b100: 0xC0 is found but the received HCI packet is not end;\n3'b101: 0xC0 is not found when the HCI packet has been received;\n3'b110: CRC check error.",
                "width": 3
              }
            },
            "DMA_IN_POP": {
              "INFIFO_RDATA": {
                "bit": 0,
                "description": "This register stores the data popping from RX FIFO.",
                "width": 12
              },
              "INFIFO_POP": {
                "bit": 16,
                "description": "Set this bit to pop data from  RX FIFO."
              }
            },
            "DMA_OUT_LINK": {
              "OUTLINK_ADDR": {
                "bit": 0,
                "description": "This register is used to specify the least significant 20 bits of the first transmit descriptor's address.",
                "width": 20
              },
              "OUTLINK_STOP": {
                "bit": 28,
                "description": "Set this bit to stop dealing with the transmit descriptor."
              },
              "OUTLINK_START": {
                "bit": 29,
                "description": "Set this bit to start a new transmit descriptor."
              },
              "OUTLINK_RESTART": {
                "bit": 30,
                "description": "Set this bit to restart the transmit descriptor from the last address."
              },
              "OUTLINK_PARK": {
                "bit": 31,
                "description": "1: the transmit descriptor's FSM is in idle state.\n0: the transmit descriptor's FSM is working."
              }
            },
            "DMA_IN_LINK": {
              "INLINK_ADDR": {
                "bit": 0,
                "description": "This register is used to specify the least significant 20 bits of the first receive descriptor's address.",
                "width": 20
              },
              "INLINK_AUTO_RET": {
                "bit": 20,
                "description": "This is the enable bit to return to current receive descriptor's address, when there are some errors in current packet."
              },
              "INLINK_STOP": {
                "bit": 28,
                "description": "Set this bit to stop dealing with the receive descriptors."
              },
              "INLINK_START": {
                "bit": 29,
                "description": "Set this bit to start dealing with the receive descriptors."
              },
              "INLINK_RESTART": {
                "bit": 30,
                "description": "Set this bit to restart new receive descriptors."
              },
              "INLINK_PARK": {
                "bit": 31,
                "description": "1: the receive descriptor's FSM is in idle state.\n0: the receive descriptor's FSM is working."
              }
            },
            "CONF1": {
              "CHECK_SUM_EN": {
                "bit": 0,
                "description": "This is the enable bit to check header checksum when UHCI receives a data packet."
              },
              "CHECK_SEQ_EN": {
                "bit": 1,
                "description": "This is the enable bit to check sequence number when UHCI receives a data packet."
              },
              "CRC_DISABLE": {
                "bit": 2,
                "description": "Set this bit to support CRC calculation. Data Integrity check present bit in UHCI packet frame should be 1."
              },
              "SAVE_HEAD": {
                "bit": 3,
                "description": "Set this bit to save the packet header when UHCI receives a data packet."
              },
              "TX_CHECK_SUM_RE": {
                "bit": 4,
                "description": "Set this bit to encode the data packet with a checksum."
              },
              "TX_ACK_NUM_RE": {
                "bit": 5,
                "description": "Set this bit to encode the data packet with an acknowledgement when a reliable packet is to be transmit."
              },
              "CHECK_OWNER": {
                "bit": 6,
                "description": "1: Check the link list descriptor when link list owner is DMA controller; 0: Always check link list descriptor."
              },
              "WAIT_SW_START": {
                "bit": 7,
                "description": "The UHCI encoder will jump to ST_SW_WAIT status if this register is set to 1."
              },
              "SW_START": {
                "bit": 8,
                "description": "If current UHCI_ENCODE_STATE is ST_SW_WAIT, the UHCI will start to send data packet out when this bit is set to 1."
              },
              "DMA_INFIFO_FULL_THRS": {
                "bit": 9,
                "description": "This field is used to generate the UHCI_DMA_INFIFO_FULL_WM_INT interrupt when the counter value of DMA RX FIFO exceeds the value of the register.",
                "width": 12
              }
            },
            "STATE0": {
              "INLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "This register stores the current receive descriptor's address.",
                "width": 18
              },
              "IN_DSCR_STATE": {
                "bit": 18,
                "description": "Reserved.",
                "width": 2
              },
              "IN_STATE": {
                "bit": 20,
                "description": "Reserved.",
                "width": 3
              },
              "INFIFO_CNT_DEBUG": {
                "bit": 23,
                "description": "This register stores the number of data bytes in RX FIFO.",
                "width": 5
              },
              "DECODE_STATE": {
                "bit": 28,
                "description": "UHCI decoder status.",
                "width": 3
              }
            },
            "STATE1": {
              "OUTLINK_DSCR_ADDR": {
                "bit": 0,
                "description": "This register stores the current transmit descriptor's address.",
                "width": 18
              },
              "OUT_DSCR_STATE": {
                "bit": 18,
                "description": "Reserved.",
                "width": 2
              },
              "OUT_STATE": {
                "bit": 20,
                "description": "Reserved.",
                "width": 3
              },
              "OUTFIFO_CNT": {
                "bit": 23,
                "description": "This register stores the number of data bytes in TX FIFO.",
                "width": 5
              },
              "ENCODE_STATE": {
                "bit": 28,
                "description": "UHCI encoder status.",
                "width": 3
              }
            },
            "DMA_OUT_EOF_DES_ADDR": {
              "OUT_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the transmit descriptor when the EOF bit in this descriptor is 1.",
                "width": 32
              }
            },
            "DMA_IN_SUC_EOF_DES_ADDR": {
              "IN_SUC_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the receive descriptor when received successful EOF.",
                "width": 32
              }
            },
            "DMA_IN_ERR_EOF_DES_ADDR": {
              "IN_ERR_EOF_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the receive descriptor when there are some errors in this descriptor.",
                "width": 32
              }
            },
            "DMA_OUT_EOF_BFR_DES_ADDR": {
              "OUT_EOF_BFR_DES_ADDR": {
                "bit": 0,
                "description": "This register stores the address of the transmit descriptor before the last transmit descriptor.",
                "width": 32
              }
            },
            "AHB_TEST": {
              "AHB_TESTMODE": {
                "bit": 0,
                "description": "Reserved.",
                "width": 3
              },
              "AHB_TESTADDR": {
                "bit": 4,
                "description": "Reserved.",
                "width": 2
              }
            },
            "DMA_IN_DSCR": {
              "INLINK_DSCR": {
                "bit": 0,
                "description": "This register stores the third word of the next receive descriptor.",
                "width": 32
              }
            },
            "DMA_IN_DSCR_BF0": {
              "INLINK_DSCR_BF0": {
                "bit": 0,
                "description": "This register stores the third word of the current receive descriptor.",
                "width": 32
              }
            },
            "DMA_OUT_DSCR": {
              "OUTLINK_DSCR": {
                "bit": 0,
                "description": "This register stores the third word of the next transmit descriptor.",
                "width": 32
              }
            },
            "DMA_OUT_DSCR_BF0": {
              "OUTLINK_DSCR_BF0": {
                "bit": 0,
                "description": "This register stores the third word of the current transmit descriptor.",
                "width": 32
              }
            },
            "ESCAPE_CONF": {
              "TX_C0_ESC_EN": {
                "bit": 0,
                "description": "Set this bit to decode character 0xC0 when DMA receives data."
              },
              "TX_DB_ESC_EN": {
                "bit": 1,
                "description": "Set this bit to decode character 0xDB when DMA receives data."
              },
              "TX_11_ESC_EN": {
                "bit": 2,
                "description": "Set this bit to decode flow control character 0x11 when DMA receives data."
              },
              "TX_13_ESC_EN": {
                "bit": 3,
                "description": "Set this bit to decode flow control character 0x13 when DMA receives data."
              },
              "RX_C0_ESC_EN": {
                "bit": 4,
                "description": "Set this bit to replace 0xC0 by special characters when DMA sends data."
              },
              "RX_DB_ESC_EN": {
                "bit": 5,
                "description": "Set this bit to replace 0xDB by special characters when DMA sends data."
              },
              "RX_11_ESC_EN": {
                "bit": 6,
                "description": "Set this bit to replace flow control character 0x11 by special characters when DMA sends data."
              },
              "RX_13_ESC_EN": {
                "bit": 7,
                "description": "Set this bit to replace flow control character 0x13 by special characters when DMA sends data."
              }
            },
            "HUNG_CONF": {
              "TXFIFO_TIMEOUT": {
                "bit": 0,
                "description": "This register stores the timeout value. UHCI produce the UHCI_TX_HUNG_INT interrupt when DMA takes more time to receive data.",
                "width": 8
              },
              "TXFIFO_TIMEOUT_SHIFT": {
                "bit": 8,
                "description": "This register is used to configure the maximum tick count.",
                "width": 3
              },
              "TXFIFO_TIMEOUT_ENA": {
                "bit": 11,
                "description": "This is the enable bit for TX FIFO receive timeout."
              },
              "RXFIFO_TIMEOUT": {
                "bit": 12,
                "description": "This register stores the timeout value. UHCI produce the UHCI_RX_HUNG_INT interrupt when DMA takes more time to read data from RAM.",
                "width": 8
              },
              "RXFIFO_TIMEOUT_SHIFT": {
                "bit": 20,
                "description": "This register is used to configure the maximum tick count.",
                "width": 3
              },
              "RXFIFO_TIMEOUT_ENA": {
                "bit": 23,
                "description": "This is the enable bit for DMA send timeout."
              }
            },
            "RX_HEAD": {
              "RX_HEAD": {
                "bit": 0,
                "description": "This register stores the header of the current received packet.",
                "width": 32
              }
            },
            "QUICK_SENT": {
              "SINGLE_SEND_NUM": {
                "bit": 0,
                "description": "This register is used to specify the single_send mode.",
                "width": 3
              },
              "SINGLE_SEND_EN": {
                "bit": 3,
                "description": "Set this bit to enable single_send mode to send short packets."
              },
              "ALWAYS_SEND_NUM": {
                "bit": 4,
                "description": "This register is used to specify the always_send mode.",
                "width": 3
              },
              "ALWAYS_SEND_EN": {
                "bit": 7,
                "description": "Set this bit to enable always_send mode to send short packets."
              }
            },
            "Q0_WORD0": {
              "SEND_Q0_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "Q0_WORD1": {
              "SEND_Q0_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "Q1_WORD0": {
              "SEND_Q1_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "Q1_WORD1": {
              "SEND_Q1_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "Q2_WORD0": {
              "SEND_Q2_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "Q2_WORD1": {
              "SEND_Q2_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "Q3_WORD0": {
              "SEND_Q3_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "Q3_WORD1": {
              "SEND_Q3_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "Q4_WORD0": {
              "SEND_Q4_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "Q4_WORD1": {
              "SEND_Q4_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "Q5_WORD0": {
              "SEND_Q5_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "Q5_WORD1": {
              "SEND_Q5_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "Q6_WORD0": {
              "SEND_Q6_WORD0": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "Q6_WORD1": {
              "SEND_Q6_WORD1": {
                "bit": 0,
                "description": "This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "ESC_CONF0": {
              "SEPER_CHAR": {
                "bit": 0,
                "description": "This register is used to define separators to encode data packets. The default value is 0xC0.",
                "width": 8
              },
              "SEPER_ESC_CHAR0": {
                "bit": 8,
                "description": "This register is used to define the first character of SLIP escape sequence. The default value is 0xDB.",
                "width": 8
              },
              "SEPER_ESC_CHAR1": {
                "bit": 16,
                "description": "This register is used to define the second character of SLIP escape sequence. The default value is 0xDC.",
                "width": 8
              }
            },
            "ESC_CONF1": {
              "ESC_SEQ0": {
                "bit": 0,
                "description": "This register is used to define a character that need to be encoded. The default value is 0xDB that used as the first character of SLIP escape sequence.",
                "width": 8
              },
              "ESC_SEQ0_CHAR0": {
                "bit": 8,
                "description": "This register is used to define the first character of SLIP escape sequence. The default value is 0xDB.",
                "width": 8
              },
              "ESC_SEQ0_CHAR1": {
                "bit": 16,
                "description": "This register is used to define the second character of SLIP escape sequence. The default value is 0xDD.",
                "width": 8
              }
            },
            "ESC_CONF2": {
              "ESC_SEQ1": {
                "bit": 0,
                "description": "This register is used to define a character that need to be encoded. The default value is 0x11 that used as a flow control character.",
                "width": 8
              },
              "ESC_SEQ1_CHAR0": {
                "bit": 8,
                "description": "This register is used to define the first character of SLIP escape sequence. The default value is 0xDB.",
                "width": 8
              },
              "ESC_SEQ1_CHAR1": {
                "bit": 16,
                "description": "This register is used to define the second character of SLIP escape sequence. The default value is 0xDE.",
                "width": 8
              }
            },
            "ESC_CONF3": {
              "ESC_SEQ2": {
                "bit": 0,
                "description": "This register is used to define a character that need to be decoded. The default value is 0x13 that used as a flow control character.",
                "width": 8
              },
              "ESC_SEQ2_CHAR0": {
                "bit": 8,
                "description": "This register is used to define the first character of SLIP escape sequence. The default value is 0xDB.",
                "width": 8
              },
              "ESC_SEQ2_CHAR1": {
                "bit": 16,
                "description": "This register is used to define the second character of SLIP escape sequence. The default value is 0xDF.",
                "width": 8
              }
            },
            "PKT_THRES": {
              "PKT_THRS": {
                "bit": 0,
                "description": "This register is used to configure the maximum value of the packet length when UHCI_HEAD_EN is 0.",
                "width": 13
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the version control register.",
                "width": 32
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB0",
              "base": "0x60080000",
              "irq": 48
            },
            {
              "name": "USB_WRAP",
              "base": "0x3F439000"
            }
          ],
          "registers": {
            "GOTGCTL": {
              "offset": "0x00",
              "size": 32
            },
            "GOTGINT": {
              "offset": "0x04",
              "size": 32
            },
            "GAHBCFG": {
              "offset": "0x08",
              "size": 32
            },
            "GUSBCFG": {
              "offset": "0x0C",
              "size": 32
            },
            "GRSTCTL": {
              "offset": "0x10",
              "size": 32
            },
            "GINTSTS": {
              "offset": "0x14",
              "size": 32
            },
            "GINTMSK": {
              "offset": "0x18",
              "size": 32
            },
            "GRXSTSR": {
              "offset": "0x1C",
              "size": 32
            },
            "GRXSTSP": {
              "offset": "0x20",
              "size": 32
            },
            "GRXFSIZ": {
              "offset": "0x24",
              "size": 32
            },
            "GNPTXFSIZ": {
              "offset": "0x28",
              "size": 32
            },
            "GNPTXSTS": {
              "offset": "0x2C",
              "size": 32
            },
            "GSNPSID": {
              "offset": "0x40",
              "size": 32
            },
            "GHWCFG1": {
              "offset": "0x44",
              "size": 32
            },
            "GHWCFG2": {
              "offset": "0x48",
              "size": 32
            },
            "GHWCFG3": {
              "offset": "0x4C",
              "size": 32
            },
            "GHWCFG4": {
              "offset": "0x50",
              "size": 32
            },
            "GDFIFOCFG": {
              "offset": "0x5C",
              "size": 32
            },
            "HPTXFSIZ": {
              "offset": "0x100",
              "size": 32
            },
            "DIEPTXF1": {
              "offset": "0x104",
              "size": 32
            },
            "DIEPTXF2": {
              "offset": "0x108",
              "size": 32
            },
            "DIEPTXF3": {
              "offset": "0x10C",
              "size": 32
            },
            "DIEPTXF4": {
              "offset": "0x110",
              "size": 32
            },
            "HCFG": {
              "offset": "0x400",
              "size": 32
            },
            "HFIR": {
              "offset": "0x404",
              "size": 32
            },
            "HFNUM": {
              "offset": "0x408",
              "size": 32
            },
            "HPTXSTS": {
              "offset": "0x410",
              "size": 32
            },
            "HAINT": {
              "offset": "0x414",
              "size": 32
            },
            "HAINTMSK": {
              "offset": "0x418",
              "size": 32
            },
            "HFLBADDR": {
              "offset": "0x41C",
              "size": 32
            },
            "HPRT": {
              "offset": "0x440",
              "size": 32
            },
            "HCCHAR0": {
              "offset": "0x500",
              "size": 32
            },
            "HCINT0": {
              "offset": "0x508",
              "size": 32
            },
            "HCINTMSK0": {
              "offset": "0x50C",
              "size": 32
            },
            "HCTSIZ0": {
              "offset": "0x510",
              "size": 32
            },
            "HCDMA0": {
              "offset": "0x514",
              "size": 32
            },
            "HCDMAB0": {
              "offset": "0x51C",
              "size": 32
            },
            "HCCHAR1": {
              "offset": "0x520",
              "size": 32
            },
            "HCINT1": {
              "offset": "0x528",
              "size": 32
            },
            "HCINTMSK1": {
              "offset": "0x52C",
              "size": 32
            },
            "HCTSIZ1": {
              "offset": "0x530",
              "size": 32
            },
            "HCDMA1": {
              "offset": "0x534",
              "size": 32
            },
            "HCDMAB1": {
              "offset": "0x53C",
              "size": 32
            },
            "HCCHAR2": {
              "offset": "0x540",
              "size": 32
            },
            "HCINT2": {
              "offset": "0x548",
              "size": 32
            },
            "HCINTMSK2": {
              "offset": "0x54C",
              "size": 32
            },
            "HCTSIZ2": {
              "offset": "0x550",
              "size": 32
            },
            "HCDMA2": {
              "offset": "0x554",
              "size": 32
            },
            "HCDMAB2": {
              "offset": "0x55C",
              "size": 32
            },
            "HCCHAR3": {
              "offset": "0x560",
              "size": 32
            },
            "HCINT3": {
              "offset": "0x568",
              "size": 32
            },
            "HCINTMSK3": {
              "offset": "0x56C",
              "size": 32
            },
            "HCTSIZ3": {
              "offset": "0x570",
              "size": 32
            },
            "HCDMA3": {
              "offset": "0x574",
              "size": 32
            },
            "HCDMAB3": {
              "offset": "0x57C",
              "size": 32
            },
            "HCCHAR4": {
              "offset": "0x580",
              "size": 32
            },
            "HCINT4": {
              "offset": "0x588",
              "size": 32
            },
            "HCINTMSK4": {
              "offset": "0x58C",
              "size": 32
            },
            "HCTSIZ4": {
              "offset": "0x590",
              "size": 32
            },
            "HCDMA4": {
              "offset": "0x594",
              "size": 32
            },
            "HCDMAB4": {
              "offset": "0x59C",
              "size": 32
            },
            "HCCHAR5": {
              "offset": "0x5A0",
              "size": 32
            },
            "HCINT5": {
              "offset": "0x5A8",
              "size": 32
            },
            "HCINTMSK5": {
              "offset": "0x5AC",
              "size": 32
            },
            "HCTSIZ5": {
              "offset": "0x5B0",
              "size": 32
            },
            "HCDMA5": {
              "offset": "0x5B4",
              "size": 32
            },
            "HCDMAB5": {
              "offset": "0x5BC",
              "size": 32
            },
            "HCCHAR6": {
              "offset": "0x5C0",
              "size": 32
            },
            "HCINT6": {
              "offset": "0x5C8",
              "size": 32
            },
            "HCINTMSK6": {
              "offset": "0x5CC",
              "size": 32
            },
            "HCTSIZ6": {
              "offset": "0x5D0",
              "size": 32
            },
            "HCDMA6": {
              "offset": "0x5D4",
              "size": 32
            },
            "HCDMAB6": {
              "offset": "0x5DC",
              "size": 32
            },
            "HCCHAR7": {
              "offset": "0x5E0",
              "size": 32
            },
            "HCINT7": {
              "offset": "0x5E8",
              "size": 32
            },
            "HCINTMSK7": {
              "offset": "0x5EC",
              "size": 32
            },
            "HCTSIZ7": {
              "offset": "0x5F0",
              "size": 32
            },
            "HCDMA7": {
              "offset": "0x5F4",
              "size": 32
            },
            "HCDMAB7": {
              "offset": "0x5FC",
              "size": 32
            },
            "DCFG": {
              "offset": "0x800",
              "size": 32
            },
            "DCTL": {
              "offset": "0x804",
              "size": 32
            },
            "DSTS": {
              "offset": "0x808",
              "size": 32
            },
            "DIEPMSK": {
              "offset": "0x810",
              "size": 32
            },
            "DOEPMSK": {
              "offset": "0x814",
              "size": 32
            },
            "DAINT": {
              "offset": "0x818",
              "size": 32
            },
            "DAINTMSK": {
              "offset": "0x81C",
              "size": 32
            },
            "DVBUSDIS": {
              "offset": "0x828",
              "size": 32
            },
            "DVBUSPULSE": {
              "offset": "0x82C",
              "size": 32
            },
            "DTHRCTL": {
              "offset": "0x830",
              "size": 32
            },
            "DIEPEMPMSK": {
              "offset": "0x834",
              "size": 32
            },
            "DIEPCTL0": {
              "offset": "0x900",
              "size": 32
            },
            "DIEPINT0": {
              "offset": "0x908",
              "size": 32
            },
            "DIEPTSIZ0": {
              "offset": "0x910",
              "size": 32
            },
            "DIEPDMA0": {
              "offset": "0x914",
              "size": 32
            },
            "DTXFSTS0": {
              "offset": "0x918",
              "size": 32
            },
            "DIEPDMAB0": {
              "offset": "0x91C",
              "size": 32
            },
            "DIEPCTL1": {
              "offset": "0x920",
              "size": 32
            },
            "DIEPINT1": {
              "offset": "0x928",
              "size": 32
            },
            "DIEPTSIZ1": {
              "offset": "0x930",
              "size": 32
            },
            "DIEPDMA1": {
              "offset": "0x934",
              "size": 32
            },
            "DTXFSTS1": {
              "offset": "0x938",
              "size": 32
            },
            "DIEPDMAB1": {
              "offset": "0x93C",
              "size": 32
            },
            "DIEPCTL2": {
              "offset": "0x940",
              "size": 32
            },
            "DIEPINT2": {
              "offset": "0x948",
              "size": 32
            },
            "DIEPTSIZ2": {
              "offset": "0x950",
              "size": 32
            },
            "DIEPDMA2": {
              "offset": "0x954",
              "size": 32
            },
            "DTXFSTS2": {
              "offset": "0x958",
              "size": 32
            },
            "DIEPDMAB2": {
              "offset": "0x95C",
              "size": 32
            },
            "DIEPCTL3": {
              "offset": "0x960",
              "size": 32
            },
            "DIEPINT3": {
              "offset": "0x968",
              "size": 32
            },
            "DIEPTSIZ3": {
              "offset": "0x970",
              "size": 32
            },
            "DIEPDMA3": {
              "offset": "0x974",
              "size": 32
            },
            "DTXFSTS3": {
              "offset": "0x978",
              "size": 32
            },
            "DIEPDMAB3": {
              "offset": "0x97C",
              "size": 32
            },
            "DIEPCTL4": {
              "offset": "0x980",
              "size": 32
            },
            "DIEPINT4": {
              "offset": "0x988",
              "size": 32
            },
            "DIEPTSIZ4": {
              "offset": "0x990",
              "size": 32
            },
            "DIEPDMA4": {
              "offset": "0x994",
              "size": 32
            },
            "DTXFSTS4": {
              "offset": "0x998",
              "size": 32
            },
            "DIEPDMAB4": {
              "offset": "0x99C",
              "size": 32
            },
            "DIEPCTL5": {
              "offset": "0x9A0",
              "size": 32
            },
            "DIEPINT5": {
              "offset": "0x9A8",
              "size": 32
            },
            "DIEPTSIZ5": {
              "offset": "0x9B0",
              "size": 32
            },
            "DIEPDMA5": {
              "offset": "0x9B4",
              "size": 32
            },
            "DTXFSTS5": {
              "offset": "0x9B8",
              "size": 32
            },
            "DIEPDMAB5": {
              "offset": "0x9BC",
              "size": 32
            },
            "DIEPCTL6": {
              "offset": "0x9C0",
              "size": 32
            },
            "DIEPINT6": {
              "offset": "0x9C8",
              "size": 32
            },
            "DIEPTSIZ6": {
              "offset": "0x9D0",
              "size": 32
            },
            "DIEPDMA6": {
              "offset": "0x9D4",
              "size": 32
            },
            "DTXFSTS6": {
              "offset": "0x9D8",
              "size": 32
            },
            "DIEPDMAB6": {
              "offset": "0x9DC",
              "size": 32
            },
            "DOEPCTL0": {
              "offset": "0xB00",
              "size": 32
            },
            "DOEPINT0": {
              "offset": "0xB08",
              "size": 32
            },
            "DOEPTSIZ0": {
              "offset": "0xB10",
              "size": 32
            },
            "DOEPDMA0": {
              "offset": "0xB14",
              "size": 32
            },
            "DOEPDMAB0": {
              "offset": "0xB1C",
              "size": 32
            },
            "DOEPCTL1": {
              "offset": "0xB20",
              "size": 32
            },
            "DOEPINT1": {
              "offset": "0xB28",
              "size": 32
            },
            "DOEPTSIZ1": {
              "offset": "0xB30",
              "size": 32
            },
            "DOEPDMA1": {
              "offset": "0xB34",
              "size": 32
            },
            "DOEPDMAB1": {
              "offset": "0xB3C",
              "size": 32
            },
            "DOEPCTL2": {
              "offset": "0xB40",
              "size": 32
            },
            "DOEPINT2": {
              "offset": "0xB48",
              "size": 32
            },
            "DOEPTSIZ2": {
              "offset": "0xB50",
              "size": 32
            },
            "DOEPDMA2": {
              "offset": "0xB54",
              "size": 32
            },
            "DOEPDMAB2": {
              "offset": "0xB5C",
              "size": 32
            },
            "DOEPCTL3": {
              "offset": "0xB60",
              "size": 32
            },
            "DOEPINT3": {
              "offset": "0xB68",
              "size": 32
            },
            "DOEPTSIZ3": {
              "offset": "0xB70",
              "size": 32
            },
            "DOEPDMA3": {
              "offset": "0xB74",
              "size": 32
            },
            "DOEPDMAB3": {
              "offset": "0xB7C",
              "size": 32
            },
            "DOEPCTL4": {
              "offset": "0xB80",
              "size": 32
            },
            "DOEPINT4": {
              "offset": "0xB88",
              "size": 32
            },
            "DOEPTSIZ4": {
              "offset": "0xB90",
              "size": 32
            },
            "DOEPDMA4": {
              "offset": "0xB94",
              "size": 32
            },
            "DOEPDMAB4": {
              "offset": "0xB9C",
              "size": 32
            },
            "DOEPCTL5": {
              "offset": "0xBA0",
              "size": 32
            },
            "DOEPINT5": {
              "offset": "0xBA8",
              "size": 32
            },
            "DOEPTSIZ5": {
              "offset": "0xBB0",
              "size": 32
            },
            "DOEPDMA5": {
              "offset": "0xBB4",
              "size": 32
            },
            "DOEPDMAB5": {
              "offset": "0xBBC",
              "size": 32
            },
            "DOEPCTL6": {
              "offset": "0xBC0",
              "size": 32
            },
            "DOEPINT6": {
              "offset": "0xBC8",
              "size": 32
            },
            "DOEPTSIZ6": {
              "offset": "0xBD0",
              "size": 32
            },
            "DOEPDMA6": {
              "offset": "0xBD4",
              "size": 32
            },
            "DOEPDMAB6": {
              "offset": "0xBDC",
              "size": 32
            },
            "PCGCCTL": {
              "offset": "0xE00",
              "size": 32
            }
          },
          "bits": {
            "GOTGCTL": {
              "SESREQSCS": {
                "bit": 0,
                "description": "SESREQSCS"
              },
              "SESREQ": {
                "bit": 1,
                "description": "SESREQ"
              },
              "VBVALIDOVEN": {
                "bit": 2,
                "description": "VBVALIDOVEN"
              },
              "VBVALIDOVVAL": {
                "bit": 3,
                "description": "VBVALIDOVVAL"
              },
              "AVALIDOVEN": {
                "bit": 4,
                "description": "AVALIDOVEN"
              },
              "AVALIDOVVAL": {
                "bit": 5,
                "description": "AVALIDOVVAL"
              },
              "BVALIDOVEN": {
                "bit": 6,
                "description": "BVALIDOVEN"
              },
              "BVALIDOVVAL": {
                "bit": 7,
                "description": "BVALIDOVVAL"
              },
              "HSTNEGSCS": {
                "bit": 8,
                "description": "HSTNEGSCS"
              },
              "HNPREQ": {
                "bit": 9,
                "description": "HNPREQ"
              },
              "HSTSETHNPEN": {
                "bit": 10,
                "description": "HSTSETHNPEN"
              },
              "DEVHNPEN": {
                "bit": 11,
                "description": "DEVHNPEN"
              },
              "EHEN": {
                "bit": 12,
                "description": "EHEN"
              },
              "DBNCEFLTRBYPASS": {
                "bit": 15,
                "description": "DBNCEFLTRBYPASS"
              },
              "CONIDSTS": {
                "bit": 16,
                "description": "CONIDSTS"
              },
              "DBNCTIME": {
                "bit": 17,
                "description": "DBNCTIME"
              },
              "ASESVLD": {
                "bit": 18,
                "description": "ASESVLD"
              },
              "BSESVLD": {
                "bit": 19,
                "description": "BSESVLD"
              },
              "OTGVER": {
                "bit": 20,
                "description": "OTGVER"
              },
              "CURMOD": {
                "bit": 21,
                "description": "CURMOD"
              }
            },
            "GOTGINT": {
              "SESENDDET": {
                "bit": 2,
                "description": "SESENDDET"
              },
              "SESREQSUCSTSCHNG": {
                "bit": 8,
                "description": "SESREQSUCSTSCHNG"
              },
              "HSTNEGSUCSTSCHNG": {
                "bit": 9,
                "description": "HSTNEGSUCSTSCHNG"
              },
              "HSTNEGDET": {
                "bit": 17,
                "description": "HSTNEGDET"
              },
              "ADEVTOUTCHG": {
                "bit": 18,
                "description": "ADEVTOUTCHG"
              },
              "DBNCEDONE": {
                "bit": 19,
                "description": "DBNCEDONE"
              }
            },
            "GAHBCFG": {
              "GLBLLNTRMSK": {
                "bit": 0,
                "description": "GLBLLNTRMSK"
              },
              "HBSTLEN": {
                "bit": 1,
                "description": "HBSTLEN",
                "width": 4
              },
              "DMAEN": {
                "bit": 5,
                "description": "DMAEN"
              },
              "NPTXFEMPLVL": {
                "bit": 7,
                "description": "NPTXFEMPLVL"
              },
              "PTXFEMPLVL": {
                "bit": 8,
                "description": "PTXFEMPLVL"
              },
              "REMMEMSUPP": {
                "bit": 21,
                "description": "REMMEMSUPP"
              },
              "NOTIALLDMAWRIT": {
                "bit": 22,
                "description": "NOTIALLDMAWRIT"
              },
              "AHBSINGLE": {
                "bit": 23,
                "description": "AHBSINGLE"
              },
              "INVDESCENDIANESS": {
                "bit": 24,
                "description": "INVDESCENDIANESS"
              }
            },
            "GUSBCFG": {
              "TOUTCAL": {
                "bit": 0,
                "description": "TOUTCAL",
                "width": 3
              },
              "PHYIF": {
                "bit": 3,
                "description": "PHYIF"
              },
              "ULPI_UTMI_SEL": {
                "bit": 4,
                "description": "ULPI_UTMI_SEL"
              },
              "FSINTF": {
                "bit": 5,
                "description": "FSINTF"
              },
              "PHYSEL": {
                "bit": 6,
                "description": "PHYSEL"
              },
              "SRPCAP": {
                "bit": 8,
                "description": "SRPCAP"
              },
              "HNPCAP": {
                "bit": 9,
                "description": "HNPCAP"
              },
              "USBTRDTIM": {
                "bit": 10,
                "description": "USBTRDTIM",
                "width": 4
              },
              "TERMSELDLPULSE": {
                "bit": 22,
                "description": "TERMSELDLPULSE"
              },
              "TXENDDELAY": {
                "bit": 28,
                "description": "TXENDDELAY"
              },
              "FORCEHSTMODE": {
                "bit": 29,
                "description": "FORCEHSTMODE"
              },
              "FORCEDEVMODE": {
                "bit": 30,
                "description": "FORCEDEVMODE"
              },
              "CORRUPTTXPKT": {
                "bit": 31,
                "description": "CORRUPTTXPKT"
              }
            },
            "GRSTCTL": {
              "CSFTRST": {
                "bit": 0,
                "description": "CSFTRST"
              },
              "PIUFSSFTRST": {
                "bit": 1,
                "description": "PIUFSSFTRST"
              },
              "FRMCNTRRST": {
                "bit": 2,
                "description": "FRMCNTRRST"
              },
              "RXFFLSH": {
                "bit": 4,
                "description": "RXFFLSH"
              },
              "TXFFLSH": {
                "bit": 5,
                "description": "TXFFLSH"
              },
              "TXFNUM": {
                "bit": 6,
                "description": "TXFNUM",
                "width": 5
              },
              "DMAREQ": {
                "bit": 30,
                "description": "DMAREQ"
              },
              "AHBIDLE": {
                "bit": 31,
                "description": "AHBIDLE"
              }
            },
            "GINTSTS": {
              "CURMOD_INT": {
                "bit": 0,
                "description": "CURMOD_INT"
              },
              "MODEMIS": {
                "bit": 1,
                "description": "MODEMIS"
              },
              "OTGINT": {
                "bit": 2,
                "description": "OTGINT"
              },
              "SOF": {
                "bit": 3,
                "description": "SOF"
              },
              "RXFLVI": {
                "bit": 4,
                "description": "RXFLVI"
              },
              "NPTXFEMP": {
                "bit": 5,
                "description": "NPTXFEMP"
              },
              "GINNAKEFF": {
                "bit": 6,
                "description": "GINNAKEFF"
              },
              "GOUTNAKEFF": {
                "bit": 7,
                "description": "GOUTNAKEFF"
              },
              "ERLYSUSP": {
                "bit": 10,
                "description": "ERLYSUSP"
              },
              "USBSUSP": {
                "bit": 11,
                "description": "USBSUSP"
              },
              "USBRST": {
                "bit": 12,
                "description": "USBRST"
              },
              "ENUMDONE": {
                "bit": 13,
                "description": "ENUMDONE"
              },
              "ISOOUTDROP": {
                "bit": 14,
                "description": "ISOOUTDROP"
              },
              "EOPF": {
                "bit": 15,
                "description": "EOPF"
              },
              "EPMIS": {
                "bit": 17,
                "description": "EPMIS"
              },
              "IEPINT": {
                "bit": 18,
                "description": "IEPINT"
              },
              "OEPINT": {
                "bit": 19,
                "description": "OEPINT"
              },
              "INCOMPISOIN": {
                "bit": 20,
                "description": "INCOMPISOIN"
              },
              "INCOMPIP": {
                "bit": 21,
                "description": "INCOMPIP"
              },
              "FETSUSP": {
                "bit": 22,
                "description": "FETSUSP"
              },
              "RESETDET": {
                "bit": 23,
                "description": "RESETDET"
              },
              "PRTLNT": {
                "bit": 24,
                "description": "PRTLNT"
              },
              "HCHLNT": {
                "bit": 25,
                "description": "HCHLNT"
              },
              "PTXFEMP": {
                "bit": 26,
                "description": "PTXFEMP"
              },
              "CONIDSTSCHNG": {
                "bit": 28,
                "description": "CONIDSTSCHNG"
              },
              "DISCONNINT": {
                "bit": 29,
                "description": "DISCONNINT"
              },
              "SESSREQINT": {
                "bit": 30,
                "description": "SESSREQINT"
              },
              "WKUPINT": {
                "bit": 31,
                "description": "WKUPINT"
              }
            },
            "GINTMSK": {
              "MODEMISMSK": {
                "bit": 1,
                "description": "MODEMISMSK"
              },
              "OTGINTMSK": {
                "bit": 2,
                "description": "OTGINTMSK"
              },
              "SOFMSK": {
                "bit": 3,
                "description": "SOFMSK"
              },
              "RXFLVIMSK": {
                "bit": 4,
                "description": "RXFLVIMSK"
              },
              "NPTXFEMPMSK": {
                "bit": 5,
                "description": "NPTXFEMPMSK"
              },
              "GINNAKEFFMSK": {
                "bit": 6,
                "description": "GINNAKEFFMSK"
              },
              "GOUTNACKEFFMSK": {
                "bit": 7,
                "description": "GOUTNACKEFFMSK"
              },
              "ERLYSUSPMSK": {
                "bit": 10,
                "description": "ERLYSUSPMSK"
              },
              "USBSUSPMSK": {
                "bit": 11,
                "description": "USBSUSPMSK"
              },
              "USBRSTMSK": {
                "bit": 12,
                "description": "USBRSTMSK"
              },
              "ENUMDONEMSK": {
                "bit": 13,
                "description": "ENUMDONEMSK"
              },
              "ISOOUTDROPMSK": {
                "bit": 14,
                "description": "ISOOUTDROPMSK"
              },
              "EOPFMSK": {
                "bit": 15,
                "description": "EOPFMSK"
              },
              "EPMISMSK": {
                "bit": 17,
                "description": "EPMISMSK"
              },
              "IEPINTMSK": {
                "bit": 18,
                "description": "IEPINTMSK"
              },
              "OEPINTMSK": {
                "bit": 19,
                "description": "OEPINTMSK"
              },
              "INCOMPISOINMSK": {
                "bit": 20,
                "description": "INCOMPISOINMSK"
              },
              "INCOMPIPMSK": {
                "bit": 21,
                "description": "INCOMPIPMSK"
              },
              "FETSUSPMSK": {
                "bit": 22,
                "description": "FETSUSPMSK"
              },
              "RESETDETMSK": {
                "bit": 23,
                "description": "RESETDETMSK"
              },
              "PRTLNTMSK": {
                "bit": 24,
                "description": "PRTLNTMSK"
              },
              "HCHINTMSK": {
                "bit": 25,
                "description": "HCHINTMSK"
              },
              "PTXFEMPMSK": {
                "bit": 26,
                "description": "PTXFEMPMSK"
              },
              "CONIDSTSCHNGMSK": {
                "bit": 28,
                "description": "CONIDSTSCHNGMSK"
              },
              "DISCONNINTMSK": {
                "bit": 29,
                "description": "DISCONNINTMSK"
              },
              "SESSREQINTMSK": {
                "bit": 30,
                "description": "SESSREQINTMSK"
              },
              "WKUPINTMSK": {
                "bit": 31,
                "description": "WKUPINTMSK"
              }
            },
            "GRXSTSR": {
              "G_CHNUM": {
                "bit": 0,
                "description": "G_CHNUM",
                "width": 4
              },
              "G_BCNT": {
                "bit": 4,
                "description": "G_BCNT",
                "width": 11
              },
              "G_DPID": {
                "bit": 15,
                "description": "G_DPID",
                "width": 2
              },
              "G_PKTSTS": {
                "bit": 17,
                "description": "G_PKTSTS",
                "width": 4
              },
              "G_FN": {
                "bit": 21,
                "description": "G_FN",
                "width": 4
              }
            },
            "GRXSTSP": {
              "CHNUM": {
                "bit": 0,
                "description": "CHNUM",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "BCNT",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "DPID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "PKTSTS",
                "width": 4
              },
              "FN": {
                "bit": 21,
                "description": "FN",
                "width": 4
              }
            },
            "GRXFSIZ": {
              "RXFDEP": {
                "bit": 0,
                "description": "RXFDEP",
                "width": 16
              }
            },
            "GNPTXFSIZ": {
              "NPTXFSTADDR": {
                "bit": 0,
                "description": "NPTXFSTADDR",
                "width": 16
              },
              "NPTXFDEP": {
                "bit": 16,
                "description": "NPTXFDEP",
                "width": 16
              }
            },
            "GNPTXSTS": {
              "NPTXFSPCAVAIL": {
                "bit": 0,
                "description": "NPTXFSPCAVAIL",
                "width": 16
              },
              "NPTXQSPCAVAIL": {
                "bit": 16,
                "description": "NPTXQSPCAVAIL",
                "width": 4
              },
              "NPTXQTOP": {
                "bit": 24,
                "description": "NPTXQTOP",
                "width": 7
              }
            },
            "GSNPSID": {
              "SYNOPSYSID": {
                "bit": 0,
                "description": "SYNOPSYSID",
                "width": 32
              }
            },
            "GHWCFG1": {
              "EPDIR": {
                "bit": 0,
                "description": "EPDIR",
                "width": 32
              }
            },
            "GHWCFG2": {
              "OTGMODE": {
                "bit": 0,
                "description": "OTGMODE",
                "width": 3
              },
              "OTGARCH": {
                "bit": 3,
                "description": "OTGARCH",
                "width": 2
              },
              "SINGPNT": {
                "bit": 5,
                "description": "SINGPNT"
              },
              "HSPHYTYPE": {
                "bit": 6,
                "description": "HSPHYTYPE",
                "width": 2
              },
              "FSPHYTYPE": {
                "bit": 8,
                "description": "FSPHYTYPE",
                "width": 2
              },
              "NUMDEVEPS": {
                "bit": 10,
                "description": "NUMDEVEPS",
                "width": 4
              },
              "NUMHSTCHNL": {
                "bit": 14,
                "description": "NUMHSTCHNL",
                "width": 4
              },
              "PERIOSUPPORT": {
                "bit": 18,
                "description": "PERIOSUPPORT"
              },
              "DYNFIFOSIZING": {
                "bit": 19,
                "description": "DYNFIFOSIZING"
              },
              "MULTIPROCINTRPT": {
                "bit": 20,
                "description": "MULTIPROCINTRPT"
              },
              "NPTXQDEPTH": {
                "bit": 22,
                "description": "NPTXQDEPTH",
                "width": 2
              },
              "PTXQDEPTH": {
                "bit": 24,
                "description": "PTXQDEPTH",
                "width": 2
              },
              "TKNQDEPTH": {
                "bit": 26,
                "description": "TKNQDEPTH",
                "width": 5
              },
              "OTG_ENABLE_IC_USB": {
                "bit": 31,
                "description": "OTG_ENABLE_IC_USB"
              }
            },
            "GHWCFG3": {
              "XFERSIZEWIDTH": {
                "bit": 0,
                "description": "XFERSIZEWIDTH",
                "width": 4
              },
              "PKTSIZEWIDTH": {
                "bit": 4,
                "description": "PKTSIZEWIDTH",
                "width": 3
              },
              "OTGEN": {
                "bit": 7,
                "description": "OTGEN"
              },
              "I2CINTSEL": {
                "bit": 8,
                "description": "I2CINTSEL"
              },
              "VNDCTLSUPT": {
                "bit": 9,
                "description": "VNDCTLSUPT"
              },
              "OPTFEATURE": {
                "bit": 10,
                "description": "OPTFEATURE"
              },
              "RSTTYPE": {
                "bit": 11,
                "description": "RSTTYPE"
              },
              "ADPSUPPORT": {
                "bit": 12,
                "description": "ADPSUPPORT"
              },
              "HSICMODE": {
                "bit": 13,
                "description": "HSICMODE"
              },
              "BCSUPPORT": {
                "bit": 14,
                "description": "BCSUPPORT"
              },
              "LPMMODE": {
                "bit": 15,
                "description": "LPMMODE"
              },
              "DFIFODEPTH": {
                "bit": 16,
                "description": "DFIFODEPTH",
                "width": 16
              }
            },
            "GHWCFG4": {
              "G_NUMDEVPERIOEPS": {
                "bit": 0,
                "description": "G_NUMDEVPERIOEPS",
                "width": 4
              },
              "G_PARTIALPWRDN": {
                "bit": 4,
                "description": "G_PARTIALPWRDN"
              },
              "G_AHBFREQ": {
                "bit": 5,
                "description": "G_AHBFREQ"
              },
              "G_HIBERNATION": {
                "bit": 6,
                "description": "G_HIBERNATION"
              },
              "G_EXTENDEDHIBERNATION": {
                "bit": 7,
                "description": "G_EXTENDEDHIBERNATION"
              },
              "G_ACGSUPT": {
                "bit": 12,
                "description": "G_ACGSUPT"
              },
              "G_ENHANCEDLPMSUPT": {
                "bit": 13,
                "description": "G_ENHANCEDLPMSUPT"
              },
              "G_PHYDATAWIDTH": {
                "bit": 14,
                "description": "G_PHYDATAWIDTH",
                "width": 2
              },
              "G_NUMCTLEPS": {
                "bit": 16,
                "description": "G_NUMCTLEPS",
                "width": 4
              },
              "G_IDDQFLTR": {
                "bit": 20,
                "description": "G_IDDQFLTR"
              },
              "G_VBUSVALIDFLTR": {
                "bit": 21,
                "description": "G_VBUSVALIDFLTR"
              },
              "G_AVALIDFLTR": {
                "bit": 22,
                "description": "G_AVALIDFLTR"
              },
              "G_BVALIDFLTR": {
                "bit": 23,
                "description": "G_BVALIDFLTR"
              },
              "G_SESSENDFLTR": {
                "bit": 24,
                "description": "G_SESSENDFLTR"
              },
              "G_DEDFIFOMODE": {
                "bit": 25,
                "description": "G_DEDFIFOMODE"
              },
              "G_INEPS": {
                "bit": 26,
                "description": "G_INEPS",
                "width": 4
              },
              "G_DESCDMAENABLED": {
                "bit": 30,
                "description": "G_DESCDMAENABLED"
              },
              "G_DESCDMA": {
                "bit": 31,
                "description": "G_DESCDMA"
              }
            },
            "GDFIFOCFG": {
              "GDFIFOCFG": {
                "bit": 0,
                "description": "GDFIFOCFG",
                "width": 16
              },
              "EPINFOBASEADDR": {
                "bit": 16,
                "description": "EPINFOBASEADDR",
                "width": 16
              }
            },
            "HPTXFSIZ": {
              "PTXFSTADDR": {
                "bit": 0,
                "description": "PTXFSTADDR",
                "width": 16
              },
              "PTXFSIZE": {
                "bit": 16,
                "description": "PTXFSIZE",
                "width": 16
              }
            },
            "DIEPTXF1": {
              "INEP1TXFSTADDR": {
                "bit": 0,
                "description": "INEP1TXFSTADDR",
                "width": 16
              },
              "INEP1TXFDEP": {
                "bit": 16,
                "description": "INEP1TXFDEP",
                "width": 16
              }
            },
            "DIEPTXF2": {
              "INEP2TXFSTADDR": {
                "bit": 0,
                "description": "INEP2TXFSTADDR",
                "width": 16
              },
              "INEP2TXFDEP": {
                "bit": 16,
                "description": "INEP2TXFDEP",
                "width": 16
              }
            },
            "DIEPTXF3": {
              "INEP3TXFSTADDR": {
                "bit": 0,
                "description": "INEP3TXFSTADDR",
                "width": 16
              },
              "INEP3TXFDEP": {
                "bit": 16,
                "description": "INEP3TXFDEP",
                "width": 16
              }
            },
            "DIEPTXF4": {
              "INEP4TXFSTADDR": {
                "bit": 0,
                "description": "INEP4TXFSTADDR",
                "width": 16
              },
              "INEP4TXFDEP": {
                "bit": 16,
                "description": "INEP4TXFDEP",
                "width": 16
              }
            },
            "HCFG": {
              "H_FSLSPCLKSEL": {
                "bit": 0,
                "description": "H_FSLSPCLKSEL",
                "width": 2
              },
              "H_FSLSSUPP": {
                "bit": 2,
                "description": "H_FSLSSUPP"
              },
              "H_ENA32KHZS": {
                "bit": 7,
                "description": "H_ENA32KHZS"
              },
              "H_DESCDMA": {
                "bit": 23,
                "description": "H_DESCDMA"
              },
              "H_FRLISTEN": {
                "bit": 24,
                "description": "H_FRLISTEN",
                "width": 2
              },
              "H_PERSCHEDENA": {
                "bit": 26,
                "description": "H_PERSCHEDENA"
              },
              "H_MODECHTIMEN": {
                "bit": 31,
                "description": "H_MODECHTIMEN"
              }
            },
            "HFIR": {
              "FRINT": {
                "bit": 0,
                "description": "FRINT",
                "width": 16
              },
              "HFIRRLDCTRL": {
                "bit": 16,
                "description": "HFIRRLDCTRL"
              }
            },
            "HFNUM": {
              "FRNUM": {
                "bit": 0,
                "description": "FRNUM",
                "width": 14
              },
              "FRREM": {
                "bit": 16,
                "description": "FRREM",
                "width": 16
              }
            },
            "HPTXSTS": {
              "PTXFSPCAVAIL": {
                "bit": 0,
                "description": "PTXFSPCAVAIL",
                "width": 16
              },
              "PTXQSPCAVAIL": {
                "bit": 16,
                "description": "PTXQSPCAVAIL",
                "width": 5
              },
              "PTXQTOP": {
                "bit": 24,
                "description": "PTXQTOP",
                "width": 8
              }
            },
            "HAINT": {
              "HAINT": {
                "bit": 0,
                "description": "HAINT",
                "width": 8
              }
            },
            "HAINTMSK": {
              "HAINTMSK": {
                "bit": 0,
                "description": "HAINTMSK",
                "width": 8
              }
            },
            "HFLBADDR": {
              "HFLBADDR": {
                "bit": 0,
                "description": "HFLBADDR",
                "width": 32
              }
            },
            "HPRT": {
              "PRTCONNSTS": {
                "bit": 0,
                "description": "PRTCONNSTS"
              },
              "PRTCONNDET": {
                "bit": 1,
                "description": "PRTCONNDET"
              },
              "PRTENA": {
                "bit": 2,
                "description": "PRTENA"
              },
              "PRTENCHNG": {
                "bit": 3,
                "description": "PRTENCHNG"
              },
              "PRTOVRCURRACT": {
                "bit": 4,
                "description": "PRTOVRCURRACT"
              },
              "PRTOVRCURRCHNG": {
                "bit": 5,
                "description": "PRTOVRCURRCHNG"
              },
              "PRTRES": {
                "bit": 6,
                "description": "PRTRES"
              },
              "PRTSUSP": {
                "bit": 7,
                "description": "PRTSUSP"
              },
              "PRTRST": {
                "bit": 8,
                "description": "PRTRST"
              },
              "PRTLNSTS": {
                "bit": 10,
                "description": "PRTLNSTS",
                "width": 2
              },
              "PRTPWR": {
                "bit": 12,
                "description": "PRTPWR"
              },
              "PRTTSTCTL": {
                "bit": 13,
                "description": "PRTTSTCTL",
                "width": 4
              },
              "PRTSPD": {
                "bit": 17,
                "description": "PRTSPD",
                "width": 2
              }
            },
            "HCCHAR0": {
              "H_MPS0": {
                "bit": 0,
                "description": "H_MPS0",
                "width": 11
              },
              "H_EPNUM0": {
                "bit": 11,
                "description": "H_EPNUM0",
                "width": 4
              },
              "H_EPDIR0": {
                "bit": 15,
                "description": "H_EPDIR0"
              },
              "H_LSPDDEV0": {
                "bit": 17,
                "description": "H_LSPDDEV0"
              },
              "H_EPTYPE0": {
                "bit": 18,
                "description": "H_EPTYPE0",
                "width": 2
              },
              "H_EC0": {
                "bit": 21,
                "description": "H_EC0"
              },
              "H_DEVADDR0": {
                "bit": 22,
                "description": "H_DEVADDR0",
                "width": 7
              },
              "H_ODDFRM0": {
                "bit": 29,
                "description": "H_ODDFRM0"
              },
              "H_CHDIS0": {
                "bit": 30,
                "description": "H_CHDIS0"
              },
              "H_CHENA0": {
                "bit": 31,
                "description": "H_CHENA0"
              }
            },
            "HCINT0": {
              "H_XFERCOMPL0": {
                "bit": 0,
                "description": "H_XFERCOMPL0"
              },
              "H_CHHLTD0": {
                "bit": 1,
                "description": "H_CHHLTD0"
              },
              "H_AHBERR0": {
                "bit": 2,
                "description": "H_AHBERR0"
              },
              "H_STALL0": {
                "bit": 3,
                "description": "H_STALL0"
              },
              "H_NACK0": {
                "bit": 4,
                "description": "H_NACK0"
              },
              "H_ACK0": {
                "bit": 5,
                "description": "H_ACK0"
              },
              "H_NYET0": {
                "bit": 6,
                "description": "H_NYET0"
              },
              "H_XACTERR0": {
                "bit": 7,
                "description": "H_XACTERR0"
              },
              "H_BBLERR0": {
                "bit": 8,
                "description": "H_BBLERR0"
              },
              "H_FRMOVRUN0": {
                "bit": 9,
                "description": "H_FRMOVRUN0"
              },
              "H_DATATGLERR0": {
                "bit": 10,
                "description": "H_DATATGLERR0"
              },
              "H_BNAINTR0": {
                "bit": 11,
                "description": "H_BNAINTR0"
              },
              "H_XCS_XACT_ERR0": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR0"
              },
              "H_DESC_LST_ROLLINTR0": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR0"
              }
            },
            "HCINTMSK0": {
              "H_XFERCOMPLMSK0": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK0"
              },
              "H_CHHLTDMSK0": {
                "bit": 1,
                "description": "H_CHHLTDMSK0"
              },
              "H_AHBERRMSK0": {
                "bit": 2,
                "description": "H_AHBERRMSK0"
              },
              "H_STALLMSK0": {
                "bit": 3,
                "description": "H_STALLMSK0"
              },
              "H_NAKMSK0": {
                "bit": 4,
                "description": "H_NAKMSK0"
              },
              "H_ACKMSK0": {
                "bit": 5,
                "description": "H_ACKMSK0"
              },
              "H_NYETMSK0": {
                "bit": 6,
                "description": "H_NYETMSK0"
              },
              "H_XACTERRMSK0": {
                "bit": 7,
                "description": "H_XACTERRMSK0"
              },
              "H_BBLERRMSK0": {
                "bit": 8,
                "description": "H_BBLERRMSK0"
              },
              "H_FRMOVRUNMSK0": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK0"
              },
              "H_DATATGLERRMSK0": {
                "bit": 10,
                "description": "H_DATATGLERRMSK0"
              },
              "H_BNAINTRMSK0": {
                "bit": 11,
                "description": "H_BNAINTRMSK0"
              },
              "H_DESC_LST_ROLLINTRMSK0": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK0"
              }
            },
            "HCTSIZ0": {
              "H_XFERSIZE0": {
                "bit": 0,
                "description": "H_XFERSIZE0",
                "width": 19
              },
              "H_PKTCNT0": {
                "bit": 19,
                "description": "H_PKTCNT0",
                "width": 10
              },
              "H_PID0": {
                "bit": 29,
                "description": "H_PID0",
                "width": 2
              },
              "H_DOPNG0": {
                "bit": 31,
                "description": "H_DOPNG0"
              }
            },
            "HCDMA0": {
              "H_DMAADDR0": {
                "bit": 0,
                "description": "H_DMAADDR0",
                "width": 32
              }
            },
            "HCDMAB0": {
              "H_HCDMAB0": {
                "bit": 0,
                "description": "H_HCDMAB0",
                "width": 32
              }
            },
            "HCCHAR1": {
              "H_MPS1": {
                "bit": 0,
                "description": "H_MPS1",
                "width": 11
              },
              "H_EPNUM1": {
                "bit": 11,
                "description": "H_EPNUM1",
                "width": 4
              },
              "H_EPDIR1": {
                "bit": 15,
                "description": "H_EPDIR1"
              },
              "H_LSPDDEV1": {
                "bit": 17,
                "description": "H_LSPDDEV1"
              },
              "H_EPTYPE1": {
                "bit": 18,
                "description": "H_EPTYPE1",
                "width": 2
              },
              "H_EC1": {
                "bit": 21,
                "description": "H_EC1"
              },
              "H_DEVADDR1": {
                "bit": 22,
                "description": "H_DEVADDR1",
                "width": 7
              },
              "H_ODDFRM1": {
                "bit": 29,
                "description": "H_ODDFRM1"
              },
              "H_CHDIS1": {
                "bit": 30,
                "description": "H_CHDIS1"
              },
              "H_CHENA1": {
                "bit": 31,
                "description": "H_CHENA1"
              }
            },
            "HCINT1": {
              "H_XFERCOMPL1": {
                "bit": 0,
                "description": "H_XFERCOMPL1"
              },
              "H_CHHLTD1": {
                "bit": 1,
                "description": "H_CHHLTD1"
              },
              "H_AHBERR1": {
                "bit": 2,
                "description": "H_AHBERR1"
              },
              "H_STALL1": {
                "bit": 3,
                "description": "H_STALL1"
              },
              "H_NACK1": {
                "bit": 4,
                "description": "H_NACK1"
              },
              "H_ACK1": {
                "bit": 5,
                "description": "H_ACK1"
              },
              "H_NYET1": {
                "bit": 6,
                "description": "H_NYET1"
              },
              "H_XACTERR1": {
                "bit": 7,
                "description": "H_XACTERR1"
              },
              "H_BBLERR1": {
                "bit": 8,
                "description": "H_BBLERR1"
              },
              "H_FRMOVRUN1": {
                "bit": 9,
                "description": "H_FRMOVRUN1"
              },
              "H_DATATGLERR1": {
                "bit": 10,
                "description": "H_DATATGLERR1"
              },
              "H_BNAINTR1": {
                "bit": 11,
                "description": "H_BNAINTR1"
              },
              "H_XCS_XACT_ERR1": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR1"
              },
              "H_DESC_LST_ROLLINTR1": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR1"
              }
            },
            "HCINTMSK1": {
              "H_XFERCOMPLMSK1": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK1"
              },
              "H_CHHLTDMSK1": {
                "bit": 1,
                "description": "H_CHHLTDMSK1"
              },
              "H_AHBERRMSK1": {
                "bit": 2,
                "description": "H_AHBERRMSK1"
              },
              "H_STALLMSK1": {
                "bit": 3,
                "description": "H_STALLMSK1"
              },
              "H_NAKMSK1": {
                "bit": 4,
                "description": "H_NAKMSK1"
              },
              "H_ACKMSK1": {
                "bit": 5,
                "description": "H_ACKMSK1"
              },
              "H_NYETMSK1": {
                "bit": 6,
                "description": "H_NYETMSK1"
              },
              "H_XACTERRMSK1": {
                "bit": 7,
                "description": "H_XACTERRMSK1"
              },
              "H_BBLERRMSK1": {
                "bit": 8,
                "description": "H_BBLERRMSK1"
              },
              "H_FRMOVRUNMSK1": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK1"
              },
              "H_DATATGLERRMSK1": {
                "bit": 10,
                "description": "H_DATATGLERRMSK1"
              },
              "H_BNAINTRMSK1": {
                "bit": 11,
                "description": "H_BNAINTRMSK1"
              },
              "H_DESC_LST_ROLLINTRMSK1": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK1"
              }
            },
            "HCTSIZ1": {
              "H_XFERSIZE1": {
                "bit": 0,
                "description": "H_XFERSIZE1",
                "width": 19
              },
              "H_PKTCNT1": {
                "bit": 19,
                "description": "H_PKTCNT1",
                "width": 10
              },
              "H_PID1": {
                "bit": 29,
                "description": "H_PID1",
                "width": 2
              },
              "H_DOPNG1": {
                "bit": 31,
                "description": "H_DOPNG1"
              }
            },
            "HCDMA1": {
              "H_DMAADDR1": {
                "bit": 0,
                "description": "H_DMAADDR1",
                "width": 32
              }
            },
            "HCDMAB1": {
              "H_HCDMAB1": {
                "bit": 0,
                "description": "H_HCDMAB1",
                "width": 32
              }
            },
            "HCCHAR2": {
              "H_MPS2": {
                "bit": 0,
                "description": "H_MPS2",
                "width": 11
              },
              "H_EPNUM2": {
                "bit": 11,
                "description": "H_EPNUM2",
                "width": 4
              },
              "H_EPDIR2": {
                "bit": 15,
                "description": "H_EPDIR2"
              },
              "H_LSPDDEV2": {
                "bit": 17,
                "description": "H_LSPDDEV2"
              },
              "H_EPTYPE2": {
                "bit": 18,
                "description": "H_EPTYPE2",
                "width": 2
              },
              "H_EC2": {
                "bit": 21,
                "description": "H_EC2"
              },
              "H_DEVADDR2": {
                "bit": 22,
                "description": "H_DEVADDR2",
                "width": 7
              },
              "H_ODDFRM2": {
                "bit": 29,
                "description": "H_ODDFRM2"
              },
              "H_CHDIS2": {
                "bit": 30,
                "description": "H_CHDIS2"
              },
              "H_CHENA2": {
                "bit": 31,
                "description": "H_CHENA2"
              }
            },
            "HCINT2": {
              "H_XFERCOMPL2": {
                "bit": 0,
                "description": "H_XFERCOMPL2"
              },
              "H_CHHLTD2": {
                "bit": 1,
                "description": "H_CHHLTD2"
              },
              "H_AHBERR2": {
                "bit": 2,
                "description": "H_AHBERR2"
              },
              "H_STALL2": {
                "bit": 3,
                "description": "H_STALL2"
              },
              "H_NACK2": {
                "bit": 4,
                "description": "H_NACK2"
              },
              "H_ACK2": {
                "bit": 5,
                "description": "H_ACK2"
              },
              "H_NYET2": {
                "bit": 6,
                "description": "H_NYET2"
              },
              "H_XACTERR2": {
                "bit": 7,
                "description": "H_XACTERR2"
              },
              "H_BBLERR2": {
                "bit": 8,
                "description": "H_BBLERR2"
              },
              "H_FRMOVRUN2": {
                "bit": 9,
                "description": "H_FRMOVRUN2"
              },
              "H_DATATGLERR2": {
                "bit": 10,
                "description": "H_DATATGLERR2"
              },
              "H_BNAINTR2": {
                "bit": 11,
                "description": "H_BNAINTR2"
              },
              "H_XCS_XACT_ERR2": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR2"
              },
              "H_DESC_LST_ROLLINTR2": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR2"
              }
            },
            "HCINTMSK2": {
              "H_XFERCOMPLMSK2": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK2"
              },
              "H_CHHLTDMSK2": {
                "bit": 1,
                "description": "H_CHHLTDMSK2"
              },
              "H_AHBERRMSK2": {
                "bit": 2,
                "description": "H_AHBERRMSK2"
              },
              "H_STALLMSK2": {
                "bit": 3,
                "description": "H_STALLMSK2"
              },
              "H_NAKMSK2": {
                "bit": 4,
                "description": "H_NAKMSK2"
              },
              "H_ACKMSK2": {
                "bit": 5,
                "description": "H_ACKMSK2"
              },
              "H_NYETMSK2": {
                "bit": 6,
                "description": "H_NYETMSK2"
              },
              "H_XACTERRMSK2": {
                "bit": 7,
                "description": "H_XACTERRMSK2"
              },
              "H_BBLERRMSK2": {
                "bit": 8,
                "description": "H_BBLERRMSK2"
              },
              "H_FRMOVRUNMSK2": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK2"
              },
              "H_DATATGLERRMSK2": {
                "bit": 10,
                "description": "H_DATATGLERRMSK2"
              },
              "H_BNAINTRMSK2": {
                "bit": 11,
                "description": "H_BNAINTRMSK2"
              },
              "H_DESC_LST_ROLLINTRMSK2": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK2"
              }
            },
            "HCTSIZ2": {
              "H_XFERSIZE2": {
                "bit": 0,
                "description": "H_XFERSIZE2",
                "width": 19
              },
              "H_PKTCNT2": {
                "bit": 19,
                "description": "H_PKTCNT2",
                "width": 10
              },
              "H_PID2": {
                "bit": 29,
                "description": "H_PID2",
                "width": 2
              },
              "H_DOPNG2": {
                "bit": 31,
                "description": "H_DOPNG2"
              }
            },
            "HCDMA2": {
              "H_DMAADDR2": {
                "bit": 0,
                "description": "H_DMAADDR2",
                "width": 32
              }
            },
            "HCDMAB2": {
              "H_HCDMAB2": {
                "bit": 0,
                "description": "H_HCDMAB2",
                "width": 32
              }
            },
            "HCCHAR3": {
              "H_MPS3": {
                "bit": 0,
                "description": "H_MPS3",
                "width": 11
              },
              "H_EPNUM3": {
                "bit": 11,
                "description": "H_EPNUM3",
                "width": 4
              },
              "H_EPDIR3": {
                "bit": 15,
                "description": "H_EPDIR3"
              },
              "H_LSPDDEV3": {
                "bit": 17,
                "description": "H_LSPDDEV3"
              },
              "H_EPTYPE3": {
                "bit": 18,
                "description": "H_EPTYPE3",
                "width": 2
              },
              "H_EC3": {
                "bit": 21,
                "description": "H_EC3"
              },
              "H_DEVADDR3": {
                "bit": 22,
                "description": "H_DEVADDR3",
                "width": 7
              },
              "H_ODDFRM3": {
                "bit": 29,
                "description": "H_ODDFRM3"
              },
              "H_CHDIS3": {
                "bit": 30,
                "description": "H_CHDIS3"
              },
              "H_CHENA3": {
                "bit": 31,
                "description": "H_CHENA3"
              }
            },
            "HCINT3": {
              "H_XFERCOMPL3": {
                "bit": 0,
                "description": "H_XFERCOMPL3"
              },
              "H_CHHLTD3": {
                "bit": 1,
                "description": "H_CHHLTD3"
              },
              "H_AHBERR3": {
                "bit": 2,
                "description": "H_AHBERR3"
              },
              "H_STALL3": {
                "bit": 3,
                "description": "H_STALL3"
              },
              "H_NACK3": {
                "bit": 4,
                "description": "H_NACK3"
              },
              "H_ACK3": {
                "bit": 5,
                "description": "H_ACK3"
              },
              "H_NYET3": {
                "bit": 6,
                "description": "H_NYET3"
              },
              "H_XACTERR3": {
                "bit": 7,
                "description": "H_XACTERR3"
              },
              "H_BBLERR3": {
                "bit": 8,
                "description": "H_BBLERR3"
              },
              "H_FRMOVRUN3": {
                "bit": 9,
                "description": "H_FRMOVRUN3"
              },
              "H_DATATGLERR3": {
                "bit": 10,
                "description": "H_DATATGLERR3"
              },
              "H_BNAINTR3": {
                "bit": 11,
                "description": "H_BNAINTR3"
              },
              "H_XCS_XACT_ERR3": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR3"
              },
              "H_DESC_LST_ROLLINTR3": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR3"
              }
            },
            "HCINTMSK3": {
              "H_XFERCOMPLMSK3": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK3"
              },
              "H_CHHLTDMSK3": {
                "bit": 1,
                "description": "H_CHHLTDMSK3"
              },
              "H_AHBERRMSK3": {
                "bit": 2,
                "description": "H_AHBERRMSK3"
              },
              "H_STALLMSK3": {
                "bit": 3,
                "description": "H_STALLMSK3"
              },
              "H_NAKMSK3": {
                "bit": 4,
                "description": "H_NAKMSK3"
              },
              "H_ACKMSK3": {
                "bit": 5,
                "description": "H_ACKMSK3"
              },
              "H_NYETMSK3": {
                "bit": 6,
                "description": "H_NYETMSK3"
              },
              "H_XACTERRMSK3": {
                "bit": 7,
                "description": "H_XACTERRMSK3"
              },
              "H_BBLERRMSK3": {
                "bit": 8,
                "description": "H_BBLERRMSK3"
              },
              "H_FRMOVRUNMSK3": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK3"
              },
              "H_DATATGLERRMSK3": {
                "bit": 10,
                "description": "H_DATATGLERRMSK3"
              },
              "H_BNAINTRMSK3": {
                "bit": 11,
                "description": "H_BNAINTRMSK3"
              },
              "H_DESC_LST_ROLLINTRMSK3": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK3"
              }
            },
            "HCTSIZ3": {
              "H_XFERSIZE3": {
                "bit": 0,
                "description": "H_XFERSIZE3",
                "width": 19
              },
              "H_PKTCNT3": {
                "bit": 19,
                "description": "H_PKTCNT3",
                "width": 10
              },
              "H_PID3": {
                "bit": 29,
                "description": "H_PID3",
                "width": 2
              },
              "H_DOPNG3": {
                "bit": 31,
                "description": "H_DOPNG3"
              }
            },
            "HCDMA3": {
              "H_DMAADDR3": {
                "bit": 0,
                "description": "H_DMAADDR3",
                "width": 32
              }
            },
            "HCDMAB3": {
              "H_HCDMAB3": {
                "bit": 0,
                "description": "H_HCDMAB3",
                "width": 32
              }
            },
            "HCCHAR4": {
              "H_MPS4": {
                "bit": 0,
                "description": "H_MPS4",
                "width": 11
              },
              "H_EPNUM4": {
                "bit": 11,
                "description": "H_EPNUM4",
                "width": 4
              },
              "H_EPDIR4": {
                "bit": 15,
                "description": "H_EPDIR4"
              },
              "H_LSPDDEV4": {
                "bit": 17,
                "description": "H_LSPDDEV4"
              },
              "H_EPTYPE4": {
                "bit": 18,
                "description": "H_EPTYPE4",
                "width": 2
              },
              "H_EC4": {
                "bit": 21,
                "description": "H_EC4"
              },
              "H_DEVADDR4": {
                "bit": 22,
                "description": "H_DEVADDR4",
                "width": 7
              },
              "H_ODDFRM4": {
                "bit": 29,
                "description": "H_ODDFRM4"
              },
              "H_CHDIS4": {
                "bit": 30,
                "description": "H_CHDIS4"
              },
              "H_CHENA4": {
                "bit": 31,
                "description": "H_CHENA4"
              }
            },
            "HCINT4": {
              "H_XFERCOMPL4": {
                "bit": 0,
                "description": "H_XFERCOMPL4"
              },
              "H_CHHLTD4": {
                "bit": 1,
                "description": "H_CHHLTD4"
              },
              "H_AHBERR4": {
                "bit": 2,
                "description": "H_AHBERR4"
              },
              "H_STALL4": {
                "bit": 3,
                "description": "H_STALL4"
              },
              "H_NACK4": {
                "bit": 4,
                "description": "H_NACK4"
              },
              "H_ACK4": {
                "bit": 5,
                "description": "H_ACK4"
              },
              "H_NYET4": {
                "bit": 6,
                "description": "H_NYET4"
              },
              "H_XACTERR4": {
                "bit": 7,
                "description": "H_XACTERR4"
              },
              "H_BBLERR4": {
                "bit": 8,
                "description": "H_BBLERR4"
              },
              "H_FRMOVRUN4": {
                "bit": 9,
                "description": "H_FRMOVRUN4"
              },
              "H_DATATGLERR4": {
                "bit": 10,
                "description": "H_DATATGLERR4"
              },
              "H_BNAINTR4": {
                "bit": 11,
                "description": "H_BNAINTR4"
              },
              "H_XCS_XACT_ERR4": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR4"
              },
              "H_DESC_LST_ROLLINTR4": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR4"
              }
            },
            "HCINTMSK4": {
              "H_XFERCOMPLMSK4": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK4"
              },
              "H_CHHLTDMSK4": {
                "bit": 1,
                "description": "H_CHHLTDMSK4"
              },
              "H_AHBERRMSK4": {
                "bit": 2,
                "description": "H_AHBERRMSK4"
              },
              "H_STALLMSK4": {
                "bit": 3,
                "description": "H_STALLMSK4"
              },
              "H_NAKMSK4": {
                "bit": 4,
                "description": "H_NAKMSK4"
              },
              "H_ACKMSK4": {
                "bit": 5,
                "description": "H_ACKMSK4"
              },
              "H_NYETMSK4": {
                "bit": 6,
                "description": "H_NYETMSK4"
              },
              "H_XACTERRMSK4": {
                "bit": 7,
                "description": "H_XACTERRMSK4"
              },
              "H_BBLERRMSK4": {
                "bit": 8,
                "description": "H_BBLERRMSK4"
              },
              "H_FRMOVRUNMSK4": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK4"
              },
              "H_DATATGLERRMSK4": {
                "bit": 10,
                "description": "H_DATATGLERRMSK4"
              },
              "H_BNAINTRMSK4": {
                "bit": 11,
                "description": "H_BNAINTRMSK4"
              },
              "H_DESC_LST_ROLLINTRMSK4": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK4"
              }
            },
            "HCTSIZ4": {
              "H_XFERSIZE4": {
                "bit": 0,
                "description": "H_XFERSIZE4",
                "width": 19
              },
              "H_PKTCNT4": {
                "bit": 19,
                "description": "H_PKTCNT4",
                "width": 10
              },
              "H_PID4": {
                "bit": 29,
                "description": "H_PID4",
                "width": 2
              },
              "H_DOPNG4": {
                "bit": 31,
                "description": "H_DOPNG4"
              }
            },
            "HCDMA4": {
              "H_DMAADDR4": {
                "bit": 0,
                "description": "H_DMAADDR4",
                "width": 32
              }
            },
            "HCDMAB4": {
              "H_HCDMAB4": {
                "bit": 0,
                "description": "H_HCDMAB4",
                "width": 32
              }
            },
            "HCCHAR5": {
              "H_MPS5": {
                "bit": 0,
                "description": "H_MPS5",
                "width": 11
              },
              "H_EPNUM5": {
                "bit": 11,
                "description": "H_EPNUM5",
                "width": 4
              },
              "H_EPDIR5": {
                "bit": 15,
                "description": "H_EPDIR5"
              },
              "H_LSPDDEV5": {
                "bit": 17,
                "description": "H_LSPDDEV5"
              },
              "H_EPTYPE5": {
                "bit": 18,
                "description": "H_EPTYPE5",
                "width": 2
              },
              "H_EC5": {
                "bit": 21,
                "description": "H_EC5"
              },
              "H_DEVADDR5": {
                "bit": 22,
                "description": "H_DEVADDR5",
                "width": 7
              },
              "H_ODDFRM5": {
                "bit": 29,
                "description": "H_ODDFRM5"
              },
              "H_CHDIS5": {
                "bit": 30,
                "description": "H_CHDIS5"
              },
              "H_CHENA5": {
                "bit": 31,
                "description": "H_CHENA5"
              }
            },
            "HCINT5": {
              "H_XFERCOMPL5": {
                "bit": 0,
                "description": "H_XFERCOMPL5"
              },
              "H_CHHLTD5": {
                "bit": 1,
                "description": "H_CHHLTD5"
              },
              "H_AHBERR5": {
                "bit": 2,
                "description": "H_AHBERR5"
              },
              "H_STALL5": {
                "bit": 3,
                "description": "H_STALL5"
              },
              "H_NACK5": {
                "bit": 4,
                "description": "H_NACK5"
              },
              "H_ACK5": {
                "bit": 5,
                "description": "H_ACK5"
              },
              "H_NYET5": {
                "bit": 6,
                "description": "H_NYET5"
              },
              "H_XACTERR5": {
                "bit": 7,
                "description": "H_XACTERR5"
              },
              "H_BBLERR5": {
                "bit": 8,
                "description": "H_BBLERR5"
              },
              "H_FRMOVRUN5": {
                "bit": 9,
                "description": "H_FRMOVRUN5"
              },
              "H_DATATGLERR5": {
                "bit": 10,
                "description": "H_DATATGLERR5"
              },
              "H_BNAINTR5": {
                "bit": 11,
                "description": "H_BNAINTR5"
              },
              "H_XCS_XACT_ERR5": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR5"
              },
              "H_DESC_LST_ROLLINTR5": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR5"
              }
            },
            "HCINTMSK5": {
              "H_XFERCOMPLMSK5": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK5"
              },
              "H_CHHLTDMSK5": {
                "bit": 1,
                "description": "H_CHHLTDMSK5"
              },
              "H_AHBERRMSK5": {
                "bit": 2,
                "description": "H_AHBERRMSK5"
              },
              "H_STALLMSK5": {
                "bit": 3,
                "description": "H_STALLMSK5"
              },
              "H_NAKMSK5": {
                "bit": 4,
                "description": "H_NAKMSK5"
              },
              "H_ACKMSK5": {
                "bit": 5,
                "description": "H_ACKMSK5"
              },
              "H_NYETMSK5": {
                "bit": 6,
                "description": "H_NYETMSK5"
              },
              "H_XACTERRMSK5": {
                "bit": 7,
                "description": "H_XACTERRMSK5"
              },
              "H_BBLERRMSK5": {
                "bit": 8,
                "description": "H_BBLERRMSK5"
              },
              "H_FRMOVRUNMSK5": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK5"
              },
              "H_DATATGLERRMSK5": {
                "bit": 10,
                "description": "H_DATATGLERRMSK5"
              },
              "H_BNAINTRMSK5": {
                "bit": 11,
                "description": "H_BNAINTRMSK5"
              },
              "H_DESC_LST_ROLLINTRMSK5": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK5"
              }
            },
            "HCTSIZ5": {
              "H_XFERSIZE5": {
                "bit": 0,
                "description": "H_XFERSIZE5",
                "width": 19
              },
              "H_PKTCNT5": {
                "bit": 19,
                "description": "H_PKTCNT5",
                "width": 10
              },
              "H_PID5": {
                "bit": 29,
                "description": "H_PID5",
                "width": 2
              },
              "H_DOPNG5": {
                "bit": 31,
                "description": "H_DOPNG5"
              }
            },
            "HCDMA5": {
              "H_DMAADDR5": {
                "bit": 0,
                "description": "H_DMAADDR5",
                "width": 32
              }
            },
            "HCDMAB5": {
              "H_HCDMAB5": {
                "bit": 0,
                "description": "H_HCDMAB5",
                "width": 32
              }
            },
            "HCCHAR6": {
              "H_MPS6": {
                "bit": 0,
                "description": "H_MPS6",
                "width": 11
              },
              "H_EPNUM6": {
                "bit": 11,
                "description": "H_EPNUM6",
                "width": 4
              },
              "H_EPDIR6": {
                "bit": 15,
                "description": "H_EPDIR6"
              },
              "H_LSPDDEV6": {
                "bit": 17,
                "description": "H_LSPDDEV6"
              },
              "H_EPTYPE6": {
                "bit": 18,
                "description": "H_EPTYPE6",
                "width": 2
              },
              "H_EC6": {
                "bit": 21,
                "description": "H_EC6"
              },
              "H_DEVADDR6": {
                "bit": 22,
                "description": "H_DEVADDR6",
                "width": 7
              },
              "H_ODDFRM6": {
                "bit": 29,
                "description": "H_ODDFRM6"
              },
              "H_CHDIS6": {
                "bit": 30,
                "description": "H_CHDIS6"
              },
              "H_CHENA6": {
                "bit": 31,
                "description": "H_CHENA6"
              }
            },
            "HCINT6": {
              "H_XFERCOMPL6": {
                "bit": 0,
                "description": "H_XFERCOMPL6"
              },
              "H_CHHLTD6": {
                "bit": 1,
                "description": "H_CHHLTD6"
              },
              "H_AHBERR6": {
                "bit": 2,
                "description": "H_AHBERR6"
              },
              "H_STALL6": {
                "bit": 3,
                "description": "H_STALL6"
              },
              "H_NACK6": {
                "bit": 4,
                "description": "H_NACK6"
              },
              "H_ACK6": {
                "bit": 5,
                "description": "H_ACK6"
              },
              "H_NYET6": {
                "bit": 6,
                "description": "H_NYET6"
              },
              "H_XACTERR6": {
                "bit": 7,
                "description": "H_XACTERR6"
              },
              "H_BBLERR6": {
                "bit": 8,
                "description": "H_BBLERR6"
              },
              "H_FRMOVRUN6": {
                "bit": 9,
                "description": "H_FRMOVRUN6"
              },
              "H_DATATGLERR6": {
                "bit": 10,
                "description": "H_DATATGLERR6"
              },
              "H_BNAINTR6": {
                "bit": 11,
                "description": "H_BNAINTR6"
              },
              "H_XCS_XACT_ERR6": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR6"
              },
              "H_DESC_LST_ROLLINTR6": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR6"
              }
            },
            "HCINTMSK6": {
              "H_XFERCOMPLMSK6": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK6"
              },
              "H_CHHLTDMSK6": {
                "bit": 1,
                "description": "H_CHHLTDMSK6"
              },
              "H_AHBERRMSK6": {
                "bit": 2,
                "description": "H_AHBERRMSK6"
              },
              "H_STALLMSK6": {
                "bit": 3,
                "description": "H_STALLMSK6"
              },
              "H_NAKMSK6": {
                "bit": 4,
                "description": "H_NAKMSK6"
              },
              "H_ACKMSK6": {
                "bit": 5,
                "description": "H_ACKMSK6"
              },
              "H_NYETMSK6": {
                "bit": 6,
                "description": "H_NYETMSK6"
              },
              "H_XACTERRMSK6": {
                "bit": 7,
                "description": "H_XACTERRMSK6"
              },
              "H_BBLERRMSK6": {
                "bit": 8,
                "description": "H_BBLERRMSK6"
              },
              "H_FRMOVRUNMSK6": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK6"
              },
              "H_DATATGLERRMSK6": {
                "bit": 10,
                "description": "H_DATATGLERRMSK6"
              },
              "H_BNAINTRMSK6": {
                "bit": 11,
                "description": "H_BNAINTRMSK6"
              },
              "H_DESC_LST_ROLLINTRMSK6": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK6"
              }
            },
            "HCTSIZ6": {
              "H_XFERSIZE6": {
                "bit": 0,
                "description": "H_XFERSIZE6",
                "width": 19
              },
              "H_PKTCNT6": {
                "bit": 19,
                "description": "H_PKTCNT6",
                "width": 10
              },
              "H_PID6": {
                "bit": 29,
                "description": "H_PID6",
                "width": 2
              },
              "H_DOPNG6": {
                "bit": 31,
                "description": "H_DOPNG6"
              }
            },
            "HCDMA6": {
              "H_DMAADDR6": {
                "bit": 0,
                "description": "H_DMAADDR6",
                "width": 32
              }
            },
            "HCDMAB6": {
              "H_HCDMAB6": {
                "bit": 0,
                "description": "H_HCDMAB6",
                "width": 32
              }
            },
            "HCCHAR7": {
              "H_MPS7": {
                "bit": 0,
                "description": "H_MPS7",
                "width": 11
              },
              "H_EPNUM7": {
                "bit": 11,
                "description": "H_EPNUM7",
                "width": 4
              },
              "H_EPDIR7": {
                "bit": 15,
                "description": "H_EPDIR7"
              },
              "H_LSPDDEV7": {
                "bit": 17,
                "description": "H_LSPDDEV7"
              },
              "H_EPTYPE7": {
                "bit": 18,
                "description": "H_EPTYPE7",
                "width": 2
              },
              "H_EC7": {
                "bit": 21,
                "description": "H_EC7"
              },
              "H_DEVADDR7": {
                "bit": 22,
                "description": "H_DEVADDR7",
                "width": 7
              },
              "H_ODDFRM7": {
                "bit": 29,
                "description": "H_ODDFRM7"
              },
              "H_CHDIS7": {
                "bit": 30,
                "description": "H_CHDIS7"
              },
              "H_CHENA7": {
                "bit": 31,
                "description": "H_CHENA7"
              }
            },
            "HCINT7": {
              "H_XFERCOMPL7": {
                "bit": 0,
                "description": "H_XFERCOMPL7"
              },
              "H_CHHLTD7": {
                "bit": 1,
                "description": "H_CHHLTD7"
              },
              "H_AHBERR7": {
                "bit": 2,
                "description": "H_AHBERR7"
              },
              "H_STALL7": {
                "bit": 3,
                "description": "H_STALL7"
              },
              "H_NACK7": {
                "bit": 4,
                "description": "H_NACK7"
              },
              "H_ACK7": {
                "bit": 5,
                "description": "H_ACK7"
              },
              "H_NYET7": {
                "bit": 6,
                "description": "H_NYET7"
              },
              "H_XACTERR7": {
                "bit": 7,
                "description": "H_XACTERR7"
              },
              "H_BBLERR7": {
                "bit": 8,
                "description": "H_BBLERR7"
              },
              "H_FRMOVRUN7": {
                "bit": 9,
                "description": "H_FRMOVRUN7"
              },
              "H_DATATGLERR7": {
                "bit": 10,
                "description": "H_DATATGLERR7"
              },
              "H_BNAINTR7": {
                "bit": 11,
                "description": "H_BNAINTR7"
              },
              "H_XCS_XACT_ERR7": {
                "bit": 12,
                "description": "H_XCS_XACT_ERR7"
              },
              "H_DESC_LST_ROLLINTR7": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTR7"
              }
            },
            "HCINTMSK7": {
              "H_XFERCOMPLMSK7": {
                "bit": 0,
                "description": "H_XFERCOMPLMSK7"
              },
              "H_CHHLTDMSK7": {
                "bit": 1,
                "description": "H_CHHLTDMSK7"
              },
              "H_AHBERRMSK7": {
                "bit": 2,
                "description": "H_AHBERRMSK7"
              },
              "H_STALLMSK7": {
                "bit": 3,
                "description": "H_STALLMSK7"
              },
              "H_NAKMSK7": {
                "bit": 4,
                "description": "H_NAKMSK7"
              },
              "H_ACKMSK7": {
                "bit": 5,
                "description": "H_ACKMSK7"
              },
              "H_NYETMSK7": {
                "bit": 6,
                "description": "H_NYETMSK7"
              },
              "H_XACTERRMSK7": {
                "bit": 7,
                "description": "H_XACTERRMSK7"
              },
              "H_BBLERRMSK7": {
                "bit": 8,
                "description": "H_BBLERRMSK7"
              },
              "H_FRMOVRUNMSK7": {
                "bit": 9,
                "description": "H_FRMOVRUNMSK7"
              },
              "H_DATATGLERRMSK7": {
                "bit": 10,
                "description": "H_DATATGLERRMSK7"
              },
              "H_BNAINTRMSK7": {
                "bit": 11,
                "description": "H_BNAINTRMSK7"
              },
              "H_DESC_LST_ROLLINTRMSK7": {
                "bit": 13,
                "description": "H_DESC_LST_ROLLINTRMSK7"
              }
            },
            "HCTSIZ7": {
              "H_XFERSIZE7": {
                "bit": 0,
                "description": "H_XFERSIZE7",
                "width": 19
              },
              "H_PKTCNT7": {
                "bit": 19,
                "description": "H_PKTCNT7",
                "width": 10
              },
              "H_PID7": {
                "bit": 29,
                "description": "H_PID7",
                "width": 2
              },
              "H_DOPNG7": {
                "bit": 31,
                "description": "H_DOPNG7"
              }
            },
            "HCDMA7": {
              "H_DMAADDR7": {
                "bit": 0,
                "description": "H_DMAADDR7",
                "width": 32
              }
            },
            "HCDMAB7": {
              "H_HCDMAB7": {
                "bit": 0,
                "description": "H_HCDMAB7",
                "width": 32
              }
            },
            "DCFG": {
              "NZSTSOUTHSHK": {
                "bit": 2,
                "description": "NZSTSOUTHSHK"
              },
              "ENA32KHZSUSP": {
                "bit": 3,
                "description": "ENA32KHZSUSP"
              },
              "DEVADDR": {
                "bit": 4,
                "description": "DEVADDR",
                "width": 7
              },
              "PERFRLINT": {
                "bit": 11,
                "description": "PERFRLINT",
                "width": 2
              },
              "ENDEVOUTNAK": {
                "bit": 13,
                "description": "ENDEVOUTNAK"
              },
              "XCVRDLY": {
                "bit": 14,
                "description": "XCVRDLY"
              },
              "ERRATICINTMSK": {
                "bit": 15,
                "description": "ERRATICINTMSK"
              },
              "EPMISCNT": {
                "bit": 18,
                "description": "EPMISCNT",
                "width": 5
              },
              "DESCDMA": {
                "bit": 23,
                "description": "DESCDMA"
              },
              "PERSCHINTVL": {
                "bit": 24,
                "description": "PERSCHINTVL",
                "width": 2
              },
              "RESVALID": {
                "bit": 26,
                "description": "RESVALID",
                "width": 6
              }
            },
            "DCTL": {
              "RMTWKUPSIG": {
                "bit": 0,
                "description": "RMTWKUPSIG"
              },
              "SFTDISCON": {
                "bit": 1,
                "description": "SFTDISCON"
              },
              "GNPINNAKSTS": {
                "bit": 2,
                "description": "GNPINNAKSTS"
              },
              "GOUTNAKSTS": {
                "bit": 3,
                "description": "GOUTNAKSTS"
              },
              "TSTCTL": {
                "bit": 4,
                "description": "TSTCTL",
                "width": 3
              },
              "SGNPINNAK": {
                "bit": 7,
                "description": "SGNPINNAK"
              },
              "CGNPINNAK": {
                "bit": 8,
                "description": "CGNPINNAK"
              },
              "SGOUTNAK": {
                "bit": 9,
                "description": "SGOUTNAK"
              },
              "CGOUTNAK": {
                "bit": 10,
                "description": "CGOUTNAK"
              },
              "PWRONPRGDONE": {
                "bit": 11,
                "description": "PWRONPRGDONE"
              },
              "GMC": {
                "bit": 13,
                "description": "GMC",
                "width": 2
              },
              "IGNRFRMNUM": {
                "bit": 15,
                "description": "IGNRFRMNUM"
              },
              "NAKONBBLE": {
                "bit": 16,
                "description": "NAKONBBLE"
              },
              "ENCOUNTONBNA": {
                "bit": 17,
                "description": "ENCOUNTONBNA"
              },
              "DEEPSLEEPBESLREJECT": {
                "bit": 18,
                "description": "DEEPSLEEPBESLREJECT"
              }
            },
            "DSTS": {
              "SUSPSTS": {
                "bit": 0,
                "description": "SUSPSTS"
              },
              "ENUMSPD": {
                "bit": 1,
                "description": "ENUMSPD",
                "width": 2
              },
              "ERRTICERR": {
                "bit": 3,
                "description": "ERRTICERR"
              },
              "SOFFN": {
                "bit": 8,
                "description": "SOFFN",
                "width": 14
              },
              "DEVLNSTS": {
                "bit": 22,
                "description": "DEVLNSTS",
                "width": 2
              }
            },
            "DIEPMSK": {
              "DI_XFERCOMPLMSK": {
                "bit": 0,
                "description": "DI_XFERCOMPLMSK"
              },
              "DI_EPDISBLDMSK": {
                "bit": 1,
                "description": "DI_EPDISBLDMSK"
              },
              "DI_AHBERMSK": {
                "bit": 2,
                "description": "DI_AHBERMSK"
              },
              "TIMEOUTMSK": {
                "bit": 3,
                "description": "TIMEOUTMSK"
              },
              "INTKNTXFEMPMSK": {
                "bit": 4,
                "description": "INTKNTXFEMPMSK"
              },
              "INTKNEPMISMSK": {
                "bit": 5,
                "description": "INTKNEPMISMSK"
              },
              "INEPNAKEFFMSK": {
                "bit": 6,
                "description": "INEPNAKEFFMSK"
              },
              "TXFIFOUNDRNMSK": {
                "bit": 8,
                "description": "TXFIFOUNDRNMSK"
              },
              "BNAININTRMSK": {
                "bit": 9,
                "description": "BNAININTRMSK"
              },
              "DI_NAKMSK": {
                "bit": 13,
                "description": "DI_NAKMSK"
              }
            },
            "DOEPMSK": {
              "XFERCOMPLMSK": {
                "bit": 0,
                "description": "XFERCOMPLMSK"
              },
              "EPDISBLDMSK": {
                "bit": 1,
                "description": "EPDISBLDMSK"
              },
              "AHBERMSK": {
                "bit": 2,
                "description": "AHBERMSK"
              },
              "SETUPMSK": {
                "bit": 3,
                "description": "SETUPMSK"
              },
              "OUTTKNEPDISMSK": {
                "bit": 4,
                "description": "OUTTKNEPDISMSK"
              },
              "STSPHSERCVDMSK": {
                "bit": 5,
                "description": "STSPHSERCVDMSK"
              },
              "BACK2BACKSETUP": {
                "bit": 6,
                "description": "BACK2BACKSETUP"
              },
              "OUTPKTERRMSK": {
                "bit": 8,
                "description": "OUTPKTERRMSK"
              },
              "BNAOUTINTRMSK": {
                "bit": 9,
                "description": "BNAOUTINTRMSK"
              },
              "BBLEERRMSK": {
                "bit": 12,
                "description": "BBLEERRMSK"
              },
              "NAKMSK": {
                "bit": 13,
                "description": "NAKMSK"
              },
              "NYETMSK": {
                "bit": 14,
                "description": "NYETMSK"
              }
            },
            "DAINT": {
              "INEPINT0": {
                "bit": 0,
                "description": "INEPINT0"
              },
              "INEPINT1": {
                "bit": 1,
                "description": "INEPINT1"
              },
              "INEPINT2": {
                "bit": 2,
                "description": "INEPINT2"
              },
              "INEPINT3": {
                "bit": 3,
                "description": "INEPINT3"
              },
              "INEPINT4": {
                "bit": 4,
                "description": "INEPINT4"
              },
              "INEPINT5": {
                "bit": 5,
                "description": "INEPINT5"
              },
              "INEPINT6": {
                "bit": 6,
                "description": "INEPINT6"
              },
              "OUTEPINT0": {
                "bit": 16,
                "description": "OUTEPINT0"
              },
              "OUTEPINT1": {
                "bit": 17,
                "description": "OUTEPINT1"
              },
              "OUTEPINT2": {
                "bit": 18,
                "description": "OUTEPINT2"
              },
              "OUTEPINT3": {
                "bit": 19,
                "description": "OUTEPINT3"
              },
              "OUTEPINT4": {
                "bit": 20,
                "description": "OUTEPINT4"
              },
              "OUTEPINT5": {
                "bit": 21,
                "description": "OUTEPINT5"
              },
              "OUTEPINT6": {
                "bit": 22,
                "description": "OUTEPINT6"
              }
            },
            "DAINTMSK": {
              "INEPMSK0": {
                "bit": 0,
                "description": "INEPMSK0"
              },
              "INEPMSK1": {
                "bit": 1,
                "description": "INEPMSK1"
              },
              "INEPMSK2": {
                "bit": 2,
                "description": "INEPMSK2"
              },
              "INEPMSK3": {
                "bit": 3,
                "description": "INEPMSK3"
              },
              "INEPMSK4": {
                "bit": 4,
                "description": "INEPMSK4"
              },
              "INEPMSK5": {
                "bit": 5,
                "description": "INEPMSK5"
              },
              "INEPMSK6": {
                "bit": 6,
                "description": "INEPMSK6"
              },
              "OUTEPMSK0": {
                "bit": 16,
                "description": "OUTEPMSK0"
              },
              "OUTEPMSK1": {
                "bit": 17,
                "description": "OUTEPMSK1"
              },
              "OUTEPMSK2": {
                "bit": 18,
                "description": "OUTEPMSK2"
              },
              "OUTEPMSK3": {
                "bit": 19,
                "description": "OUTEPMSK3"
              },
              "OUTEPMSK4": {
                "bit": 20,
                "description": "OUTEPMSK4"
              },
              "OUTEPMSK5": {
                "bit": 21,
                "description": "OUTEPMSK5"
              },
              "OUTEPMSK6": {
                "bit": 22,
                "description": "OUTEPMSK6"
              }
            },
            "DVBUSDIS": {
              "DVBUSDIS": {
                "bit": 0,
                "description": "DVBUSDIS",
                "width": 16
              }
            },
            "DVBUSPULSE": {
              "DVBUSPULSE": {
                "bit": 0,
                "description": "DVBUSPULSE",
                "width": 12
              }
            },
            "DTHRCTL": {
              "NONISOTHREN": {
                "bit": 0,
                "description": "NONISOTHREN"
              },
              "ISOTHREN": {
                "bit": 1,
                "description": "ISOTHREN"
              },
              "TXTHRLEN": {
                "bit": 2,
                "description": "TXTHRLEN",
                "width": 9
              },
              "AHBTHRRATIO": {
                "bit": 11,
                "description": "AHBTHRRATIO",
                "width": 2
              },
              "RXTHREN": {
                "bit": 16,
                "description": "RXTHREN"
              },
              "RXTHRLEN": {
                "bit": 17,
                "description": "RXTHRLEN",
                "width": 9
              },
              "ARBPRKEN": {
                "bit": 27,
                "description": "ARBPRKEN"
              }
            },
            "DIEPEMPMSK": {
              "D_INEPTXFEMPMSK": {
                "bit": 0,
                "description": "D_INEPTXFEMPMSK",
                "width": 16
              }
            },
            "DIEPCTL0": {
              "D_MPS0": {
                "bit": 0,
                "description": "D_MPS0",
                "width": 2
              },
              "D_USBACTEP0": {
                "bit": 15,
                "description": "D_USBACTEP0"
              },
              "D_NAKSTS0": {
                "bit": 17,
                "description": "D_NAKSTS0"
              },
              "D_EPTYPE0": {
                "bit": 18,
                "description": "D_EPTYPE0",
                "width": 2
              },
              "D_STALL0": {
                "bit": 21,
                "description": "D_STALL0"
              },
              "D_TXFNUM0": {
                "bit": 22,
                "description": "D_TXFNUM0",
                "width": 4
              },
              "D_CNAK0": {
                "bit": 26,
                "description": "D_CNAK0"
              },
              "DI_SNAK0": {
                "bit": 27,
                "description": "DI_SNAK0"
              },
              "D_EPDIS0": {
                "bit": 30,
                "description": "D_EPDIS0"
              },
              "D_EPENA0": {
                "bit": 31,
                "description": "D_EPENA0"
              }
            },
            "DIEPINT0": {
              "D_XFERCOMPL0": {
                "bit": 0,
                "description": "D_XFERCOMPL0"
              },
              "D_EPDISBLD0": {
                "bit": 1,
                "description": "D_EPDISBLD0"
              },
              "D_AHBERR0": {
                "bit": 2,
                "description": "D_AHBERR0"
              },
              "D_TIMEOUT0": {
                "bit": 3,
                "description": "D_TIMEOUT0"
              },
              "D_INTKNTXFEMP0": {
                "bit": 4,
                "description": "D_INTKNTXFEMP0"
              },
              "D_INTKNEPMIS0": {
                "bit": 5,
                "description": "D_INTKNEPMIS0"
              },
              "D_INEPNAKEFF0": {
                "bit": 6,
                "description": "D_INEPNAKEFF0"
              },
              "D_TXFEMP0": {
                "bit": 7,
                "description": "D_TXFEMP0"
              },
              "D_TXFIFOUNDRN0": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN0"
              },
              "D_BNAINTR0": {
                "bit": 9,
                "description": "D_BNAINTR0"
              },
              "D_PKTDRPSTS0": {
                "bit": 11,
                "description": "D_PKTDRPSTS0"
              },
              "D_BBLEERR0": {
                "bit": 12,
                "description": "D_BBLEERR0"
              },
              "D_NAKINTRPT0": {
                "bit": 13,
                "description": "D_NAKINTRPT0"
              },
              "D_NYETINTRPT0": {
                "bit": 14,
                "description": "D_NYETINTRPT0"
              }
            },
            "DIEPTSIZ0": {
              "D_XFERSIZE0": {
                "bit": 0,
                "description": "D_XFERSIZE0",
                "width": 7
              },
              "D_PKTCNT0": {
                "bit": 19,
                "description": "D_PKTCNT0",
                "width": 2
              }
            },
            "DIEPDMA0": {
              "D_DMAADDR0": {
                "bit": 0,
                "description": "D_DMAADDR0",
                "width": 32
              }
            },
            "DTXFSTS0": {
              "D_INEPTXFSPCAVAIL0": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL0",
                "width": 16
              }
            },
            "DIEPDMAB0": {
              "D_DMABUFFERADDR0": {
                "bit": 0,
                "description": "D_DMABUFFERADDR0",
                "width": 32
              }
            },
            "DIEPCTL1": {
              "D_MPS1": {
                "bit": 0,
                "description": "D_MPS1",
                "width": 2
              },
              "D_USBACTEP1": {
                "bit": 15,
                "description": "D_USBACTEP1"
              },
              "D_NAKSTS1": {
                "bit": 17,
                "description": "D_NAKSTS1"
              },
              "D_EPTYPE1": {
                "bit": 18,
                "description": "D_EPTYPE1",
                "width": 2
              },
              "D_STALL1": {
                "bit": 21,
                "description": "D_STALL1"
              },
              "D_TXFNUM1": {
                "bit": 22,
                "description": "D_TXFNUM1",
                "width": 4
              },
              "D_CNAK1": {
                "bit": 26,
                "description": "D_CNAK1"
              },
              "DI_SNAK1": {
                "bit": 27,
                "description": "DI_SNAK1"
              },
              "DI_SETD0PID1": {
                "bit": 28,
                "description": "DI_SETD0PID1"
              },
              "DI_SETD1PID1": {
                "bit": 29,
                "description": "DI_SETD1PID1"
              },
              "D_EPDIS1": {
                "bit": 30,
                "description": "D_EPDIS1"
              },
              "D_EPENA1": {
                "bit": 31,
                "description": "D_EPENA1"
              }
            },
            "DIEPINT1": {
              "D_XFERCOMPL1": {
                "bit": 0,
                "description": "D_XFERCOMPL1"
              },
              "D_EPDISBLD1": {
                "bit": 1,
                "description": "D_EPDISBLD1"
              },
              "D_AHBERR1": {
                "bit": 2,
                "description": "D_AHBERR1"
              },
              "D_TIMEOUT1": {
                "bit": 3,
                "description": "D_TIMEOUT1"
              },
              "D_INTKNTXFEMP1": {
                "bit": 4,
                "description": "D_INTKNTXFEMP1"
              },
              "D_INTKNEPMIS1": {
                "bit": 5,
                "description": "D_INTKNEPMIS1"
              },
              "D_INEPNAKEFF1": {
                "bit": 6,
                "description": "D_INEPNAKEFF1"
              },
              "D_TXFEMP1": {
                "bit": 7,
                "description": "D_TXFEMP1"
              },
              "D_TXFIFOUNDRN1": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN1"
              },
              "D_BNAINTR1": {
                "bit": 9,
                "description": "D_BNAINTR1"
              },
              "D_PKTDRPSTS1": {
                "bit": 11,
                "description": "D_PKTDRPSTS1"
              },
              "D_BBLEERR1": {
                "bit": 12,
                "description": "D_BBLEERR1"
              },
              "D_NAKINTRPT1": {
                "bit": 13,
                "description": "D_NAKINTRPT1"
              },
              "D_NYETINTRPT1": {
                "bit": 14,
                "description": "D_NYETINTRPT1"
              }
            },
            "DIEPTSIZ1": {
              "D_XFERSIZE1": {
                "bit": 0,
                "description": "D_XFERSIZE1",
                "width": 7
              },
              "D_PKTCNT1": {
                "bit": 19,
                "description": "D_PKTCNT1",
                "width": 2
              }
            },
            "DIEPDMA1": {
              "D_DMAADDR1": {
                "bit": 0,
                "description": "D_DMAADDR1",
                "width": 32
              }
            },
            "DTXFSTS1": {
              "D_INEPTXFSPCAVAIL1": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL1",
                "width": 16
              }
            },
            "DIEPDMAB1": {
              "D_DMABUFFERADDR1": {
                "bit": 0,
                "description": "D_DMABUFFERADDR1",
                "width": 32
              }
            },
            "DIEPCTL2": {
              "D_MPS2": {
                "bit": 0,
                "description": "D_MPS2",
                "width": 2
              },
              "D_USBACTEP2": {
                "bit": 15,
                "description": "D_USBACTEP2"
              },
              "D_NAKSTS2": {
                "bit": 17,
                "description": "D_NAKSTS2"
              },
              "D_EPTYPE2": {
                "bit": 18,
                "description": "D_EPTYPE2",
                "width": 2
              },
              "D_STALL2": {
                "bit": 21,
                "description": "D_STALL2"
              },
              "D_TXFNUM2": {
                "bit": 22,
                "description": "D_TXFNUM2",
                "width": 4
              },
              "D_CNAK2": {
                "bit": 26,
                "description": "D_CNAK2"
              },
              "DI_SNAK2": {
                "bit": 27,
                "description": "DI_SNAK2"
              },
              "DI_SETD0PID2": {
                "bit": 28,
                "description": "DI_SETD0PID2"
              },
              "DI_SETD1PID2": {
                "bit": 29,
                "description": "DI_SETD1PID2"
              },
              "D_EPDIS2": {
                "bit": 30,
                "description": "D_EPDIS2"
              },
              "D_EPENA2": {
                "bit": 31,
                "description": "D_EPENA2"
              }
            },
            "DIEPINT2": {
              "D_XFERCOMPL2": {
                "bit": 0,
                "description": "D_XFERCOMPL2"
              },
              "D_EPDISBLD2": {
                "bit": 1,
                "description": "D_EPDISBLD2"
              },
              "D_AHBERR2": {
                "bit": 2,
                "description": "D_AHBERR2"
              },
              "D_TIMEOUT2": {
                "bit": 3,
                "description": "D_TIMEOUT2"
              },
              "D_INTKNTXFEMP2": {
                "bit": 4,
                "description": "D_INTKNTXFEMP2"
              },
              "D_INTKNEPMIS2": {
                "bit": 5,
                "description": "D_INTKNEPMIS2"
              },
              "D_INEPNAKEFF2": {
                "bit": 6,
                "description": "D_INEPNAKEFF2"
              },
              "D_TXFEMP2": {
                "bit": 7,
                "description": "D_TXFEMP2"
              },
              "D_TXFIFOUNDRN2": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN2"
              },
              "D_BNAINTR2": {
                "bit": 9,
                "description": "D_BNAINTR2"
              },
              "D_PKTDRPSTS2": {
                "bit": 11,
                "description": "D_PKTDRPSTS2"
              },
              "D_BBLEERR2": {
                "bit": 12,
                "description": "D_BBLEERR2"
              },
              "D_NAKINTRPT2": {
                "bit": 13,
                "description": "D_NAKINTRPT2"
              },
              "D_NYETINTRPT2": {
                "bit": 14,
                "description": "D_NYETINTRPT2"
              }
            },
            "DIEPTSIZ2": {
              "D_XFERSIZE2": {
                "bit": 0,
                "description": "D_XFERSIZE2",
                "width": 7
              },
              "D_PKTCNT2": {
                "bit": 19,
                "description": "D_PKTCNT2",
                "width": 2
              }
            },
            "DIEPDMA2": {
              "D_DMAADDR2": {
                "bit": 0,
                "description": "D_DMAADDR2",
                "width": 32
              }
            },
            "DTXFSTS2": {
              "D_INEPTXFSPCAVAIL2": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL2",
                "width": 16
              }
            },
            "DIEPDMAB2": {
              "D_DMABUFFERADDR2": {
                "bit": 0,
                "description": "D_DMABUFFERADDR2",
                "width": 32
              }
            },
            "DIEPCTL3": {
              "DI_MPS3": {
                "bit": 0,
                "description": "DI_MPS3",
                "width": 2
              },
              "DI_USBACTEP3": {
                "bit": 15,
                "description": "DI_USBACTEP3"
              },
              "DI_NAKSTS3": {
                "bit": 17,
                "description": "DI_NAKSTS3"
              },
              "DI_EPTYPE3": {
                "bit": 18,
                "description": "DI_EPTYPE3",
                "width": 2
              },
              "DI_STALL3": {
                "bit": 21,
                "description": "DI_STALL3"
              },
              "DI_TXFNUM3": {
                "bit": 22,
                "description": "DI_TXFNUM3",
                "width": 4
              },
              "DI_CNAK3": {
                "bit": 26,
                "description": "DI_CNAK3"
              },
              "DI_SNAK3": {
                "bit": 27,
                "description": "DI_SNAK3"
              },
              "DI_SETD0PID3": {
                "bit": 28,
                "description": "DI_SETD0PID3"
              },
              "DI_SETD1PID3": {
                "bit": 29,
                "description": "DI_SETD1PID3"
              },
              "DI_EPDIS3": {
                "bit": 30,
                "description": "DI_EPDIS3"
              },
              "DI_EPENA3": {
                "bit": 31,
                "description": "DI_EPENA3"
              }
            },
            "DIEPINT3": {
              "D_XFERCOMPL3": {
                "bit": 0,
                "description": "D_XFERCOMPL3"
              },
              "D_EPDISBLD3": {
                "bit": 1,
                "description": "D_EPDISBLD3"
              },
              "D_AHBERR3": {
                "bit": 2,
                "description": "D_AHBERR3"
              },
              "D_TIMEOUT3": {
                "bit": 3,
                "description": "D_TIMEOUT3"
              },
              "D_INTKNTXFEMP3": {
                "bit": 4,
                "description": "D_INTKNTXFEMP3"
              },
              "D_INTKNEPMIS3": {
                "bit": 5,
                "description": "D_INTKNEPMIS3"
              },
              "D_INEPNAKEFF3": {
                "bit": 6,
                "description": "D_INEPNAKEFF3"
              },
              "D_TXFEMP3": {
                "bit": 7,
                "description": "D_TXFEMP3"
              },
              "D_TXFIFOUNDRN3": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN3"
              },
              "D_BNAINTR3": {
                "bit": 9,
                "description": "D_BNAINTR3"
              },
              "D_PKTDRPSTS3": {
                "bit": 11,
                "description": "D_PKTDRPSTS3"
              },
              "D_BBLEERR3": {
                "bit": 12,
                "description": "D_BBLEERR3"
              },
              "D_NAKINTRPT3": {
                "bit": 13,
                "description": "D_NAKINTRPT3"
              },
              "D_NYETINTRPT3": {
                "bit": 14,
                "description": "D_NYETINTRPT3"
              }
            },
            "DIEPTSIZ3": {
              "D_XFERSIZE3": {
                "bit": 0,
                "description": "D_XFERSIZE3",
                "width": 7
              },
              "D_PKTCNT3": {
                "bit": 19,
                "description": "D_PKTCNT3",
                "width": 2
              }
            },
            "DIEPDMA3": {
              "D_DMAADDR3": {
                "bit": 0,
                "description": "D_DMAADDR3",
                "width": 32
              }
            },
            "DTXFSTS3": {
              "D_INEPTXFSPCAVAIL3": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL3",
                "width": 16
              }
            },
            "DIEPDMAB3": {
              "D_DMABUFFERADDR3": {
                "bit": 0,
                "description": "D_DMABUFFERADDR3",
                "width": 32
              }
            },
            "DIEPCTL4": {
              "D_MPS4": {
                "bit": 0,
                "description": "D_MPS4",
                "width": 2
              },
              "D_USBACTEP4": {
                "bit": 15,
                "description": "D_USBACTEP4"
              },
              "D_NAKSTS4": {
                "bit": 17,
                "description": "D_NAKSTS4"
              },
              "D_EPTYPE4": {
                "bit": 18,
                "description": "D_EPTYPE4",
                "width": 2
              },
              "D_STALL4": {
                "bit": 21,
                "description": "D_STALL4"
              },
              "D_TXFNUM4": {
                "bit": 22,
                "description": "D_TXFNUM4",
                "width": 4
              },
              "D_CNAK4": {
                "bit": 26,
                "description": "D_CNAK4"
              },
              "DI_SNAK4": {
                "bit": 27,
                "description": "DI_SNAK4"
              },
              "DI_SETD0PID4": {
                "bit": 28,
                "description": "DI_SETD0PID4"
              },
              "DI_SETD1PID4": {
                "bit": 29,
                "description": "DI_SETD1PID4"
              },
              "D_EPDIS4": {
                "bit": 30,
                "description": "D_EPDIS4"
              },
              "D_EPENA4": {
                "bit": 31,
                "description": "D_EPENA4"
              }
            },
            "DIEPINT4": {
              "D_XFERCOMPL4": {
                "bit": 0,
                "description": "D_XFERCOMPL4"
              },
              "D_EPDISBLD4": {
                "bit": 1,
                "description": "D_EPDISBLD4"
              },
              "D_AHBERR4": {
                "bit": 2,
                "description": "D_AHBERR4"
              },
              "D_TIMEOUT4": {
                "bit": 3,
                "description": "D_TIMEOUT4"
              },
              "D_INTKNTXFEMP4": {
                "bit": 4,
                "description": "D_INTKNTXFEMP4"
              },
              "D_INTKNEPMIS4": {
                "bit": 5,
                "description": "D_INTKNEPMIS4"
              },
              "D_INEPNAKEFF4": {
                "bit": 6,
                "description": "D_INEPNAKEFF4"
              },
              "D_TXFEMP4": {
                "bit": 7,
                "description": "D_TXFEMP4"
              },
              "D_TXFIFOUNDRN4": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN4"
              },
              "D_BNAINTR4": {
                "bit": 9,
                "description": "D_BNAINTR4"
              },
              "D_PKTDRPSTS4": {
                "bit": 11,
                "description": "D_PKTDRPSTS4"
              },
              "D_BBLEERR4": {
                "bit": 12,
                "description": "D_BBLEERR4"
              },
              "D_NAKINTRPT4": {
                "bit": 13,
                "description": "D_NAKINTRPT4"
              },
              "D_NYETINTRPT4": {
                "bit": 14,
                "description": "D_NYETINTRPT4"
              }
            },
            "DIEPTSIZ4": {
              "D_XFERSIZE4": {
                "bit": 0,
                "description": "D_XFERSIZE4",
                "width": 7
              },
              "D_PKTCNT4": {
                "bit": 19,
                "description": "D_PKTCNT4",
                "width": 2
              }
            },
            "DIEPDMA4": {
              "D_DMAADDR4": {
                "bit": 0,
                "description": "D_DMAADDR4",
                "width": 32
              }
            },
            "DTXFSTS4": {
              "D_INEPTXFSPCAVAIL4": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL4",
                "width": 16
              }
            },
            "DIEPDMAB4": {
              "D_DMABUFFERADDR4": {
                "bit": 0,
                "description": "D_DMABUFFERADDR4",
                "width": 32
              }
            },
            "DIEPCTL5": {
              "DI_MPS5": {
                "bit": 0,
                "description": "DI_MPS5",
                "width": 2
              },
              "DI_USBACTEP5": {
                "bit": 15,
                "description": "DI_USBACTEP5"
              },
              "DI_NAKSTS5": {
                "bit": 17,
                "description": "DI_NAKSTS5"
              },
              "DI_EPTYPE5": {
                "bit": 18,
                "description": "DI_EPTYPE5",
                "width": 2
              },
              "DI_STALL5": {
                "bit": 21,
                "description": "DI_STALL5"
              },
              "DI_TXFNUM5": {
                "bit": 22,
                "description": "DI_TXFNUM5",
                "width": 4
              },
              "DI_CNAK5": {
                "bit": 26,
                "description": "DI_CNAK5"
              },
              "DI_SNAK5": {
                "bit": 27,
                "description": "DI_SNAK5"
              },
              "DI_SETD0PID5": {
                "bit": 28,
                "description": "DI_SETD0PID5"
              },
              "DI_SETD1PID5": {
                "bit": 29,
                "description": "DI_SETD1PID5"
              },
              "DI_EPDIS5": {
                "bit": 30,
                "description": "DI_EPDIS5"
              },
              "DI_EPENA5": {
                "bit": 31,
                "description": "DI_EPENA5"
              }
            },
            "DIEPINT5": {
              "D_XFERCOMPL5": {
                "bit": 0,
                "description": "D_XFERCOMPL5"
              },
              "D_EPDISBLD5": {
                "bit": 1,
                "description": "D_EPDISBLD5"
              },
              "D_AHBERR5": {
                "bit": 2,
                "description": "D_AHBERR5"
              },
              "D_TIMEOUT5": {
                "bit": 3,
                "description": "D_TIMEOUT5"
              },
              "D_INTKNTXFEMP5": {
                "bit": 4,
                "description": "D_INTKNTXFEMP5"
              },
              "D_INTKNEPMIS5": {
                "bit": 5,
                "description": "D_INTKNEPMIS5"
              },
              "D_INEPNAKEFF5": {
                "bit": 6,
                "description": "D_INEPNAKEFF5"
              },
              "D_TXFEMP5": {
                "bit": 7,
                "description": "D_TXFEMP5"
              },
              "D_TXFIFOUNDRN5": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN5"
              },
              "D_BNAINTR5": {
                "bit": 9,
                "description": "D_BNAINTR5"
              },
              "D_PKTDRPSTS5": {
                "bit": 11,
                "description": "D_PKTDRPSTS5"
              },
              "D_BBLEERR5": {
                "bit": 12,
                "description": "D_BBLEERR5"
              },
              "D_NAKINTRPT5": {
                "bit": 13,
                "description": "D_NAKINTRPT5"
              },
              "D_NYETINTRPT5": {
                "bit": 14,
                "description": "D_NYETINTRPT5"
              }
            },
            "DIEPTSIZ5": {
              "D_XFERSIZE5": {
                "bit": 0,
                "description": "D_XFERSIZE5",
                "width": 7
              },
              "D_PKTCNT5": {
                "bit": 19,
                "description": "D_PKTCNT5",
                "width": 2
              }
            },
            "DIEPDMA5": {
              "D_DMAADDR5": {
                "bit": 0,
                "description": "D_DMAADDR5",
                "width": 32
              }
            },
            "DTXFSTS5": {
              "D_INEPTXFSPCAVAIL5": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL5",
                "width": 16
              }
            },
            "DIEPDMAB5": {
              "D_DMABUFFERADDR5": {
                "bit": 0,
                "description": "D_DMABUFFERADDR5",
                "width": 32
              }
            },
            "DIEPCTL6": {
              "D_MPS6": {
                "bit": 0,
                "description": "D_MPS6",
                "width": 2
              },
              "D_USBACTEP6": {
                "bit": 15,
                "description": "D_USBACTEP6"
              },
              "D_NAKSTS6": {
                "bit": 17,
                "description": "D_NAKSTS6"
              },
              "D_EPTYPE6": {
                "bit": 18,
                "description": "D_EPTYPE6",
                "width": 2
              },
              "D_STALL6": {
                "bit": 21,
                "description": "D_STALL6"
              },
              "D_TXFNUM6": {
                "bit": 22,
                "description": "D_TXFNUM6",
                "width": 4
              },
              "D_CNAK6": {
                "bit": 26,
                "description": "D_CNAK6"
              },
              "DI_SNAK6": {
                "bit": 27,
                "description": "DI_SNAK6"
              },
              "DI_SETD0PID6": {
                "bit": 28,
                "description": "DI_SETD0PID6"
              },
              "DI_SETD1PID6": {
                "bit": 29,
                "description": "DI_SETD1PID6"
              },
              "D_EPDIS6": {
                "bit": 30,
                "description": "D_EPDIS6"
              },
              "D_EPENA6": {
                "bit": 31,
                "description": "D_EPENA6"
              }
            },
            "DIEPINT6": {
              "D_XFERCOMPL6": {
                "bit": 0,
                "description": "D_XFERCOMPL6"
              },
              "D_EPDISBLD6": {
                "bit": 1,
                "description": "D_EPDISBLD6"
              },
              "D_AHBERR6": {
                "bit": 2,
                "description": "D_AHBERR6"
              },
              "D_TIMEOUT6": {
                "bit": 3,
                "description": "D_TIMEOUT6"
              },
              "D_INTKNTXFEMP6": {
                "bit": 4,
                "description": "D_INTKNTXFEMP6"
              },
              "D_INTKNEPMIS6": {
                "bit": 5,
                "description": "D_INTKNEPMIS6"
              },
              "D_INEPNAKEFF6": {
                "bit": 6,
                "description": "D_INEPNAKEFF6"
              },
              "D_TXFEMP6": {
                "bit": 7,
                "description": "D_TXFEMP6"
              },
              "D_TXFIFOUNDRN6": {
                "bit": 8,
                "description": "D_TXFIFOUNDRN6"
              },
              "D_BNAINTR6": {
                "bit": 9,
                "description": "D_BNAINTR6"
              },
              "D_PKTDRPSTS6": {
                "bit": 11,
                "description": "D_PKTDRPSTS6"
              },
              "D_BBLEERR6": {
                "bit": 12,
                "description": "D_BBLEERR6"
              },
              "D_NAKINTRPT6": {
                "bit": 13,
                "description": "D_NAKINTRPT6"
              },
              "D_NYETINTRPT6": {
                "bit": 14,
                "description": "D_NYETINTRPT6"
              }
            },
            "DIEPTSIZ6": {
              "D_XFERSIZE6": {
                "bit": 0,
                "description": "D_XFERSIZE6",
                "width": 7
              },
              "D_PKTCNT6": {
                "bit": 19,
                "description": "D_PKTCNT6",
                "width": 2
              }
            },
            "DIEPDMA6": {
              "D_DMAADDR6": {
                "bit": 0,
                "description": "D_DMAADDR6",
                "width": 32
              }
            },
            "DTXFSTS6": {
              "D_INEPTXFSPCAVAIL6": {
                "bit": 0,
                "description": "D_INEPTXFSPCAVAIL6",
                "width": 16
              }
            },
            "DIEPDMAB6": {
              "D_DMABUFFERADDR6": {
                "bit": 0,
                "description": "D_DMABUFFERADDR6",
                "width": 32
              }
            },
            "DOEPCTL0": {
              "MPS0": {
                "bit": 0,
                "description": "MPS0",
                "width": 2
              },
              "USBACTEP0": {
                "bit": 15,
                "description": "USBACTEP0"
              },
              "NAKSTS0": {
                "bit": 17,
                "description": "NAKSTS0"
              },
              "EPTYPE0": {
                "bit": 18,
                "description": "EPTYPE0",
                "width": 2
              },
              "SNP0": {
                "bit": 20,
                "description": "SNP0"
              },
              "STALL0": {
                "bit": 21,
                "description": "STALL0"
              },
              "CNAK0": {
                "bit": 26,
                "description": "CNAK0"
              },
              "DO_SNAK0": {
                "bit": 27,
                "description": "DO_SNAK0"
              },
              "EPDIS0": {
                "bit": 30,
                "description": "EPDIS0"
              },
              "EPENA0": {
                "bit": 31,
                "description": "EPENA0"
              }
            },
            "DOEPINT0": {
              "XFERCOMPL0": {
                "bit": 0,
                "description": "XFERCOMPL0"
              },
              "EPDISBLD0": {
                "bit": 1,
                "description": "EPDISBLD0"
              },
              "AHBERR0": {
                "bit": 2,
                "description": "AHBERR0"
              },
              "SETUP0": {
                "bit": 3,
                "description": "SETUP0"
              },
              "OUTTKNEPDIS0": {
                "bit": 4,
                "description": "OUTTKNEPDIS0"
              },
              "STSPHSERCVD0": {
                "bit": 5,
                "description": "STSPHSERCVD0"
              },
              "BACK2BACKSETUP0": {
                "bit": 6,
                "description": "BACK2BACKSETUP0"
              },
              "OUTPKTERR0": {
                "bit": 8,
                "description": "OUTPKTERR0"
              },
              "BNAINTR0": {
                "bit": 9,
                "description": "BNAINTR0"
              },
              "PKTDRPSTS0": {
                "bit": 11,
                "description": "PKTDRPSTS0"
              },
              "BBLEERR0": {
                "bit": 12,
                "description": "BBLEERR0"
              },
              "NAKINTRPT0": {
                "bit": 13,
                "description": "NAKINTRPT0"
              },
              "NYEPINTRPT0": {
                "bit": 14,
                "description": "NYEPINTRPT0"
              },
              "STUPPKTRCVD0": {
                "bit": 15,
                "description": "STUPPKTRCVD0"
              }
            },
            "DOEPTSIZ0": {
              "XFERSIZE0": {
                "bit": 0,
                "description": "XFERSIZE0",
                "width": 7
              },
              "PKTCNT0": {
                "bit": 19,
                "description": "PKTCNT0"
              },
              "SUPCNT0": {
                "bit": 29,
                "description": "SUPCNT0",
                "width": 2
              }
            },
            "DOEPDMA0": {
              "DMAADDR0": {
                "bit": 0,
                "description": "DMAADDR0",
                "width": 32
              }
            },
            "DOEPDMAB0": {
              "DMABUFFERADDR0": {
                "bit": 0,
                "description": "DMABUFFERADDR0",
                "width": 32
              }
            },
            "DOEPCTL1": {
              "MPS1": {
                "bit": 0,
                "description": "MPS1",
                "width": 11
              },
              "USBACTEP1": {
                "bit": 15,
                "description": "USBACTEP1"
              },
              "NAKSTS1": {
                "bit": 17,
                "description": "NAKSTS1"
              },
              "EPTYPE1": {
                "bit": 18,
                "description": "EPTYPE1",
                "width": 2
              },
              "SNP1": {
                "bit": 20,
                "description": "SNP1"
              },
              "STALL1": {
                "bit": 21,
                "description": "STALL1"
              },
              "CNAK1": {
                "bit": 26,
                "description": "CNAK1"
              },
              "DO_SNAK1": {
                "bit": 27,
                "description": "DO_SNAK1"
              },
              "DO_SETD0PID1": {
                "bit": 28,
                "description": "DO_SETD0PID1"
              },
              "DO_SETD1PID1": {
                "bit": 29,
                "description": "DO_SETD1PID1"
              },
              "EPDIS1": {
                "bit": 30,
                "description": "EPDIS1"
              },
              "EPENA1": {
                "bit": 31,
                "description": "EPENA1"
              }
            },
            "DOEPINT1": {
              "XFERCOMPL1": {
                "bit": 0,
                "description": "XFERCOMPL1"
              },
              "EPDISBLD1": {
                "bit": 1,
                "description": "EPDISBLD1"
              },
              "AHBERR1": {
                "bit": 2,
                "description": "AHBERR1"
              },
              "SETUP1": {
                "bit": 3,
                "description": "SETUP1"
              },
              "OUTTKNEPDIS1": {
                "bit": 4,
                "description": "OUTTKNEPDIS1"
              },
              "STSPHSERCVD1": {
                "bit": 5,
                "description": "STSPHSERCVD1"
              },
              "BACK2BACKSETUP1": {
                "bit": 6,
                "description": "BACK2BACKSETUP1"
              },
              "OUTPKTERR1": {
                "bit": 8,
                "description": "OUTPKTERR1"
              },
              "BNAINTR1": {
                "bit": 9,
                "description": "BNAINTR1"
              },
              "PKTDRPSTS1": {
                "bit": 11,
                "description": "PKTDRPSTS1"
              },
              "BBLEERR1": {
                "bit": 12,
                "description": "BBLEERR1"
              },
              "NAKINTRPT1": {
                "bit": 13,
                "description": "NAKINTRPT1"
              },
              "NYEPINTRPT1": {
                "bit": 14,
                "description": "NYEPINTRPT1"
              },
              "STUPPKTRCVD1": {
                "bit": 15,
                "description": "STUPPKTRCVD1"
              }
            },
            "DOEPTSIZ1": {
              "XFERSIZE1": {
                "bit": 0,
                "description": "XFERSIZE1",
                "width": 7
              },
              "PKTCNT1": {
                "bit": 19,
                "description": "PKTCNT1"
              },
              "SUPCNT1": {
                "bit": 29,
                "description": "SUPCNT1",
                "width": 2
              }
            },
            "DOEPDMA1": {
              "DMAADDR1": {
                "bit": 0,
                "description": "DMAADDR1",
                "width": 32
              }
            },
            "DOEPDMAB1": {
              "DMABUFFERADDR1": {
                "bit": 0,
                "description": "DMABUFFERADDR1",
                "width": 32
              }
            },
            "DOEPCTL2": {
              "MPS2": {
                "bit": 0,
                "description": "MPS2",
                "width": 11
              },
              "USBACTEP2": {
                "bit": 15,
                "description": "USBACTEP2"
              },
              "NAKSTS2": {
                "bit": 17,
                "description": "NAKSTS2"
              },
              "EPTYPE2": {
                "bit": 18,
                "description": "EPTYPE2",
                "width": 2
              },
              "SNP2": {
                "bit": 20,
                "description": "SNP2"
              },
              "STALL2": {
                "bit": 21,
                "description": "STALL2"
              },
              "CNAK2": {
                "bit": 26,
                "description": "CNAK2"
              },
              "DO_SNAK2": {
                "bit": 27,
                "description": "DO_SNAK2"
              },
              "DO_SETD0PID2": {
                "bit": 28,
                "description": "DO_SETD0PID2"
              },
              "DO_SETD1PID2": {
                "bit": 29,
                "description": "DO_SETD1PID2"
              },
              "EPDIS2": {
                "bit": 30,
                "description": "EPDIS2"
              },
              "EPENA2": {
                "bit": 31,
                "description": "EPENA2"
              }
            },
            "DOEPINT2": {
              "XFERCOMPL2": {
                "bit": 0,
                "description": "XFERCOMPL2"
              },
              "EPDISBLD2": {
                "bit": 1,
                "description": "EPDISBLD2"
              },
              "AHBERR2": {
                "bit": 2,
                "description": "AHBERR2"
              },
              "SETUP2": {
                "bit": 3,
                "description": "SETUP2"
              },
              "OUTTKNEPDIS2": {
                "bit": 4,
                "description": "OUTTKNEPDIS2"
              },
              "STSPHSERCVD2": {
                "bit": 5,
                "description": "STSPHSERCVD2"
              },
              "BACK2BACKSETUP2": {
                "bit": 6,
                "description": "BACK2BACKSETUP2"
              },
              "OUTPKTERR2": {
                "bit": 8,
                "description": "OUTPKTERR2"
              },
              "BNAINTR2": {
                "bit": 9,
                "description": "BNAINTR2"
              },
              "PKTDRPSTS2": {
                "bit": 11,
                "description": "PKTDRPSTS2"
              },
              "BBLEERR2": {
                "bit": 12,
                "description": "BBLEERR2"
              },
              "NAKINTRPT2": {
                "bit": 13,
                "description": "NAKINTRPT2"
              },
              "NYEPINTRPT2": {
                "bit": 14,
                "description": "NYEPINTRPT2"
              },
              "STUPPKTRCVD2": {
                "bit": 15,
                "description": "STUPPKTRCVD2"
              }
            },
            "DOEPTSIZ2": {
              "XFERSIZE2": {
                "bit": 0,
                "description": "XFERSIZE2",
                "width": 7
              },
              "PKTCNT2": {
                "bit": 19,
                "description": "PKTCNT2"
              },
              "SUPCNT2": {
                "bit": 29,
                "description": "SUPCNT2",
                "width": 2
              }
            },
            "DOEPDMA2": {
              "DMAADDR2": {
                "bit": 0,
                "description": "DMAADDR2",
                "width": 32
              }
            },
            "DOEPDMAB2": {
              "DMABUFFERADDR2": {
                "bit": 0,
                "description": "DMABUFFERADDR2",
                "width": 32
              }
            },
            "DOEPCTL3": {
              "MPS3": {
                "bit": 0,
                "description": "MPS3",
                "width": 11
              },
              "USBACTEP3": {
                "bit": 15,
                "description": "USBACTEP3"
              },
              "NAKSTS3": {
                "bit": 17,
                "description": "NAKSTS3"
              },
              "EPTYPE3": {
                "bit": 18,
                "description": "EPTYPE3",
                "width": 2
              },
              "SNP3": {
                "bit": 20,
                "description": "SNP3"
              },
              "STALL3": {
                "bit": 21,
                "description": "STALL3"
              },
              "CNAK3": {
                "bit": 26,
                "description": "CNAK3"
              },
              "DO_SNAK3": {
                "bit": 27,
                "description": "DO_SNAK3"
              },
              "DO_SETD0PID3": {
                "bit": 28,
                "description": "DO_SETD0PID3"
              },
              "DO_SETD1PID3": {
                "bit": 29,
                "description": "DO_SETD1PID3"
              },
              "EPDIS3": {
                "bit": 30,
                "description": "EPDIS3"
              },
              "EPENA3": {
                "bit": 31,
                "description": "EPENA3"
              }
            },
            "DOEPINT3": {
              "XFERCOMPL3": {
                "bit": 0,
                "description": "XFERCOMPL3"
              },
              "EPDISBLD3": {
                "bit": 1,
                "description": "EPDISBLD3"
              },
              "AHBERR3": {
                "bit": 2,
                "description": "AHBERR3"
              },
              "SETUP3": {
                "bit": 3,
                "description": "SETUP3"
              },
              "OUTTKNEPDIS3": {
                "bit": 4,
                "description": "OUTTKNEPDIS3"
              },
              "STSPHSERCVD3": {
                "bit": 5,
                "description": "STSPHSERCVD3"
              },
              "BACK2BACKSETUP3": {
                "bit": 6,
                "description": "BACK2BACKSETUP3"
              },
              "OUTPKTERR3": {
                "bit": 8,
                "description": "OUTPKTERR3"
              },
              "BNAINTR3": {
                "bit": 9,
                "description": "BNAINTR3"
              },
              "PKTDRPSTS3": {
                "bit": 11,
                "description": "PKTDRPSTS3"
              },
              "BBLEERR3": {
                "bit": 12,
                "description": "BBLEERR3"
              },
              "NAKINTRPT3": {
                "bit": 13,
                "description": "NAKINTRPT3"
              },
              "NYEPINTRPT3": {
                "bit": 14,
                "description": "NYEPINTRPT3"
              },
              "STUPPKTRCVD3": {
                "bit": 15,
                "description": "STUPPKTRCVD3"
              }
            },
            "DOEPTSIZ3": {
              "XFERSIZE3": {
                "bit": 0,
                "description": "XFERSIZE3",
                "width": 7
              },
              "PKTCNT3": {
                "bit": 19,
                "description": "PKTCNT3"
              },
              "SUPCNT3": {
                "bit": 29,
                "description": "SUPCNT3",
                "width": 2
              }
            },
            "DOEPDMA3": {
              "DMAADDR3": {
                "bit": 0,
                "description": "DMAADDR3",
                "width": 32
              }
            },
            "DOEPDMAB3": {
              "DMABUFFERADDR3": {
                "bit": 0,
                "description": "DMABUFFERADDR3",
                "width": 32
              }
            },
            "DOEPCTL4": {
              "MPS4": {
                "bit": 0,
                "description": "MPS4",
                "width": 11
              },
              "USBACTEP4": {
                "bit": 15,
                "description": "USBACTEP4"
              },
              "NAKSTS4": {
                "bit": 17,
                "description": "NAKSTS4"
              },
              "EPTYPE4": {
                "bit": 18,
                "description": "EPTYPE4",
                "width": 2
              },
              "SNP4": {
                "bit": 20,
                "description": "SNP4"
              },
              "STALL4": {
                "bit": 21,
                "description": "STALL4"
              },
              "CNAK4": {
                "bit": 26,
                "description": "CNAK4"
              },
              "DO_SNAK4": {
                "bit": 27,
                "description": "DO_SNAK4"
              },
              "DO_SETD0PID4": {
                "bit": 28,
                "description": "DO_SETD0PID4"
              },
              "DO_SETD1PID4": {
                "bit": 29,
                "description": "DO_SETD1PID4"
              },
              "EPDIS4": {
                "bit": 30,
                "description": "EPDIS4"
              },
              "EPENA4": {
                "bit": 31,
                "description": "EPENA4"
              }
            },
            "DOEPINT4": {
              "XFERCOMPL4": {
                "bit": 0,
                "description": "XFERCOMPL4"
              },
              "EPDISBLD4": {
                "bit": 1,
                "description": "EPDISBLD4"
              },
              "AHBERR4": {
                "bit": 2,
                "description": "AHBERR4"
              },
              "SETUP4": {
                "bit": 3,
                "description": "SETUP4"
              },
              "OUTTKNEPDIS4": {
                "bit": 4,
                "description": "OUTTKNEPDIS4"
              },
              "STSPHSERCVD4": {
                "bit": 5,
                "description": "STSPHSERCVD4"
              },
              "BACK2BACKSETUP4": {
                "bit": 6,
                "description": "BACK2BACKSETUP4"
              },
              "OUTPKTERR4": {
                "bit": 8,
                "description": "OUTPKTERR4"
              },
              "BNAINTR4": {
                "bit": 9,
                "description": "BNAINTR4"
              },
              "PKTDRPSTS4": {
                "bit": 11,
                "description": "PKTDRPSTS4"
              },
              "BBLEERR4": {
                "bit": 12,
                "description": "BBLEERR4"
              },
              "NAKINTRPT4": {
                "bit": 13,
                "description": "NAKINTRPT4"
              },
              "NYEPINTRPT4": {
                "bit": 14,
                "description": "NYEPINTRPT4"
              },
              "STUPPKTRCVD4": {
                "bit": 15,
                "description": "STUPPKTRCVD4"
              }
            },
            "DOEPTSIZ4": {
              "XFERSIZE4": {
                "bit": 0,
                "description": "XFERSIZE4",
                "width": 7
              },
              "PKTCNT4": {
                "bit": 19,
                "description": "PKTCNT4"
              },
              "SUPCNT4": {
                "bit": 29,
                "description": "SUPCNT4",
                "width": 2
              }
            },
            "DOEPDMA4": {
              "DMAADDR4": {
                "bit": 0,
                "description": "DMAADDR4",
                "width": 32
              }
            },
            "DOEPDMAB4": {
              "DMABUFFERADDR4": {
                "bit": 0,
                "description": "DMABUFFERADDR4",
                "width": 32
              }
            },
            "DOEPCTL5": {
              "MPS5": {
                "bit": 0,
                "description": "MPS5",
                "width": 11
              },
              "USBACTEP5": {
                "bit": 15,
                "description": "USBACTEP5"
              },
              "NAKSTS5": {
                "bit": 17,
                "description": "NAKSTS5"
              },
              "EPTYPE5": {
                "bit": 18,
                "description": "EPTYPE5",
                "width": 2
              },
              "SNP5": {
                "bit": 20,
                "description": "SNP5"
              },
              "STALL5": {
                "bit": 21,
                "description": "STALL5"
              },
              "CNAK5": {
                "bit": 26,
                "description": "CNAK5"
              },
              "DO_SNAK5": {
                "bit": 27,
                "description": "DO_SNAK5"
              },
              "DO_SETD0PID5": {
                "bit": 28,
                "description": "DO_SETD0PID5"
              },
              "DO_SETD1PID5": {
                "bit": 29,
                "description": "DO_SETD1PID5"
              },
              "EPDIS5": {
                "bit": 30,
                "description": "EPDIS5"
              },
              "EPENA5": {
                "bit": 31,
                "description": "EPENA5"
              }
            },
            "DOEPINT5": {
              "XFERCOMPL5": {
                "bit": 0,
                "description": "XFERCOMPL5"
              },
              "EPDISBLD5": {
                "bit": 1,
                "description": "EPDISBLD5"
              },
              "AHBERR5": {
                "bit": 2,
                "description": "AHBERR5"
              },
              "SETUP5": {
                "bit": 3,
                "description": "SETUP5"
              },
              "OUTTKNEPDIS5": {
                "bit": 4,
                "description": "OUTTKNEPDIS5"
              },
              "STSPHSERCVD5": {
                "bit": 5,
                "description": "STSPHSERCVD5"
              },
              "BACK2BACKSETUP5": {
                "bit": 6,
                "description": "BACK2BACKSETUP5"
              },
              "OUTPKTERR5": {
                "bit": 8,
                "description": "OUTPKTERR5"
              },
              "BNAINTR5": {
                "bit": 9,
                "description": "BNAINTR5"
              },
              "PKTDRPSTS5": {
                "bit": 11,
                "description": "PKTDRPSTS5"
              },
              "BBLEERR5": {
                "bit": 12,
                "description": "BBLEERR5"
              },
              "NAKINTRPT5": {
                "bit": 13,
                "description": "NAKINTRPT5"
              },
              "NYEPINTRPT5": {
                "bit": 14,
                "description": "NYEPINTRPT5"
              },
              "STUPPKTRCVD5": {
                "bit": 15,
                "description": "STUPPKTRCVD5"
              }
            },
            "DOEPTSIZ5": {
              "XFERSIZE5": {
                "bit": 0,
                "description": "XFERSIZE5",
                "width": 7
              },
              "PKTCNT5": {
                "bit": 19,
                "description": "PKTCNT5"
              },
              "SUPCNT5": {
                "bit": 29,
                "description": "SUPCNT5",
                "width": 2
              }
            },
            "DOEPDMA5": {
              "DMAADDR5": {
                "bit": 0,
                "description": "DMAADDR5",
                "width": 32
              }
            },
            "DOEPDMAB5": {
              "DMABUFFERADDR5": {
                "bit": 0,
                "description": "DMABUFFERADDR5",
                "width": 32
              }
            },
            "DOEPCTL6": {
              "MPS6": {
                "bit": 0,
                "description": "MPS6",
                "width": 11
              },
              "USBACTEP6": {
                "bit": 15,
                "description": "USBACTEP6"
              },
              "NAKSTS6": {
                "bit": 17,
                "description": "NAKSTS6"
              },
              "EPTYPE6": {
                "bit": 18,
                "description": "EPTYPE6",
                "width": 2
              },
              "SNP6": {
                "bit": 20,
                "description": "SNP6"
              },
              "STALL6": {
                "bit": 21,
                "description": "STALL6"
              },
              "CNAK6": {
                "bit": 26,
                "description": "CNAK6"
              },
              "DO_SNAK6": {
                "bit": 27,
                "description": "DO_SNAK6"
              },
              "DO_SETD0PID6": {
                "bit": 28,
                "description": "DO_SETD0PID6"
              },
              "DO_SETD1PID6": {
                "bit": 29,
                "description": "DO_SETD1PID6"
              },
              "EPDIS6": {
                "bit": 30,
                "description": "EPDIS6"
              },
              "EPENA6": {
                "bit": 31,
                "description": "EPENA6"
              }
            },
            "DOEPINT6": {
              "XFERCOMPL6": {
                "bit": 0,
                "description": "XFERCOMPL6"
              },
              "EPDISBLD6": {
                "bit": 1,
                "description": "EPDISBLD6"
              },
              "AHBERR6": {
                "bit": 2,
                "description": "AHBERR6"
              },
              "SETUP6": {
                "bit": 3,
                "description": "SETUP6"
              },
              "OUTTKNEPDIS6": {
                "bit": 4,
                "description": "OUTTKNEPDIS6"
              },
              "STSPHSERCVD6": {
                "bit": 5,
                "description": "STSPHSERCVD6"
              },
              "BACK2BACKSETUP6": {
                "bit": 6,
                "description": "BACK2BACKSETUP6"
              },
              "OUTPKTERR6": {
                "bit": 8,
                "description": "OUTPKTERR6"
              },
              "BNAINTR6": {
                "bit": 9,
                "description": "BNAINTR6"
              },
              "PKTDRPSTS6": {
                "bit": 11,
                "description": "PKTDRPSTS6"
              },
              "BBLEERR6": {
                "bit": 12,
                "description": "BBLEERR6"
              },
              "NAKINTRPT6": {
                "bit": 13,
                "description": "NAKINTRPT6"
              },
              "NYEPINTRPT6": {
                "bit": 14,
                "description": "NYEPINTRPT6"
              },
              "STUPPKTRCVD6": {
                "bit": 15,
                "description": "STUPPKTRCVD6"
              }
            },
            "DOEPTSIZ6": {
              "XFERSIZE6": {
                "bit": 0,
                "description": "XFERSIZE6",
                "width": 7
              },
              "PKTCNT6": {
                "bit": 19,
                "description": "PKTCNT6"
              },
              "SUPCNT6": {
                "bit": 29,
                "description": "SUPCNT6",
                "width": 2
              }
            },
            "DOEPDMA6": {
              "DMAADDR6": {
                "bit": 0,
                "description": "DMAADDR6",
                "width": 32
              }
            },
            "DOEPDMAB6": {
              "DMABUFFERADDR6": {
                "bit": 0,
                "description": "DMABUFFERADDR6",
                "width": 32
              }
            },
            "PCGCCTL": {
              "STOPPCLK": {
                "bit": 0,
                "description": "STOPPCLK"
              },
              "GATEHCLK": {
                "bit": 1,
                "description": "GATEHCLK"
              },
              "PWRCLMP": {
                "bit": 2,
                "description": "PWRCLMP"
              },
              "RSTPDWNMODULE": {
                "bit": 3,
                "description": "RSTPDWNMODULE"
              },
              "PHYSLEEP": {
                "bit": 6,
                "description": "PHYSLEEP"
              },
              "L1SUSPENDED": {
                "bit": 7,
                "description": "L1SUSPENDED"
              },
              "RESETAFTERSUSP": {
                "bit": 8,
                "description": "RESETAFTERSUSP"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 111,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WIFI_MAC_IRQHandler"
          },
          {
            "number": 17,
            "name": "WIFI_NMI_IRQHandler"
          },
          {
            "number": 18,
            "name": "WIFI_PWR_IRQHandler"
          },
          {
            "number": 19,
            "name": "WIFI_BB_IRQHandler"
          },
          {
            "number": 20,
            "name": "BT_MAC_IRQHandler"
          },
          {
            "number": 21,
            "name": "BT_BB_IRQHandler"
          },
          {
            "number": 22,
            "name": "BT_BB_NMI_IRQHandler"
          },
          {
            "number": 23,
            "name": "RWBT_IRQHandler"
          },
          {
            "number": 24,
            "name": "RWBLE_IRQHandler"
          },
          {
            "number": 25,
            "name": "RWBT_NMI_IRQHandler"
          },
          {
            "number": 26,
            "name": "RWBLE_NMI_IRQHandler"
          },
          {
            "number": 27,
            "name": "SLC0_IRQHandler"
          },
          {
            "number": 28,
            "name": "SLC1_IRQHandler"
          },
          {
            "number": 29,
            "name": "UHCI0_IRQHandler"
          },
          {
            "number": 30,
            "name": "UHCI1_IRQHandler"
          },
          {
            "number": 31,
            "name": "TG0_T0_LEVEL_IRQHandler"
          },
          {
            "number": 32,
            "name": "TG0_T1_LEVEL_IRQHandler"
          },
          {
            "number": 33,
            "name": "TG0_WDT_LEVEL_IRQHandler"
          },
          {
            "number": 34,
            "name": "TG0_LACT_LEVEL_IRQHandler"
          },
          {
            "number": 35,
            "name": "TG1_T0_LEVEL_IRQHandler"
          },
          {
            "number": 36,
            "name": "TG1_T1_LEVEL_IRQHandler"
          },
          {
            "number": 37,
            "name": "TG1_WDT_LEVEL_IRQHandler"
          },
          {
            "number": 38,
            "name": "TG1_LACT_LEVEL_IRQHandler"
          },
          {
            "number": 39,
            "name": "GPIO_IRQHandler"
          },
          {
            "number": 40,
            "name": "GPIO_NMI_IRQHandler"
          },
          {
            "number": 41,
            "name": "GPIO_INTR_2_IRQHandler"
          },
          {
            "number": 42,
            "name": "GPIO_NMI_2_IRQHandler"
          },
          {
            "number": 43,
            "name": "DEDICATED_GPIO_IRQHandler"
          },
          {
            "number": 44,
            "name": "FROM_CPU_INTR0_IRQHandler"
          },
          {
            "number": 45,
            "name": "FROM_CPU_INTR1_IRQHandler"
          },
          {
            "number": 46,
            "name": "FROM_CPU_INTR2_IRQHandler"
          },
          {
            "number": 47,
            "name": "FROM_CPU_INTR3_IRQHandler"
          },
          {
            "number": 48,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 49,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 50,
            "name": "SPI3_IRQHandler"
          },
          {
            "number": 51,
            "name": "I2S0_IRQHandler"
          },
          {
            "number": 52,
            "name": "I2S1_IRQHandler"
          },
          {
            "number": 53,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 54,
            "name": "UART1_IRQHandler"
          },
          {
            "number": 55,
            "name": "UART2_IRQHandler"
          },
          {
            "number": 56,
            "name": "SDIO_HOST_IRQHandler"
          },
          {
            "number": 61,
            "name": "LEDC_IRQHandler"
          },
          {
            "number": 62,
            "name": "EFUSE_IRQHandler"
          },
          {
            "number": 63,
            "name": "TWAI0_IRQHandler"
          },
          {
            "number": 64,
            "name": "USB_IRQHandler"
          },
          {
            "number": 65,
            "name": "RTC_CORE_IRQHandler"
          },
          {
            "number": 66,
            "name": "RMT_IRQHandler"
          },
          {
            "number": 67,
            "name": "PCNT_IRQHandler"
          },
          {
            "number": 68,
            "name": "I2C_EXT0_IRQHandler"
          },
          {
            "number": 69,
            "name": "I2C_EXT1_IRQHandler"
          },
          {
            "number": 70,
            "name": "RSA_IRQHandler"
          },
          {
            "number": 71,
            "name": "SHA_IRQHandler"
          },
          {
            "number": 72,
            "name": "AES_IRQHandler"
          },
          {
            "number": 73,
            "name": "SPI2_DMA_IRQHandler"
          },
          {
            "number": 74,
            "name": "SPI3_DMA_IRQHandler"
          },
          {
            "number": 75,
            "name": "WDT_IRQHandler"
          },
          {
            "number": 76,
            "name": "TIMER1_IRQHandler"
          },
          {
            "number": 77,
            "name": "TIMER2_IRQHandler"
          },
          {
            "number": 78,
            "name": "TG0_T0_EDGE_IRQHandler"
          },
          {
            "number": 79,
            "name": "TG0_T1_EDGE_IRQHandler"
          },
          {
            "number": 80,
            "name": "TG0_WDT_EDGE_IRQHandler"
          },
          {
            "number": 81,
            "name": "TG0_LACT_EDGE_IRQHandler"
          },
          {
            "number": 82,
            "name": "TG1_T0_EDGE_IRQHandler"
          },
          {
            "number": 83,
            "name": "TG1_T1_EDGE_IRQHandler"
          },
          {
            "number": 84,
            "name": "TG1_WDT_EDGE_IRQHandler"
          },
          {
            "number": 85,
            "name": "TG1_LACT_EDGE_IRQHandler"
          },
          {
            "number": 86,
            "name": "CACHE_IA_IRQHandler"
          },
          {
            "number": 87,
            "name": "SYSTIMER_TARGET0_IRQHandler"
          },
          {
            "number": 88,
            "name": "SYSTIMER_TARGET1_IRQHandler"
          },
          {
            "number": 89,
            "name": "SYSTIMER_TARGET2_IRQHandler"
          },
          {
            "number": 91,
            "name": "PMS_PRO_IRAM0_ILG_IRQHandler"
          },
          {
            "number": 92,
            "name": "PMS_PRO_DRAM0_ILG_IRQHandler"
          },
          {
            "number": 93,
            "name": "PMS_PRO_DPORT_ILG_IRQHandler"
          },
          {
            "number": 94,
            "name": "PMS_PRO_AHB_ILG_IRQHandler"
          },
          {
            "number": 95,
            "name": "PMS_PRO_CACHE_ILG_IRQHandler"
          },
          {
            "number": 96,
            "name": "PMS_DMA_APB_I_ILG_IRQHandler"
          },
          {
            "number": 97,
            "name": "PMS_DMA_RX_I_ILG_IRQHandler"
          },
          {
            "number": 98,
            "name": "PMS_DMA_TX_I_ILG_IRQHandler"
          },
          {
            "number": 99,
            "name": "SPI0_REJECT_CACHE_IRQHandler"
          },
          {
            "number": 101,
            "name": "SPI4_DMA_IRQHandler"
          },
          {
            "number": 102,
            "name": "SPI4_IRQHandler"
          },
          {
            "number": 103,
            "name": "ICACHE_PRELOAD_IRQHandler"
          },
          {
            "number": 104,
            "name": "DCACHE_PRELOAD_IRQHandler"
          },
          {
            "number": 105,
            "name": "APB_ADC_IRQHandler"
          },
          {
            "number": 107,
            "name": "CPU_PERI_ERR_IRQHandler"
          },
          {
            "number": 108,
            "name": "APB_PERI_ERR_IRQHandler"
          },
          {
            "number": 109,
            "name": "DCACHE_SYNC_IRQHandler"
          },
          {
            "number": 110,
            "name": "ICACHE_SYNC_IRQHandler"
          }
        ]
      }
    }
  }
}