Vivado Simulator v2021.2.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_EX4_behav xil_defaultlib.tb_EX4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/EX4_Frequency_divider/EX4_Frequency_divider.srcs/sources_1/new/EX4_Frequency_divider_sourcecode.v" Line 20. Module EX4_Frequency_divider_sourcecode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/Vivadoprojects/EX4_Frequency_divider/EX4_Frequency_divider.srcs/sources_1/new/EX4_Frequency_divider_sourcecode.v" Line 20. Module EX4_Frequency_divider_sourcecode doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EX4_Frequency_divider_sourcecode
Compiling module xil_defaultlib.tb_EX4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_EX4_behav
