#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan 16 00:37:15 2020
# Process ID: 4492
# Current directory: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/15_PCIE_DMA_x8/PCIe_x8_DMA_128w250MHz_2.2.2/PCIe_x8_DMA_128w250MHz_2.2.2/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6496 D:\BaiduNetdiskDownload\crz01\CRZ01_DVD_V1.0\CRZ01_DVD_V1.0\CRZ01_DVD_V1.0\FPGA_RefDesign\15_PCIE_DMA_x8\PCIe_x8_DMA_128w250MHz_2.2.2\PCIe_x8_DMA_128w250MHz_2.2.2\proj\PCIE_DMA.xpr
# Log file: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/15_PCIE_DMA_x8/PCIe_x8_DMA_128w250MHz_2.2.2/PCIe_x8_DMA_128w250MHz_2.2.2/proj/vivado.log
# Journal file: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/15_PCIE_DMA_x8/PCIe_x8_DMA_128w250MHz_2.2.2/PCIe_x8_DMA_128w250MHz_2.2.2/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/15_PCIE_DMA_x8/PCIe_x8_DMA_128w250MHz_2.2.2/PCIe_x8_DMA_128w250MHz_2.2.2/proj/PCIE_DMA.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/15_PCIE_DMA_x8/PCIe_x8_DMA_128w250MHz_2.2.2/PCIe_x8_DMA_128w250MHz_2.2.2/proj'
INFO: [Project 1-313] Project file moved from 'E:/workspace/KXZ7C01/ProductCD/PCIE/PCIe_x8_DMA_128w250MHz_2.2.2/proj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'PCIeGen2x8If128' is locked:
* IP definition '7 Series Integrated Block for PCI Express (3.3)' for IP 'PCIeGen2x8If128' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'PCIE_DMA.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 788.734 ; gain = 100.535
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset PCIeGen2x8If128 -vlnv xilinx.com:ip:pcie_7x:3.3 [get_ips  PCIeGen2x8If128] -log ip_upgrade.log
Upgrading 'PCIeGen2x8If128'
INFO: [Project 1-386] Moving file 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/15_PCIE_DMA_x8/PCIe_x8_DMA_128w250MHz_2.2.2/PCIe_x8_DMA_128w250MHz_2.2.2/proj/PCIE_DMA.srcs/sources_1/ip/PCIeGen2x8If128/PCIeGen2x8If128.xci' from fileset 'PCIeGen2x8If128' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded PCIeGen2x8If128 (7 Series Integrated Block for PCI Express 3.3) from revision 3 to revision 7
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PCIeGen2x8If128'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/15_PCIE_DMA_x8/PCIe_x8_DMA_128w250MHz_2.2.2/PCIe_x8_DMA_128w250MHz_2.2.2/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips PCIeGen2x8If128] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PCIeGen2x8If128'...
[Thu Jan 16 00:43:20 2020] Launched PCIeGen2x8If128_synth_1, synth_1...
Run output will be captured here:
PCIeGen2x8If128_synth_1: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/15_PCIE_DMA_x8/PCIe_x8_DMA_128w250MHz_2.2.2/PCIe_x8_DMA_128w250MHz_2.2.2/proj/PCIE_DMA.runs/PCIeGen2x8If128_synth_1/runme.log
synth_1: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/15_PCIE_DMA_x8/PCIe_x8_DMA_128w250MHz_2.2.2/PCIe_x8_DMA_128w250MHz_2.2.2/proj/PCIE_DMA.runs/synth_1/runme.log
[Thu Jan 16 00:43:20 2020] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/crz01/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/CRZ01_DVD_V1.0/FPGA_RefDesign/15_PCIE_DMA_x8/PCIe_x8_DMA_128w250MHz_2.2.2/PCIe_x8_DMA_128w250MHz_2.2.2/proj/PCIE_DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 903.949 ; gain = 16.258
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 16 00:43:54 2020...
