
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/../scripts/synth.tcl
# source ../target.tcl
## set ABS_TOP                         /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5
## set TOP                            z1top
## set FPGA_PART                      xc7z020clg400-1
## set_param general.maxThreads       4
## set_param general.maxBackupLogs    0
## set RTL { /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/button_parser.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/debouncer.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/edge_detector.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/fifo.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/synchronizer.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_receiver.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/fixed_length_piano.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/mem_controller.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/memory.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/piano_scale_rom.v /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/z1top.v }
## set CONSTRAINTS { /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/z1top.xdc }
# if {[string trim ${RTL}] ne ""} {
#   read_verilog -v ${RTL}
# }
# if {[string trim ${CONSTRAINTS}] ne ""} {
#   read_xdc ${CONSTRAINTS}
# }
# synth_design -top ${TOP} -part ${FPGA_PART}
Command: synth_design -top z1top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11864
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:42]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:51]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2555.789 ; gain = 0.000 ; free physical = 166 ; free virtual = 4134
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'z1top' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/z1top.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_parser' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/button_parser.v:2]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter SAMPLE_CNT_MAX bound to: 62500 - type: integer 
	Parameter PULSE_CNT_MAX bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/synchronizer.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (1#1) [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/synchronizer.v:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/debouncer.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter SAMPLE_CNT_MAX bound to: 62500 - type: integer 
	Parameter PULSE_CNT_MAX bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/edge_detector.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (3#1) [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/edge_detector.v:1]
INFO: [Synth 8-6155] done synthesizing module 'button_parser' (4#1) [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/button_parser.v:2]
INFO: [Synth 8-6157] synthesizing module 'synchronizer__parameterized0' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/synchronizer.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer__parameterized0' (4#1) [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/synchronizer.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart.v:1]
	Parameter CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:1]
	Parameter CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (5#1) [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_receiver.v:1]
	Parameter CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (6#1) [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_receiver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart' (7#1) [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/fifo.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (8#1) [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_controller' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/mem_controller.v:1]
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/memory.v:1]
	Parameter MEM_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory' (9#1) [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_controller' (10#1) [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/mem_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'z1top' (11#1) [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/z1top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2555.789 ; gain = 0.000 ; free physical = 920 ; free virtual = 4836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2555.789 ; gain = 0.000 ; free physical = 900 ; free virtual = 4838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2555.789 ; gain = 0.000 ; free physical = 900 ; free virtual = 4838
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2555.789 ; gain = 0.000 ; free physical = 880 ; free virtual = 4822
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/z1top.xdc]
Finished Parsing XDC File [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/z1top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/z1top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z1top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z1top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.645 ; gain = 0.000 ; free physical = 750 ; free virtual = 4735
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2587.645 ; gain = 0.000 ; free physical = 747 ; free virtual = 4733
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2587.648 ; gain = 31.859 ; free physical = 711 ; free virtual = 4789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2587.648 ; gain = 31.859 ; free physical = 711 ; free virtual = 4789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2587.648 ; gain = 31.859 ; free physical = 709 ; free virtual = 4790
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'mem_controller'
WARNING: [Synth 8-327] inferring latch for variable 'rx_fifo_rd_en_reg' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/mem_controller.v:143]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                READ_CMD |                              001 |                              001
               READ_ADDR |                              010 |                              010
            READ_MEM_VAL |                              011 |                              100
                ECHO_VAL |                              100 |                              101
               READ_DATA |                              101 |                              011
           WRITE_MEM_VAL |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'mem_controller'
WARNING: [Synth 8-327] inferring latch for variable 'tx_fifo_wr_en_reg' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/mem_controller.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'mem_we_reg' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/mem_controller.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2587.656 ; gain = 31.867 ; free physical = 613 ; free virtual = 4739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---RAMs : 
	               2K Bit	(256 X 8 bit)          RAMs := 1     
	               64 Bit	(8 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
	   7 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2587.656 ; gain = 31.867 ; free physical = 415 ; free virtual = 4947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|z1top       | mem_ctrl/mem/mem_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------+-----------+----------------------+-------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives  | 
+------------+--------------------+-----------+----------------------+-------------+
|z1top       | tx_fifo/buffer_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|z1top       | rx_fifo/buffer_reg | Implied   | 8 x 8                | RAM32M x 2  | 
+------------+--------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 2587.656 ; gain = 31.867 ; free physical = 338 ; free virtual = 4228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2587.656 ; gain = 31.867 ; free physical = 343 ; free virtual = 4224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|z1top       | mem_ctrl/mem/mem_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+--------------------+-----------+----------------------+-------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives  | 
+------------+--------------------+-----------+----------------------+-------------+
|z1top       | tx_fifo/buffer_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|z1top       | rx_fifo/buffer_reg | Implied   | 8 x 8                | RAM32M x 2  | 
+------------+--------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mem_ctrl/mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 2587.656 ; gain = 31.867 ; free physical = 341 ; free virtual = 4224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2587.656 ; gain = 31.867 ; free physical = 346 ; free virtual = 4234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2587.656 ; gain = 31.867 ; free physical = 346 ; free virtual = 4234
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[8] with 1st driver pin 'on_chip_uart/uatransmit/rx_shift_reg[8]/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[8] with 2nd driver pin 'on_chip_uart/uatransmit/rx_shift_reg[8]__0/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[7] with 1st driver pin 'on_chip_uart/uatransmit/rx_shift_reg[7]/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[7] with 2nd driver pin 'on_chip_uart/uatransmit/rx_shift_reg[7]__0/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[6] with 1st driver pin 'on_chip_uart/uatransmit/rx_shift_reg[6]/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[6] with 2nd driver pin 'on_chip_uart/uatransmit/rx_shift_reg[6]__0/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[5] with 1st driver pin 'on_chip_uart/uatransmit/rx_shift_reg[5]/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[5] with 2nd driver pin 'on_chip_uart/uatransmit/rx_shift_reg[5]__0/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[4] with 1st driver pin 'on_chip_uart/uatransmit/rx_shift_reg[4]/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[4] with 2nd driver pin 'on_chip_uart/uatransmit/rx_shift_reg[4]__0/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[3] with 1st driver pin 'on_chip_uart/uatransmit/rx_shift_reg[3]/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[3] with 2nd driver pin 'on_chip_uart/uatransmit/rx_shift_reg[3]__0/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[2] with 1st driver pin 'on_chip_uart/uatransmit/rx_shift_reg[2]/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[2] with 2nd driver pin 'on_chip_uart/uatransmit/rx_shift_reg[2]__0/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[1] with 1st driver pin 'on_chip_uart/uatransmit/rx_shift_reg[1]/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[1] with 2nd driver pin 'on_chip_uart/uatransmit/rx_shift_reg[1]__0/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[9] with 1st driver pin 'on_chip_uart/uatransmit/rx_shift_reg[9]__0/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/uatransmit/rx_shift[9] with 2nd driver pin 'on_chip_uart/uatransmit/rx_shift_reg[9]/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/serial_out_tx with 1st driver pin 'on_chip_uart/uatransmit/rx_shift_reg[0]/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin on_chip_uart/serial_out_tx with 2nd driver pin 'on_chip_uart/uatransmit/rx_shift_reg[0]__0/Q' [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/uart_transmitter.v:33]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       10|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2587.656 ; gain = 31.867 ; free physical = 345 ; free virtual = 4234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2587.656 ; gain = 31.867 ; free physical = 345 ; free virtual = 4234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 2587.656 ; gain = 31.867 ; free physical = 344 ; free virtual = 4234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 2587.656 ; gain = 31.867 ; free physical = 344 ; free virtual = 4234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     8|
|3     |LUT1     |     4|
|4     |LUT2     |    18|
|5     |LUT3     |    14|
|6     |LUT4     |    28|
|7     |LUT5     |    22|
|8     |LUT6     |    31|
|9     |RAM32M   |     2|
|10    |RAM32X1D |     4|
|11    |RAMB18E1 |     1|
|12    |FDRE     |   155|
|13    |FDSE     |     2|
|14    |LD       |     2|
|15    |IBUF     |     4|
|16    |OBUF     |     7|
|17    |OBUFT    |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 2587.656 ; gain = 31.867 ; free physical = 344 ; free virtual = 4233
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 20 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2587.656 ; gain = 0.012 ; free physical = 398 ; free virtual = 4288
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 2587.656 ; gain = 31.867 ; free physical = 396 ; free virtual = 4288
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.656 ; gain = 0.000 ; free physical = 343 ; free virtual = 4282
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/z1top.xdc]
Finished Parsing XDC File [/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/src/z1top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.656 ; gain = 0.000 ; free physical = 326 ; free virtual = 4305
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: e8df19dd
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 5 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 2587.656 ; gain = 36.152 ; free physical = 473 ; free virtual = 4454
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2627.664 ; gain = 0.004 ; free physical = 470 ; free virtual = 4454
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/build/synth/z1top.dcp' has been generated.
# report_timing_summary -file post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_drc -file post_synth_drc.rpt
Command: report_drc -file post_synth_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/instsww/xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab5/build/synth/post_synth_drc.rpt.
report_drc completed successfully
# report_utilization -file post_synth_utilization.rpt
# write_verilog -force -file post_synth.v
# write_xdc -force -file post_synth.xdc
INFO: [Common 17-206] Exiting Vivado at Tue Oct 18 13:53:32 2022...
