

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'
================================================================
* Date:           Mon Oct 21 14:06:37 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.429 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s  |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
        |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195       |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s              |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    354|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   76|    8224|   2083|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    125|    -|
|Register         |        -|    -|     830|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   76|    9054|   2562|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   34|       8|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s  |        0|  76|  7839|  1729|    0|
    |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195       |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s              |        0|   0|   385|   354|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                            |                                                                      |        0|  76|  8224|  2083|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln313_fu_280_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln317_fu_384_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln323_fu_405_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln328_fu_358_p2               |         +|   0|  0|  39|          32|           1|
    |and_ln289_1_fu_342_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln289_fu_336_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_550                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_744                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_748                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_751                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_754                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_758                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op30_call_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_call_state3     |       and|   0|  0|   2|           1|           1|
    |grp_fu_271_p2                     |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln289_2_fu_315_p2            |      icmp|   0|  0|  17|          31|           1|
    |icmp_ln289_3_fu_330_p2            |      icmp|   0|  0|  17|          31|           1|
    |icmp_ln289_fu_290_p2              |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln313_fu_348_p2              |      icmp|   0|  0|  18|          32|           7|
    |icmp_ln317_fu_395_p2              |      icmp|   0|  0|  18|          32|           7|
    |ap_block_pp0_stage0_subdone       |        or|   0|  0|   2|           1|           1|
    |select_ln323_fu_410_p3            |    select|   0|  0|  32|           1|           2|
    |select_ln328_fu_364_p3            |    select|   0|  0|  32|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 354|         334|          43|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  48|          9|    1|          9|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |grp_fu_271_p0            |  14|          3|   32|         96|
    |layer2_out_blk_n         |   9|          2|    1|          2|
    |pX_4                     |   9|          2|   32|         64|
    |pY_4                     |   9|          2|   32|         64|
    |sX_4                     |   9|          2|   32|         64|
    |sY_4                     |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 125|         26|  164|        367|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln313_reg_465            |  32|   0|   32|          0|
    |add_ln317_reg_494            |  32|   0|   32|          0|
    |and_ln289_1_reg_481          |   1|   0|    1|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln289_reg_471           |   1|   0|    1|          0|
    |icmp_ln313_reg_485           |   1|   0|    1|          0|
    |icmp_ln317_reg_500           |   1|   0|    1|          0|
    |kernel_data_V_6_0            |  16|   0|   16|          0|
    |kernel_data_V_6_1            |  16|   0|   16|          0|
    |kernel_data_V_6_10           |  16|   0|   16|          0|
    |kernel_data_V_6_11           |  16|   0|   16|          0|
    |kernel_data_V_6_12           |  16|   0|   16|          0|
    |kernel_data_V_6_13           |  16|   0|   16|          0|
    |kernel_data_V_6_14           |  16|   0|   16|          0|
    |kernel_data_V_6_15           |  16|   0|   16|          0|
    |kernel_data_V_6_16           |  16|   0|   16|          0|
    |kernel_data_V_6_17           |  16|   0|   16|          0|
    |kernel_data_V_6_18           |  16|   0|   16|          0|
    |kernel_data_V_6_19           |  16|   0|   16|          0|
    |kernel_data_V_6_2            |  16|   0|   16|          0|
    |kernel_data_V_6_20           |  16|   0|   16|          0|
    |kernel_data_V_6_21           |  16|   0|   16|          0|
    |kernel_data_V_6_22           |  16|   0|   16|          0|
    |kernel_data_V_6_23           |  16|   0|   16|          0|
    |kernel_data_V_6_24           |  16|   0|   16|          0|
    |kernel_data_V_6_25           |  16|   0|   16|          0|
    |kernel_data_V_6_26           |  16|   0|   16|          0|
    |kernel_data_V_6_3            |  16|   0|   16|          0|
    |kernel_data_V_6_4            |  16|   0|   16|          0|
    |kernel_data_V_6_5            |  16|   0|   16|          0|
    |kernel_data_V_6_6            |  16|   0|   16|          0|
    |kernel_data_V_6_7            |  16|   0|   16|          0|
    |kernel_data_V_6_8            |  16|   0|   16|          0|
    |kernel_data_V_6_9            |  16|   0|   16|          0|
    |pX_4                         |  32|   0|   32|          0|
    |pX_4_load_reg_460            |  32|   0|   32|          0|
    |pY_4                         |  32|   0|   32|          0|
    |res_out_V_0_reg_509          |  16|   0|   16|          0|
    |res_out_V_1_reg_514          |  16|   0|   16|          0|
    |res_out_V_2_reg_519          |  16|   0|   16|          0|
    |res_out_V_3_reg_524          |  16|   0|   16|          0|
    |sX_4                         |  32|   0|   32|          0|
    |sY_4                         |  32|   0|   32|          0|
    |sY_4_load_reg_475            |  32|   0|   32|          0|
    |select_ln323_reg_504         |  32|   0|   32|          0|
    |select_ln328_reg_489         |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 830|   0|  830|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>|  return value|
|ap_ce              |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>|  return value|
|layer2_out_blk_n   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>|  return value|
|layer2_out_din     |  out|   64|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_full_n  |   in|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_write   |  out|    1|     ap_fifo|                                                              layer2_out|       pointer|
|p_read             |   in|   16|     ap_none|                                                                  p_read|        scalar|
|p_read1            |   in|   16|     ap_none|                                                                 p_read1|        scalar|
|p_read2            |   in|   16|     ap_none|                                                                 p_read2|        scalar|
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read25 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 10 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read14 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 11 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 12 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.23ns)   --->   "%call_ln286 = call void @shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>, i16 %p_read_9, i16 %p_read14, i16 %p_read25, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26, i16 %line_buffer_Array_6_0_0, i16 %line_buffer_Array_6_1_0, i16 %line_buffer_Array_6_0_1, i16 %line_buffer_Array_6_1_1, i16 %line_buffer_Array_6_0_2, i16 %line_buffer_Array_6_1_2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 13 'call' 'call_ln286' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pX_4_load = load i32 %pX_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 14 'load' 'pX_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.55ns)   --->   "%add_ln313 = add i32 %pX_4_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 15 'add' 'add_ln313' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.42>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer2_out, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sX_4_load = load i32 %sX_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'load' 'sX_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.47ns)   --->   "%icmp_ln289 = icmp_eq  i32 %sX_4_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 18 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sY_4_load = load i32 %sY_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 19 'load' 'sY_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%pY_4_load = load i32 %pY_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 20 'load' 'pY_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %._crit_edge1, void" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 21 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.47ns)   --->   "%icmp_ln289_1 = icmp_eq  i32 %sY_4_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 22 'icmp' 'icmp_ln289_1' <Predicate = (icmp_ln289)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pY_4_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 23 'partselect' 'tmp_90' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.47ns)   --->   "%icmp_ln289_2 = icmp_sgt  i31 %tmp_90, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 24 'icmp' 'icmp_ln289_2' <Predicate = (icmp_ln289)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pX_4_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 25 'partselect' 'tmp_91' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.47ns)   --->   "%icmp_ln289_3 = icmp_sgt  i31 %tmp_91, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 26 'icmp' 'icmp_ln289_3' <Predicate = (icmp_ln289)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_1)   --->   "%and_ln289 = and i1 %icmp_ln289_2, i1 %icmp_ln289_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 27 'and' 'and_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln289_1 = and i1 %and_ln289, i1 %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 28 'and' 'and_ln289_1' <Predicate = (icmp_ln289)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %and_ln289_1, void %._crit_edge1, void" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 29 'br' 'br_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 30 [7/7] (0.00ns)   --->   "%tmp = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 30 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (2.47ns)   --->   "%icmp_ln313 = icmp_eq  i32 %add_ln313, i32 64" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 31 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void, void" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 32 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln326 = store i32 %add_ln313, i32 %pX_4" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 33 'store' 'store_ln326' <Predicate = (!icmp_ln313)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (2.55ns)   --->   "%add_ln328 = add i32 %sX_4_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 34 'add' 'add_ln328' <Predicate = (!icmp_ln313)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.69ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 35 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln315 = store i32 0, i32 %pX_4" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 36 'store' 'store_ln315' <Predicate = (icmp_ln313)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln316 = store i32 0, i32 %sX_4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 37 'store' 'store_ln316' <Predicate = (icmp_ln313)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%add_ln317 = add i32 %pY_4_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 38 'add' 'add_ln317' <Predicate = (icmp_ln313)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.16>
ST_3 : Operation 39 [6/7] (4.16ns)   --->   "%tmp = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 39 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln328 = store i32 %select_ln328, i32 %sX_4" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 40 'store' 'store_ln328' <Predicate = (!icmp_ln313)> <Delay = 1.58>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln317 = icmp_eq  i32 %add_ln317, i32 64" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 42 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void, void" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 43 'br' 'br_ln317' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln321 = store i32 %add_ln317, i32 %pY_4" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 44 'store' 'store_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln323 = icmp_eq  i32 %sY_4_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 45 'icmp' 'icmp_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.55ns)   --->   "%add_ln323 = add i32 %sY_4_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 46 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.69ns)   --->   "%select_ln323 = select i1 %icmp_ln323, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 47 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.16>
ST_4 : Operation 48 [5/7] (4.16ns)   --->   "%tmp = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 48 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln323 = store i32 %select_ln323, i32 %sY_4" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 49 'store' 'store_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.58>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.16>
ST_5 : Operation 51 [4/7] (4.16ns)   --->   "%tmp = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 51 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.16>
ST_6 : Operation 52 [3/7] (4.16ns)   --->   "%tmp = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 52 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.16>
ST_7 : Operation 53 [2/7] (4.16ns)   --->   "%tmp = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 53 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.90>
ST_8 : Operation 54 [1/7] (3.90ns)   --->   "%tmp = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 54 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%res_out_V_0 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 55 'extractvalue' 'res_out_V_0' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%res_out_V_1 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 56 'extractvalue' 'res_out_V_1' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%res_out_V_2 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 57 'extractvalue' 'res_out_V_2' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%res_out_V_3 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 58 'extractvalue' 'res_out_V_3' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %res_out_V_3, i16 %res_out_V_2, i16 %res_out_V_1, i16 %res_out_V_0" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'bitconcatenate' 'p_0' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (2.18ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %layer2_out, i64 %p_0" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'write' 'write_ln174' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3844> <FIFO>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln310 = br void %._crit_edge1" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 61 'br' 'br_ln310' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln318 = store i32 0, i32 %pY_4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 62 'store' 'store_ln318' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.58>
ST_9 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln319 = store i32 0, i32 %sY_4" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 63 'store' 'store_ln319' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.58>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln320 = br void" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 64 'br' 'br_ln320' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln330 = ret" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 65 'ret' 'ret_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_6_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_6_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_6_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_6_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_6_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_6_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_6_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sY_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read25          (read          ) [ 0000000000]
p_read14          (read          ) [ 0000000000]
p_read_9          (read          ) [ 0000000000]
call_ln286        (call          ) [ 0000000000]
pX_4_load         (load          ) [ 0010000000]
add_ln313         (add           ) [ 0010000000]
specinterface_ln0 (specinterface ) [ 0000000000]
sX_4_load         (load          ) [ 0000000000]
icmp_ln289        (icmp          ) [ 0111111111]
sY_4_load         (load          ) [ 0001000000]
pY_4_load         (load          ) [ 0000000000]
br_ln289          (br            ) [ 0000000000]
icmp_ln289_1      (icmp          ) [ 0000000000]
tmp_90            (partselect    ) [ 0000000000]
icmp_ln289_2      (icmp          ) [ 0000000000]
tmp_91            (partselect    ) [ 0000000000]
icmp_ln289_3      (icmp          ) [ 0000000000]
and_ln289         (and           ) [ 0000000000]
and_ln289_1       (and           ) [ 0111111111]
br_ln289          (br            ) [ 0000000000]
icmp_ln313        (icmp          ) [ 0111111111]
br_ln313          (br            ) [ 0000000000]
store_ln326       (store         ) [ 0000000000]
add_ln328         (add           ) [ 0000000000]
select_ln328      (select        ) [ 0001000000]
store_ln315       (store         ) [ 0000000000]
store_ln316       (store         ) [ 0000000000]
add_ln317         (add           ) [ 0001000000]
store_ln328       (store         ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
icmp_ln317        (icmp          ) [ 0101111111]
br_ln317          (br            ) [ 0000000000]
store_ln321       (store         ) [ 0000000000]
icmp_ln323        (icmp          ) [ 0000000000]
add_ln323         (add           ) [ 0000000000]
select_ln323      (select        ) [ 0000100000]
store_ln323       (store         ) [ 0000000000]
br_ln0            (br            ) [ 0000000000]
tmp               (call          ) [ 0000000000]
res_out_V_0       (extractvalue  ) [ 0100000001]
res_out_V_1       (extractvalue  ) [ 0100000001]
res_out_V_2       (extractvalue  ) [ 0100000001]
res_out_V_3       (extractvalue  ) [ 0100000001]
p_0               (bitconcatenate) [ 0000000000]
write_ln174       (write         ) [ 0000000000]
br_ln310          (br            ) [ 0000000000]
store_ln318       (store         ) [ 0000000000]
store_ln319       (store         ) [ 0000000000]
br_ln320          (br            ) [ 0000000000]
ret_ln330         (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_6_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_6_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_6_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_6_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_6_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_6_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_6_12">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_6_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_6_13">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_6_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_6_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_6_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_6_21">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_6_18">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_6_22">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_6_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_19"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_6_23">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_23"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_6_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_6_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_6_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_6_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_6_15">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_6_16">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_6_17">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_17"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_6_24">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_24"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_6_25">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_25"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_6_26">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_26"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="line_buffer_Array_6_0_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_6_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="line_buffer_Array_6_1_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_6_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="line_buffer_Array_6_0_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_6_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="line_buffer_Array_6_1_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_6_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="line_buffer_Array_6_0_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_6_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="line_buffer_Array_6_1_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_6_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="sX_4">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="sY_4">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="pY_4">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="pX_4">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="p_read25_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read14_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_9_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln174_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="0" index="2" bw="64" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="16" slack="0"/>
<pin id="141" dir="0" index="3" bw="16" slack="0"/>
<pin id="142" dir="0" index="4" bw="16" slack="0"/>
<pin id="143" dir="0" index="5" bw="16" slack="0"/>
<pin id="144" dir="0" index="6" bw="16" slack="0"/>
<pin id="145" dir="0" index="7" bw="16" slack="0"/>
<pin id="146" dir="0" index="8" bw="16" slack="0"/>
<pin id="147" dir="0" index="9" bw="16" slack="0"/>
<pin id="148" dir="0" index="10" bw="16" slack="0"/>
<pin id="149" dir="0" index="11" bw="16" slack="0"/>
<pin id="150" dir="0" index="12" bw="16" slack="0"/>
<pin id="151" dir="0" index="13" bw="16" slack="0"/>
<pin id="152" dir="0" index="14" bw="16" slack="0"/>
<pin id="153" dir="0" index="15" bw="16" slack="0"/>
<pin id="154" dir="0" index="16" bw="16" slack="0"/>
<pin id="155" dir="0" index="17" bw="16" slack="0"/>
<pin id="156" dir="0" index="18" bw="16" slack="0"/>
<pin id="157" dir="0" index="19" bw="16" slack="0"/>
<pin id="158" dir="0" index="20" bw="16" slack="0"/>
<pin id="159" dir="0" index="21" bw="16" slack="0"/>
<pin id="160" dir="0" index="22" bw="16" slack="0"/>
<pin id="161" dir="0" index="23" bw="16" slack="0"/>
<pin id="162" dir="0" index="24" bw="16" slack="0"/>
<pin id="163" dir="0" index="25" bw="16" slack="0"/>
<pin id="164" dir="0" index="26" bw="16" slack="0"/>
<pin id="165" dir="0" index="27" bw="16" slack="0"/>
<pin id="166" dir="1" index="28" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="16" slack="0"/>
<pin id="199" dir="0" index="3" bw="16" slack="0"/>
<pin id="200" dir="0" index="4" bw="16" slack="0"/>
<pin id="201" dir="0" index="5" bw="16" slack="0"/>
<pin id="202" dir="0" index="6" bw="16" slack="0"/>
<pin id="203" dir="0" index="7" bw="16" slack="0"/>
<pin id="204" dir="0" index="8" bw="16" slack="0"/>
<pin id="205" dir="0" index="9" bw="16" slack="0"/>
<pin id="206" dir="0" index="10" bw="16" slack="0"/>
<pin id="207" dir="0" index="11" bw="16" slack="0"/>
<pin id="208" dir="0" index="12" bw="16" slack="0"/>
<pin id="209" dir="0" index="13" bw="16" slack="0"/>
<pin id="210" dir="0" index="14" bw="16" slack="0"/>
<pin id="211" dir="0" index="15" bw="16" slack="0"/>
<pin id="212" dir="0" index="16" bw="16" slack="0"/>
<pin id="213" dir="0" index="17" bw="16" slack="0"/>
<pin id="214" dir="0" index="18" bw="16" slack="0"/>
<pin id="215" dir="0" index="19" bw="16" slack="0"/>
<pin id="216" dir="0" index="20" bw="16" slack="0"/>
<pin id="217" dir="0" index="21" bw="16" slack="0"/>
<pin id="218" dir="0" index="22" bw="16" slack="0"/>
<pin id="219" dir="0" index="23" bw="16" slack="0"/>
<pin id="220" dir="0" index="24" bw="16" slack="0"/>
<pin id="221" dir="0" index="25" bw="16" slack="0"/>
<pin id="222" dir="0" index="26" bw="16" slack="0"/>
<pin id="223" dir="0" index="27" bw="16" slack="0"/>
<pin id="224" dir="0" index="28" bw="16" slack="0"/>
<pin id="225" dir="0" index="29" bw="16" slack="0"/>
<pin id="226" dir="0" index="30" bw="16" slack="0"/>
<pin id="227" dir="0" index="31" bw="16" slack="0"/>
<pin id="228" dir="0" index="32" bw="16" slack="0"/>
<pin id="229" dir="0" index="33" bw="16" slack="0"/>
<pin id="230" dir="0" index="34" bw="16" slack="0"/>
<pin id="231" dir="0" index="35" bw="16" slack="0"/>
<pin id="232" dir="0" index="36" bw="16" slack="0"/>
<pin id="233" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln286/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_1/2 icmp_ln323/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="pX_4_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_4_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln313_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sX_4_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_4_load/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln289_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sY_4_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_4_load/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="pY_4_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_4_load/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_90_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="31" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="0" index="3" bw="6" slack="0"/>
<pin id="310" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_90/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln289_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="31" slack="0"/>
<pin id="317" dir="0" index="1" bw="31" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_2/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_91_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="31" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="1"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="0" index="3" bw="6" slack="0"/>
<pin id="326" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_91/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln289_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="31" slack="0"/>
<pin id="332" dir="0" index="1" bw="31" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_3/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="and_ln289_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="and_ln289_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln313_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln326_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln328_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln328_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="32" slack="0"/>
<pin id="368" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln315_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln316_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln317_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln328_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln317_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln321_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln323_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln323_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="0" index="2" bw="32" slack="0"/>
<pin id="414" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln323_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln323/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="res_out_V_0_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="0"/>
<pin id="425" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_V_0/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="res_out_V_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="0"/>
<pin id="429" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_V_1/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="res_out_V_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="0"/>
<pin id="433" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_V_2/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="res_out_V_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_V_3/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_0_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="1"/>
<pin id="442" dir="0" index="2" bw="16" slack="1"/>
<pin id="443" dir="0" index="3" bw="16" slack="1"/>
<pin id="444" dir="0" index="4" bw="16" slack="1"/>
<pin id="445" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln318_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/9 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln319_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/9 "/>
</bind>
</comp>

<comp id="460" class="1005" name="pX_4_load_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pX_4_load "/>
</bind>
</comp>

<comp id="465" class="1005" name="add_ln313_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln313 "/>
</bind>
</comp>

<comp id="471" class="1005" name="icmp_ln289_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln289 "/>
</bind>
</comp>

<comp id="475" class="1005" name="sY_4_load_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sY_4_load "/>
</bind>
</comp>

<comp id="481" class="1005" name="and_ln289_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="icmp_ln313_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln313 "/>
</bind>
</comp>

<comp id="489" class="1005" name="select_ln328_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln328 "/>
</bind>
</comp>

<comp id="494" class="1005" name="add_ln317_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln317 "/>
</bind>
</comp>

<comp id="500" class="1005" name="icmp_ln317_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln317 "/>
</bind>
</comp>

<comp id="504" class="1005" name="select_ln323_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

<comp id="509" class="1005" name="res_out_V_0_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="1"/>
<pin id="511" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_V_0 "/>
</bind>
</comp>

<comp id="514" class="1005" name="res_out_V_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="1"/>
<pin id="516" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_V_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="res_out_V_2_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="1"/>
<pin id="521" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_V_2 "/>
</bind>
</comp>

<comp id="524" class="1005" name="res_out_V_3_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="1"/>
<pin id="526" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="82" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="82" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="82" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="110" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="167"><net_src comp="104" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="137" pin=5"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="137" pin=6"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="137" pin=7"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="137" pin=8"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="137" pin=9"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="137" pin=10"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="137" pin=11"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="137" pin=12"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="137" pin=13"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="137" pin=14"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="137" pin=15"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="137" pin=16"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="137" pin=17"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="137" pin=18"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="137" pin=19"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="137" pin=20"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="137" pin=21"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="137" pin=22"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="137" pin=23"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="137" pin=24"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="137" pin=25"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="137" pin=26"/></net>

<net id="194"><net_src comp="60" pin="0"/><net_sink comp="137" pin=27"/></net>

<net id="234"><net_src comp="84" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="235"><net_src comp="124" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="236"><net_src comp="118" pin="2"/><net_sink comp="195" pin=2"/></net>

<net id="237"><net_src comp="112" pin="2"/><net_sink comp="195" pin=3"/></net>

<net id="238"><net_src comp="8" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="195" pin=5"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="195" pin=6"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="195" pin=7"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="195" pin=8"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="195" pin=9"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="195" pin=10"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="195" pin=11"/></net>

<net id="246"><net_src comp="24" pin="0"/><net_sink comp="195" pin=12"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="195" pin=13"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="195" pin=14"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="195" pin=15"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="195" pin=16"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="195" pin=17"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="195" pin=18"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="195" pin=19"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="195" pin=20"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="195" pin=21"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="195" pin=22"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="195" pin=23"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="195" pin=24"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="195" pin=25"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="195" pin=26"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="195" pin=27"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="195" pin=28"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="195" pin=29"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="195" pin=30"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="195" pin=31"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="195" pin=32"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="195" pin=33"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="195" pin=34"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="195" pin=35"/></net>

<net id="270"><net_src comp="72" pin="0"/><net_sink comp="195" pin=36"/></net>

<net id="275"><net_src comp="96" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="80" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="86" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="74" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="96" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="76" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="304"><net_src comp="78" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="98" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="86" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="100" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="319"><net_src comp="305" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="102" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="98" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="86" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="329"><net_src comp="100" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="334"><net_src comp="321" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="102" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="315" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="271" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="106" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="80" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="286" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="86" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="290" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="96" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="358" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="92" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="80" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="92" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="74" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="301" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="86" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="74" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="106" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="78" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="86" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="271" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="96" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="76" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="137" pin="28"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="137" pin="28"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="137" pin="28"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="137" pin="28"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="108" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="5"/><net_sink comp="130" pin=2"/></net>

<net id="452"><net_src comp="92" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="78" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="92" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="76" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="276" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="468"><net_src comp="280" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="474"><net_src comp="290" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="296" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="484"><net_src comp="342" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="348" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="364" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="497"><net_src comp="384" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="503"><net_src comp="395" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="410" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="512"><net_src comp="423" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="439" pin=4"/></net>

<net id="517"><net_src comp="427" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="439" pin=3"/></net>

<net id="522"><net_src comp="431" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="527"><net_src comp="435" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="439" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out | {9 }
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: kernel_data_V_6_3 | {1 }
	Port: kernel_data_V_6_0 | {1 }
	Port: kernel_data_V_6_4 | {1 }
	Port: kernel_data_V_6_1 | {1 }
	Port: kernel_data_V_6_5 | {1 }
	Port: kernel_data_V_6_2 | {1 }
	Port: kernel_data_V_6_12 | {1 }
	Port: kernel_data_V_6_9 | {1 }
	Port: kernel_data_V_6_13 | {1 }
	Port: kernel_data_V_6_10 | {1 }
	Port: kernel_data_V_6_14 | {1 }
	Port: kernel_data_V_6_11 | {1 }
	Port: kernel_data_V_6_21 | {1 }
	Port: kernel_data_V_6_18 | {1 }
	Port: kernel_data_V_6_22 | {1 }
	Port: kernel_data_V_6_19 | {1 }
	Port: kernel_data_V_6_23 | {1 }
	Port: kernel_data_V_6_20 | {1 }
	Port: kernel_data_V_6_6 | {1 }
	Port: kernel_data_V_6_7 | {1 }
	Port: kernel_data_V_6_8 | {1 }
	Port: kernel_data_V_6_15 | {1 }
	Port: kernel_data_V_6_16 | {1 }
	Port: kernel_data_V_6_17 | {1 }
	Port: kernel_data_V_6_24 | {1 }
	Port: kernel_data_V_6_25 | {1 }
	Port: kernel_data_V_6_26 | {1 }
	Port: line_buffer_Array_6_0_0 | {1 }
	Port: line_buffer_Array_6_1_0 | {1 }
	Port: line_buffer_Array_6_0_1 | {1 }
	Port: line_buffer_Array_6_1_1 | {1 }
	Port: line_buffer_Array_6_0_2 | {1 }
	Port: line_buffer_Array_6_1_2 | {1 }
	Port: sX_4 | {2 3 }
	Port: sY_4 | {4 9 }
	Port: pY_4 | {3 9 }
	Port: pX_4 | {2 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : layer2_out | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : p_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : p_read1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : p_read2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_3 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_0 | {4 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_4 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_1 | {4 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_5 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_2 | {3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_12 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_9 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_13 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_10 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_14 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_11 | {3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_21 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_18 | {3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_22 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_19 | {3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_23 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_20 | {3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_6 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_7 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_8 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_15 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_16 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_17 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_24 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_25 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_26 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_6_0_0 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_6_1_0 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_6_0_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_6_1_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_6_0_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_6_1_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : sX_4 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : sY_4 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : pY_4 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> : pX_4 | {1 }
  - Chain level:
	State 1
		add_ln313 : 1
	State 2
		icmp_ln289 : 1
		br_ln289 : 2
		icmp_ln289_1 : 1
		tmp_90 : 1
		icmp_ln289_2 : 2
		icmp_ln289_3 : 1
		and_ln289 : 3
		and_ln289_1 : 3
		br_ln289 : 3
		br_ln313 : 1
		add_ln328 : 1
		select_ln328 : 2
		add_ln317 : 1
	State 3
		br_ln317 : 1
		select_ln323 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		res_out_V_0 : 1
		res_out_V_1 : 1
		res_out_V_2 : 1
		res_out_V_3 : 1
	State 9
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137 |    76   | 117.512 |   8117  |   2271  |
|          |    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 add_ln313_fu_280                                |    0    |    0    |    0    |    39   |
|    add   |                                 add_ln328_fu_358                                |    0    |    0    |    0    |    39   |
|          |                                 add_ln317_fu_384                                |    0    |    0    |    0    |    39   |
|          |                                 add_ln323_fu_405                                |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    grp_fu_271                                   |    0    |    0    |    0    |    18   |
|          |                                icmp_ln289_fu_290                                |    0    |    0    |    0    |    18   |
|   icmp   |                               icmp_ln289_2_fu_315                               |    0    |    0    |    0    |    17   |
|          |                               icmp_ln289_3_fu_330                               |    0    |    0    |    0    |    17   |
|          |                                icmp_ln313_fu_348                                |    0    |    0    |    0    |    18   |
|          |                                icmp_ln317_fu_395                                |    0    |    0    |    0    |    18   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                               select_ln328_fu_364                               |    0    |    0    |    0    |    32   |
|          |                               select_ln323_fu_410                               |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                                 and_ln289_fu_336                                |    0    |    0    |    0    |    2    |
|          |                                and_ln289_1_fu_342                               |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               p_read25_read_fu_112                              |    0    |    0    |    0    |    0    |
|   read   |                               p_read14_read_fu_118                              |    0    |    0    |    0    |    0    |
|          |                               p_read_9_read_fu_124                              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                             write_ln174_write_fu_130                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                  tmp_90_fu_305                                  |    0    |    0    |    0    |    0    |
|          |                                  tmp_91_fu_321                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                res_out_V_0_fu_423                               |    0    |    0    |    0    |    0    |
|extractvalue|                                res_out_V_1_fu_427                               |    0    |    0    |    0    |    0    |
|          |                                res_out_V_2_fu_431                               |    0    |    0    |    0    |    0    |
|          |                                res_out_V_3_fu_435                               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                    p_0_fu_439                                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                 |    76   | 117.512 |   8117  |   2601  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln313_reg_465 |   32   |
|  add_ln317_reg_494 |   32   |
| and_ln289_1_reg_481|    1   |
| icmp_ln289_reg_471 |    1   |
| icmp_ln313_reg_485 |    1   |
| icmp_ln317_reg_500 |    1   |
|  pX_4_load_reg_460 |   32   |
| res_out_V_0_reg_509|   16   |
| res_out_V_1_reg_514|   16   |
| res_out_V_2_reg_519|   16   |
| res_out_V_3_reg_524|   16   |
|  sY_4_load_reg_475 |   32   |
|select_ln323_reg_504|   32   |
|select_ln328_reg_489|   32   |
+--------------------+--------+
|        Total       |   260  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_271 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   76   |   117  |  8117  |  2601  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   260  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   76   |   119  |  8377  |  2610  |
+-----------+--------+--------+--------+--------+
