--- verilog_synth
+++ uhdm_synth
@@ -1,7 +1,7 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* dynports =  1  *)
+(* src = "dut.sv:25.5-30.7" *)
 (* hdlname = "submodule" *)
-(* src = "dut.sv:1.1-13.10" *)
 module \$paramod\submodule\WIDTH=s32'00000000000000000000000000001000 (a, b, c, out);
 (* src = "dut.sv:4.29-4.30" *)
 input [7:0] a;
@@ -105,8 +105,8 @@
 );
 endmodule
 (* dynports =  1  *)
+(* src = "dut.sv:41.5-46.7" *)
 (* hdlname = "submodule" *)
-(* src = "dut.sv:1.1-13.10" *)
 module \$paramod\submodule\WIDTH=s32'00000000000000000000000000010000 (a, b, c, out);
 (* src = "dut.sv:4.29-4.30" *)
 input [15:0] a;
@@ -297,8 +297,8 @@
 .Y(out[15])
 );
 endmodule
-(* top =  1  *)
 (* src = "dut.sv:15.1-48.10" *)
+(* top =  1  *)
 module simple_hierarchy(a1, b1, c1, a2, b2, c2, a3, b3, c3, out1, out2, out3);
 (* src = "dut.sv:16.24-16.26" *)
 input [7:0] a1;
@@ -336,21 +336,18 @@
 (* src = "dut.sv:21.24-21.28" *)
 output [15:0] out3;
 wire [15:0] out3;
-(* src = "dut.sv:25.28-30.6" *)
 \$paramod\submodule\WIDTH=s32'00000000000000000000000000001000  inst1 (
 .a(a1),
 .b(b1),
 .c(c1),
 .out(out1)
 );
-(* src = "dut.sv:33.28-38.6" *)
 \$paramod\submodule\WIDTH=s32'00000000000000000000000000001000  inst2 (
 .a(a2),
 .b(b2),
 .c(c2),
 .out(out2)
 );
-(* src = "dut.sv:41.29-46.6" *)
 \$paramod\submodule\WIDTH=s32'00000000000000000000000000010000  inst3 (
 .a(a3),
 .b(b3),
