/* Generated by Yosys 0.15+50 (git sha1 6318db615, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* use_dsp = "yes" *)
(* top =  1  *)
(* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:2.1-18.10" *)
module cal_scale_mul(clk, val, scale, dout);
  reg \$auto$verilog_backend.cc:2083:dump_module$3  = 0;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:12.2-17.5" *)
  reg [31:0] _0_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:12.2-17.5" *)
  reg [31:0] _1_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:12.2-17.5" *)
  reg [15:0] _2_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:12.2-17.5" *)
  reg [15:0] _3_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:15.11-15.24" *)
  wire [31:0] _4_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:4.8-4.11" *)
  input clk;
  wire clk;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:7.27-7.31" *)
  output [31:0] dout;
  reg [31:0] dout;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:11.20-11.26" *)
  reg [31:0] dout_t;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:6.22-6.27" *)
  input [15:0] scale;
  wire [15:0] scale;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:10.20-10.27" *)
  reg [15:0] scale_d;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:5.22-5.25" *)
  input [15:0] val;
  wire [15:0] val;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:9.20-9.25" *)
  reg [15:0] val_d;
  assign _4_ = $signed(val_d) * (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_scale_mul.v:15.11-15.24" *) $signed(scale_d);
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    _3_ = val;
    _2_ = scale;
    _1_ = _4_;
    _0_ = dout_t;
  end
  always @(posedge clk) begin
      dout <= _0_;
      val_d <= _3_;
      scale_d <= _2_;
      dout_t <= _1_;
  end
endmodule
