0.7
2020.2
Nov 18 2020
09:47:47
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.sim/sim_1/behav/xsim/glbl.v,1732293521,verilog,,,,glbl,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/BCD_cnt.v,1733741132,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ControlUnit.v,,BCD_cnt,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt3.v,1733741132,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt_100M.v,,cnt3,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt_100M.v,1733784601,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/decoder.v,,cnt_100M,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/decoder.v,1733741132,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/mux81.v,,decoder,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/mux81.v,1733766228,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v,,mux81,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALU.v,1733798235,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALUControl.v,,ALU,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALUControl.v,1733784601,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Adder_Nbit.v,,ALUControl,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Adder_Nbit.v,1733784601,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/BCD_cnt.v,,Adder_Nbit,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ControlUnit.v,1733800008,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/EX_MEM_Register.v,,Control_Unit,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/EX_MEM_Register.v,1733784601,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ID_EX_Register.v,,EX_MEM_Register,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ID_EX_Register.v,1733784601,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/IF_ID_Register.v,,ID_EX_Register,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/IF_ID_Register.v,1733741132,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Instruction_Memory_Unit.v,,IF_ID_Register,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Instruction_Memory_Unit.v,1733827287,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MEM_WB_Register.v,,Instruction_Memory_Unit,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MEM_WB_Register.v,1733766228,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_2to1.v,,MEM_WB_Register,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_2to1.v,1732293521,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_3to1.v,,MUX_Nbit_2to1,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_3to1.v,1733741132,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Memory_Unit.v,,MUX_Nbit_3to1,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Memory_Unit.v,1733766228,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Program_Counter.v,,Memory_Unit,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Program_Counter.v,1733741132,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Registers_Unit.v,,Program_Counter,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Registers_Unit.v,1733755288,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Sign_extention.v,,Registers_Unit,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Sign_extention.v,1733741132,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt3.v,,Sign_extend,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v,1733793685,verilog,,,,top_MIPS,,,,,,,,
D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v,1733741132,verilog,,D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v,,seven_segment_8_drv,,,,,,,,
