

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Oct 12 23:44:48 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        baseline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  132|  132|  132|  132|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  130|  130|         5|          2|          1|    64|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    185|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       5|     10|
|Multiplexer      |        -|      -|       -|    168|
|Register         |        -|      -|     270|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      6|     275|    363|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |c_U       |fir_c       |        0|  5|  10|   128|    5|     1|          640|
    |regMem_U  |fir_regMem  |        2|  0|   0|   128|   32|     1|         4096|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |Total     |            |        2|  5|  10|   256|   37|     2|         4736|
    +----------+------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_1_fu_222_p2        |     *    |      3|  0|  20|           5|          32|
    |tmp_6_fu_213_p2          |     *    |      3|  0|  20|          32|           5|
    |grp_fu_155_p2            |     +    |      0|  0|  15|           8|           3|
    |sum_1_1_fu_232_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp_2_fu_174_p2          |     +    |      0|  0|  15|           8|           2|
    |tmp_5_fu_228_p2          |     +    |      0|  0|  32|          32|          32|
    |ap_condition_187         |    and   |      0|  0|   8|           1|           1|
    |ap_condition_294         |    and   |      0|  0|   8|           1|           1|
    |ap_condition_298         |    and   |      0|  0|   8|           1|           1|
    |tmp_1_1_fu_194_p2        |   icmp   |      0|  0|  11|           8|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   8|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      6|  0| 185|         131|         113|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_125_p4           |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_xij1_1_reg_146  |  15|          3|   32|         96|
    |c_address0                           |  15|          3|    7|         21|
    |grp_fu_155_p0                        |  15|          3|    8|         24|
    |i_reg_121                            |   9|          2|    8|         16|
    |regMem_address0                      |  15|          3|    7|         21|
    |regMem_address1                      |  21|          4|    7|         28|
    |regMem_d1                            |  15|          3|   32|         96|
    |sum_reg_133                          |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 168|         34|  144|        391|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_xij1_1_reg_146  |  32|   0|   32|          0|
    |ap_reg_pp0_iter1_tmp_reg_244         |   1|   0|    1|          0|
    |i_1_1_reg_293                        |   8|   0|    8|          0|
    |i_reg_121                            |   8|   0|    8|          0|
    |regMem_addr_reg_253                  |   7|   0|    7|          0|
    |regMem_load_1_reg_283                |  32|   0|   32|          0|
    |regMem_load_reg_278                  |  32|   0|   32|          0|
    |reg_162                              |   5|   0|    5|          0|
    |sum_reg_133                          |  32|   0|   32|          0|
    |tmp_1_1_reg_269                      |   1|   0|    1|          0|
    |tmp_3_reg_248                        |  32|   0|   64|         32|
    |tmp_4_reg_259                        |   8|   0|   64|         56|
    |tmp_6_1_reg_303                      |  32|   0|   32|          0|
    |tmp_6_reg_298                        |  32|   0|   32|          0|
    |tmp_reg_244                          |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 270|   0|  358|         88|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

