#Timing report of worst 94 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: dout[0].RDATA_A1_o[16] (TDP36K clocked by clk)
Endpoint  : out:dout[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[16] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[32].outpad[0] (.output)                                 2.141     2.740
data arrival time                                                          2.740

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.740
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.740


#Path 2
Startpoint: rd_addr[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[1].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[5] (TDP36K)                                    2.183     2.183
data arrival time                                                          2.183

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -2.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.584


#Path 3
Startpoint: rd_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[7].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[11] (TDP36K)                                   2.183     2.183
data arrival time                                                          2.183

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -2.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.584


#Path 4
Startpoint: rd_addr[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[9].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[13] (TDP36K)                                   2.051     2.051
data arrival time                                                          2.051

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -2.051
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.452


#Path 5
Startpoint: dout[0].RDATA_A1_o[17] (TDP36K clocked by clk)
Endpoint  : out:dout[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[17] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[33].outpad[0] (.output)                                 1.841     2.440
data arrival time                                                          2.440

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.440
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.440


#Path 6
Startpoint: rd_addr[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[6].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[10] (TDP36K)                                   1.931     1.931
data arrival time                                                          1.931

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.931
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.332


#Path 7
Startpoint: rd_addr[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[2].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[6] (TDP36K)                                    1.931     1.931
data arrival time                                                          1.931

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.931
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.332


#Path 8
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WEN_B1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input)                                             0.000     0.000
dout[0].WEN_B1_i[0] (TDP36K)                                     1.823     1.823
data arrival time                                                          1.823

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.823
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.224


#Path 9
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WEN_A1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input)                                             0.000     0.000
dout[0].WEN_A1_i[0] (TDP36K)                                     1.823     1.823
data arrival time                                                          1.823

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.823
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.224


#Path 10
Startpoint: rd_addr[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[4] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[0].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[4] (TDP36K)                                    1.823     1.823
data arrival time                                                          1.823

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.823
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.224


#Path 11
Startpoint: rd_addr[4].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[4].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[8] (TDP36K)                                    1.823     1.823
data arrival time                                                          1.823

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.823
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.224


#Path 12
Startpoint: rd_addr[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[5].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[9] (TDP36K)                                    1.823     1.823
data arrival time                                                          1.823

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.823
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.224


#Path 13
Startpoint: din[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[1] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[1].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[1] (TDP36K)                                   1.811     1.811
data arrival time                                                          1.811

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.811
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.212


#Path 14
Startpoint: rd_addr[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[8].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[12] (TDP36K)                                   1.703     1.703
data arrival time                                                          1.703

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.703
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.104


#Path 15
Startpoint: din[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[2] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[2].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[2] (TDP36K)                                   1.691     1.691
data arrival time                                                          1.691

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.691
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.092


#Path 16
Startpoint: dout[0].RDATA_B1_o[16] (TDP36K clocked by clk)
Endpoint  : out:dout[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[16] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[34].outpad[0] (.output)                                 1.481     2.080
data arrival time                                                          2.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.080


#Path 17
Startpoint: din[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[0].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[0] (TDP36K)                                   1.679     1.679
data arrival time                                                          1.679

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.679
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.080


#Path 18
Startpoint: din[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[3] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[3].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[3] (TDP36K)                                   1.583     1.583
data arrival time                                                          1.583

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.984


#Path 19
Startpoint: din[4].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[4] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[4].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[4] (TDP36K)                                   1.583     1.583
data arrival time                                                          1.583

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.984


#Path 20
Startpoint: din[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[7].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[7] (TDP36K)                                   1.583     1.583
data arrival time                                                          1.583

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.984


#Path 21
Startpoint: rd_addr[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[3].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[7] (TDP36K)                                    1.583     1.583
data arrival time                                                          1.583

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.984


#Path 22
Startpoint: din[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[5].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[5] (TDP36K)                                   1.571     1.571
data arrival time                                                          1.571

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.571
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.972


#Path 23
Startpoint: dout[0].RDATA_B1_o[17] (TDP36K clocked by clk)
Endpoint  : out:dout[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[17] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[35].outpad[0] (.output)                                 1.361     1.960
data arrival time                                                          1.960

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.960
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.960


#Path 24
Startpoint: din[15].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[15] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[15].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[15] (TDP36K)                                  1.559     1.559
data arrival time                                                          1.559

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.559
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.960


#Path 25
Startpoint: din[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[8].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[8] (TDP36K)                                   1.559     1.559
data arrival time                                                          1.559

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.559
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.960


#Path 26
Startpoint: dout[0].RDATA_B1_o[11] (TDP36K clocked by clk)
Endpoint  : out:dout[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[11] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[27].outpad[0] (.output)                                 1.337     1.936
data arrival time                                                          1.936

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.936


#Path 27
Startpoint: din[23].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[23].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[7] (TDP36K)                                   1.499     1.499
data arrival time                                                          1.499

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.900


#Path 28
Startpoint: din[10].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[10].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[10] (TDP36K)                                  1.463     1.463
data arrival time                                                          1.463

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.864


#Path 29
Startpoint: din[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[9].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[9] (TDP36K)                                   1.463     1.463
data arrival time                                                          1.463

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.864


#Path 30
Startpoint: din[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[6].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[6] (TDP36K)                                   1.463     1.463
data arrival time                                                          1.463

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.864


#Path 31
Startpoint: din[12].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[12].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[12] (TDP36K)                                  1.451     1.451
data arrival time                                                          1.451

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.451
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.852


#Path 32
Startpoint: dout[0].RDATA_B1_o[13] (TDP36K clocked by clk)
Endpoint  : out:dout[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[13] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[29].outpad[0] (.output)                                 1.241     1.840
data arrival time                                                          1.840

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.840
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.840


#Path 33
Startpoint: dout[0].RDATA_B1_o[15] (TDP36K clocked by clk)
Endpoint  : out:dout[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[15] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[31].outpad[0] (.output)                                 1.241     1.840
data arrival time                                                          1.840

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.840
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.840


#Path 34
Startpoint: dout[0].RDATA_B1_o[14] (TDP36K clocked by clk)
Endpoint  : out:dout[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[14] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[30].outpad[0] (.output)                                 1.241     1.840
data arrival time                                                          1.840

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.840
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.840


#Path 35
Startpoint: dout[0].RDATA_B1_o[12] (TDP36K clocked by clk)
Endpoint  : out:dout[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[12] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[28].outpad[0] (.output)                                 1.241     1.840
data arrival time                                                          1.840

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.840
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.840


#Path 36
Startpoint: din[20].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[4] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[20].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[4] (TDP36K)                                   1.415     1.415
data arrival time                                                          1.415

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.415
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.816


#Path 37
Startpoint: din[26].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[26].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[10] (TDP36K)                                  1.403     1.403
data arrival time                                                          1.403

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.403
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.804


#Path 38
Startpoint: din[11].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[11].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[11] (TDP36K)                                  1.343     1.343
data arrival time                                                          1.343

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.343
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.744


#Path 39
Startpoint: din[19].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[3] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[19].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[3] (TDP36K)                                   1.331     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.732


#Path 40
Startpoint: din[13].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[13].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[13] (TDP36K)                                  1.331     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.732


#Path 41
Startpoint: din[14].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[14] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[14].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[14] (TDP36K)                                  1.331     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.732


#Path 42
Startpoint: din[17].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[1] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[17].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[1] (TDP36K)                                   1.331     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.732


#Path 43
Startpoint: dout[0].RDATA_B1_o[9] (TDP36K clocked by clk)
Endpoint  : out:dout[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[9] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[25].outpad[0] (.output)                                 1.121     1.720
data arrival time                                                          1.720

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.720
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.720


#Path 44
Startpoint: din[16].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[16].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[0] (TDP36K)                                   1.319     1.319
data arrival time                                                          1.319

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.319
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.720


#Path 45
Startpoint: dout[0].RDATA_A1_o[15] (TDP36K clocked by clk)
Endpoint  : out:dout[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[15] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[15].outpad[0] (.output)                                 1.109     1.708
data arrival time                                                          1.708

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.708
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.708


#Path 46
Startpoint: din[21].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[21].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[5] (TDP36K)                                   1.307     1.307
data arrival time                                                          1.307

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.307
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.708


#Path 47
Startpoint: dout[0].RDATA_A1_o[12] (TDP36K clocked by clk)
Endpoint  : out:dout[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[12] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[12].outpad[0] (.output)                                 1.085     1.684
data arrival time                                                          1.684

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.684
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.684


#Path 48
Startpoint: dout[0].RDATA_A1_o[11] (TDP36K clocked by clk)
Endpoint  : out:dout[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[11] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[11].outpad[0] (.output)                                 1.061     1.660
data arrival time                                                          1.660

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.660


#Path 49
Startpoint: dout[0].RDATA_A1_o[10] (TDP36K clocked by clk)
Endpoint  : out:dout[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[10] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[10].outpad[0] (.output)                                 1.049     1.648
data arrival time                                                          1.648

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.648
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.648


#Path 50
Startpoint: dout[0].RDATA_B1_o[5] (TDP36K clocked by clk)
Endpoint  : out:dout[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[5] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[21].outpad[0] (.output)                                 1.001     1.600
data arrival time                                                          1.600

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.600
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.600


#Path 51
Startpoint: dout[0].RDATA_B1_o[10] (TDP36K clocked by clk)
Endpoint  : out:dout[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[10] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[26].outpad[0] (.output)                                 1.001     1.600
data arrival time                                                          1.600

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.600
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.600


#Path 52
Startpoint: dout[0].RDATA_B1_o[3] (TDP36K clocked by clk)
Endpoint  : out:dout[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[3] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[19].outpad[0] (.output)                                 1.001     1.600
data arrival time                                                          1.600

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.600
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.600


#Path 53
Startpoint: dout[0].RDATA_B1_o[6] (TDP36K clocked by clk)
Endpoint  : out:dout[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[6] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[22].outpad[0] (.output)                                 1.001     1.600
data arrival time                                                          1.600

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.600
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.600


#Path 54
Startpoint: dout[0].RDATA_B1_o[8] (TDP36K clocked by clk)
Endpoint  : out:dout[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[8] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[24].outpad[0] (.output)                                 1.001     1.600
data arrival time                                                          1.600

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.600
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.600


#Path 55
Startpoint: dout[0].RDATA_B1_o[4] (TDP36K clocked by clk)
Endpoint  : out:dout[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[4] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[20].outpad[0] (.output)                                 0.989     1.588
data arrival time                                                          1.588

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.588
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.588


#Path 56
Startpoint: dout[0].RDATA_B1_o[1] (TDP36K clocked by clk)
Endpoint  : out:dout[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[1] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[17].outpad[0] (.output)                                 0.989     1.588
data arrival time                                                          1.588

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.588
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.588


#Path 57
Startpoint: dout[0].RDATA_B1_o[0] (TDP36K clocked by clk)
Endpoint  : out:dout[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[0] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[16].outpad[0] (.output)                                 0.989     1.588
data arrival time                                                          1.588

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.588
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.588


#Path 58
Startpoint: dout[0].RDATA_A1_o[8] (TDP36K clocked by clk)
Endpoint  : out:dout[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[8] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[8].outpad[0] (.output)                                  0.953     1.552
data arrival time                                                          1.552

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.552


#Path 59
Startpoint: din[18].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[2] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[18].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[2] (TDP36K)                                   1.103     1.103
data arrival time                                                          1.103

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.504


#Path 60
Startpoint: din[24].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[24].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[8] (TDP36K)                                   1.091     1.091
data arrival time                                                          1.091

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.091
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.492


#Path 61
Startpoint: din[22].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[22].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[6] (TDP36K)                                   1.091     1.091
data arrival time                                                          1.091

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.091
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.492


#Path 62
Startpoint: din[25].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[25].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[9] (TDP36K)                                   1.091     1.091
data arrival time                                                          1.091

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.091
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.492


#Path 63
Startpoint: dout[0].RDATA_B1_o[7] (TDP36K clocked by clk)
Endpoint  : out:dout[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[7] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[23].outpad[0] (.output)                                 0.881     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.480


#Path 64
Startpoint: dout[0].RDATA_B1_o[2] (TDP36K clocked by clk)
Endpoint  : out:dout[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_B1_o[2] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[18].outpad[0] (.output)                                 0.881     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.480


#Path 65
Startpoint: dout[0].RDATA_A1_o[13] (TDP36K clocked by clk)
Endpoint  : out:dout[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[13] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[13].outpad[0] (.output)                                 0.881     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.480


#Path 66
Startpoint: din[33].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[17] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[33].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[17] (TDP36K)                                  1.079     1.079
data arrival time                                                          1.079

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.079
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.480


#Path 67
Startpoint: dout[0].RDATA_A1_o[2] (TDP36K clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[2] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[2].outpad[0] (.output)                                  0.869     1.468
data arrival time                                                          1.468

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.468
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.468


#Path 68
Startpoint: dout[0].RDATA_A1_o[14] (TDP36K clocked by clk)
Endpoint  : out:dout[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[14] (TDP36K) [clock-to-output]                0.500     0.599
out:dout[14].outpad[0] (.output)                                 0.869     1.468
data arrival time                                                          1.468

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.468
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.468


#Path 69
Startpoint: din[27].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[27].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[11] (TDP36K)                                  0.971     0.971
data arrival time                                                          0.971

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.372


#Path 70
Startpoint: din[29].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[29].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[13] (TDP36K)                                  0.971     0.971
data arrival time                                                          0.971

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.372


#Path 71
Startpoint: din[30].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[14] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[30].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[14] (TDP36K)                                  0.971     0.971
data arrival time                                                          0.971

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.372


#Path 72
Startpoint: din[31].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[15] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[31].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[15] (TDP36K)                                  0.971     0.971
data arrival time                                                          0.971

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.372


#Path 73
Startpoint: dout[0].RDATA_A1_o[9] (TDP36K clocked by clk)
Endpoint  : out:dout[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[9] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[9].outpad[0] (.output)                                  0.761     1.360
data arrival time                                                          1.360

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.360


#Path 74
Startpoint: wr_addr[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[1].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[5] (TDP36K)                                    0.959     0.959
data arrival time                                                          0.959

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.360


#Path 75
Startpoint: din[32].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[16] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[32].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[16] (TDP36K)                                  0.959     0.959
data arrival time                                                          0.959

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.360


#Path 76
Startpoint: din[28].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[28].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[12] (TDP36K)                                  0.959     0.959
data arrival time                                                          0.959

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.360


#Path 77
Startpoint: dout[0].RDATA_A1_o[3] (TDP36K clocked by clk)
Endpoint  : out:dout[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[3] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[3].outpad[0] (.output)                                  0.749     1.348
data arrival time                                                          1.348

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.348


#Path 78
Startpoint: dout[0].RDATA_A1_o[5] (TDP36K clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[5] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[5].outpad[0] (.output)                                  0.749     1.348
data arrival time                                                          1.348

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.348


#Path 79
Startpoint: dout[0].RDATA_A1_o[1] (TDP36K clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[1] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[1].outpad[0] (.output)                                  0.737     1.336
data arrival time                                                          1.336

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.336
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.336


#Path 80
Startpoint: dout[0].RDATA_A1_o[0] (TDP36K clocked by clk)
Endpoint  : out:dout[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[0] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[0].outpad[0] (.output)                                  0.737     1.336
data arrival time                                                          1.336

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.336
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.336


#Path 81
Startpoint: dout[0].RDATA_A1_o[4] (TDP36K clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[4] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[4].outpad[0] (.output)                                  0.737     1.336
data arrival time                                                          1.336

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.336
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.336


#Path 82
Startpoint: din[35].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[17] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[35].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[17] (TDP36K)                                  0.863     0.863
data arrival time                                                          0.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.264


#Path 83
Startpoint: wr_addr[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[8].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[12] (TDP36K)                                   0.851     0.851
data arrival time                                                          0.851

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.851
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.252


#Path 84
Startpoint: wr_addr[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[3].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[7] (TDP36K)                                    0.851     0.851
data arrival time                                                          0.851

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.851
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.252


#Path 85
Startpoint: dout[0].RDATA_A1_o[7] (TDP36K clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[7] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[7].outpad[0] (.output)                                  0.641     1.240
data arrival time                                                          1.240

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.240


#Path 86
Startpoint: wr_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[7].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[11] (TDP36K)                                   0.839     0.839
data arrival time                                                          0.839

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.839
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.240


#Path 87
Startpoint: wr_addr[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[5].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[9] (TDP36K)                                    0.839     0.839
data arrival time                                                          0.839

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.839
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.240


#Path 88
Startpoint: wr_addr[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[2].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[6] (TDP36K)                                    0.839     0.839
data arrival time                                                          0.839

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.839
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.240


#Path 89
Startpoint: din[34].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[16] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[34].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[16] (TDP36K)                                  0.839     0.839
data arrival time                                                          0.839

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.839
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.240


#Path 90
Startpoint: wr_addr[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[6].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[10] (TDP36K)                                   0.815     0.815
data arrival time                                                          0.815

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.815
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.216


#Path 91
Startpoint: wr_addr[4].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[4].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[8] (TDP36K)                                    0.815     0.815
data arrival time                                                          0.815

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.815
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.216


#Path 92
Startpoint: dout[0].RDATA_A1_o[6] (TDP36K clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
dout[0].RDATA_A1_o[6] (TDP36K) [clock-to-output]                 0.500     0.599
out:dout[6].outpad[0] (.output)                                  0.521     1.120
data arrival time                                                          1.120

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.120


#Path 93
Startpoint: wr_addr[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[4] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[0].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[4] (TDP36K)                                    0.623     0.623
data arrival time                                                          0.623

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.623
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.024


#Path 94
Startpoint: wr_addr[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[9].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[13] (TDP36K)                                   0.383     0.383
data arrival time                                                          0.383

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     0.099     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.383
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.784


#End of timing report
