Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Jul 30 19:40:20 2023
| Host         : IC_EDA running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -file z1top_timing_summary_routed.rpt -pb z1top_timing_summary_routed.pb -rpx z1top_timing_summary_routed.rpx -warn_on_violation
| Design       : z1top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.157        0.000                      0                 2162        0.133        0.000                      0                 2162        7.000        0.000                       0                   588  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clk_pin                      {0.000 10.000}     20.000          50.000          
  clk_out1_design_1_clk_wiz_0_1  {0.000 9.000}      18.000          55.556          
  clkfbout_design_1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                        7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        0.157        0.000                      0                 2033        0.133        0.000                      0                 2033        7.870        0.000                       0                   584  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1       12.887        0.000                      0                  129        0.806        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/imem/mem_reg_2_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.137ns  (logic 5.302ns (30.938%)  route 11.836ns (69.062%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 16.579 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.409    -1.829    cpu/dmem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  cpu/dmem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.296 r  cpu/dmem/mem_reg_0_3/DOADO[0]
                         net (fo=1, routed)           1.722     2.019    cpu/exm_wb_regs_u1/read_data_reg[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I3_O)        0.105     2.124 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_17/O
                         net (fo=3, routed)           0.911     3.034    cpu/exm_wb_regs_u1/MEM_Out[6]
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.115     3.149 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_18/O
                         net (fo=1, routed)           0.348     3.498    cpu/exm_wb_regs_u1/LDX_u1/data4[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.267     3.765 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.629     4.393    cpu/exm_wb_regs_u1/midldout[6]
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.105     4.498 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=11, routed)          0.513     5.011    cpu/exm_wb_regs_u1/d0[6]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.105     5.116 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_154/O
                         net (fo=3, routed)           0.678     5.795    cpu/exm_wb_regs_u1/Branchrs2[6]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.105     5.900 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_129/O
                         net (fo=2, routed)           0.506     6.406    cpu/exm_wb_regs_u1/Inst_o[31]_i_129_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.724 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.724    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.822    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.920    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.914     7.933    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.105     8.038 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_4/O
                         net (fo=1, routed)           0.342     8.380    cpu/id_exm_regs_u1/Inst_o_reg[2]_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.105     8.485 r  cpu/id_exm_regs_u1/Inst_o[31]_i_3/O
                         net (fo=2, routed)           0.323     8.808    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.913 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=76, routed)          0.593     9.506    cpu/imem/LDSel_o_reg[1][0]
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.264     9.770 r  cpu/imem/WBSel_o[0]_i_5/O
                         net (fo=24, routed)          0.737    10.507    cpu/imem/mem_reg_0_1_1
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.105    10.612 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.913    11.525    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.105    11.630 r  cpu/imm_gen_u1/imm_o[4]_i_1/O
                         net (fo=2, routed)           0.482    12.112    cpu/pc_reg_u1/pc_reg[31]_i_3_0[3]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.105    12.217 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_89/O
                         net (fo=1, routed)           0.000    12.217    cpu/pc_reg_u1/read_data0_reg_reg_0_i_89_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.657 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.657    cpu/pc_reg_u1/read_data0_reg_reg_0_i_30_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.837 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_28/O[0]
                         net (fo=1, routed)           0.397    13.234    cpu/PCSrc_u1/jal_addr[8]
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.249    13.483 r  cpu/PCSrc_u1/read_data0_reg_reg_0_i_5/O
                         net (fo=19, routed)          1.826    15.309    cpu/imem/D[6]
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/imem/mem_reg_2_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.287    16.579    cpu/imem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/imem/mem_reg_2_2/CLKARDCLK
                         clock pessimism             -0.531    16.049    
                         clock uncertainty           -0.093    15.956    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    15.466    cpu/imem/mem_reg_2_2
  -------------------------------------------------------------------
                         required time                         15.466    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/imem/mem_reg_2_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.086ns  (logic 5.388ns (31.534%)  route 11.698ns (68.466%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 16.580 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.409    -1.829    cpu/dmem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  cpu/dmem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.296 r  cpu/dmem/mem_reg_0_3/DOADO[0]
                         net (fo=1, routed)           1.722     2.019    cpu/exm_wb_regs_u1/read_data_reg[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I3_O)        0.105     2.124 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_17/O
                         net (fo=3, routed)           0.911     3.034    cpu/exm_wb_regs_u1/MEM_Out[6]
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.115     3.149 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_18/O
                         net (fo=1, routed)           0.348     3.498    cpu/exm_wb_regs_u1/LDX_u1/data4[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.267     3.765 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.629     4.393    cpu/exm_wb_regs_u1/midldout[6]
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.105     4.498 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=11, routed)          0.513     5.011    cpu/exm_wb_regs_u1/d0[6]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.105     5.116 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_154/O
                         net (fo=3, routed)           0.678     5.795    cpu/exm_wb_regs_u1/Branchrs2[6]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.105     5.900 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_129/O
                         net (fo=2, routed)           0.506     6.406    cpu/exm_wb_regs_u1/Inst_o[31]_i_129_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.724 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.724    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.822    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.920    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.914     7.933    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.105     8.038 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_4/O
                         net (fo=1, routed)           0.342     8.380    cpu/id_exm_regs_u1/Inst_o_reg[2]_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.105     8.485 r  cpu/id_exm_regs_u1/Inst_o[31]_i_3/O
                         net (fo=2, routed)           0.323     8.808    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.913 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=76, routed)          0.593     9.506    cpu/imem/LDSel_o_reg[1][0]
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.264     9.770 r  cpu/imem/WBSel_o[0]_i_5/O
                         net (fo=24, routed)          0.737    10.507    cpu/imem/mem_reg_0_1_1
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.105    10.612 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.913    11.525    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.105    11.630 r  cpu/imm_gen_u1/imm_o[4]_i_1/O
                         net (fo=2, routed)           0.482    12.112    cpu/pc_reg_u1/pc_reg[31]_i_3_0[3]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.105    12.217 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_89/O
                         net (fo=1, routed)           0.000    12.217    cpu/pc_reg_u1/read_data0_reg_reg_0_i_89_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.657 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.657    cpu/pc_reg_u1/read_data0_reg_reg_0_i_30_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.922 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_28/O[1]
                         net (fo=1, routed)           0.514    13.436    cpu/PCSrc_u1/jal_addr[9]
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.250    13.686 r  cpu/PCSrc_u1/read_data0_reg_reg_0_i_4/O
                         net (fo=19, routed)          1.572    15.258    cpu/imem/D[7]
    RAMB36_X1Y10         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.288    16.580    cpu/imem/clk
    RAMB36_X1Y10         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.531    16.050    
                         clock uncertainty           -0.093    15.957    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    15.467    cpu/imem/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         15.467    
                         arrival time                         -15.258    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/imem/mem_reg_2_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.084ns  (logic 5.488ns (32.124%)  route 11.596ns (67.876%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 16.579 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.409    -1.829    cpu/dmem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  cpu/dmem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.296 r  cpu/dmem/mem_reg_0_3/DOADO[0]
                         net (fo=1, routed)           1.722     2.019    cpu/exm_wb_regs_u1/read_data_reg[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I3_O)        0.105     2.124 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_17/O
                         net (fo=3, routed)           0.911     3.034    cpu/exm_wb_regs_u1/MEM_Out[6]
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.115     3.149 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_18/O
                         net (fo=1, routed)           0.348     3.498    cpu/exm_wb_regs_u1/LDX_u1/data4[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.267     3.765 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.629     4.393    cpu/exm_wb_regs_u1/midldout[6]
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.105     4.498 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=11, routed)          0.513     5.011    cpu/exm_wb_regs_u1/d0[6]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.105     5.116 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_154/O
                         net (fo=3, routed)           0.678     5.795    cpu/exm_wb_regs_u1/Branchrs2[6]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.105     5.900 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_129/O
                         net (fo=2, routed)           0.506     6.406    cpu/exm_wb_regs_u1/Inst_o[31]_i_129_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.724 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.724    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.822    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.920    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.914     7.933    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.105     8.038 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_4/O
                         net (fo=1, routed)           0.342     8.380    cpu/id_exm_regs_u1/Inst_o_reg[2]_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.105     8.485 r  cpu/id_exm_regs_u1/Inst_o[31]_i_3/O
                         net (fo=2, routed)           0.323     8.808    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.913 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=76, routed)          0.593     9.506    cpu/imem/LDSel_o_reg[1][0]
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.264     9.770 r  cpu/imem/WBSel_o[0]_i_5/O
                         net (fo=24, routed)          0.737    10.507    cpu/imem/mem_reg_0_1_1
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.105    10.612 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.913    11.525    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.105    11.630 r  cpu/imm_gen_u1/imm_o[4]_i_1/O
                         net (fo=2, routed)           0.482    12.112    cpu/pc_reg_u1/pc_reg[31]_i_3_0[3]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.105    12.217 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_89/O
                         net (fo=1, routed)           0.000    12.217    cpu/pc_reg_u1/read_data0_reg_reg_0_i_89_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.657 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.657    cpu/pc_reg_u1/read_data0_reg_reg_0_i_30_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.755 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.755    cpu/pc_reg_u1/read_data0_reg_reg_0_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.015 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_27/O[3]
                         net (fo=1, routed)           0.369    13.384    cpu/PCSrc_u1/jal_addr[15]
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.257    13.641 r  cpu/PCSrc_u1/mem_reg_0_0_i_2/O
                         net (fo=17, routed)          1.614    15.255    cpu/imem/D[13]
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/imem/mem_reg_2_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.287    16.579    cpu/imem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/imem/mem_reg_2_2/CLKARDCLK
                         clock pessimism             -0.531    16.049    
                         clock uncertainty           -0.093    15.956    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.490    15.466    cpu/imem/mem_reg_2_2
  -------------------------------------------------------------------
                         required time                         15.466    
                         arrival time                         -15.255    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/imem/mem_reg_2_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.075ns  (logic 5.486ns (32.130%)  route 11.589ns (67.871%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 16.579 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.409    -1.829    cpu/dmem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  cpu/dmem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.296 r  cpu/dmem/mem_reg_0_3/DOADO[0]
                         net (fo=1, routed)           1.722     2.019    cpu/exm_wb_regs_u1/read_data_reg[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I3_O)        0.105     2.124 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_17/O
                         net (fo=3, routed)           0.911     3.034    cpu/exm_wb_regs_u1/MEM_Out[6]
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.115     3.149 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_18/O
                         net (fo=1, routed)           0.348     3.498    cpu/exm_wb_regs_u1/LDX_u1/data4[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.267     3.765 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.629     4.393    cpu/exm_wb_regs_u1/midldout[6]
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.105     4.498 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=11, routed)          0.513     5.011    cpu/exm_wb_regs_u1/d0[6]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.105     5.116 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_154/O
                         net (fo=3, routed)           0.678     5.795    cpu/exm_wb_regs_u1/Branchrs2[6]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.105     5.900 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_129/O
                         net (fo=2, routed)           0.506     6.406    cpu/exm_wb_regs_u1/Inst_o[31]_i_129_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.724 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.724    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.822    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.920    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.914     7.933    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.105     8.038 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_4/O
                         net (fo=1, routed)           0.342     8.380    cpu/id_exm_regs_u1/Inst_o_reg[2]_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.105     8.485 r  cpu/id_exm_regs_u1/Inst_o[31]_i_3/O
                         net (fo=2, routed)           0.323     8.808    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.913 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=76, routed)          0.593     9.506    cpu/imem/LDSel_o_reg[1][0]
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.264     9.770 r  cpu/imem/WBSel_o[0]_i_5/O
                         net (fo=24, routed)          0.737    10.507    cpu/imem/mem_reg_0_1_1
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.105    10.612 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.913    11.525    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.105    11.630 r  cpu/imm_gen_u1/imm_o[4]_i_1/O
                         net (fo=2, routed)           0.482    12.112    cpu/pc_reg_u1/pc_reg[31]_i_3_0[3]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.105    12.217 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_89/O
                         net (fo=1, routed)           0.000    12.217    cpu/pc_reg_u1/read_data0_reg_reg_0_i_89_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.657 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.657    cpu/pc_reg_u1/read_data0_reg_reg_0_i_30_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.755 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.755    cpu/pc_reg_u1/read_data0_reg_reg_0_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.020 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_27/O[1]
                         net (fo=1, routed)           0.242    13.262    cpu/PCSrc_u1/jal_addr[13]
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.250    13.512 r  cpu/PCSrc_u1/mem_reg_0_0_i_4/O
                         net (fo=17, routed)          1.734    15.246    cpu/imem/D[11]
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/imem/mem_reg_2_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.287    16.579    cpu/imem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/imem/mem_reg_2_2/CLKARDCLK
                         clock pessimism             -0.531    16.049    
                         clock uncertainty           -0.093    15.956    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    15.466    cpu/imem/mem_reg_2_2
  -------------------------------------------------------------------
                         required time                         15.466    
                         arrival time                         -15.246    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/imem/mem_reg_2_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.071ns  (logic 5.488ns (32.148%)  route 11.583ns (67.852%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 16.581 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.409    -1.829    cpu/dmem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  cpu/dmem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.296 r  cpu/dmem/mem_reg_0_3/DOADO[0]
                         net (fo=1, routed)           1.722     2.019    cpu/exm_wb_regs_u1/read_data_reg[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I3_O)        0.105     2.124 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_17/O
                         net (fo=3, routed)           0.911     3.034    cpu/exm_wb_regs_u1/MEM_Out[6]
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.115     3.149 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_18/O
                         net (fo=1, routed)           0.348     3.498    cpu/exm_wb_regs_u1/LDX_u1/data4[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.267     3.765 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.629     4.393    cpu/exm_wb_regs_u1/midldout[6]
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.105     4.498 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=11, routed)          0.513     5.011    cpu/exm_wb_regs_u1/d0[6]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.105     5.116 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_154/O
                         net (fo=3, routed)           0.678     5.795    cpu/exm_wb_regs_u1/Branchrs2[6]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.105     5.900 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_129/O
                         net (fo=2, routed)           0.506     6.406    cpu/exm_wb_regs_u1/Inst_o[31]_i_129_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.724 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.724    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.822    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.920    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.914     7.933    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.105     8.038 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_4/O
                         net (fo=1, routed)           0.342     8.380    cpu/id_exm_regs_u1/Inst_o_reg[2]_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.105     8.485 r  cpu/id_exm_regs_u1/Inst_o[31]_i_3/O
                         net (fo=2, routed)           0.323     8.808    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.913 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=76, routed)          0.593     9.506    cpu/imem/LDSel_o_reg[1][0]
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.264     9.770 r  cpu/imem/WBSel_o[0]_i_5/O
                         net (fo=24, routed)          0.737    10.507    cpu/imem/mem_reg_0_1_1
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.105    10.612 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.913    11.525    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.105    11.630 r  cpu/imm_gen_u1/imm_o[4]_i_1/O
                         net (fo=2, routed)           0.482    12.112    cpu/pc_reg_u1/pc_reg[31]_i_3_0[3]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.105    12.217 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_89/O
                         net (fo=1, routed)           0.000    12.217    cpu/pc_reg_u1/read_data0_reg_reg_0_i_89_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.657 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.657    cpu/pc_reg_u1/read_data0_reg_reg_0_i_30_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.755 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.755    cpu/pc_reg_u1/read_data0_reg_reg_0_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.015 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_27/O[3]
                         net (fo=1, routed)           0.369    13.384    cpu/PCSrc_u1/jal_addr[15]
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.257    13.641 r  cpu/PCSrc_u1/mem_reg_0_0_i_2/O
                         net (fo=17, routed)          1.601    15.242    cpu/imem/D[13]
    RAMB36_X2Y10         RAMB36E1                                     r  cpu/imem/mem_reg_2_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.289    16.581    cpu/imem/clk
    RAMB36_X2Y10         RAMB36E1                                     r  cpu/imem/mem_reg_2_3/CLKARDCLK
                         clock pessimism             -0.531    16.051    
                         clock uncertainty           -0.093    15.958    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.490    15.468    cpu/imem/mem_reg_2_3
  -------------------------------------------------------------------
                         required time                         15.468    
                         arrival time                         -15.242    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/imem/mem_reg_2_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.007ns  (logic 5.326ns (31.316%)  route 11.681ns (68.684%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 16.581 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.409    -1.829    cpu/dmem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  cpu/dmem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.296 r  cpu/dmem/mem_reg_0_3/DOADO[0]
                         net (fo=1, routed)           1.722     2.019    cpu/exm_wb_regs_u1/read_data_reg[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I3_O)        0.105     2.124 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_17/O
                         net (fo=3, routed)           0.911     3.034    cpu/exm_wb_regs_u1/MEM_Out[6]
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.115     3.149 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_18/O
                         net (fo=1, routed)           0.348     3.498    cpu/exm_wb_regs_u1/LDX_u1/data4[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.267     3.765 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.629     4.393    cpu/exm_wb_regs_u1/midldout[6]
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.105     4.498 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=11, routed)          0.513     5.011    cpu/exm_wb_regs_u1/d0[6]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.105     5.116 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_154/O
                         net (fo=3, routed)           0.678     5.795    cpu/exm_wb_regs_u1/Branchrs2[6]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.105     5.900 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_129/O
                         net (fo=2, routed)           0.506     6.406    cpu/exm_wb_regs_u1/Inst_o[31]_i_129_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.724 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.724    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.822    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.920    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.914     7.933    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.105     8.038 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_4/O
                         net (fo=1, routed)           0.342     8.380    cpu/id_exm_regs_u1/Inst_o_reg[2]_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.105     8.485 r  cpu/id_exm_regs_u1/Inst_o[31]_i_3/O
                         net (fo=2, routed)           0.323     8.808    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.913 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=76, routed)          0.593     9.506    cpu/imem/LDSel_o_reg[1][0]
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.264     9.770 r  cpu/imem/WBSel_o[0]_i_5/O
                         net (fo=24, routed)          0.737    10.507    cpu/imem/mem_reg_0_1_1
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.105    10.612 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.913    11.525    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.105    11.630 r  cpu/imm_gen_u1/imm_o[4]_i_1/O
                         net (fo=2, routed)           0.482    12.112    cpu/pc_reg_u1/pc_reg[31]_i_3_0[3]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.105    12.217 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_89/O
                         net (fo=1, routed)           0.000    12.217    cpu/pc_reg_u1/read_data0_reg_reg_0_i_89_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.657 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.657    cpu/pc_reg_u1/read_data0_reg_reg_0_i_30_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.857 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_28/O[2]
                         net (fo=1, routed)           0.364    13.221    cpu/PCSrc_u1/jal_addr[10]
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.253    13.474 r  cpu/PCSrc_u1/read_data0_reg_reg_0_i_3/O
                         net (fo=19, routed)          1.704    15.178    cpu/imem/D[8]
    RAMB36_X2Y10         RAMB36E1                                     r  cpu/imem/mem_reg_2_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.289    16.581    cpu/imem/clk
    RAMB36_X2Y10         RAMB36E1                                     r  cpu/imem/mem_reg_2_3/CLKARDCLK
                         clock pessimism             -0.531    16.051    
                         clock uncertainty           -0.093    15.958    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    15.468    cpu/imem/mem_reg_2_3
  -------------------------------------------------------------------
                         required time                         15.468    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/imem/mem_reg_3_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.017ns  (logic 5.388ns (31.663%)  route 11.629ns (68.337%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 16.595 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.409    -1.829    cpu/dmem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  cpu/dmem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.296 r  cpu/dmem/mem_reg_0_3/DOADO[0]
                         net (fo=1, routed)           1.722     2.019    cpu/exm_wb_regs_u1/read_data_reg[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I3_O)        0.105     2.124 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_17/O
                         net (fo=3, routed)           0.911     3.034    cpu/exm_wb_regs_u1/MEM_Out[6]
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.115     3.149 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_18/O
                         net (fo=1, routed)           0.348     3.498    cpu/exm_wb_regs_u1/LDX_u1/data4[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.267     3.765 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.629     4.393    cpu/exm_wb_regs_u1/midldout[6]
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.105     4.498 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=11, routed)          0.513     5.011    cpu/exm_wb_regs_u1/d0[6]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.105     5.116 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_154/O
                         net (fo=3, routed)           0.678     5.795    cpu/exm_wb_regs_u1/Branchrs2[6]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.105     5.900 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_129/O
                         net (fo=2, routed)           0.506     6.406    cpu/exm_wb_regs_u1/Inst_o[31]_i_129_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.724 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.724    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.822    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.920    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.914     7.933    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.105     8.038 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_4/O
                         net (fo=1, routed)           0.342     8.380    cpu/id_exm_regs_u1/Inst_o_reg[2]_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.105     8.485 r  cpu/id_exm_regs_u1/Inst_o[31]_i_3/O
                         net (fo=2, routed)           0.323     8.808    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.913 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=76, routed)          0.593     9.506    cpu/imem/LDSel_o_reg[1][0]
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.264     9.770 r  cpu/imem/WBSel_o[0]_i_5/O
                         net (fo=24, routed)          0.737    10.507    cpu/imem/mem_reg_0_1_1
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.105    10.612 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.913    11.525    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.105    11.630 r  cpu/imm_gen_u1/imm_o[4]_i_1/O
                         net (fo=2, routed)           0.482    12.112    cpu/pc_reg_u1/pc_reg[31]_i_3_0[3]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.105    12.217 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_89/O
                         net (fo=1, routed)           0.000    12.217    cpu/pc_reg_u1/read_data0_reg_reg_0_i_89_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.657 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.657    cpu/pc_reg_u1/read_data0_reg_reg_0_i_30_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.922 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_28/O[1]
                         net (fo=1, routed)           0.514    13.436    cpu/PCSrc_u1/jal_addr[9]
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.250    13.686 r  cpu/PCSrc_u1/read_data0_reg_reg_0_i_4/O
                         net (fo=19, routed)          1.502    15.188    cpu/imem/D[7]
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/imem/mem_reg_3_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.302    16.595    cpu/imem/clk
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/imem/mem_reg_3_0/CLKARDCLK
                         clock pessimism             -0.525    16.070    
                         clock uncertainty           -0.093    15.977    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    15.487    cpu/imem/mem_reg_3_0
  -------------------------------------------------------------------
                         required time                         15.487    
                         arrival time                         -15.188    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/imem/mem_reg_2_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.995ns  (logic 5.390ns (31.715%)  route 11.605ns (68.285%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 16.581 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.409    -1.829    cpu/dmem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  cpu/dmem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.296 r  cpu/dmem/mem_reg_0_3/DOADO[0]
                         net (fo=1, routed)           1.722     2.019    cpu/exm_wb_regs_u1/read_data_reg[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I3_O)        0.105     2.124 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_17/O
                         net (fo=3, routed)           0.911     3.034    cpu/exm_wb_regs_u1/MEM_Out[6]
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.115     3.149 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_18/O
                         net (fo=1, routed)           0.348     3.498    cpu/exm_wb_regs_u1/LDX_u1/data4[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.267     3.765 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.629     4.393    cpu/exm_wb_regs_u1/midldout[6]
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.105     4.498 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=11, routed)          0.513     5.011    cpu/exm_wb_regs_u1/d0[6]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.105     5.116 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_154/O
                         net (fo=3, routed)           0.678     5.795    cpu/exm_wb_regs_u1/Branchrs2[6]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.105     5.900 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_129/O
                         net (fo=2, routed)           0.506     6.406    cpu/exm_wb_regs_u1/Inst_o[31]_i_129_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.724 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.724    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.822    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.920    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.914     7.933    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.105     8.038 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_4/O
                         net (fo=1, routed)           0.342     8.380    cpu/id_exm_regs_u1/Inst_o_reg[2]_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.105     8.485 r  cpu/id_exm_regs_u1/Inst_o[31]_i_3/O
                         net (fo=2, routed)           0.323     8.808    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.913 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=76, routed)          0.593     9.506    cpu/imem/LDSel_o_reg[1][0]
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.264     9.770 r  cpu/imem/WBSel_o[0]_i_5/O
                         net (fo=24, routed)          0.737    10.507    cpu/imem/mem_reg_0_1_1
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.105    10.612 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.913    11.525    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.105    11.630 r  cpu/imm_gen_u1/imm_o[4]_i_1/O
                         net (fo=2, routed)           0.482    12.112    cpu/pc_reg_u1/pc_reg[31]_i_3_0[3]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.105    12.217 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_89/O
                         net (fo=1, routed)           0.000    12.217    cpu/pc_reg_u1/read_data0_reg_reg_0_i_89_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.657 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.657    cpu/pc_reg_u1/read_data0_reg_reg_0_i_30_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    12.917 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_28/O[3]
                         net (fo=1, routed)           0.369    13.286    cpu/PCSrc_u1/jal_addr[11]
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.257    13.543 r  cpu/PCSrc_u1/read_data0_reg_reg_0_i_2/O
                         net (fo=19, routed)          1.623    15.166    cpu/imem/D[9]
    RAMB36_X2Y10         RAMB36E1                                     r  cpu/imem/mem_reg_2_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.289    16.581    cpu/imem/clk
    RAMB36_X2Y10         RAMB36E1                                     r  cpu/imem/mem_reg_2_3/CLKARDCLK
                         clock pessimism             -0.531    16.051    
                         clock uncertainty           -0.093    15.958    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    15.468    cpu/imem/mem_reg_2_3
  -------------------------------------------------------------------
                         required time                         15.468    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/imem/mem_reg_2_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.983ns  (logic 5.302ns (31.219%)  route 11.681ns (68.781%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 16.580 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.409    -1.829    cpu/dmem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  cpu/dmem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.296 r  cpu/dmem/mem_reg_0_3/DOADO[0]
                         net (fo=1, routed)           1.722     2.019    cpu/exm_wb_regs_u1/read_data_reg[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I3_O)        0.105     2.124 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_17/O
                         net (fo=3, routed)           0.911     3.034    cpu/exm_wb_regs_u1/MEM_Out[6]
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.115     3.149 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_18/O
                         net (fo=1, routed)           0.348     3.498    cpu/exm_wb_regs_u1/LDX_u1/data4[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.267     3.765 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.629     4.393    cpu/exm_wb_regs_u1/midldout[6]
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.105     4.498 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=11, routed)          0.513     5.011    cpu/exm_wb_regs_u1/d0[6]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.105     5.116 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_154/O
                         net (fo=3, routed)           0.678     5.795    cpu/exm_wb_regs_u1/Branchrs2[6]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.105     5.900 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_129/O
                         net (fo=2, routed)           0.506     6.406    cpu/exm_wb_regs_u1/Inst_o[31]_i_129_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.724 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.724    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.822    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.920    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.914     7.933    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.105     8.038 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_4/O
                         net (fo=1, routed)           0.342     8.380    cpu/id_exm_regs_u1/Inst_o_reg[2]_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.105     8.485 r  cpu/id_exm_regs_u1/Inst_o[31]_i_3/O
                         net (fo=2, routed)           0.323     8.808    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.913 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=76, routed)          0.593     9.506    cpu/imem/LDSel_o_reg[1][0]
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.264     9.770 r  cpu/imem/WBSel_o[0]_i_5/O
                         net (fo=24, routed)          0.737    10.507    cpu/imem/mem_reg_0_1_1
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.105    10.612 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.913    11.525    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.105    11.630 r  cpu/imm_gen_u1/imm_o[4]_i_1/O
                         net (fo=2, routed)           0.482    12.112    cpu/pc_reg_u1/pc_reg[31]_i_3_0[3]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.105    12.217 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_89/O
                         net (fo=1, routed)           0.000    12.217    cpu/pc_reg_u1/read_data0_reg_reg_0_i_89_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.657 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.657    cpu/pc_reg_u1/read_data0_reg_reg_0_i_30_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.837 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_28/O[0]
                         net (fo=1, routed)           0.397    13.234    cpu/PCSrc_u1/jal_addr[8]
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.249    13.483 r  cpu/PCSrc_u1/read_data0_reg_reg_0_i_5/O
                         net (fo=19, routed)          1.672    15.155    cpu/imem/D[6]
    RAMB36_X1Y10         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.288    16.580    cpu/imem/clk
    RAMB36_X1Y10         RAMB36E1                                     r  cpu/imem/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.531    16.050    
                         clock uncertainty           -0.093    15.957    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    15.467    cpu/imem/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         15.467    
                         arrival time                         -15.155    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/imem/mem_reg_2_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.980ns  (logic 5.424ns (31.943%)  route 11.556ns (68.057%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 16.579 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.409    -1.829    cpu/dmem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  cpu/dmem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.296 r  cpu/dmem/mem_reg_0_3/DOADO[0]
                         net (fo=1, routed)           1.722     2.019    cpu/exm_wb_regs_u1/read_data_reg[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I3_O)        0.105     2.124 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_17/O
                         net (fo=3, routed)           0.911     3.034    cpu/exm_wb_regs_u1/MEM_Out[6]
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.115     3.149 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_18/O
                         net (fo=1, routed)           0.348     3.498    cpu/exm_wb_regs_u1/LDX_u1/data4[6]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.267     3.765 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.629     4.393    cpu/exm_wb_regs_u1/midldout[6]
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.105     4.498 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=11, routed)          0.513     5.011    cpu/exm_wb_regs_u1/d0[6]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.105     5.116 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_154/O
                         net (fo=3, routed)           0.678     5.795    cpu/exm_wb_regs_u1/Branchrs2[6]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.105     5.900 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_129/O
                         net (fo=2, routed)           0.506     6.406    cpu/exm_wb_regs_u1/Inst_o[31]_i_129_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.724 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.724    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_77_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.822 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.822    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_33_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.920 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.920    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.018 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.914     7.933    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_6_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.105     8.038 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_4/O
                         net (fo=1, routed)           0.342     8.380    cpu/id_exm_regs_u1/Inst_o_reg[2]_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.105     8.485 r  cpu/id_exm_regs_u1/Inst_o[31]_i_3/O
                         net (fo=2, routed)           0.323     8.808    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.913 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=76, routed)          0.593     9.506    cpu/imem/LDSel_o_reg[1][0]
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.264     9.770 r  cpu/imem/WBSel_o[0]_i_5/O
                         net (fo=24, routed)          0.737    10.507    cpu/imem/mem_reg_0_1_1
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.105    10.612 r  cpu/imem/imm_o[30]_i_2/O
                         net (fo=38, routed)          0.913    11.525    cpu/imm_gen_u1/ImmSel[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.105    11.630 r  cpu/imm_gen_u1/imm_o[4]_i_1/O
                         net (fo=2, routed)           0.482    12.112    cpu/pc_reg_u1/pc_reg[31]_i_3_0[3]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.105    12.217 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_89/O
                         net (fo=1, routed)           0.000    12.217    cpu/pc_reg_u1/read_data0_reg_reg_0_i_89_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.657 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.657    cpu/pc_reg_u1/read_data0_reg_reg_0_i_30_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.755 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.755    cpu/pc_reg_u1/read_data0_reg_reg_0_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.955 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_27/O[2]
                         net (fo=1, routed)           0.364    13.319    cpu/PCSrc_u1/jal_addr[14]
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.253    13.572 r  cpu/PCSrc_u1/mem_reg_0_0_i_3/O
                         net (fo=17, routed)          1.579    15.151    cpu/imem/D[12]
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/imem/mem_reg_2_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.287    16.579    cpu/imem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/imem/mem_reg_2_2/CLKARDCLK
                         clock pessimism             -0.531    16.049    
                         clock uncertainty           -0.093    15.956    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490    15.466    cpu/imem/mem_reg_2_2
  -------------------------------------------------------------------
                         required time                         15.466    
                         arrival time                         -15.151    
  -------------------------------------------------------------------
                         slack                                  0.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.252ns (50.174%)  route 0.250ns (49.826%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.551    -0.545    cpu/id_exm_regs_u1/clk
    SLICE_X39Y23         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  cpu/id_exm_regs_u1/pc_o_reg[23]/Q
                         net (fo=2, routed)           0.250    -0.153    cpu/id_exm_regs_u1/pc_o_reg_n_0_[23]
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.042 r  cpu/id_exm_regs_u1/pc_o_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.042    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[23]
    SLICE_X35Y20         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.820    -0.314    cpu/exm_wb_regs_u1/clk
    SLICE_X35Y20         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[23]/C
                         clock pessimism              0.033    -0.281    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.105    -0.176    cpu/exm_wb_regs_u1/pc_o_reg[23]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.275ns (54.051%)  route 0.234ns (45.949%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.553    -0.543    cpu/id_exm_regs_u1/clk
    SLICE_X42Y22         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  cpu/id_exm_regs_u1/pc_o_reg[27]/Q
                         net (fo=2, routed)           0.234    -0.145    cpu/id_exm_regs_u1/pc_o_reg_n_0_[27]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.034 r  cpu/id_exm_regs_u1/pc_o_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.034    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[27]
    SLICE_X35Y21         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.819    -0.315    cpu/exm_wb_regs_u1/clk
    SLICE_X35Y21         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[27]/C
                         clock pessimism              0.033    -0.282    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.105    -0.177    cpu/exm_wb_regs_u1/pc_o_reg[27]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.279ns (54.072%)  route 0.237ns (45.928%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.553    -0.543    cpu/id_exm_regs_u1/clk
    SLICE_X42Y22         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  cpu/id_exm_regs_u1/pc_o_reg[25]/Q
                         net (fo=2, routed)           0.237    -0.142    cpu/id_exm_regs_u1/pc_o_reg_n_0_[25]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.027 r  cpu/id_exm_regs_u1/pc_o_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.027    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[25]
    SLICE_X35Y21         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.819    -0.315    cpu/exm_wb_regs_u1/clk
    SLICE_X35Y21         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[25]/C
                         clock pessimism              0.033    -0.282    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.105    -0.177    cpu/exm_wb_regs_u1/pc_o_reg[25]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.275ns (52.905%)  route 0.245ns (47.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.555    -0.541    cpu/id_exm_regs_u1/clk
    SLICE_X38Y19         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  cpu/id_exm_regs_u1/pc_o_reg[19]/Q
                         net (fo=2, routed)           0.245    -0.132    cpu/id_exm_regs_u1/pc_o_reg_n_0_[19]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.021 r  cpu/id_exm_regs_u1/pc_o_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.021    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[19]
    SLICE_X35Y19         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.821    -0.313    cpu/exm_wb_regs_u1/clk
    SLICE_X35Y19         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[19]/C
                         clock pessimism              0.033    -0.280    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.105    -0.175    cpu/exm_wb_regs_u1/pc_o_reg[19]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.285ns (53.246%)  route 0.250ns (46.754%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.551    -0.545    cpu/id_exm_regs_u1/clk
    SLICE_X39Y23         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  cpu/id_exm_regs_u1/pc_o_reg[23]/Q
                         net (fo=2, routed)           0.250    -0.153    cpu/id_exm_regs_u1/pc_o_reg_n_0_[23]
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.009 r  cpu/id_exm_regs_u1/pc_o_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.009    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[24]
    SLICE_X35Y20         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.820    -0.314    cpu/exm_wb_regs_u1/clk
    SLICE_X35Y20         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[24]/C
                         clock pessimism              0.033    -0.281    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.105    -0.176    cpu/exm_wb_regs_u1/pc_o_reg[24]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.256ns (47.331%)  route 0.285ns (52.669%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.554    -0.542    cpu/id_exm_regs_u1/clk
    SLICE_X41Y20         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  cpu/id_exm_regs_u1/pc_o_reg[13]/Q
                         net (fo=2, routed)           0.285    -0.116    cpu/id_exm_regs_u1/pc_o_reg_n_0_[13]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.001 r  cpu/id_exm_regs_u1/pc_o_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.001    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[13]
    SLICE_X35Y18         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.822    -0.312    cpu/exm_wb_regs_u1/clk
    SLICE_X35Y18         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[13]/C
                         clock pessimism              0.033    -0.279    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.105    -0.174    cpu/exm_wb_regs_u1/pc_o_reg[13]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/PCSrc_u1/rst_n_align_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.749%)  route 0.367ns (72.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.367    -0.024    cpu/PCSrc_u1/rst
    SLICE_X44Y9          FDRE                                         r  cpu/PCSrc_u1/rst_n_align_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.833    -0.301    cpu/PCSrc_u1/clk
    SLICE_X44Y9          FDRE                                         r  cpu/PCSrc_u1/rst_n_align_reg/C
                         clock pessimism              0.033    -0.268    
    SLICE_X44Y9          FDRE (Hold_fdre_C_D)         0.070    -0.198    cpu/PCSrc_u1/rst_n_align_reg
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.249ns (46.211%)  route 0.290ns (53.789%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.558    -0.538    cpu/id_exm_regs_u1/clk
    SLICE_X47Y17         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu/id_exm_regs_u1/pc_o_reg[12]/Q
                         net (fo=2, routed)           0.290    -0.107    cpu/id_exm_regs_u1/pc_o_reg_n_0_[12]
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.001 r  cpu/id_exm_regs_u1/pc_o_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.001    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[12]
    SLICE_X35Y17         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.823    -0.311    cpu/exm_wb_regs_u1/clk
    SLICE_X35Y17         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[12]/C
                         clock pessimism              0.033    -0.278    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.105    -0.173    cpu/exm_wb_regs_u1/pc_o_reg[12]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.279ns (51.381%)  route 0.264ns (48.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.550    -0.546    cpu/id_exm_regs_u1/clk
    SLICE_X42Y25         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  cpu/id_exm_regs_u1/pc_o_reg[29]/Q
                         net (fo=2, routed)           0.264    -0.118    cpu/id_exm_regs_u1/pc_o_reg_n_0_[29]
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.003 r  cpu/id_exm_regs_u1/pc_o_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.003    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[29]
    SLICE_X35Y22         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.818    -0.316    cpu/exm_wb_regs_u1/clk
    SLICE_X35Y22         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[29]/C
                         clock pessimism              0.033    -0.283    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.105    -0.178    cpu/exm_wb_regs_u1/pc_o_reg[29]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.308ns (56.850%)  route 0.234ns (43.150%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.553    -0.543    cpu/id_exm_regs_u1/clk
    SLICE_X42Y22         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  cpu/id_exm_regs_u1/pc_o_reg[27]/Q
                         net (fo=2, routed)           0.234    -0.145    cpu/id_exm_regs_u1/pc_o_reg_n_0_[27]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.001 r  cpu/id_exm_regs_u1/pc_o_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.001    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[28]
    SLICE_X35Y21         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.819    -0.315    cpu/exm_wb_regs_u1/clk
    SLICE_X35Y21         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[28]/C
                         clock pessimism              0.033    -0.282    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.105    -0.177    cpu/exm_wb_regs_u1/pc_o_reg[28]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 9.000 }
Period(ns):         18.000
Sources:            { clk_wiz/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         18.000      15.528     RAMB36_X1Y1     cpu/imem/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         18.000      15.528     RAMB36_X1Y1     cpu/imem/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         18.000      15.528     RAMB36_X2Y2     cpu/imem/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         18.000      15.528     RAMB36_X2Y2     cpu/imem/mem_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         18.000      15.528     RAMB36_X2Y5     cpu/imem/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         18.000      15.528     RAMB36_X2Y5     cpu/imem/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         18.000      15.528     RAMB36_X1Y11    cpu/imem/mem_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         18.000      15.528     RAMB36_X1Y11    cpu/imem/mem_reg_2_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         18.000      15.528     RAMB36_X0Y4     cpu/imem/mem_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         18.000      15.528     RAMB36_X0Y4     cpu/imem/mem_reg_3_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       18.000      142.000    PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y19    cpu/rf/mem_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y19    cpu/rf/mem_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y14    cpu/rf/mem_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y19    cpu/rf/mem_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.000       7.870      SLICE_X42Y19    cpu/rf/mem_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1   clk_wiz/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.484ns (10.583%)  route 4.089ns (89.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 16.538 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.133    -0.358    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.105    -0.253 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         2.956     2.703    cpu/Inst_Counters_u1/p_0_in
    SLICE_X36Y27         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.246    16.538    cpu/Inst_Counters_u1/clk
    SLICE_X36Y27         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[20]/C
                         clock pessimism             -0.525    16.014    
                         clock uncertainty           -0.093    15.921    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.331    15.590    cpu/Inst_Counters_u1/insts_reg[20]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.484ns (10.583%)  route 4.089ns (89.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 16.538 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.133    -0.358    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.105    -0.253 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         2.956     2.703    cpu/Inst_Counters_u1/p_0_in
    SLICE_X36Y27         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.246    16.538    cpu/Inst_Counters_u1/clk
    SLICE_X36Y27         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[21]/C
                         clock pessimism             -0.525    16.014    
                         clock uncertainty           -0.093    15.921    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.331    15.590    cpu/Inst_Counters_u1/insts_reg[21]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.484ns (10.583%)  route 4.089ns (89.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 16.538 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.133    -0.358    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.105    -0.253 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         2.956     2.703    cpu/Inst_Counters_u1/p_0_in
    SLICE_X36Y27         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.246    16.538    cpu/Inst_Counters_u1/clk
    SLICE_X36Y27         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[22]/C
                         clock pessimism             -0.525    16.014    
                         clock uncertainty           -0.093    15.921    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.331    15.590    cpu/Inst_Counters_u1/insts_reg[22]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.484ns (10.583%)  route 4.089ns (89.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 16.538 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.133    -0.358    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.105    -0.253 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         2.956     2.703    cpu/Inst_Counters_u1/p_0_in
    SLICE_X36Y27         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.246    16.538    cpu/Inst_Counters_u1/clk
    SLICE_X36Y27         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[23]/C
                         clock pessimism             -0.525    16.014    
                         clock uncertainty           -0.093    15.921    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.331    15.590    cpu/Inst_Counters_u1/insts_reg[23]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             12.890ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.484ns (10.589%)  route 4.087ns (89.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 16.538 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.133    -0.358    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.105    -0.253 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         2.953     2.700    cpu/Inst_Counters_u1/p_0_in
    SLICE_X36Y28         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.246    16.538    cpu/Inst_Counters_u1/clk
    SLICE_X36Y28         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[24]/C
                         clock pessimism             -0.525    16.014    
                         clock uncertainty           -0.093    15.921    
    SLICE_X36Y28         FDCE (Recov_fdce_C_CLR)     -0.331    15.590    cpu/Inst_Counters_u1/insts_reg[24]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 12.890    

Slack (MET) :             12.890ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.484ns (10.589%)  route 4.087ns (89.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 16.538 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.133    -0.358    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.105    -0.253 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         2.953     2.700    cpu/Inst_Counters_u1/p_0_in
    SLICE_X36Y28         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.246    16.538    cpu/Inst_Counters_u1/clk
    SLICE_X36Y28         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[25]/C
                         clock pessimism             -0.525    16.014    
                         clock uncertainty           -0.093    15.921    
    SLICE_X36Y28         FDCE (Recov_fdce_C_CLR)     -0.331    15.590    cpu/Inst_Counters_u1/insts_reg[25]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 12.890    

Slack (MET) :             12.890ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.484ns (10.589%)  route 4.087ns (89.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 16.538 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.133    -0.358    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.105    -0.253 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         2.953     2.700    cpu/Inst_Counters_u1/p_0_in
    SLICE_X36Y28         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.246    16.538    cpu/Inst_Counters_u1/clk
    SLICE_X36Y28         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[26]/C
                         clock pessimism             -0.525    16.014    
                         clock uncertainty           -0.093    15.921    
    SLICE_X36Y28         FDCE (Recov_fdce_C_CLR)     -0.331    15.590    cpu/Inst_Counters_u1/insts_reg[26]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 12.890    

Slack (MET) :             12.890ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.484ns (10.589%)  route 4.087ns (89.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 16.538 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.133    -0.358    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.105    -0.253 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         2.953     2.700    cpu/Inst_Counters_u1/p_0_in
    SLICE_X36Y28         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.246    16.538    cpu/Inst_Counters_u1/clk
    SLICE_X36Y28         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[27]/C
                         clock pessimism             -0.525    16.014    
                         clock uncertainty           -0.093    15.921    
    SLICE_X36Y28         FDCE (Recov_fdce_C_CLR)     -0.331    15.590    cpu/Inst_Counters_u1/insts_reg[27]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 12.890    

Slack (MET) :             12.891ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/Cycle_Counters_u1/cycles_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.484ns (10.592%)  route 4.086ns (89.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 16.538 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.133    -0.358    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.105    -0.253 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         2.952     2.699    cpu/Cycle_Counters_u1/p_0_in
    SLICE_X37Y27         FDCE                                         f  cpu/Cycle_Counters_u1/cycles_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.246    16.538    cpu/Cycle_Counters_u1/clk
    SLICE_X37Y27         FDCE                                         r  cpu/Cycle_Counters_u1/cycles_reg[18]/C
                         clock pessimism             -0.525    16.014    
                         clock uncertainty           -0.093    15.921    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.331    15.590    cpu/Cycle_Counters_u1/cycles_reg[18]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 12.891    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/Cycle_Counters_u1/cycles_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@18.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.484ns (10.597%)  route 4.083ns (89.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 16.535 - 18.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.133    -0.358    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.105    -0.253 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         2.950     2.697    cpu/Cycle_Counters_u1/p_0_in
    SLICE_X35Y28         FDCE                                         f  cpu/Cycle_Counters_u1/cycles_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     18.000    18.000 r  
    W19                                               0.000    18.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    18.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    19.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    13.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    15.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.292 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         1.243    16.535    cpu/Cycle_Counters_u1/clk
    SLICE_X35Y28         FDCE                                         r  cpu/Cycle_Counters_u1/cycles_reg[21]/C
                         clock pessimism             -0.465    16.071    
                         clock uncertainty           -0.093    15.978    
    SLICE_X35Y28         FDCE (Recov_fdce_C_CLR)     -0.331    15.647    cpu/Cycle_Counters_u1/cycles_reg[21]
  -------------------------------------------------------------------
                         required time                         15.647    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                 12.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/CSR_u1/csr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.083%)  route 0.789ns (80.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.526     0.135    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.180 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         0.262     0.442    cpu/CSR_u1/p_0_in
    SLICE_X45Y14         FDCE                                         f  cpu/CSR_u1/csr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.829    -0.305    cpu/CSR_u1/clk
    SLICE_X45Y14         FDCE                                         r  cpu/CSR_u1/csr_reg[2]/C
                         clock pessimism              0.033    -0.272    
    SLICE_X45Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.364    cpu/CSR_u1/csr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/CSR_u1/csr_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.083%)  route 0.789ns (80.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.526     0.135    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.180 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         0.262     0.442    cpu/CSR_u1/p_0_in
    SLICE_X45Y14         FDCE                                         f  cpu/CSR_u1/csr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.829    -0.305    cpu/CSR_u1/clk
    SLICE_X45Y14         FDCE                                         r  cpu/CSR_u1/csr_reg[3]/C
                         clock pessimism              0.033    -0.272    
    SLICE_X45Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.364    cpu/CSR_u1/csr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/CSR_u1/csr_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.083%)  route 0.789ns (80.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.526     0.135    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.180 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         0.262     0.442    cpu/CSR_u1/p_0_in
    SLICE_X45Y14         FDCE                                         f  cpu/CSR_u1/csr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.829    -0.305    cpu/CSR_u1/clk
    SLICE_X45Y14         FDCE                                         r  cpu/CSR_u1/csr_reg[4]/C
                         clock pessimism              0.033    -0.272    
    SLICE_X45Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.364    cpu/CSR_u1/csr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/CSR_u1/csr_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.083%)  route 0.789ns (80.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.526     0.135    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.180 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         0.262     0.442    cpu/CSR_u1/p_0_in
    SLICE_X45Y14         FDCE                                         f  cpu/CSR_u1/csr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.829    -0.305    cpu/CSR_u1/clk
    SLICE_X45Y14         FDCE                                         r  cpu/CSR_u1/csr_reg[5]/C
                         clock pessimism              0.033    -0.272    
    SLICE_X45Y14         FDCE (Remov_fdce_C_CLR)     -0.092    -0.364    cpu/CSR_u1/csr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/uart_tx/sent_bits_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.186ns (17.097%)  route 0.902ns (82.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.526     0.135    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.180 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         0.376     0.555    cpu/uart_tx/p_0_in
    SLICE_X49Y8          FDCE                                         f  cpu/uart_tx/sent_bits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.835    -0.299    cpu/uart_tx/clk
    SLICE_X49Y8          FDCE                                         r  cpu/uart_tx/sent_bits_reg[0]/C
                         clock pessimism              0.033    -0.266    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    cpu/uart_tx/sent_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/uart_tx/sent_bits_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.186ns (17.097%)  route 0.902ns (82.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.526     0.135    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.180 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         0.376     0.555    cpu/uart_tx/p_0_in
    SLICE_X49Y8          FDCE                                         f  cpu/uart_tx/sent_bits_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.835    -0.299    cpu/uart_tx/clk
    SLICE_X49Y8          FDCE                                         r  cpu/uart_tx/sent_bits_reg[1]/C
                         clock pessimism              0.033    -0.266    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    cpu/uart_tx/sent_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/uart_tx/sent_bits_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.186ns (17.097%)  route 0.902ns (82.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.526     0.135    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.180 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         0.376     0.555    cpu/uart_tx/p_0_in
    SLICE_X49Y8          FDCE                                         f  cpu/uart_tx/sent_bits_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.835    -0.299    cpu/uart_tx/clk
    SLICE_X49Y8          FDCE                                         r  cpu/uart_tx/sent_bits_reg[2]/C
                         clock pessimism              0.033    -0.266    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    cpu/uart_tx/sent_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/uart_tx/sent_bits_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.186ns (17.097%)  route 0.902ns (82.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.526     0.135    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.180 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         0.376     0.555    cpu/uart_tx/p_0_in
    SLICE_X49Y8          FDCE                                         f  cpu/uart_tx/sent_bits_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.835    -0.299    cpu/uart_tx/clk
    SLICE_X49Y8          FDCE                                         r  cpu/uart_tx/sent_bits_reg[3]/C
                         clock pessimism              0.033    -0.266    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    cpu/uart_tx/sent_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/uart_tx/serial_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.039%)  route 0.906ns (82.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.526     0.135    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.180 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         0.379     0.559    cpu/uart_tx/p_0_in
    SLICE_X48Y8          FDPE                                         f  cpu/uart_tx/serial_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.835    -0.299    cpu/uart_tx/clk
    SLICE_X48Y8          FDPE                                         r  cpu/uart_tx/serial_out_reg/C
                         clock pessimism              0.033    -0.266    
    SLICE_X48Y8          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.361    cpu/uart_tx/serial_out_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            cpu/uart_tx/start_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.186ns (16.574%)  route 0.936ns (83.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.526     0.135    cpu/Inst_Counters_u1/rst
    SLICE_X45Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.180 f  cpu/Inst_Counters_u1/serial_out_i_3/O
                         net (fo=129, routed)         0.410     0.590    cpu/uart_tx/p_0_in
    SLICE_X49Y10         FDCE                                         f  cpu/uart_tx/start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=582, routed)         0.834    -0.300    cpu/uart_tx/clk
    SLICE_X49Y10         FDCE                                         r  cpu/uart_tx/start_reg/C
                         clock pessimism              0.033    -0.267    
    SLICE_X49Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.359    cpu/uart_tx/start_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.948    





