<?xml version="1.0" encoding="utf-8"?>
<module description="MMC" id="MMC">
	<register acronym="SMCTRL" description="Static Memory Control Register" id="SMCTRL" offset="0x00" width="32">
		<bitfield begin="31" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="18">
		</bitfield>
		<bitfield begin="13" description="Address setup time cycles (write" end="12" id="LEAD" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="11" description="Trailing wait states (read/write" end="9" id="TRAIL" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="8" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="7" description="Wait states (read/write" end="4" id="ACTIVE" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="3" description="Endian mode" end="3" id="ENDIAN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="RESERVED" end="2" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="1" description="Data width" end="0" id="WIDTH" rwaccess="RW" width="2">
		</bitfield>
	</register>
	<register acronym="WCTRL" description="Write Control Register" id="WCTRL" offset="0x2C" width="32">
		<bitfield begin="31" description="RESERVED" end="2" id="RESERVED" rwaccess="" width="30">
		</bitfield>
		<bitfield begin="1" description="Write trailing wait state override" end="1" id="TRAIL_OVR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Write buffer enable" end="0" id="WBUF_ENA" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="PCTRL" description="Peripheral Control Register" id="PCTRL" offset="0x30" width="32">
		<bitfield begin="31" description="RESERVED" end="1" id="RESERVED" rwaccess="" width="31">
		</bitfield>
		<bitfield begin="0" description="Peripheral enable" end="0" id="PBUF_ENA" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="PLOC" description="Peripheral Location Register" id="PLOC" offset="0x34" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Peripheral 15 location" end="15" id="LOC15" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Peripheral 14 location" end="14" id="LOC14" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Peripheral 13 location" end="13" id="LOC13" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Peripheral 12 location" end="12" id="LOC12" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Peripheral 11 location" end="11" id="LOC11" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Peripheral 10 location" end="10" id="LOC10" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Peripheral 9 location" end="9" id="LOC9" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Peripheral 8 location" end="8" id="LOC8" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Peripheral 7 location" end="7" id="LOC7" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Peripheral 6 location" end="6" id="LOC6" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Peripheral 5 location" end="5" id="LOC5" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Peripheral 4 location" end="4" id="LOC4" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Peripheral 3 location" end="3" id="LOC3" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Peripheral 2 location" end="2" id="LOC2" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Peripheral 1 location" end="1" id="LOC1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Peripheral 0 location" end="0" id="LOC0" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="PPROT" description="Peripheral Protection Register" id="PPROT" offset="0x38" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Peripheral 15 protection" end="15" id="PROT15" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Peripheral 14 protection" end="14" id="PROT14" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Peripheral 13 protection" end="13" id="PROT13" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Peripheral 12 protection" end="12" id="PROT12" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Peripheral 11 protection" end="11" id="PROT11" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Peripheral 10 protection" end="10" id="PROT10" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Peripheral 9 protection" end="9" id="PROT9" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Peripheral 8 protection" end="8" id="PROT8" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Peripheral 7 protection" end="7" id="PROT7" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Peripheral 6 protection" end="6" id="PROT6" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Peripheral 5 protection" end="5" id="PROT5" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Peripheral 4 protection" end="4" id="PROT4" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Peripheral 3 protection" end="3" id="PROT3" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Peripheral 2 protection" end="2" id="PROT2" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Peripheral 1 protection" end="1" id="PROT1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Peripheral 0 protection" end="0" id="PROT0" rwaccess="RW" width="1">
		</bitfield>
	</register>
</module>