$date
	Mon Oct 17 22:25:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ques_tb $end
$var wire 1 ! f3 $end
$var wire 1 " f2 $end
$var wire 1 # f1 $end
$var reg 1 $ En $end
$var reg 3 % in [2:0] $end
$scope module d0 $end
$var wire 1 $ En $end
$var wire 1 # f1 $end
$var wire 1 " f2 $end
$var wire 1 ! f3 $end
$var wire 3 & in [2:0] $end
$var reg 3 ' c [2:0] $end
$var reg 8 ( y [0:7] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 )
b10000 (
b0 '
b11 &
b11 %
1$
0#
1"
0!
$end
#20
0"
1#
1!
b1 (
b0 '
b1000 )
b111 %
b111 &
#40
0#
0!
b0 (
b0 '
b1000 )
b11 %
b11 &
0$
#60
