Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Mar 15 17:00:50 2021
| Host         : tp-1a201-07 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_ooc_impl/cva6_ooc.timing_WORST_100.rpt
| Design       : ariane
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 r  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 r  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 r  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 r  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.391 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/O[3]
                         net (fo=1, unplaced)         0.618    10.009    i_frontend/i_instr_realign/predict_address0[13]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.316 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64/O
                         net (fo=1, unplaced)         0.449    10.765    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.889 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_21__0/O
                         net (fo=3, unplaced)         0.467    11.356    i_frontend/i_instr_realign/DI[13]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.480 f  i_frontend/i_instr_realign/npc_q[16]_i_8/O
                         net (fo=1, unplaced)         0.000    11.480    i_frontend/i_instr_realign/npc_q[16]_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.993 f  i_frontend/i_instr_realign/npc_q_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.993    i_frontend/i_instr_realign/npc_q_reg[16]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 r  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.636%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.508 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/O[3]
                         net (fo=1, unplaced)         0.618    10.126    i_frontend/i_instr_realign/predict_address0[17]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.433 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59/O
                         net (fo=1, unplaced)         0.449    10.882    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.006 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_17__0/O
                         net (fo=3, unplaced)         0.467    11.473    i_frontend/i_instr_realign/DI[17]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.597 f  i_frontend/i_instr_realign/npc_q[20]_i_9/O
                         net (fo=1, unplaced)         0.000    11.597    i_frontend/i_instr_realign/npc_q[20]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.110 f  i_frontend/i_instr_realign/npc_q_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.110    i_frontend/i_instr_realign/npc_q_reg[20]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 r  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 i_frontend/icache_data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/npc_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.510ns  (logic 4.458ns (35.635%)  route 8.052ns (64.365%))
  Logic Levels:           17  (CARRY4=7 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=746, unset)          0.973     0.973    i_frontend/clk_i
                         FDCE                                         r  i_frontend/icache_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  i_frontend/icache_data_q_reg[17]/Q
                         net (fo=37, unplaced)        1.040     2.531    i_frontend/i_instr_realign/unaligned_instr_q_reg[15]_0[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.826 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0/O
                         net (fo=4, unplaced)         1.135     3.961    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_25__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.085 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_27/O
                         net (fo=1, unplaced)         1.111     5.196    i_frontend/i_instr_realign/stack_q[1][valid]_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.320 f  i_frontend/i_instr_realign/stack_q[1][valid]_i_12/O
                         net (fo=35, unplaced)        0.975     6.295    i_frontend/i_instr_realign/stack_q[1][valid]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.419 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163/O
                         net (fo=2, unplaced)         0.460     6.879    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_163_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.003 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164/O
                         net (fo=17, unplaced)        0.505     7.508    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_164_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.632 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206/O
                         net (fo=1, unplaced)         0.665     8.297    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_206_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.934 r  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147/CO[3]
                         net (fo=1, unplaced)         0.009     8.943    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138/CO[3]
                         net (fo=1, unplaced)         0.000     9.060    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_138_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.177 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129/CO[3]
                         net (fo=1, unplaced)         0.000     9.177    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_129_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120/CO[3]
                         net (fo=1, unplaced)         0.000     9.294    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_120_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.625 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_111/O[3]
                         net (fo=1, unplaced)         0.618    10.243    i_frontend/i_instr_realign/predict_address0[21]
                         LUT6 (Prop_lut6_I3_O)        0.307    10.550 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54/O
                         net (fo=1, unplaced)         0.449    10.999    i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.123 f  i_frontend/i_instr_realign/genblk5_0.fifo_18_bl_1.fifo_18_bl_1_i_13__0/O
                         net (fo=3, unplaced)         0.467    11.590    i_frontend/i_instr_realign/DI[21]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.714 f  i_frontend/i_instr_realign/npc_q[24]_i_9/O
                         net (fo=1, unplaced)         0.000    11.714    i_frontend/i_instr_realign/npc_q[24]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.227 f  i_frontend/i_instr_realign/npc_q_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.227    i_frontend/i_instr_realign/npc_q_reg[24]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.558 r  i_frontend/i_instr_realign/npc_q_reg[28]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    13.176    i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/data5[25]
                         LUT6 (Prop_lut6_I3_O)        0.307    13.483 r  i_frontend/i_instr_queue/i_fifo_address/FIFO_SYNC_MACRO_inst/npc_q[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.483    i_frontend/i_instr_queue_n_12
                         FDCE                                         r  i_frontend/npc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=746, unset)          0.924    20.924    i_frontend/clk_i
                         FDCE                                         r  i_frontend/npc_q_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/npc_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  7.483    




