	component easy is
		port (
			clk_clk                      : in  std_logic                     := 'X';             -- clk
			clk_100k_clk                 : out std_logic;                                        -- clk
			clk_12m_clk                  : out std_logic;                                        -- clk
			pll_areset_conduit_export    : in  std_logic                     := 'X';             -- export
			pll_locked_conduit_export    : out std_logic;                                        -- export
			pll_phasedone_conduit_export : out std_logic;                                        -- export
			pll_pll_slave_read           : in  std_logic                     := 'X';             -- read
			pll_pll_slave_write          : in  std_logic                     := 'X';             -- write
			pll_pll_slave_address        : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- address
			pll_pll_slave_readdata       : out std_logic_vector(31 downto 0);                    -- readdata
			pll_pll_slave_writedata      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			reset_reset_n                : in  std_logic                     := 'X';             -- reset_n
			sdram_clk_clk                : out std_logic                                         -- clk
		);
	end component easy;

