$date
	Sun Oct 23 05:35:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#978787
b10101 !
1"
#978790
b10101 &
b10101 %
1$
#978791
0"
#978794
b1000000 &
b1000000 %
#978798
b100000 &
b100000 %
#978802
b10000 &
b10000 %
#978806
b1000 &
b1000 %
#978810
b100 &
b100 %
#978814
b10 &
b10 %
#978818
b1 &
b1 %
1#
#978822
b0 &
0#
b0 %
0$
#1960016
b11 !
1"
#1960018
b11 &
b11 %
1$
#1960019
0"
#1960022
b1010 &
b1010 %
#1960026
b101 &
b101 %
#1960030
b10000 &
b10000 %
#1960034
b1000 &
b1000 %
#1960038
b100 &
b100 %
#1960042
b10 &
b10 %
#1960046
b1 &
1#
b1 %
#1960050
b0 &
b0 %
0#
0$
#3019662
b11100 &
b11100 %
1$
b11100 !
1"
#3019663
0"
#3019666
b1110 &
b1110 %
#3019670
b111 &
b111 %
#3019674
b10110 &
b10110 %
#3019678
b1011 &
b1011 %
#3019682
b100010 &
b100010 %
#3019686
b10001 &
b10001 %
#3019690
b110100 &
b110100 %
#3019694
b11010 &
b11010 %
#3019698
b1101 &
b1101 %
#3019702
b101000 &
b101000 %
#3019706
b10100 &
b10100 %
#3019710
b1010 &
b1010 %
#3019714
b101 &
b101 %
#3019718
b10000 &
b10000 %
#3019722
b1000 &
b1000 %
#3019726
b100 &
b100 %
#3019730
b10 &
b10 %
#3019734
b1 &
1#
b1 %
#3019738
b0 &
b0 %
0#
0$
#4500012
