

================================================================
== Vivado HLS Report for 'duplicateMat_2_Loop_1'
================================================================
* Date:           Wed Mar 18 11:33:22 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max  |   Type  |
    +---------+---------+----------+-----------+-----+--------+---------+
    |        5|   923761| 0.250 us | 46.188 ms |    5|  923761|   none  |
    +---------+---------+----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |        4|   923760| 4 ~ 1283 |          -|          -|  1 ~ 720 |    no    |
        | + Loop 1.1  |        1|     1280|         2|          1|          1| 1 ~ 1280 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_dst1_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %p_dst1_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_dst1_rows_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %p_dst1_rows)" [./xf_duplicate_2.hpp:105]   --->   Operation 12 'read' 'p_dst1_rows_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%p_dst1_cols_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_dst1_cols)" [./xf_duplicate_2.hpp:108]   --->   Operation 13 'read' 'p_dst1_cols_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %0" [./xf_duplicate_2.hpp:105->./xf_duplicate_2.hpp:78]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i1_0_i = phi i32 [ 0, %entry ], [ %i, %hls_label_50_end ]"   --->   Operation 19 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i11 %p_dst1_rows_read to i32" [./xf_duplicate_2.hpp:105->./xf_duplicate_2.hpp:78]   --->   Operation 20 'sext' 'sext_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.47ns)   --->   "%icmp_ln105 = icmp slt i32 %i1_0_i, %sext_ln105" [./xf_duplicate_2.hpp:105->./xf_duplicate_2.hpp:78]   --->   Operation 21 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%i = add nsw i32 %i1_0_i, 1" [./xf_duplicate_2.hpp:105->./xf_duplicate_2.hpp:78]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %hls_label_50_begin, label %.exit" [./xf_duplicate_2.hpp:105->./xf_duplicate_2.hpp:78]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str114)" [./xf_duplicate_2.hpp:106->./xf_duplicate_2.hpp:78]   --->   Operation 24 'specregionbegin' 'tmp_i' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 720, i32 0, [1 x i8]* @p_str) nounwind" [./xf_duplicate_2.hpp:107->./xf_duplicate_2.hpp:78]   --->   Operation 25 'speclooptripcount' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78]   --->   Operation 26 'br' <Predicate = (icmp_ln105)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [./xf_duplicate_2.hpp:78]   --->   Operation 27 'ret' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j2_0_i = phi i32 [ 0, %hls_label_50_begin ], [ %j, %hls_label_51 ]"   --->   Operation 28 'phi' 'j2_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i12 %p_dst1_cols_read to i32" [./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78]   --->   Operation 29 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln108 = icmp slt i32 %j2_0_i, %sext_ln108" [./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78]   --->   Operation 30 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (2.55ns)   --->   "%j = add nsw i32 %j2_0_i, 1" [./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78]   --->   Operation 31 'add' 'j' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %hls_label_51, label %hls_label_50_end" [./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_9_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str115)" [./xf_duplicate_2.hpp:109->./xf_duplicate_2.hpp:78]   --->   Operation 33 'specregionbegin' 'tmp_9_i' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 1280, i32 0, [1 x i8]* @p_str) nounwind" [./xf_duplicate_2.hpp:110->./xf_duplicate_2.hpp:78]   --->   Operation 34 'speclooptripcount' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./xf_duplicate_2.hpp:111->./xf_duplicate_2.hpp:78]   --->   Operation 35 'specpipeline' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (3.63ns)   --->   "%tmp_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %dst_V_V)" [./xf_duplicate_2.hpp:113->./xf_duplicate_2.hpp:78]   --->   Operation 36 'read' 'tmp_V' <Predicate = (icmp_ln108)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 1> <FIFO>
ST_4 : Operation 37 [1/1] (3.63ns)   --->   "call fastcc void @write(i24 %tmp_V, i24* %p_dst1_data_V)" [./xf_duplicate_2.hpp:113->./xf_duplicate_2.hpp:78]   --->   Operation 37 'call' <Predicate = (icmp_ln108)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "%tmp_V_15 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %dst1_V_V)" [./xf_duplicate_2.hpp:114->./xf_duplicate_2.hpp:78]   --->   Operation 38 'read' 'tmp_V_15' <Predicate = (icmp_ln108)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 1> <FIFO>
ST_4 : Operation 39 [1/1] (3.63ns)   --->   "call fastcc void @write(i24 %tmp_V_15, i24* %p_dst2_data_V)" [./xf_duplicate_2.hpp:114->./xf_duplicate_2.hpp:78]   --->   Operation 39 'call' <Predicate = (icmp_ln108)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str115, i32 %tmp_9_i)" [./xf_duplicate_2.hpp:116->./xf_duplicate_2.hpp:78]   --->   Operation 40 'specregionend' 'empty_179' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78]   --->   Operation 41 'br' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str114, i32 %tmp_i)" [./xf_duplicate_2.hpp:117->./xf_duplicate_2.hpp:78]   --->   Operation 42 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br label %0" [./xf_duplicate_2.hpp:105->./xf_duplicate_2.hpp:78]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'p_dst1_rows' (./xf_duplicate_2.hpp:105) [13]  (3.63 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln105', ./xf_duplicate_2.hpp:105->./xf_duplicate_2.hpp:78) [23]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 2.55ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78) [31]  (0 ns)
	'add' operation ('j', ./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78) [34]  (2.55 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'dst_V_V' (./xf_duplicate_2.hpp:113->./xf_duplicate_2.hpp:78) [40]  (3.63 ns)
	'call' operation ('call_ln113', ./xf_duplicate_2.hpp:113->./xf_duplicate_2.hpp:78) to 'write' [41]  (3.63 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
