library verilog;
use verilog.vl_types.all;
entity lpset7 is
    port(
        clock           : in     vl_logic;
        start           : in     vl_logic;
        data            : in     vl_logic;
        done            : out    vl_logic;
        fec             : out    vl_logic_vector(95 downto 0)
    );
end lpset7;
