{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 19:30:00 2019 " "Info: Processing started: Sat Nov 30 19:30:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zjw_IR -c zjw_IR " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zjw_IR -c zjw_IR" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behave " "Info: Found design unit 1: IR-behave" {  } { { "IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/IR.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/IR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zjw_IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zjw_IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_IR-behave " "Info: Found design unit 1: zjw_IR-behave" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_IR " "Info: Found entity 1: zjw_IR" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "zjw_IR " "Info: Elaborating entity \"zjw_IR\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] zjw_IR.vhd(14) " "Info (10041): Inferred latch for \"d\[0\]\" at zjw_IR.vhd(14)" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] zjw_IR.vhd(14) " "Info (10041): Inferred latch for \"d\[1\]\" at zjw_IR.vhd(14)" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] zjw_IR.vhd(14) " "Info (10041): Inferred latch for \"d\[2\]\" at zjw_IR.vhd(14)" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] zjw_IR.vhd(14) " "Info (10041): Inferred latch for \"d\[3\]\" at zjw_IR.vhd(14)" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] zjw_IR.vhd(14) " "Info (10041): Inferred latch for \"d\[4\]\" at zjw_IR.vhd(14)" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] zjw_IR.vhd(14) " "Info (10041): Inferred latch for \"d\[5\]\" at zjw_IR.vhd(14)" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] zjw_IR.vhd(14) " "Info (10041): Inferred latch for \"d\[6\]\" at zjw_IR.vhd(14)" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] zjw_IR.vhd(14) " "Info (10041): Inferred latch for \"d\[7\]\" at zjw_IR.vhd(14)" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Info: Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 19:30:03 2019 " "Info: Processing ended: Sat Nov 30 19:30:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
