// Seed: 2627601534
module module_0;
  wire id_1;
  assign module_1.type_1 = 0;
  wire id_2;
  wand id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri id_3,
    output supply0 id_4,
    output wire id_5,
    input tri id_6
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1'b0;
  xnor primCall (id_5, id_7, id_2, id_13, id_4, id_8, id_6, id_12);
  wire id_10;
  wire id_11, id_12, id_13;
  module_2 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_5,
      id_12,
      id_13,
      id_7,
      id_13,
      id_11,
      id_6,
      id_10,
      id_11
  );
endmodule
