Running: Q:\Xilinx.001\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o I:/proj/Proj1/vgamult_isim_beh.exe -prj I:/proj/Proj1/vgamult_beh.prj work.vgamult work.glbl 
ISim M.63c (signature 0x7dea747)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"I:/proj/Proj1/ipcore_dir/rom.v\" into library work
Analyzing Verilog file \"I:/proj/Proj1/vga_clk.v\" into library work
Analyzing Verilog file \"I:/proj/Proj1/ipcore_dir/fifo.v\" into library work
Analyzing Verilog file \"I:/proj/Proj1/../../GitHub/901div/vga_logic.v\" into library work
Analyzing Verilog file \"I:/proj/Proj1/../../GitHub/901div/main_logic (2).v\" into library work
Analyzing Verilog file \"I:/proj/Proj1/../../GitHub/901div/dvi_ifc.v\" into library work
Analyzing Verilog file \"I:/proj/Proj1/../../GitHub/901div/vgamult.v\" into library work
Analyzing Verilog file \"Q:/Xilinx.001/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "I:/proj/Proj1/../../GitHub/901div/vgamult.v" Line 94: Port wea is not connected to this instance
Completed static elaboration
Compiling module dvi_ifc_default
Compiling module BUFG
Compiling module IBUFG
Compiling module dcm_adv_clock_divide_by_2
Compiling module dcm_adv_maximum_period_check(clo...
Compiling module dcm_adv_maximum_period_check(clo...
Compiling module dcm_adv_clock_lost
Compiling module DCM_ADV(CLKDV_DIVIDE=4.0,SIM_DEV...
Compiling module vga_clk
Compiling module vga_logic
Compiling module main_logic
Compiling module BLK_MEM_GEN_V4_2_output_stage(C_...
Compiling module BLK_MEM_GEN_V4_2_softecc_output_...
Compiling module BLK_MEM_GEN_V4_2_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V4_2(C_FAMILY="virte...
Compiling module rom
Compiling module fifo_generator_v6_2_bhv_ver_as(C...
Compiling module FIFO_GENERATOR_V6_2(C_DATA_COUNT...
Compiling module fifo
Compiling module vgamult
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable I:/proj/Proj1/vgamult_isim_beh.exe
Fuse Memory Usage: 27172 KB
Fuse CPU Usage: 904 ms
