<profile>

<section name = "Vivado HLS Report for 'fc2'" level="0">
<item name = "Date">Wed Jun 17 16:36:26 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">lenet_hls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.988, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">122042, 122042, 122042, 122042, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memset_output">83, 83, 1, -, -, 84, no</column>
<column name="- fc_layer2_label13">121200, 121200, 1010, -, -, 120, no</column>
<column name=" + fc_layer2_label41">1008, 1008, 12, -, -, 84, no</column>
<column name="- fc_layer2_label11">756, 756, 9, -, -, 84, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 239</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 414, 951</column>
<column name="Memory">34, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 255</column>
<column name="Register">-, -, 334, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">85, 12, 4, 18</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="lenet_hls_fadd_32ns_32ns_32_5_full_dsp_1_U38">lenet_hls_fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390</column>
<column name="lenet_hls_fcmp_32ns_32ns_1_1_1_U40">lenet_hls_fcmp_32ns_32ns_1_1_1, 0, 0, 66, 239</column>
<column name="lenet_hls_fmul_32ns_32ns_32_4_max_dsp_1_U39">lenet_hls_fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 322</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fc2_layer_bias_U">fc2_fc2_layer_bias, 1, 0, 0, 84, 32, 1, 2688</column>
<column name="fc2_layer_weights_U">fc2_fc2_layer_weights, 32, 0, 0, 10080, 32, 1, 322560</column>
<column name="output_U">fc2_output, 1, 0, 0, 84, 32, 1, 2688</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_6_fu_320_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_7_fu_288_p2">+, 0, 0, 15, 7, 1</column>
<column name="indvarinc_fu_247_p2">+, 0, 0, 15, 7, 1</column>
<column name="j_4_fu_276_p2">+, 0, 0, 15, 7, 1</column>
<column name="next_mul_fu_264_p2">+, 0, 0, 21, 14, 7</column>
<column name="tmp_47_fu_298_p2">+, 0, 0, 21, 14, 14</column>
<column name="ap_block_state3">and, 0, 0, 8, 1, 1</column>
<column name="tmp_42_fu_368_p2">and, 0, 0, 8, 1, 1</column>
<column name="exitcond6_fu_282_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="exitcond7_fu_270_p2">icmp, 0, 0, 11, 7, 5</column>
<column name="exitcond_fu_314_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="notlhs_fu_350_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notrhs_fu_356_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="tmp_s_fu_258_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="tmp_40_fu_362_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_46_fu_374_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">117, 25, 1, 25</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="grp_fu_223_p1">15, 3, 32, 96</column>
<column name="i1_reg_212">9, 2, 7, 14</column>
<column name="i_reg_200">9, 2, 7, 14</column>
<column name="in_V_blk_n">9, 2, 1, 2</column>
<column name="invdar_reg_166">9, 2, 7, 14</column>
<column name="j_reg_177">9, 2, 7, 14</column>
<column name="out_V_blk_n">9, 2, 1, 2</column>
<column name="output_address0">27, 5, 7, 35</column>
<column name="output_d0">15, 3, 32, 96</column>
<column name="phi_mul_reg_188">9, 2, 14, 28</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">24, 0, 24, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="fc2_layer_bias_load_reg_454">32, 0, 32, 0</column>
<column name="fc2_layer_weights_lo_reg_421">32, 0, 32, 0</column>
<column name="i1_reg_212">7, 0, 7, 0</column>
<column name="i_6_reg_439">7, 0, 7, 0</column>
<column name="i_7_reg_411">7, 0, 7, 0</column>
<column name="i_reg_200">7, 0, 7, 0</column>
<column name="invdar_reg_166">7, 0, 7, 0</column>
<column name="j_4_reg_398">7, 0, 7, 0</column>
<column name="j_reg_177">7, 0, 7, 0</column>
<column name="next_mul_reg_390">14, 0, 14, 0</column>
<column name="output_addr_5_reg_426">7, 0, 7, 0</column>
<column name="phi_mul_reg_188">14, 0, 14, 0</column>
<column name="reg_236">32, 0, 32, 0</column>
<column name="reg_241">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_44_reg_431">32, 0, 32, 0</column>
<column name="tmp_46_reg_459">32, 0, 32, 0</column>
<column name="tmp_49_reg_403">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fc2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fc2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fc2, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, fc2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fc2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fc2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fc2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fc2, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, fc2, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, fc2, return value</column>
<column name="out_V_din">out, 32, ap_fifo, out_V, pointer</column>
<column name="out_V_full_n">in, 1, ap_fifo, out_V, pointer</column>
<column name="out_V_write">out, 1, ap_fifo, out_V, pointer</column>
<column name="in_V_dout">in, 32, ap_fifo, in_V, pointer</column>
<column name="in_V_empty_n">in, 1, ap_fifo, in_V, pointer</column>
<column name="in_V_read">out, 1, ap_fifo, in_V, pointer</column>
</table>
</item>
</section>
</profile>
