
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//b2sum_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015d8 <.init>:
  4015d8:	stp	x29, x30, [sp, #-16]!
  4015dc:	mov	x29, sp
  4015e0:	bl	401a40 <ferror@plt+0x60>
  4015e4:	ldp	x29, x30, [sp], #16
  4015e8:	ret

Disassembly of section .plt:

00000000004015f0 <mbrtowc@plt-0x20>:
  4015f0:	stp	x16, x30, [sp, #-16]!
  4015f4:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4015f8:	ldr	x17, [x16, #4088]
  4015fc:	add	x16, x16, #0xff8
  401600:	br	x17
  401604:	nop
  401608:	nop
  40160c:	nop

0000000000401610 <mbrtowc@plt>:
  401610:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401614:	ldr	x17, [x16]
  401618:	add	x16, x16, #0x0
  40161c:	br	x17

0000000000401620 <memcpy@plt>:
  401620:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401624:	ldr	x17, [x16, #8]
  401628:	add	x16, x16, #0x8
  40162c:	br	x17

0000000000401630 <_exit@plt>:
  401630:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401634:	ldr	x17, [x16, #16]
  401638:	add	x16, x16, #0x10
  40163c:	br	x17

0000000000401640 <strtoul@plt>:
  401640:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401644:	ldr	x17, [x16, #24]
  401648:	add	x16, x16, #0x18
  40164c:	br	x17

0000000000401650 <strlen@plt>:
  401650:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401654:	ldr	x17, [x16, #32]
  401658:	add	x16, x16, #0x20
  40165c:	br	x17

0000000000401660 <exit@plt>:
  401660:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401664:	ldr	x17, [x16, #40]
  401668:	add	x16, x16, #0x28
  40166c:	br	x17

0000000000401670 <error@plt>:
  401670:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401674:	ldr	x17, [x16, #48]
  401678:	add	x16, x16, #0x30
  40167c:	br	x17

0000000000401680 <ferror_unlocked@plt>:
  401680:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401684:	ldr	x17, [x16, #56]
  401688:	add	x16, x16, #0x38
  40168c:	br	x17

0000000000401690 <__cxa_atexit@plt>:
  401690:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401694:	ldr	x17, [x16, #64]
  401698:	add	x16, x16, #0x40
  40169c:	br	x17

00000000004016a0 <setvbuf@plt>:
  4016a0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4016a4:	ldr	x17, [x16, #72]
  4016a8:	add	x16, x16, #0x48
  4016ac:	br	x17

00000000004016b0 <lseek@plt>:
  4016b0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4016b4:	ldr	x17, [x16, #80]
  4016b8:	add	x16, x16, #0x50
  4016bc:	br	x17

00000000004016c0 <__fpending@plt>:
  4016c0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4016c4:	ldr	x17, [x16, #88]
  4016c8:	add	x16, x16, #0x58
  4016cc:	br	x17

00000000004016d0 <__ctype_tolower_loc@plt>:
  4016d0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4016d4:	ldr	x17, [x16, #96]
  4016d8:	add	x16, x16, #0x60
  4016dc:	br	x17

00000000004016e0 <fileno@plt>:
  4016e0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4016e4:	ldr	x17, [x16, #104]
  4016e8:	add	x16, x16, #0x68
  4016ec:	br	x17

00000000004016f0 <putc_unlocked@plt>:
  4016f0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4016f4:	ldr	x17, [x16, #112]
  4016f8:	add	x16, x16, #0x70
  4016fc:	br	x17

0000000000401700 <__memcpy_chk@plt>:
  401700:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401704:	ldr	x17, [x16, #120]
  401708:	add	x16, x16, #0x78
  40170c:	br	x17

0000000000401710 <fclose@plt>:
  401710:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401714:	ldr	x17, [x16, #128]
  401718:	add	x16, x16, #0x80
  40171c:	br	x17

0000000000401720 <nl_langinfo@plt>:
  401720:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401724:	ldr	x17, [x16, #136]
  401728:	add	x16, x16, #0x88
  40172c:	br	x17

0000000000401730 <fopen@plt>:
  401730:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401734:	ldr	x17, [x16, #144]
  401738:	add	x16, x16, #0x90
  40173c:	br	x17

0000000000401740 <malloc@plt>:
  401740:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401744:	ldr	x17, [x16, #152]
  401748:	add	x16, x16, #0x98
  40174c:	br	x17

0000000000401750 <strncmp@plt>:
  401750:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401754:	ldr	x17, [x16, #160]
  401758:	add	x16, x16, #0xa0
  40175c:	br	x17

0000000000401760 <bindtextdomain@plt>:
  401760:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401764:	ldr	x17, [x16, #168]
  401768:	add	x16, x16, #0xa8
  40176c:	br	x17

0000000000401770 <__libc_start_main@plt>:
  401770:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401774:	ldr	x17, [x16, #176]
  401778:	add	x16, x16, #0xb0
  40177c:	br	x17

0000000000401780 <__printf_chk@plt>:
  401780:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401784:	ldr	x17, [x16, #184]
  401788:	add	x16, x16, #0xb8
  40178c:	br	x17

0000000000401790 <memset@plt>:
  401790:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401794:	ldr	x17, [x16, #192]
  401798:	add	x16, x16, #0xc0
  40179c:	br	x17

00000000004017a0 <fdopen@plt>:
  4017a0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4017a4:	ldr	x17, [x16, #200]
  4017a8:	add	x16, x16, #0xc8
  4017ac:	br	x17

00000000004017b0 <putchar_unlocked@plt>:
  4017b0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4017b4:	ldr	x17, [x16, #208]
  4017b8:	add	x16, x16, #0xd0
  4017bc:	br	x17

00000000004017c0 <calloc@plt>:
  4017c0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4017c4:	ldr	x17, [x16, #216]
  4017c8:	add	x16, x16, #0xd8
  4017cc:	br	x17

00000000004017d0 <bcmp@plt>:
  4017d0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4017d4:	ldr	x17, [x16, #224]
  4017d8:	add	x16, x16, #0xe0
  4017dc:	br	x17

00000000004017e0 <realloc@plt>:
  4017e0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4017e4:	ldr	x17, [x16, #232]
  4017e8:	add	x16, x16, #0xe8
  4017ec:	br	x17

00000000004017f0 <close@plt>:
  4017f0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4017f4:	ldr	x17, [x16, #240]
  4017f8:	add	x16, x16, #0xf0
  4017fc:	br	x17

0000000000401800 <strrchr@plt>:
  401800:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401804:	ldr	x17, [x16, #248]
  401808:	add	x16, x16, #0xf8
  40180c:	br	x17

0000000000401810 <__gmon_start__@plt>:
  401810:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401814:	ldr	x17, [x16, #256]
  401818:	add	x16, x16, #0x100
  40181c:	br	x17

0000000000401820 <strtoumax@plt>:
  401820:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401824:	ldr	x17, [x16, #264]
  401828:	add	x16, x16, #0x108
  40182c:	br	x17

0000000000401830 <abort@plt>:
  401830:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401834:	ldr	x17, [x16, #272]
  401838:	add	x16, x16, #0x110
  40183c:	br	x17

0000000000401840 <posix_fadvise@plt>:
  401840:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401844:	ldr	x17, [x16, #280]
  401848:	add	x16, x16, #0x118
  40184c:	br	x17

0000000000401850 <mbsinit@plt>:
  401850:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401854:	ldr	x17, [x16, #288]
  401858:	add	x16, x16, #0x120
  40185c:	br	x17

0000000000401860 <feof@plt>:
  401860:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401864:	ldr	x17, [x16, #296]
  401868:	add	x16, x16, #0x128
  40186c:	br	x17

0000000000401870 <textdomain@plt>:
  401870:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401874:	ldr	x17, [x16, #304]
  401878:	add	x16, x16, #0x130
  40187c:	br	x17

0000000000401880 <getopt_long@plt>:
  401880:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401884:	ldr	x17, [x16, #312]
  401888:	add	x16, x16, #0x138
  40188c:	br	x17

0000000000401890 <__fprintf_chk@plt>:
  401890:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401894:	ldr	x17, [x16, #320]
  401898:	add	x16, x16, #0x140
  40189c:	br	x17

00000000004018a0 <strcmp@plt>:
  4018a0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4018a4:	ldr	x17, [x16, #328]
  4018a8:	add	x16, x16, #0x148
  4018ac:	br	x17

00000000004018b0 <__ctype_b_loc@plt>:
  4018b0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4018b4:	ldr	x17, [x16, #336]
  4018b8:	add	x16, x16, #0x150
  4018bc:	br	x17

00000000004018c0 <fseeko@plt>:
  4018c0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4018c4:	ldr	x17, [x16, #344]
  4018c8:	add	x16, x16, #0x158
  4018cc:	br	x17

00000000004018d0 <fread@plt>:
  4018d0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4018d4:	ldr	x17, [x16, #352]
  4018d8:	add	x16, x16, #0x160
  4018dc:	br	x17

00000000004018e0 <getline@plt>:
  4018e0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4018e4:	ldr	x17, [x16, #360]
  4018e8:	add	x16, x16, #0x168
  4018ec:	br	x17

00000000004018f0 <free@plt>:
  4018f0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4018f4:	ldr	x17, [x16, #368]
  4018f8:	add	x16, x16, #0x170
  4018fc:	br	x17

0000000000401900 <__ctype_get_mb_cur_max@plt>:
  401900:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401904:	ldr	x17, [x16, #376]
  401908:	add	x16, x16, #0x178
  40190c:	br	x17

0000000000401910 <strchr@plt>:
  401910:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401914:	ldr	x17, [x16, #384]
  401918:	add	x16, x16, #0x180
  40191c:	br	x17

0000000000401920 <feof_unlocked@plt>:
  401920:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401924:	ldr	x17, [x16, #392]
  401928:	add	x16, x16, #0x188
  40192c:	br	x17

0000000000401930 <fwrite@plt>:
  401930:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401934:	ldr	x17, [x16, #400]
  401938:	add	x16, x16, #0x190
  40193c:	br	x17

0000000000401940 <fcntl@plt>:
  401940:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401944:	ldr	x17, [x16, #408]
  401948:	add	x16, x16, #0x198
  40194c:	br	x17

0000000000401950 <dcngettext@plt>:
  401950:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401954:	ldr	x17, [x16, #416]
  401958:	add	x16, x16, #0x1a0
  40195c:	br	x17

0000000000401960 <fflush@plt>:
  401960:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401964:	ldr	x17, [x16, #424]
  401968:	add	x16, x16, #0x1a8
  40196c:	br	x17

0000000000401970 <dcgettext@plt>:
  401970:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401974:	ldr	x17, [x16, #432]
  401978:	add	x16, x16, #0x1b0
  40197c:	br	x17

0000000000401980 <fputs_unlocked@plt>:
  401980:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401984:	ldr	x17, [x16, #440]
  401988:	add	x16, x16, #0x1b8
  40198c:	br	x17

0000000000401990 <__freading@plt>:
  401990:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  401994:	ldr	x17, [x16, #448]
  401998:	add	x16, x16, #0x1c0
  40199c:	br	x17

00000000004019a0 <iswprint@plt>:
  4019a0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4019a4:	ldr	x17, [x16, #456]
  4019a8:	add	x16, x16, #0x1c8
  4019ac:	br	x17

00000000004019b0 <__assert_fail@plt>:
  4019b0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4019b4:	ldr	x17, [x16, #464]
  4019b8:	add	x16, x16, #0x1d0
  4019bc:	br	x17

00000000004019c0 <__errno_location@plt>:
  4019c0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4019c4:	ldr	x17, [x16, #472]
  4019c8:	add	x16, x16, #0x1d8
  4019cc:	br	x17

00000000004019d0 <setlocale@plt>:
  4019d0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4019d4:	ldr	x17, [x16, #480]
  4019d8:	add	x16, x16, #0x1e0
  4019dc:	br	x17

00000000004019e0 <ferror@plt>:
  4019e0:	adrp	x16, 41c000 <ferror@plt+0x1a620>
  4019e4:	ldr	x17, [x16, #488]
  4019e8:	add	x16, x16, #0x1e8
  4019ec:	br	x17

Disassembly of section .text:

00000000004019f0 <.text>:
  4019f0:	mov	x29, #0x0                   	// #0
  4019f4:	mov	x30, #0x0                   	// #0
  4019f8:	mov	x5, x0
  4019fc:	ldr	x1, [sp]
  401a00:	add	x2, sp, #0x8
  401a04:	mov	x6, sp
  401a08:	movz	x0, #0x0, lsl #48
  401a0c:	movk	x0, #0x0, lsl #32
  401a10:	movk	x0, #0x40, lsl #16
  401a14:	movk	x0, #0x1e64
  401a18:	movz	x3, #0x0, lsl #48
  401a1c:	movk	x3, #0x0, lsl #32
  401a20:	movk	x3, #0x40, lsl #16
  401a24:	movk	x3, #0xa508
  401a28:	movz	x4, #0x0, lsl #48
  401a2c:	movk	x4, #0x0, lsl #32
  401a30:	movk	x4, #0x40, lsl #16
  401a34:	movk	x4, #0xa588
  401a38:	bl	401770 <__libc_start_main@plt>
  401a3c:	bl	401830 <abort@plt>
  401a40:	adrp	x0, 41b000 <ferror@plt+0x19620>
  401a44:	ldr	x0, [x0, #4064]
  401a48:	cbz	x0, 401a50 <ferror@plt+0x70>
  401a4c:	b	401810 <__gmon_start__@plt>
  401a50:	ret
  401a54:	nop
  401a58:	adrp	x0, 41c000 <ferror@plt+0x1a620>
  401a5c:	add	x0, x0, #0x278
  401a60:	adrp	x1, 41c000 <ferror@plt+0x1a620>
  401a64:	add	x1, x1, #0x278
  401a68:	cmp	x1, x0
  401a6c:	b.eq	401a84 <ferror@plt+0xa4>  // b.none
  401a70:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401a74:	ldr	x1, [x1, #1464]
  401a78:	cbz	x1, 401a84 <ferror@plt+0xa4>
  401a7c:	mov	x16, x1
  401a80:	br	x16
  401a84:	ret
  401a88:	adrp	x0, 41c000 <ferror@plt+0x1a620>
  401a8c:	add	x0, x0, #0x278
  401a90:	adrp	x1, 41c000 <ferror@plt+0x1a620>
  401a94:	add	x1, x1, #0x278
  401a98:	sub	x1, x1, x0
  401a9c:	lsr	x2, x1, #63
  401aa0:	add	x1, x2, x1, asr #3
  401aa4:	cmp	xzr, x1, asr #1
  401aa8:	asr	x1, x1, #1
  401aac:	b.eq	401ac4 <ferror@plt+0xe4>  // b.none
  401ab0:	adrp	x2, 40a000 <ferror@plt+0x8620>
  401ab4:	ldr	x2, [x2, #1472]
  401ab8:	cbz	x2, 401ac4 <ferror@plt+0xe4>
  401abc:	mov	x16, x2
  401ac0:	br	x16
  401ac4:	ret
  401ac8:	stp	x29, x30, [sp, #-32]!
  401acc:	mov	x29, sp
  401ad0:	str	x19, [sp, #16]
  401ad4:	adrp	x19, 41c000 <ferror@plt+0x1a620>
  401ad8:	ldrb	w0, [x19, #688]
  401adc:	cbnz	w0, 401aec <ferror@plt+0x10c>
  401ae0:	bl	401a58 <ferror@plt+0x78>
  401ae4:	mov	w0, #0x1                   	// #1
  401ae8:	strb	w0, [x19, #688]
  401aec:	ldr	x19, [sp, #16]
  401af0:	ldp	x29, x30, [sp], #32
  401af4:	ret
  401af8:	b	401a88 <ferror@plt+0xa8>
  401afc:	stp	x29, x30, [sp, #-48]!
  401b00:	stp	x20, x19, [sp, #32]
  401b04:	mov	w19, w0
  401b08:	str	x21, [sp, #16]
  401b0c:	mov	x29, sp
  401b10:	cbnz	w0, 401c8c <ferror@plt+0x2ac>
  401b14:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401b18:	add	x1, x1, #0x877
  401b1c:	mov	w2, #0x5                   	// #5
  401b20:	mov	x0, xzr
  401b24:	bl	401970 <dcgettext@plt>
  401b28:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  401b2c:	ldr	x2, [x8, #752]
  401b30:	adrp	x20, 40a000 <ferror@plt+0x8620>
  401b34:	add	x20, x20, #0x8be
  401b38:	mov	x1, x0
  401b3c:	mov	w0, #0x1                   	// #1
  401b40:	mov	w4, #0x200                 	// #512
  401b44:	mov	x3, x20
  401b48:	bl	401780 <__printf_chk@plt>
  401b4c:	bl	401cc8 <ferror@plt+0x2e8>
  401b50:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401b54:	add	x1, x1, #0x8c5
  401b58:	mov	w2, #0x5                   	// #5
  401b5c:	mov	x0, xzr
  401b60:	bl	401970 <dcgettext@plt>
  401b64:	adrp	x21, 41c000 <ferror@plt+0x1a620>
  401b68:	ldr	x1, [x21, #664]
  401b6c:	bl	401980 <fputs_unlocked@plt>
  401b70:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401b74:	add	x1, x1, #0x8f2
  401b78:	mov	w2, #0x5                   	// #5
  401b7c:	mov	x0, xzr
  401b80:	bl	401970 <dcgettext@plt>
  401b84:	mov	x1, x0
  401b88:	mov	w0, #0x1                   	// #1
  401b8c:	mov	x2, x20
  401b90:	bl	401780 <__printf_chk@plt>
  401b94:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401b98:	add	x1, x1, #0x935
  401b9c:	mov	w2, #0x5                   	// #5
  401ba0:	mov	x0, xzr
  401ba4:	bl	401970 <dcgettext@plt>
  401ba8:	ldr	x1, [x21, #664]
  401bac:	bl	401980 <fputs_unlocked@plt>
  401bb0:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401bb4:	add	x1, x1, #0x9cc
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	mov	x0, xzr
  401bc0:	bl	401970 <dcgettext@plt>
  401bc4:	ldr	x1, [x21, #664]
  401bc8:	bl	401980 <fputs_unlocked@plt>
  401bcc:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401bd0:	add	x1, x1, #0xa00
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	mov	x0, xzr
  401bdc:	bl	401970 <dcgettext@plt>
  401be0:	ldr	x1, [x21, #664]
  401be4:	bl	401980 <fputs_unlocked@plt>
  401be8:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401bec:	add	x1, x1, #0xa34
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	mov	x0, xzr
  401bf8:	bl	401970 <dcgettext@plt>
  401bfc:	ldr	x1, [x21, #664]
  401c00:	bl	401980 <fputs_unlocked@plt>
  401c04:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401c08:	add	x1, x1, #0xaae
  401c0c:	mov	w2, #0x5                   	// #5
  401c10:	mov	x0, xzr
  401c14:	bl	401970 <dcgettext@plt>
  401c18:	ldr	x1, [x21, #664]
  401c1c:	bl	401980 <fputs_unlocked@plt>
  401c20:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401c24:	add	x1, x1, #0xc61
  401c28:	mov	w2, #0x5                   	// #5
  401c2c:	mov	x0, xzr
  401c30:	bl	401970 <dcgettext@plt>
  401c34:	ldr	x1, [x21, #664]
  401c38:	bl	401980 <fputs_unlocked@plt>
  401c3c:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401c40:	add	x1, x1, #0xc8e
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	mov	x0, xzr
  401c4c:	bl	401970 <dcgettext@plt>
  401c50:	ldr	x1, [x21, #664]
  401c54:	bl	401980 <fputs_unlocked@plt>
  401c58:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401c5c:	add	x1, x1, #0xcc4
  401c60:	mov	w2, #0x5                   	// #5
  401c64:	mov	x0, xzr
  401c68:	bl	401970 <dcgettext@plt>
  401c6c:	adrp	x2, 40a000 <ferror@plt+0x8620>
  401c70:	mov	x1, x0
  401c74:	add	x2, x2, #0xded
  401c78:	mov	w0, #0x1                   	// #1
  401c7c:	bl	401780 <__printf_chk@plt>
  401c80:	bl	401cf8 <ferror@plt+0x318>
  401c84:	mov	w0, w19
  401c88:	bl	401660 <exit@plt>
  401c8c:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  401c90:	ldr	x20, [x8, #640]
  401c94:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401c98:	add	x1, x1, #0x850
  401c9c:	mov	w2, #0x5                   	// #5
  401ca0:	mov	x0, xzr
  401ca4:	bl	401970 <dcgettext@plt>
  401ca8:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  401cac:	ldr	x3, [x8, #752]
  401cb0:	mov	x2, x0
  401cb4:	mov	w1, #0x1                   	// #1
  401cb8:	mov	x0, x20
  401cbc:	bl	401890 <__fprintf_chk@plt>
  401cc0:	mov	w0, w19
  401cc4:	bl	401660 <exit@plt>
  401cc8:	stp	x29, x30, [sp, #-16]!
  401ccc:	adrp	x1, 40b000 <ferror@plt+0x9620>
  401cd0:	add	x1, x1, #0xef
  401cd4:	mov	w2, #0x5                   	// #5
  401cd8:	mov	x0, xzr
  401cdc:	mov	x29, sp
  401ce0:	bl	401970 <dcgettext@plt>
  401ce4:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  401ce8:	ldr	x1, [x8, #664]
  401cec:	bl	401980 <fputs_unlocked@plt>
  401cf0:	ldp	x29, x30, [sp], #16
  401cf4:	ret
  401cf8:	sub	sp, sp, #0xa0
  401cfc:	adrp	x8, 40a000 <ferror@plt+0x8620>
  401d00:	add	x8, x8, #0x7e0
  401d04:	ldp	q0, q4, [x8]
  401d08:	ldp	q1, q2, [x8, #48]
  401d0c:	stp	x20, x19, [sp, #144]
  401d10:	adrp	x19, 40a000 <ferror@plt+0x8620>
  401d14:	str	q0, [sp]
  401d18:	ldr	q0, [x8, #32]
  401d1c:	str	q1, [sp, #48]
  401d20:	ldp	q3, q1, [x8, #80]
  401d24:	ldr	x1, [sp]
  401d28:	str	x21, [sp, #128]
  401d2c:	add	x19, x19, #0xdf6
  401d30:	mov	x21, sp
  401d34:	stp	x29, x30, [sp, #112]
  401d38:	add	x29, sp, #0x70
  401d3c:	stp	q2, q3, [sp, #64]
  401d40:	str	q1, [sp, #96]
  401d44:	stp	q4, q0, [sp, #16]
  401d48:	cbz	x1, 401d68 <ferror@plt+0x388>
  401d4c:	adrp	x20, 40a000 <ferror@plt+0x8620>
  401d50:	add	x20, x20, #0xdf6
  401d54:	mov	x0, x20
  401d58:	bl	4018a0 <strcmp@plt>
  401d5c:	cbz	w0, 401d68 <ferror@plt+0x388>
  401d60:	ldr	x1, [x21, #16]!
  401d64:	cbnz	x1, 401d54 <ferror@plt+0x374>
  401d68:	ldr	x8, [x21, #8]
  401d6c:	adrp	x1, 40b000 <ferror@plt+0x9620>
  401d70:	add	x1, x1, #0x186
  401d74:	mov	w2, #0x5                   	// #5
  401d78:	cmp	x8, #0x0
  401d7c:	mov	x0, xzr
  401d80:	csel	x20, x19, x8, eq  // eq = none
  401d84:	bl	401970 <dcgettext@plt>
  401d88:	adrp	x2, 40a000 <ferror@plt+0x8620>
  401d8c:	adrp	x3, 40b000 <ferror@plt+0x9620>
  401d90:	mov	x1, x0
  401d94:	add	x2, x2, #0xe56
  401d98:	add	x3, x3, #0x19d
  401d9c:	mov	w0, #0x1                   	// #1
  401da0:	bl	401780 <__printf_chk@plt>
  401da4:	mov	w0, #0x5                   	// #5
  401da8:	mov	x1, xzr
  401dac:	bl	4019d0 <setlocale@plt>
  401db0:	cbz	x0, 401de8 <ferror@plt+0x408>
  401db4:	adrp	x1, 40b000 <ferror@plt+0x9620>
  401db8:	add	x1, x1, #0x1c5
  401dbc:	mov	w2, #0x3                   	// #3
  401dc0:	bl	401750 <strncmp@plt>
  401dc4:	cbz	w0, 401de8 <ferror@plt+0x408>
  401dc8:	adrp	x1, 40b000 <ferror@plt+0x9620>
  401dcc:	add	x1, x1, #0x1c9
  401dd0:	mov	w2, #0x5                   	// #5
  401dd4:	mov	x0, xzr
  401dd8:	bl	401970 <dcgettext@plt>
  401ddc:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  401de0:	ldr	x1, [x8, #664]
  401de4:	bl	401980 <fputs_unlocked@plt>
  401de8:	adrp	x1, 40b000 <ferror@plt+0x9620>
  401dec:	add	x1, x1, #0x210
  401df0:	mov	w2, #0x5                   	// #5
  401df4:	mov	x0, xzr
  401df8:	bl	401970 <dcgettext@plt>
  401dfc:	adrp	x2, 40b000 <ferror@plt+0x9620>
  401e00:	mov	x1, x0
  401e04:	add	x2, x2, #0x19d
  401e08:	mov	w0, #0x1                   	// #1
  401e0c:	mov	x3, x19
  401e10:	bl	401780 <__printf_chk@plt>
  401e14:	adrp	x1, 40b000 <ferror@plt+0x9620>
  401e18:	add	x1, x1, #0x22b
  401e1c:	mov	w2, #0x5                   	// #5
  401e20:	mov	x0, xzr
  401e24:	bl	401970 <dcgettext@plt>
  401e28:	adrp	x8, 40b000 <ferror@plt+0x9620>
  401e2c:	adrp	x9, 40b000 <ferror@plt+0x9620>
  401e30:	add	x8, x8, #0x7fd
  401e34:	add	x9, x9, #0x143
  401e38:	cmp	x20, x19
  401e3c:	mov	x1, x0
  401e40:	csel	x3, x9, x8, eq  // eq = none
  401e44:	mov	w0, #0x1                   	// #1
  401e48:	mov	x2, x20
  401e4c:	bl	401780 <__printf_chk@plt>
  401e50:	ldp	x20, x19, [sp, #144]
  401e54:	ldr	x21, [sp, #128]
  401e58:	ldp	x29, x30, [sp, #112]
  401e5c:	add	sp, sp, #0xa0
  401e60:	ret
  401e64:	sub	sp, sp, #0xc0
  401e68:	stp	x22, x21, [sp, #160]
  401e6c:	mov	w21, w0
  401e70:	add	x0, sp, #0x18
  401e74:	stp	x29, x30, [sp, #96]
  401e78:	stp	x28, x27, [sp, #112]
  401e7c:	stp	x26, x25, [sp, #128]
  401e80:	stp	x24, x23, [sp, #144]
  401e84:	stp	x20, x19, [sp, #176]
  401e88:	add	x29, sp, #0x60
  401e8c:	mov	x20, x1
  401e90:	bl	40258c <ferror@plt+0xbac>
  401e94:	ldr	x8, [x20]
  401e98:	mov	x19, x0
  401e9c:	mov	x0, x8
  401ea0:	bl	407408 <ferror@plt+0x5a28>
  401ea4:	adrp	x22, 40b000 <ferror@plt+0x9620>
  401ea8:	add	x22, x22, #0x7fd
  401eac:	mov	w0, #0x6                   	// #6
  401eb0:	mov	x1, x22
  401eb4:	bl	4019d0 <setlocale@plt>
  401eb8:	adrp	x23, 40a000 <ferror@plt+0x8620>
  401ebc:	add	x23, x23, #0xe5a
  401ec0:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401ec4:	add	x1, x1, #0xdfc
  401ec8:	mov	x0, x23
  401ecc:	bl	401760 <bindtextdomain@plt>
  401ed0:	mov	x0, x23
  401ed4:	bl	401870 <textdomain@plt>
  401ed8:	adrp	x0, 407000 <ferror@plt+0x5620>
  401edc:	add	x0, x0, #0x220
  401ee0:	bl	40a590 <ferror@plt+0x8bb0>
  401ee4:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  401ee8:	ldr	x0, [x8, #664]
  401eec:	mov	w2, #0x1                   	// #1
  401ef0:	mov	x1, xzr
  401ef4:	mov	x3, xzr
  401ef8:	bl	4016a0 <setvbuf@plt>
  401efc:	adrp	x23, 40a000 <ferror@plt+0x8620>
  401f00:	adrp	x24, 40a000 <ferror@plt+0x8620>
  401f04:	adrp	x27, 40a000 <ferror@plt+0x8620>
  401f08:	mov	w26, wzr
  401f0c:	mov	w28, wzr
  401f10:	mov	w8, #0xffffffff            	// #-1
  401f14:	add	x23, x23, #0xe0e
  401f18:	add	x24, x24, #0x600
  401f1c:	add	x27, x27, #0x5c8
  401f20:	str	x22, [sp, #8]
  401f24:	mov	w0, w21
  401f28:	mov	x1, x20
  401f2c:	mov	x2, x23
  401f30:	mov	x3, x24
  401f34:	mov	x4, xzr
  401f38:	mov	w25, w8
  401f3c:	bl	401880 <getopt_long@plt>
  401f40:	cmp	w0, #0x61
  401f44:	b.le	4020a8 <ferror@plt+0x6c8>
  401f48:	sub	w8, w0, #0x62
  401f4c:	cmp	w8, #0x18
  401f50:	b.hi	401f74 <ferror@plt+0x594>  // b.pmore
  401f54:	adr	x9, 401f24 <ferror@plt+0x544>
  401f58:	ldrh	w10, [x27, x8, lsl #1]
  401f5c:	add	x9, x9, x10, lsl #2
  401f60:	mov	w8, #0x1                   	// #1
  401f64:	br	x9
  401f68:	mov	w28, #0x1                   	// #1
  401f6c:	mov	w8, w25
  401f70:	b	401f24 <ferror@plt+0x544>
  401f74:	sub	w8, w0, #0x100
  401f78:	cmp	w8, #0x4
  401f7c:	b.hi	40244c <ferror@plt+0xa6c>  // b.pmore
  401f80:	adrp	x11, 40a000 <ferror@plt+0x8620>
  401f84:	add	x11, x11, #0x5fa
  401f88:	adr	x9, 401f98 <ferror@plt+0x5b8>
  401f8c:	ldrb	w10, [x11, x8]
  401f90:	add	x9, x9, x10, lsl #2
  401f94:	br	x9
  401f98:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  401f9c:	mov	w9, #0x1                   	// #1
  401fa0:	strb	w9, [x8, #707]
  401fa4:	mov	w8, w25
  401fa8:	b	401f24 <ferror@plt+0x544>
  401fac:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  401fb0:	strb	wzr, [x8, #704]
  401fb4:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  401fb8:	mov	w9, #0x1                   	// #1
  401fbc:	strb	w9, [x8, #705]
  401fc0:	b	402070 <ferror@plt+0x690>
  401fc4:	mov	w8, #0x1                   	// #1
  401fc8:	mov	w26, #0x1                   	// #1
  401fcc:	b	401f24 <ferror@plt+0x544>
  401fd0:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  401fd4:	ldr	x8, [x8, #648]
  401fd8:	adrp	x1, 40a000 <ferror@plt+0x8620>
  401fdc:	mov	w2, #0x5                   	// #5
  401fe0:	mov	x0, xzr
  401fe4:	add	x1, x1, #0xe16
  401fe8:	str	x8, [sp, #8]
  401fec:	bl	401970 <dcgettext@plt>
  401ff0:	mov	x4, x0
  401ff4:	ldr	x0, [sp, #8]
  401ff8:	mov	x2, #0xffffffffffffffff    	// #-1
  401ffc:	mov	x1, xzr
  402000:	mov	x3, x22
  402004:	mov	w5, wzr
  402008:	bl	409650 <ferror@plt+0x7c70>
  40200c:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402010:	ldr	x8, [x8, #648]
  402014:	tst	x0, #0x7
  402018:	str	x8, [sp, #8]
  40201c:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402020:	str	x0, [x8, #696]
  402024:	mov	w8, w25
  402028:	b.eq	401f24 <ferror@plt+0x544>  // b.none
  40202c:	b	4023f4 <ferror@plt+0xa14>
  402030:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402034:	strb	wzr, [x8, #704]
  402038:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  40203c:	strb	wzr, [x8, #705]
  402040:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402044:	mov	w9, #0x1                   	// #1
  402048:	strb	w9, [x8, #706]
  40204c:	mov	w8, w25
  402050:	b	401f24 <ferror@plt+0x544>
  402054:	mov	w8, wzr
  402058:	b	401f24 <ferror@plt+0x544>
  40205c:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402060:	mov	w9, #0x1                   	// #1
  402064:	strb	w9, [x8, #704]
  402068:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  40206c:	strb	wzr, [x8, #705]
  402070:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402074:	strb	wzr, [x8, #706]
  402078:	mov	w8, w25
  40207c:	b	401f24 <ferror@plt+0x544>
  402080:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402084:	mov	w9, #0x1                   	// #1
  402088:	strb	w9, [x8, #708]
  40208c:	mov	w8, w25
  402090:	b	401f24 <ferror@plt+0x544>
  402094:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402098:	mov	w9, #0x1                   	// #1
  40209c:	strb	w9, [x8, #709]
  4020a0:	mov	w8, w25
  4020a4:	b	401f24 <ferror@plt+0x544>
  4020a8:	cmn	w0, #0x1
  4020ac:	b.ne	40239c <ferror@plt+0x9bc>  // b.any
  4020b0:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  4020b4:	ldr	x8, [x8, #696]
  4020b8:	adrp	x9, 41c000 <ferror@plt+0x1a620>
  4020bc:	mov	w10, #0x1                   	// #1
  4020c0:	strb	w10, [x9, #712]
  4020c4:	cmp	x8, #0x201
  4020c8:	b.cs	402454 <ferror@plt+0xa74>  // b.hs, b.nlast
  4020cc:	cmp	x8, #0x0
  4020d0:	cset	w8, ne  // ne = any
  4020d4:	orr	w8, w28, w8
  4020d8:	tbnz	w8, #0, 4020e8 <ferror@plt+0x708>
  4020dc:	mov	w8, #0x200                 	// #512
  4020e0:	adrp	x9, 41c000 <ferror@plt+0x1a620>
  4020e4:	str	x8, [x9, #696]
  4020e8:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  4020ec:	ldr	x8, [x8, #696]
  4020f0:	adrp	x27, 41c000 <ferror@plt+0x1a620>
  4020f4:	eor	w9, w26, #0x1
  4020f8:	lsr	x8, x8, #2
  4020fc:	str	x8, [x27, #720]
  402100:	cbnz	w25, 402108 <ferror@plt+0x728>
  402104:	tbz	w9, #0, 4024d4 <ferror@plt+0xaf4>
  402108:	eor	w8, w28, #0x1
  40210c:	tbnz	w8, #0, 40211c <ferror@plt+0x73c>
  402110:	adrp	x10, 41c000 <ferror@plt+0x1a620>
  402114:	ldrb	w10, [x10, #709]
  402118:	cbnz	w10, 4024e0 <ferror@plt+0xb00>
  40211c:	orr	w9, w9, w8
  402120:	tbz	w9, #0, 4024ec <ferror@plt+0xb0c>
  402124:	cmp	w25, #0x0
  402128:	cset	w9, lt  // lt = tstop
  40212c:	orr	w9, w9, w8
  402130:	tbz	w9, #0, 4024f8 <ferror@plt+0xb18>
  402134:	adrp	x9, 41c000 <ferror@plt+0x1a620>
  402138:	ldrb	w9, [x9, #707]
  40213c:	orn	w9, w28, w9
  402140:	tbz	w9, #0, 402504 <ferror@plt+0xb24>
  402144:	adrp	x9, 41c000 <ferror@plt+0x1a620>
  402148:	ldrb	w9, [x9, #704]
  40214c:	orn	w9, w28, w9
  402150:	tbz	w9, #0, 402510 <ferror@plt+0xb30>
  402154:	adrp	x9, 41c000 <ferror@plt+0x1a620>
  402158:	ldrb	w9, [x9, #705]
  40215c:	orn	w9, w28, w9
  402160:	tbz	w9, #0, 40251c <ferror@plt+0xb3c>
  402164:	adrp	x9, 41c000 <ferror@plt+0x1a620>
  402168:	ldrb	w9, [x9, #706]
  40216c:	orn	w9, w28, w9
  402170:	tbz	w9, #0, 402528 <ferror@plt+0xb48>
  402174:	adrp	x9, 41c000 <ferror@plt+0x1a620>
  402178:	ldrb	w9, [x9, #708]
  40217c:	and	w8, w9, w8
  402180:	tbnz	w8, #0, 402534 <ferror@plt+0xb54>
  402184:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402188:	ldrsw	x8, [x8, #656]
  40218c:	cmp	w8, w21
  402190:	add	x21, x20, w21, sxtw #3
  402194:	b.ne	4021a4 <ferror@plt+0x7c4>  // b.any
  402198:	adrp	x9, 40b000 <ferror@plt+0x9620>
  40219c:	add	x9, x9, #0x59c
  4021a0:	str	x9, [x21], #8
  4021a4:	add	x22, x20, x8, lsl #3
  4021a8:	cmp	x22, x21
  4021ac:	b.cs	402350 <ferror@plt+0x970>  // b.hs, b.nlast
  4021b0:	cmp	w25, #0x1
  4021b4:	mov	w8, #0x2a                  	// #42
  4021b8:	mov	w9, #0x20                  	// #32
  4021bc:	adrp	x24, 40b000 <ferror@plt+0x9620>
  4021c0:	mov	w20, #0x1                   	// #1
  4021c4:	csel	w8, w9, w8, lt  // lt = tstop
  4021c8:	add	x24, x24, #0xdb
  4021cc:	stp	w8, w26, [sp, #4]
  4021d0:	b	4021ec <ferror@plt+0x80c>
  4021d4:	mov	x0, x25
  4021d8:	bl	402598 <ferror@plt+0xbb8>
  4021dc:	and	w20, w20, w0
  4021e0:	add	x22, x22, #0x8
  4021e4:	cmp	x22, x21
  4021e8:	b.cs	402354 <ferror@plt+0x974>  // b.hs, b.nlast
  4021ec:	ldr	x25, [x22]
  4021f0:	tbnz	w28, #0, 4021d4 <ferror@plt+0x7f4>
  4021f4:	add	x2, sp, #0x14
  4021f8:	mov	x0, x25
  4021fc:	mov	x1, x19
  402200:	bl	402c04 <ferror@plt+0x1224>
  402204:	tbz	w0, #0, 4022c4 <ferror@plt+0x8e4>
  402208:	mov	w1, #0x5c                  	// #92
  40220c:	mov	x0, x25
  402210:	bl	401910 <strchr@plt>
  402214:	cbnz	x0, 402228 <ferror@plt+0x848>
  402218:	mov	w1, #0xa                   	// #10
  40221c:	mov	x0, x25
  402220:	bl	401910 <strchr@plt>
  402224:	cbz	x0, 4022cc <ferror@plt+0x8ec>
  402228:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  40222c:	ldrb	w8, [x8, #709]
  402230:	eor	w23, w8, #0x1
  402234:	tbz	w26, #0, 4022d4 <ferror@plt+0x8f4>
  402238:	tbz	w23, #0, 402244 <ferror@plt+0x864>
  40223c:	mov	w0, #0x5c                  	// #92
  402240:	bl	4017b0 <putchar_unlocked@plt>
  402244:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402248:	ldr	w8, [x8, #716]
  40224c:	adrp	x9, 40a000 <ferror@plt+0x8620>
  402250:	add	x9, x9, #0x7d0
  402254:	ldr	x0, [x9, x8, lsl #3]
  402258:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  40225c:	ldr	x1, [x8, #664]
  402260:	bl	401980 <fputs_unlocked@plt>
  402264:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402268:	ldr	x2, [x8, #696]
  40226c:	cmp	x2, #0x1ff
  402270:	b.hi	402284 <ferror@plt+0x8a4>  // b.pmore
  402274:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402278:	mov	w0, #0x1                   	// #1
  40227c:	add	x1, x1, #0xce
  402280:	bl	401780 <__printf_chk@plt>
  402284:	adrp	x26, 41c000 <ferror@plt+0x1a620>
  402288:	ldr	x1, [x26, #664]
  40228c:	adrp	x0, 40b000 <ferror@plt+0x9620>
  402290:	add	x0, x0, #0xd3
  402294:	bl	401980 <fputs_unlocked@plt>
  402298:	and	w1, w23, #0x1
  40229c:	mov	x0, x25
  4022a0:	bl	402d68 <ferror@plt+0x1388>
  4022a4:	ldr	x1, [x26, #664]
  4022a8:	adrp	x0, 40b000 <ferror@plt+0x9620>
  4022ac:	add	x0, x0, #0xd6
  4022b0:	bl	401980 <fputs_unlocked@plt>
  4022b4:	ldr	w8, [sp, #8]
  4022b8:	orn	w8, w8, w23
  4022bc:	tbz	w8, #0, 4022d8 <ferror@plt+0x8f8>
  4022c0:	b	4022e0 <ferror@plt+0x900>
  4022c4:	mov	w20, wzr
  4022c8:	b	4021e0 <ferror@plt+0x800>
  4022cc:	mov	w23, wzr
  4022d0:	tbnz	w26, #0, 402238 <ferror@plt+0x858>
  4022d4:	tbz	w23, #0, 4022e0 <ferror@plt+0x900>
  4022d8:	mov	w0, #0x5c                  	// #92
  4022dc:	bl	4017b0 <putchar_unlocked@plt>
  4022e0:	ldr	x8, [x27, #720]
  4022e4:	cmp	x8, #0x2
  4022e8:	b.cc	402310 <ferror@plt+0x930>  // b.lo, b.ul, b.last
  4022ec:	mov	x26, xzr
  4022f0:	ldrb	w2, [x19, x26]
  4022f4:	mov	w0, #0x1                   	// #1
  4022f8:	mov	x1, x24
  4022fc:	bl	401780 <__printf_chk@plt>
  402300:	ldr	x8, [x27, #720]
  402304:	add	x26, x26, #0x1
  402308:	cmp	x26, x8, lsr #1
  40230c:	b.cc	4022f0 <ferror@plt+0x910>  // b.lo, b.ul, b.last
  402310:	ldr	w26, [sp, #8]
  402314:	tbnz	w26, #0, 402334 <ferror@plt+0x954>
  402318:	mov	w0, #0x20                  	// #32
  40231c:	bl	4017b0 <putchar_unlocked@plt>
  402320:	ldr	w0, [sp, #4]
  402324:	bl	4017b0 <putchar_unlocked@plt>
  402328:	and	w1, w23, #0x1
  40232c:	mov	x0, x25
  402330:	bl	402d68 <ferror@plt+0x1388>
  402334:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402338:	ldrb	w8, [x8, #709]
  40233c:	cmp	w8, #0x0
  402340:	mov	w8, #0xa                   	// #10
  402344:	csel	w0, wzr, w8, ne  // ne = any
  402348:	bl	4017b0 <putchar_unlocked@plt>
  40234c:	b	4021e0 <ferror@plt+0x800>
  402350:	mov	w20, #0x1                   	// #1
  402354:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402358:	ldrb	w8, [x8, #728]
  40235c:	tbz	w8, #0, 402374 <ferror@plt+0x994>
  402360:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402364:	ldr	x0, [x8, #672]
  402368:	bl	409dac <ferror@plt+0x83cc>
  40236c:	cmn	w0, #0x1
  402370:	b.eq	402560 <ferror@plt+0xb80>  // b.none
  402374:	mvn	w8, w20
  402378:	ldp	x20, x19, [sp, #176]
  40237c:	ldp	x22, x21, [sp, #160]
  402380:	ldp	x24, x23, [sp, #144]
  402384:	ldp	x26, x25, [sp, #128]
  402388:	ldp	x28, x27, [sp, #112]
  40238c:	ldp	x29, x30, [sp, #96]
  402390:	and	w0, w8, #0x1
  402394:	add	sp, sp, #0xc0
  402398:	ret
  40239c:	cmn	w0, #0x3
  4023a0:	b.ne	4023e4 <ferror@plt+0xa04>  // b.any
  4023a4:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  4023a8:	ldr	x0, [x8, #664]
  4023ac:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  4023b0:	ldr	x3, [x8, #520]
  4023b4:	adrp	x1, 40a000 <ferror@plt+0x8620>
  4023b8:	adrp	x2, 40a000 <ferror@plt+0x8620>
  4023bc:	adrp	x4, 40a000 <ferror@plt+0x8620>
  4023c0:	adrp	x5, 40a000 <ferror@plt+0x8620>
  4023c4:	add	x1, x1, #0xdf6
  4023c8:	add	x2, x2, #0xe56
  4023cc:	add	x4, x4, #0xe64
  4023d0:	add	x5, x5, #0xe72
  4023d4:	mov	x6, xzr
  4023d8:	bl	409208 <ferror@plt+0x7828>
  4023dc:	mov	w0, wzr
  4023e0:	bl	401660 <exit@plt>
  4023e4:	cmn	w0, #0x2
  4023e8:	b.ne	40244c <ferror@plt+0xa6c>  // b.any
  4023ec:	mov	w0, wzr
  4023f0:	bl	401afc <ferror@plt+0x11c>
  4023f4:	adrp	x1, 40a000 <ferror@plt+0x8620>
  4023f8:	add	x1, x1, #0xe25
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	mov	x0, xzr
  402404:	bl	401970 <dcgettext@plt>
  402408:	mov	x19, x0
  40240c:	ldr	x0, [sp, #8]
  402410:	bl	4089a0 <ferror@plt+0x6fc0>
  402414:	mov	x3, x0
  402418:	mov	w0, wzr
  40241c:	mov	w1, wzr
  402420:	mov	x2, x19
  402424:	bl	401670 <error@plt>
  402428:	adrp	x1, 40a000 <ferror@plt+0x8620>
  40242c:	add	x1, x1, #0xe38
  402430:	mov	w2, #0x5                   	// #5
  402434:	mov	x0, xzr
  402438:	bl	401970 <dcgettext@plt>
  40243c:	mov	x2, x0
  402440:	mov	w0, #0x1                   	// #1
  402444:	mov	w1, wzr
  402448:	bl	401670 <error@plt>
  40244c:	mov	w0, #0x1                   	// #1
  402450:	bl	401afc <ferror@plt+0x11c>
  402454:	adrp	x1, 40a000 <ferror@plt+0x8620>
  402458:	add	x1, x1, #0xe25
  40245c:	mov	w2, #0x5                   	// #5
  402460:	mov	x0, xzr
  402464:	bl	401970 <dcgettext@plt>
  402468:	mov	x19, x0
  40246c:	ldr	x0, [sp, #8]
  402470:	bl	4089a0 <ferror@plt+0x6fc0>
  402474:	mov	x3, x0
  402478:	mov	w0, wzr
  40247c:	mov	w1, wzr
  402480:	mov	x2, x19
  402484:	bl	401670 <error@plt>
  402488:	adrp	x1, 40a000 <ferror@plt+0x8620>
  40248c:	add	x1, x1, #0xe7f
  402490:	mov	w2, #0x5                   	// #5
  402494:	mov	x0, xzr
  402498:	bl	401970 <dcgettext@plt>
  40249c:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  4024a0:	ldr	w8, [x8, #716]
  4024a4:	adrp	x9, 40a000 <ferror@plt+0x8620>
  4024a8:	add	x9, x9, #0x7c0
  4024ac:	mov	x19, x0
  4024b0:	ldr	x8, [x9, x8, lsl #3]
  4024b4:	mov	x0, x8
  4024b8:	bl	4089a0 <ferror@plt+0x6fc0>
  4024bc:	mov	x3, x0
  4024c0:	mov	w0, #0x1                   	// #1
  4024c4:	mov	w4, #0x200                 	// #512
  4024c8:	mov	w1, wzr
  4024cc:	mov	x2, x19
  4024d0:	bl	401670 <error@plt>
  4024d4:	adrp	x1, 40a000 <ferror@plt+0x8620>
  4024d8:	add	x1, x1, #0xea8
  4024dc:	b	40253c <ferror@plt+0xb5c>
  4024e0:	adrp	x1, 40a000 <ferror@plt+0x8620>
  4024e4:	add	x1, x1, #0xecb
  4024e8:	b	40253c <ferror@plt+0xb5c>
  4024ec:	adrp	x1, 40a000 <ferror@plt+0x8620>
  4024f0:	add	x1, x1, #0xf07
  4024f4:	b	40253c <ferror@plt+0xb5c>
  4024f8:	adrp	x1, 40a000 <ferror@plt+0x8620>
  4024fc:	add	x1, x1, #0xf40
  402500:	b	40253c <ferror@plt+0xb5c>
  402504:	adrp	x1, 40a000 <ferror@plt+0x8620>
  402508:	add	x1, x1, #0xf89
  40250c:	b	40253c <ferror@plt+0xb5c>
  402510:	adrp	x1, 40a000 <ferror@plt+0x8620>
  402514:	add	x1, x1, #0xfd1
  402518:	b	40253c <ferror@plt+0xb5c>
  40251c:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402520:	add	x1, x1, #0x11
  402524:	b	40253c <ferror@plt+0xb5c>
  402528:	adrp	x1, 40b000 <ferror@plt+0x9620>
  40252c:	add	x1, x1, #0x4f
  402530:	b	40253c <ferror@plt+0xb5c>
  402534:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402538:	add	x1, x1, #0x8e
  40253c:	mov	w2, #0x5                   	// #5
  402540:	mov	x0, xzr
  402544:	bl	401970 <dcgettext@plt>
  402548:	mov	x2, x0
  40254c:	mov	w0, wzr
  402550:	mov	w1, wzr
  402554:	bl	401670 <error@plt>
  402558:	mov	w0, #0x1                   	// #1
  40255c:	bl	401afc <ferror@plt+0x11c>
  402560:	bl	4019c0 <__errno_location@plt>
  402564:	ldr	w19, [x0]
  402568:	adrp	x1, 40b000 <ferror@plt+0x9620>
  40256c:	add	x1, x1, #0xe0
  402570:	mov	w2, #0x5                   	// #5
  402574:	mov	x0, xzr
  402578:	bl	401970 <dcgettext@plt>
  40257c:	mov	x2, x0
  402580:	mov	w0, #0x1                   	// #1
  402584:	mov	w1, w19
  402588:	bl	401670 <error@plt>
  40258c:	add	x8, x0, #0x7
  402590:	and	x0, x8, #0xfffffffffffffff8
  402594:	ret
  402598:	sub	sp, sp, #0x100
  40259c:	stp	x29, x30, [sp, #160]
  4025a0:	add	x29, sp, #0xa0
  4025a4:	stp	x20, x19, [sp, #240]
  4025a8:	mov	x19, x0
  4025ac:	sub	x0, x29, #0x48
  4025b0:	stp	x28, x27, [sp, #176]
  4025b4:	stp	x26, x25, [sp, #192]
  4025b8:	stp	x24, x23, [sp, #208]
  4025bc:	stp	x22, x21, [sp, #224]
  4025c0:	bl	40258c <ferror@plt+0xbac>
  4025c4:	adrp	x1, 40b000 <ferror@plt+0x9620>
  4025c8:	mov	x24, x0
  4025cc:	add	x1, x1, #0x59c
  4025d0:	mov	x0, x19
  4025d4:	bl	4018a0 <strcmp@plt>
  4025d8:	mov	w23, w0
  4025dc:	cbz	w0, 4025fc <ferror@plt+0xc1c>
  4025e0:	adrp	x1, 40b000 <ferror@plt+0x9620>
  4025e4:	add	x1, x1, #0x32c
  4025e8:	mov	x0, x19
  4025ec:	bl	40733c <ferror@plt+0x595c>
  4025f0:	cbz	x0, 4029c8 <ferror@plt+0xfe8>
  4025f4:	mov	x25, x0
  4025f8:	b	402628 <ferror@plt+0xc48>
  4025fc:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402600:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402604:	mov	w9, #0x1                   	// #1
  402608:	add	x1, x1, #0xe0
  40260c:	mov	w2, #0x5                   	// #5
  402610:	mov	x0, xzr
  402614:	strb	w9, [x8, #728]
  402618:	bl	401970 <dcgettext@plt>
  40261c:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402620:	ldr	x25, [x8, #672]
  402624:	mov	x19, x0
  402628:	mov	w21, wzr
  40262c:	mov	x26, xzr
  402630:	mov	w28, wzr
  402634:	mov	x20, xzr
  402638:	mov	x22, xzr
  40263c:	stp	xzr, xzr, [sp, #24]
  402640:	stp	xzr, xzr, [sp, #72]
  402644:	adds	x26, x26, #0x1
  402648:	b.cs	402bc8 <ferror@plt+0x11e8>  // b.hs, b.nlast
  40264c:	add	x0, sp, #0x50
  402650:	add	x1, sp, #0x48
  402654:	mov	x2, x25
  402658:	bl	4018e0 <getline@plt>
  40265c:	subs	x8, x0, #0x1
  402660:	b.lt	402680 <ferror@plt+0xca0>  // b.tstop
  402664:	ldr	x9, [sp, #80]
  402668:	ldrb	w10, [x9]
  40266c:	cmp	w10, #0x23
  402670:	b.ne	40268c <ferror@plt+0xcac>  // b.any
  402674:	mov	w8, wzr
  402678:	tbz	w8, #0, 40290c <ferror@plt+0xf2c>
  40267c:	b	402968 <ferror@plt+0xf88>
  402680:	mov	w8, #0x1                   	// #1
  402684:	tbz	w8, #0, 40290c <ferror@plt+0xf2c>
  402688:	b	402968 <ferror@plt+0xf88>
  40268c:	ldrb	w10, [x9, x8]
  402690:	mov	x1, x0
  402694:	cmp	w10, #0xa
  402698:	b.ne	4026a4 <ferror@plt+0xcc4>  // b.any
  40269c:	mov	x1, x8
  4026a0:	strb	wzr, [x9, x8]
  4026a4:	ldr	x0, [sp, #80]
  4026a8:	add	x2, sp, #0x30
  4026ac:	add	x3, sp, #0x3c
  4026b0:	add	x4, sp, #0x40
  4026b4:	bl	402df8 <ferror@plt+0x1418>
  4026b8:	tbz	w0, #0, 4026e8 <ferror@plt+0xd08>
  4026bc:	cbnz	w23, 4026d4 <ferror@plt+0xcf4>
  4026c0:	ldr	x0, [sp, #64]
  4026c4:	adrp	x1, 40b000 <ferror@plt+0x9620>
  4026c8:	add	x1, x1, #0x59c
  4026cc:	bl	4018a0 <strcmp@plt>
  4026d0:	cbz	w0, 4026e8 <ferror@plt+0xd08>
  4026d4:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  4026d8:	ldrb	w8, [x8, #704]
  4026dc:	tbz	w8, #0, 402754 <ferror@plt+0xd74>
  4026e0:	mov	w28, wzr
  4026e4:	b	402768 <ferror@plt+0xd88>
  4026e8:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  4026ec:	ldrb	w8, [x8, #705]
  4026f0:	add	x22, x22, #0x1
  4026f4:	cmp	w8, #0x1
  4026f8:	b.ne	402744 <ferror@plt+0xd64>  // b.any
  4026fc:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402700:	mov	w2, #0x5                   	// #5
  402704:	mov	x0, xzr
  402708:	add	x1, x1, #0x2d2
  40270c:	bl	401970 <dcgettext@plt>
  402710:	mov	x27, x0
  402714:	mov	w1, #0x3                   	// #3
  402718:	mov	w0, wzr
  40271c:	mov	x2, x19
  402720:	bl	408820 <ferror@plt+0x6e40>
  402724:	adrp	x5, 40a000 <ferror@plt+0x8620>
  402728:	mov	x3, x0
  40272c:	mov	w0, wzr
  402730:	mov	w1, wzr
  402734:	mov	x2, x27
  402738:	mov	x4, x26
  40273c:	add	x5, x5, #0x8be
  402740:	bl	401670 <error@plt>
  402744:	mov	w8, wzr
  402748:	add	x20, x20, #0x1
  40274c:	tbz	w8, #0, 40290c <ferror@plt+0xf2c>
  402750:	b	402968 <ferror@plt+0xf88>
  402754:	ldr	x0, [sp, #64]
  402758:	mov	w1, #0xa                   	// #10
  40275c:	bl	401910 <strchr@plt>
  402760:	cmp	x0, #0x0
  402764:	cset	w28, ne  // ne = any
  402768:	ldr	x27, [sp, #64]
  40276c:	add	x2, sp, #0x2c
  402770:	mov	x1, x24
  402774:	mov	x0, x27
  402778:	bl	402c04 <ferror@plt+0x1224>
  40277c:	tbz	w0, #0, 402814 <ferror@plt+0xe34>
  402780:	ldrb	w8, [sp, #44]
  402784:	cbz	w8, 402794 <ferror@plt+0xdb4>
  402788:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  40278c:	ldrb	w8, [x8, #707]
  402790:	cbnz	w8, 402900 <ferror@plt+0xf20>
  402794:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402798:	ldr	x8, [x8, #720]
  40279c:	stp	x19, x20, [sp, #8]
  4027a0:	mov	w19, w21
  4027a4:	lsr	x21, x8, #1
  4027a8:	cbz	x21, 402870 <ferror@plt+0xe90>
  4027ac:	bl	4016d0 <__ctype_tolower_loc@plt>
  4027b0:	ldr	x9, [sp, #48]
  4027b4:	ldr	x8, [x0]
  4027b8:	adrp	x13, 40b000 <ferror@plt+0x9620>
  4027bc:	mov	x20, xzr
  4027c0:	add	x9, x9, #0x1
  4027c4:	add	x13, x13, #0x48f
  4027c8:	ldrb	w10, [x24, x20]
  4027cc:	ldurb	w11, [x9, #-1]
  4027d0:	lsr	x12, x10, #4
  4027d4:	ldr	w11, [x8, x11, lsl #2]
  4027d8:	ldrb	w12, [x13, x12]
  4027dc:	cmp	w11, w12
  4027e0:	b.ne	402874 <ferror@plt+0xe94>  // b.any
  4027e4:	ldrb	w11, [x9]
  4027e8:	and	x10, x10, #0xf
  4027ec:	ldrb	w10, [x13, x10]
  4027f0:	ldr	w11, [x8, x11, lsl #2]
  4027f4:	cmp	w11, w10
  4027f8:	b.ne	402874 <ferror@plt+0xe94>  // b.any
  4027fc:	add	x20, x20, #0x1
  402800:	cmp	x21, x20
  402804:	add	x9, x9, #0x2
  402808:	b.ne	4027c8 <ferror@plt+0xde8>  // b.any
  40280c:	mov	x20, x21
  402810:	b	402874 <ferror@plt+0xe94>
  402814:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402818:	ldr	x9, [sp, #32]
  40281c:	ldrb	w8, [x8, #704]
  402820:	add	x9, x9, #0x1
  402824:	str	x9, [sp, #32]
  402828:	tbnz	w8, #0, 402900 <ferror@plt+0xf20>
  40282c:	cbz	w28, 402838 <ferror@plt+0xe58>
  402830:	mov	w0, #0x5c                  	// #92
  402834:	bl	4017b0 <putchar_unlocked@plt>
  402838:	mov	x0, x27
  40283c:	mov	w1, w28
  402840:	bl	402d68 <ferror@plt+0x1388>
  402844:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402848:	mov	w2, #0x5                   	// #5
  40284c:	mov	x0, xzr
  402850:	add	x1, x1, #0x301
  402854:	bl	401970 <dcgettext@plt>
  402858:	adrp	x1, 40b000 <ferror@plt+0x9620>
  40285c:	mov	x2, x0
  402860:	mov	w0, #0x1                   	// #1
  402864:	add	x1, x1, #0x988
  402868:	bl	401780 <__printf_chk@plt>
  40286c:	b	402900 <ferror@plt+0xf20>
  402870:	mov	x20, xzr
  402874:	cmp	x20, x21
  402878:	cset	w9, eq  // eq = none
  40287c:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402880:	orr	w19, w19, w9
  402884:	ldr	x9, [sp, #24]
  402888:	ldrb	w8, [x8, #704]
  40288c:	cinc	x9, x9, ne  // ne = any
  402890:	str	x9, [sp, #24]
  402894:	tbnz	w8, #0, 4028f4 <ferror@plt+0xf14>
  402898:	cmp	x20, x21
  40289c:	b.ne	4028ac <ferror@plt+0xecc>  // b.any
  4028a0:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  4028a4:	ldrb	w8, [x8, #706]
  4028a8:	tbnz	w8, #0, 4028c4 <ferror@plt+0xee4>
  4028ac:	cbz	w28, 4028b8 <ferror@plt+0xed8>
  4028b0:	mov	w0, #0x5c                  	// #92
  4028b4:	bl	4017b0 <putchar_unlocked@plt>
  4028b8:	mov	x0, x27
  4028bc:	mov	w1, w28
  4028c0:	bl	402d68 <ferror@plt+0x1388>
  4028c4:	cmp	x20, x21
  4028c8:	b.eq	402928 <ferror@plt+0xf48>  // b.none
  4028cc:	adrp	x1, 40b000 <ferror@plt+0x9620>
  4028d0:	mov	w2, #0x5                   	// #5
  4028d4:	mov	x0, xzr
  4028d8:	add	x1, x1, #0x315
  4028dc:	bl	401970 <dcgettext@plt>
  4028e0:	adrp	x1, 40b000 <ferror@plt+0x9620>
  4028e4:	mov	x2, x0
  4028e8:	mov	w0, #0x1                   	// #1
  4028ec:	add	x1, x1, #0x988
  4028f0:	bl	401780 <__printf_chk@plt>
  4028f4:	ldr	x20, [sp, #16]
  4028f8:	mov	w21, w19
  4028fc:	ldr	x19, [sp, #8]
  402900:	mov	w8, wzr
  402904:	mov	w28, #0x1                   	// #1
  402908:	tbnz	w8, #0, 402968 <ferror@plt+0xf88>
  40290c:	mov	x0, x25
  402910:	bl	401920 <feof_unlocked@plt>
  402914:	cbnz	w0, 402968 <ferror@plt+0xf88>
  402918:	mov	x0, x25
  40291c:	bl	401680 <ferror_unlocked@plt>
  402920:	cbz	w0, 402644 <ferror@plt+0xc64>
  402924:	b	402968 <ferror@plt+0xf88>
  402928:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  40292c:	ldrb	w8, [x8, #706]
  402930:	ldr	x20, [sp, #16]
  402934:	mov	w21, w19
  402938:	tbnz	w8, #0, 4028fc <ferror@plt+0xf1c>
  40293c:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402940:	mov	w2, #0x5                   	// #5
  402944:	mov	x0, xzr
  402948:	add	x1, x1, #0x31c
  40294c:	bl	401970 <dcgettext@plt>
  402950:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402954:	mov	x2, x0
  402958:	mov	w0, #0x1                   	// #1
  40295c:	add	x1, x1, #0x988
  402960:	bl	401780 <__printf_chk@plt>
  402964:	b	4028fc <ferror@plt+0xf1c>
  402968:	ldr	x0, [sp, #80]
  40296c:	bl	4018f0 <free@plt>
  402970:	mov	x0, x25
  402974:	bl	401680 <ferror_unlocked@plt>
  402978:	cbz	w0, 4029b8 <ferror@plt+0xfd8>
  40297c:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402980:	add	x1, x1, #0x31f
  402984:	mov	w2, #0x5                   	// #5
  402988:	mov	x0, xzr
  40298c:	bl	401970 <dcgettext@plt>
  402990:	mov	x20, x0
  402994:	mov	w1, #0x3                   	// #3
  402998:	mov	w0, wzr
  40299c:	mov	x2, x19
  4029a0:	bl	408820 <ferror@plt+0x6e40>
  4029a4:	mov	x3, x0
  4029a8:	mov	w0, wzr
  4029ac:	mov	w1, wzr
  4029b0:	mov	x2, x20
  4029b4:	b	4029f4 <ferror@plt+0x1014>
  4029b8:	cbz	w23, 402a20 <ferror@plt+0x1040>
  4029bc:	mov	x0, x25
  4029c0:	bl	409dac <ferror@plt+0x83cc>
  4029c4:	cbz	w0, 402a20 <ferror@plt+0x1040>
  4029c8:	bl	4019c0 <__errno_location@plt>
  4029cc:	ldr	w20, [x0]
  4029d0:	mov	w1, #0x3                   	// #3
  4029d4:	mov	w0, wzr
  4029d8:	mov	x2, x19
  4029dc:	bl	408820 <ferror@plt+0x6e40>
  4029e0:	adrp	x2, 40b000 <ferror@plt+0x9620>
  4029e4:	mov	x3, x0
  4029e8:	add	x2, x2, #0x544
  4029ec:	mov	w0, wzr
  4029f0:	mov	w1, w20
  4029f4:	bl	401670 <error@plt>
  4029f8:	mov	w8, wzr
  4029fc:	ldp	x20, x19, [sp, #240]
  402a00:	ldp	x22, x21, [sp, #224]
  402a04:	ldp	x24, x23, [sp, #208]
  402a08:	ldp	x26, x25, [sp, #192]
  402a0c:	ldp	x28, x27, [sp, #176]
  402a10:	ldp	x29, x30, [sp, #160]
  402a14:	and	w0, w8, #0x1
  402a18:	add	sp, sp, #0x100
  402a1c:	ret
  402a20:	tbz	w28, #0, 402b4c <ferror@plt+0x116c>
  402a24:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402a28:	ldrb	w8, [x8, #704]
  402a2c:	tbnz	w8, #0, 402b44 <ferror@plt+0x1164>
  402a30:	cbz	x22, 402a70 <ferror@plt+0x1090>
  402a34:	mov	x0, x22
  402a38:	bl	403128 <ferror@plt+0x1748>
  402a3c:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402a40:	adrp	x2, 40b000 <ferror@plt+0x9620>
  402a44:	add	x1, x1, #0x360
  402a48:	add	x2, x2, #0x38a
  402a4c:	mov	w4, #0x5                   	// #5
  402a50:	mov	x0, xzr
  402a54:	mov	x3, x22
  402a58:	bl	401950 <dcngettext@plt>
  402a5c:	mov	x2, x0
  402a60:	mov	w0, wzr
  402a64:	mov	w1, wzr
  402a68:	mov	x3, x22
  402a6c:	bl	401670 <error@plt>
  402a70:	ldr	x22, [sp, #32]
  402a74:	cbz	x22, 402ab4 <ferror@plt+0x10d4>
  402a78:	mov	x0, x22
  402a7c:	bl	403128 <ferror@plt+0x1748>
  402a80:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402a84:	adrp	x2, 40b000 <ferror@plt+0x9620>
  402a88:	add	x1, x1, #0x3b6
  402a8c:	add	x2, x2, #0x3e1
  402a90:	mov	w4, #0x5                   	// #5
  402a94:	mov	x0, xzr
  402a98:	mov	x3, x22
  402a9c:	bl	401950 <dcngettext@plt>
  402aa0:	mov	x2, x0
  402aa4:	mov	w0, wzr
  402aa8:	mov	w1, wzr
  402aac:	mov	x3, x22
  402ab0:	bl	401670 <error@plt>
  402ab4:	ldr	x22, [sp, #24]
  402ab8:	cbz	x22, 402af8 <ferror@plt+0x1118>
  402abc:	mov	x0, x22
  402ac0:	bl	403128 <ferror@plt+0x1748>
  402ac4:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402ac8:	adrp	x2, 40b000 <ferror@plt+0x9620>
  402acc:	add	x1, x1, #0x40d
  402ad0:	add	x2, x2, #0x43a
  402ad4:	mov	w4, #0x5                   	// #5
  402ad8:	mov	x0, xzr
  402adc:	mov	x3, x22
  402ae0:	bl	401950 <dcngettext@plt>
  402ae4:	mov	x2, x0
  402ae8:	mov	w0, wzr
  402aec:	mov	w1, wzr
  402af0:	mov	x3, x22
  402af4:	bl	401670 <error@plt>
  402af8:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402afc:	ldrb	w8, [x8, #707]
  402b00:	orn	w8, w21, w8
  402b04:	tbnz	w8, #0, 402b44 <ferror@plt+0x1164>
  402b08:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402b0c:	add	x1, x1, #0x468
  402b10:	mov	w2, #0x5                   	// #5
  402b14:	mov	x0, xzr
  402b18:	bl	401970 <dcgettext@plt>
  402b1c:	mov	x22, x0
  402b20:	mov	w1, #0x3                   	// #3
  402b24:	mov	w0, wzr
  402b28:	mov	x2, x19
  402b2c:	bl	408820 <ferror@plt+0x6e40>
  402b30:	mov	x3, x0
  402b34:	mov	w0, wzr
  402b38:	mov	w1, wzr
  402b3c:	mov	x2, x22
  402b40:	bl	401670 <error@plt>
  402b44:	tbz	w28, #0, 4029f8 <ferror@plt+0x1018>
  402b48:	b	402b94 <ferror@plt+0x11b4>
  402b4c:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402b50:	add	x1, x1, #0x32e
  402b54:	mov	w2, #0x5                   	// #5
  402b58:	mov	x0, xzr
  402b5c:	bl	401970 <dcgettext@plt>
  402b60:	mov	x22, x0
  402b64:	mov	w1, #0x3                   	// #3
  402b68:	mov	w0, wzr
  402b6c:	mov	x2, x19
  402b70:	bl	408820 <ferror@plt+0x6e40>
  402b74:	adrp	x4, 40a000 <ferror@plt+0x8620>
  402b78:	mov	x3, x0
  402b7c:	add	x4, x4, #0x8be
  402b80:	mov	w0, wzr
  402b84:	mov	w1, wzr
  402b88:	mov	x2, x22
  402b8c:	bl	401670 <error@plt>
  402b90:	tbz	w28, #0, 4029f8 <ferror@plt+0x1018>
  402b94:	ldp	x9, x8, [sp, #24]
  402b98:	orr	x8, x9, x8
  402b9c:	cmp	x8, #0x0
  402ba0:	cset	w8, ne  // ne = any
  402ba4:	orn	w8, w8, w21
  402ba8:	tbnz	w8, #0, 4029f8 <ferror@plt+0x1018>
  402bac:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402bb0:	ldrb	w8, [x8, #708]
  402bb4:	cmp	x20, #0x0
  402bb8:	cset	w9, eq  // eq = none
  402bbc:	eor	w8, w8, #0x1
  402bc0:	orr	w8, w9, w8
  402bc4:	b	4029fc <ferror@plt+0x101c>
  402bc8:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402bcc:	add	x1, x1, #0x2b6
  402bd0:	mov	w2, #0x5                   	// #5
  402bd4:	mov	x0, xzr
  402bd8:	bl	401970 <dcgettext@plt>
  402bdc:	mov	x20, x0
  402be0:	mov	w1, #0x3                   	// #3
  402be4:	mov	w0, wzr
  402be8:	mov	x2, x19
  402bec:	bl	408820 <ferror@plt+0x6e40>
  402bf0:	mov	x3, x0
  402bf4:	mov	w0, #0x1                   	// #1
  402bf8:	mov	w1, wzr
  402bfc:	mov	x2, x20
  402c00:	bl	401670 <error@plt>
  402c04:	stp	x29, x30, [sp, #-64]!
  402c08:	stp	x22, x21, [sp, #32]
  402c0c:	mov	x22, x1
  402c10:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402c14:	add	x1, x1, #0x59c
  402c18:	str	x23, [sp, #16]
  402c1c:	stp	x20, x19, [sp, #48]
  402c20:	mov	x29, sp
  402c24:	mov	x23, x2
  402c28:	mov	x19, x0
  402c2c:	bl	4018a0 <strcmp@plt>
  402c30:	mov	w21, w0
  402c34:	strb	wzr, [x23]
  402c38:	cbz	w0, 402c80 <ferror@plt+0x12a0>
  402c3c:	adrp	x1, 40b000 <ferror@plt+0x9620>
  402c40:	add	x1, x1, #0x32c
  402c44:	mov	x0, x19
  402c48:	bl	40733c <ferror@plt+0x595c>
  402c4c:	mov	x20, x0
  402c50:	cbnz	x0, 402c94 <ferror@plt+0x12b4>
  402c54:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402c58:	ldrb	w8, [x8, #707]
  402c5c:	cmp	w8, #0x1
  402c60:	b.ne	402d18 <ferror@plt+0x1338>  // b.any
  402c64:	bl	4019c0 <__errno_location@plt>
  402c68:	ldr	w8, [x0]
  402c6c:	cmp	w8, #0x2
  402c70:	b.ne	402d18 <ferror@plt+0x1338>  // b.any
  402c74:	mov	w0, #0x1                   	// #1
  402c78:	strb	w0, [x23]
  402c7c:	b	402d4c <ferror@plt+0x136c>
  402c80:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402c84:	ldr	x20, [x8, #672]
  402c88:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402c8c:	mov	w9, #0x1                   	// #1
  402c90:	strb	w9, [x8, #728]
  402c94:	mov	w1, #0x2                   	// #2
  402c98:	mov	x0, x20
  402c9c:	bl	407308 <ferror@plt+0x5928>
  402ca0:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402ca4:	ldr	x8, [x8, #696]
  402ca8:	mov	x0, x20
  402cac:	mov	x1, x22
  402cb0:	lsr	x2, x8, #3
  402cb4:	bl	406d6c <ferror@plt+0x538c>
  402cb8:	cbz	w0, 402d08 <ferror@plt+0x1328>
  402cbc:	bl	4019c0 <__errno_location@plt>
  402cc0:	ldr	w21, [x0]
  402cc4:	mov	w1, #0x3                   	// #3
  402cc8:	mov	w0, wzr
  402ccc:	mov	x2, x19
  402cd0:	bl	408820 <ferror@plt+0x6e40>
  402cd4:	adrp	x2, 40b000 <ferror@plt+0x9620>
  402cd8:	mov	x3, x0
  402cdc:	add	x2, x2, #0x544
  402ce0:	mov	w0, wzr
  402ce4:	mov	w1, w21
  402ce8:	bl	401670 <error@plt>
  402cec:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402cf0:	ldr	x8, [x8, #672]
  402cf4:	cmp	x20, x8
  402cf8:	b.eq	402d48 <ferror@plt+0x1368>  // b.none
  402cfc:	mov	x0, x20
  402d00:	bl	409dac <ferror@plt+0x83cc>
  402d04:	b	402d48 <ferror@plt+0x1368>
  402d08:	cbz	w21, 402d60 <ferror@plt+0x1380>
  402d0c:	mov	x0, x20
  402d10:	bl	409dac <ferror@plt+0x83cc>
  402d14:	cbz	w0, 402d60 <ferror@plt+0x1380>
  402d18:	bl	4019c0 <__errno_location@plt>
  402d1c:	ldr	w20, [x0]
  402d20:	mov	w1, #0x3                   	// #3
  402d24:	mov	w0, wzr
  402d28:	mov	x2, x19
  402d2c:	bl	408820 <ferror@plt+0x6e40>
  402d30:	adrp	x2, 40b000 <ferror@plt+0x9620>
  402d34:	mov	x3, x0
  402d38:	add	x2, x2, #0x544
  402d3c:	mov	w0, wzr
  402d40:	mov	w1, w20
  402d44:	bl	401670 <error@plt>
  402d48:	mov	w0, wzr
  402d4c:	ldp	x20, x19, [sp, #48]
  402d50:	ldp	x22, x21, [sp, #32]
  402d54:	ldr	x23, [sp, #16]
  402d58:	ldp	x29, x30, [sp], #64
  402d5c:	ret
  402d60:	mov	w0, #0x1                   	// #1
  402d64:	b	402d4c <ferror@plt+0x136c>
  402d68:	stp	x29, x30, [sp, #-48]!
  402d6c:	stp	x20, x19, [sp, #32]
  402d70:	mov	x19, x0
  402d74:	stp	x22, x21, [sp, #16]
  402d78:	mov	x29, sp
  402d7c:	tbz	w1, #0, 402dd8 <ferror@plt+0x13f8>
  402d80:	adrp	x20, 40b000 <ferror@plt+0x9620>
  402d84:	adrp	x21, 40b000 <ferror@plt+0x9620>
  402d88:	adrp	x22, 41c000 <ferror@plt+0x1a620>
  402d8c:	add	x20, x20, #0x489
  402d90:	add	x21, x21, #0x48c
  402d94:	b	402da8 <ferror@plt+0x13c8>
  402d98:	ldr	x1, [x22, #664]
  402d9c:	mov	x0, x21
  402da0:	bl	401980 <fputs_unlocked@plt>
  402da4:	add	x19, x19, #0x1
  402da8:	ldrb	w0, [x19]
  402dac:	cmp	w0, #0xa
  402db0:	b.eq	402dcc <ferror@plt+0x13ec>  // b.none
  402db4:	cmp	w0, #0x5c
  402db8:	b.eq	402d98 <ferror@plt+0x13b8>  // b.none
  402dbc:	cbz	w0, 402de8 <ferror@plt+0x1408>
  402dc0:	bl	4017b0 <putchar_unlocked@plt>
  402dc4:	add	x19, x19, #0x1
  402dc8:	b	402da8 <ferror@plt+0x13c8>
  402dcc:	ldr	x1, [x22, #664]
  402dd0:	mov	x0, x20
  402dd4:	b	402da0 <ferror@plt+0x13c0>
  402dd8:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402ddc:	ldr	x1, [x8, #664]
  402de0:	mov	x0, x19
  402de4:	bl	401980 <fputs_unlocked@plt>
  402de8:	ldp	x20, x19, [sp, #32]
  402dec:	ldp	x22, x21, [sp, #16]
  402df0:	ldp	x29, x30, [sp], #48
  402df4:	ret
  402df8:	stp	x29, x30, [sp, #-96]!
  402dfc:	stp	x26, x25, [sp, #32]
  402e00:	stp	x24, x23, [sp, #48]
  402e04:	stp	x22, x21, [sp, #64]
  402e08:	stp	x20, x19, [sp, #80]
  402e0c:	mov	x19, x4
  402e10:	mov	x22, x3
  402e14:	mov	x24, x2
  402e18:	mov	x20, x1
  402e1c:	mov	x21, x0
  402e20:	mov	x26, xzr
  402e24:	str	x27, [sp, #16]
  402e28:	mov	x29, sp
  402e2c:	b	402e34 <ferror@plt+0x1454>
  402e30:	add	x26, x26, #0x1
  402e34:	ldrb	w8, [x21, x26]
  402e38:	cmp	w8, #0x9
  402e3c:	b.eq	402e30 <ferror@plt+0x1450>  // b.none
  402e40:	cmp	w8, #0x20
  402e44:	b.eq	402e30 <ferror@plt+0x1450>  // b.none
  402e48:	cmp	w8, #0x5c
  402e4c:	b.ne	402e5c <ferror@plt+0x147c>  // b.any
  402e50:	add	x26, x26, #0x1
  402e54:	mov	w23, #0x1                   	// #1
  402e58:	b	402e60 <ferror@plt+0x1480>
  402e5c:	mov	w23, wzr
  402e60:	add	x25, x21, x26
  402e64:	adrp	x1, 40a000 <ferror@plt+0x8620>
  402e68:	add	x1, x1, #0x8be
  402e6c:	mov	w2, #0x6                   	// #6
  402e70:	mov	x0, x25
  402e74:	bl	401750 <strncmp@plt>
  402e78:	cbz	w0, 402f8c <ferror@plt+0x15ac>
  402e7c:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402e80:	ldrb	w8, [x8, #712]
  402e84:	ldrb	w10, [x25]
  402e88:	mov	w11, #0x3                   	// #3
  402e8c:	sub	x9, x20, x26
  402e90:	cmp	w8, #0x0
  402e94:	csel	x8, x11, xzr, ne  // ne = any
  402e98:	cmp	w10, #0x5c
  402e9c:	cinc	x8, x8, eq  // eq = none
  402ea0:	cmp	x9, x8
  402ea4:	b.cc	4030fc <ferror@plt+0x171c>  // b.lo, b.ul, b.last
  402ea8:	adrp	x27, 41c000 <ferror@plt+0x1a620>
  402eac:	str	x25, [x24]
  402eb0:	str	xzr, [x27, #720]
  402eb4:	bl	4018b0 <__ctype_b_loc@plt>
  402eb8:	ldr	x8, [x0]
  402ebc:	ldrb	w9, [x25]
  402ec0:	ldrh	w9, [x8, x9, lsl #1]
  402ec4:	mov	x8, xzr
  402ec8:	tbz	w9, #12, 402ef0 <ferror@plt+0x1510>
  402ecc:	ldr	x9, [x0]
  402ed0:	add	x10, x26, x21
  402ed4:	mov	x8, xzr
  402ed8:	add	x10, x10, #0x1
  402edc:	ldrb	w11, [x10, x8]
  402ee0:	add	x8, x8, #0x1
  402ee4:	ldrh	w11, [x9, x11, lsl #1]
  402ee8:	tbnz	w11, #12, 402edc <ferror@plt+0x14fc>
  402eec:	str	x8, [x27, #720]
  402ef0:	sub	x9, x8, #0x2
  402ef4:	cmp	x9, #0x7e
  402ef8:	mov	w0, wzr
  402efc:	b.hi	403100 <ferror@plt+0x1720>  // b.pmore
  402f00:	tbnz	w8, #0, 403100 <ferror@plt+0x1720>
  402f04:	lsl	x9, x8, #2
  402f08:	adrp	x10, 41c000 <ferror@plt+0x1a620>
  402f0c:	str	x9, [x10, #696]
  402f10:	add	x25, x8, x26
  402f14:	ldrb	w8, [x21, x25]
  402f18:	cmp	w8, #0x20
  402f1c:	b.eq	402f28 <ferror@plt+0x1548>  // b.none
  402f20:	cmp	w8, #0x9
  402f24:	b.ne	4030fc <ferror@plt+0x171c>  // b.any
  402f28:	strb	wzr, [x21, x25]
  402f2c:	ldr	x0, [x24]
  402f30:	bl	403204 <ferror@plt+0x1824>
  402f34:	mov	w8, w0
  402f38:	mov	w0, wzr
  402f3c:	tbz	w8, #0, 403100 <ferror@plt+0x1720>
  402f40:	add	x8, x25, #0x1
  402f44:	sub	x9, x20, x8
  402f48:	cmp	x9, #0x1
  402f4c:	b.eq	4030c8 <ferror@plt+0x16e8>  // b.none
  402f50:	ldrb	w9, [x21, x8]
  402f54:	cmp	w9, #0x20
  402f58:	b.eq	402f64 <ferror@plt+0x1584>  // b.none
  402f5c:	cmp	w9, #0x2a
  402f60:	b.ne	4030c8 <ferror@plt+0x16e8>  // b.any
  402f64:	adrp	x10, 41c000 <ferror@plt+0x1a620>
  402f68:	ldr	w11, [x10, #512]
  402f6c:	cmp	w11, #0x1
  402f70:	b.eq	4030dc <ferror@plt+0x16fc>  // b.none
  402f74:	cmp	w9, #0x2a
  402f78:	add	x8, x25, #0x2
  402f7c:	cset	w9, eq  // eq = none
  402f80:	str	wzr, [x10, #512]
  402f84:	str	w9, [x22]
  402f88:	b	4030dc <ferror@plt+0x16fc>
  402f8c:	mov	x9, #0x201                 	// #513
  402f90:	add	x26, x26, #0x6
  402f94:	mov	w8, #0x1                   	// #1
  402f98:	movk	x9, #0x2101, lsl #32
  402f9c:	b	402fa4 <ferror@plt+0x15c4>
  402fa0:	add	x26, x26, #0x1
  402fa4:	ldrb	w27, [x21, x26]
  402fa8:	cmp	w27, #0x2d
  402fac:	b.hi	402fa0 <ferror@plt+0x15c0>  // b.pmore
  402fb0:	lsl	x10, x8, x27
  402fb4:	tst	x10, x9
  402fb8:	b.eq	402fa0 <ferror@plt+0x15c0>  // b.none
  402fbc:	adrp	x1, 40a000 <ferror@plt+0x8620>
  402fc0:	add	x1, x1, #0x7d0
  402fc4:	mov	x0, x25
  402fc8:	mov	x2, xzr
  402fcc:	mov	x3, xzr
  402fd0:	strb	wzr, [x21, x26]
  402fd4:	bl	406e88 <ferror@plt+0x54a8>
  402fd8:	tbnz	x0, #63, 4030fc <ferror@plt+0x171c>
  402fdc:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  402fe0:	cmp	w27, #0x28
  402fe4:	str	w0, [x8, #716]
  402fe8:	b.ne	40300c <ferror@plt+0x162c>  // b.any
  402fec:	mov	w8, #0x28                  	// #40
  402ff0:	strb	w8, [x21, x26]
  402ff4:	cmp	w27, #0x2d
  402ff8:	b.eq	403018 <ferror@plt+0x1638>  // b.none
  402ffc:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  403000:	mov	w9, #0x200                 	// #512
  403004:	str	x9, [x8, #696]
  403008:	b	403078 <ferror@plt+0x1698>
  40300c:	add	x26, x26, #0x1
  403010:	cmp	w27, #0x2d
  403014:	b.ne	402ffc <ferror@plt+0x161c>  // b.any
  403018:	add	x0, x21, x26
  40301c:	add	x3, x29, #0x18
  403020:	mov	x1, xzr
  403024:	mov	w2, wzr
  403028:	mov	x4, xzr
  40302c:	bl	40967c <ferror@plt+0x7c9c>
  403030:	ldr	x9, [x29, #24]
  403034:	mov	w8, wzr
  403038:	tst	x9, #0x7
  40303c:	b.ne	403074 <ferror@plt+0x1694>  // b.any
  403040:	cbnz	w0, 403074 <ferror@plt+0x1694>
  403044:	sub	x10, x9, #0x1
  403048:	cmp	x10, #0x1ff
  40304c:	b.hi	403074 <ferror@plt+0x1694>  // b.pmore
  403050:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  403054:	str	x9, [x8, #696]
  403058:	ldrb	w8, [x21, x26]
  40305c:	add	x26, x26, #0x1
  403060:	sub	w8, w8, #0x30
  403064:	cmp	w8, #0xa
  403068:	b.cc	403058 <ferror@plt+0x1678>  // b.lo, b.ul, b.last
  40306c:	sub	x26, x26, #0x1
  403070:	mov	w8, #0x1                   	// #1
  403074:	tbz	w8, #0, 4030fc <ferror@plt+0x171c>
  403078:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  40307c:	ldr	x8, [x8, #696]
  403080:	adrp	x9, 41c000 <ferror@plt+0x1a620>
  403084:	lsr	x8, x8, #2
  403088:	str	x8, [x9, #720]
  40308c:	ldrb	w8, [x21, x26]
  403090:	cmp	w8, #0x20
  403094:	cinc	x8, x26, eq  // eq = none
  403098:	ldrb	w9, [x21, x8]
  40309c:	cmp	w9, #0x28
  4030a0:	b.ne	4030fc <ferror@plt+0x171c>  // b.any
  4030a4:	add	x8, x8, #0x1
  4030a8:	add	x0, x21, x8
  4030ac:	sub	x1, x20, x8
  4030b0:	mov	x2, x24
  4030b4:	mov	x3, x19
  4030b8:	mov	w4, w23
  4030bc:	str	wzr, [x22]
  4030c0:	bl	40312c <ferror@plt+0x174c>
  4030c4:	b	403100 <ferror@plt+0x1720>
  4030c8:	adrp	x9, 41c000 <ferror@plt+0x1a620>
  4030cc:	ldr	w10, [x9, #512]
  4030d0:	cbz	w10, 4030fc <ferror@plt+0x171c>
  4030d4:	mov	w10, #0x1                   	// #1
  4030d8:	str	w10, [x9, #512]
  4030dc:	add	x0, x21, x8
  4030e0:	str	x0, [x19]
  4030e4:	cbz	w23, 403120 <ferror@plt+0x1740>
  4030e8:	sub	x1, x20, x8
  4030ec:	bl	40326c <ferror@plt+0x188c>
  4030f0:	cmp	x0, #0x0
  4030f4:	cset	w0, ne  // ne = any
  4030f8:	b	403100 <ferror@plt+0x1720>
  4030fc:	mov	w0, wzr
  403100:	ldp	x20, x19, [sp, #80]
  403104:	ldp	x22, x21, [sp, #64]
  403108:	ldp	x24, x23, [sp, #48]
  40310c:	ldp	x26, x25, [sp, #32]
  403110:	ldr	x27, [sp, #16]
  403114:	and	w0, w0, #0x1
  403118:	ldp	x29, x30, [sp], #96
  40311c:	ret
  403120:	mov	w0, #0x1                   	// #1
  403124:	b	403100 <ferror@plt+0x1720>
  403128:	ret
  40312c:	stp	x29, x30, [sp, #-48]!
  403130:	stp	x22, x21, [sp, #16]
  403134:	stp	x20, x19, [sp, #32]
  403138:	mov	x29, sp
  40313c:	cbz	x1, 4031c8 <ferror@plt+0x17e8>
  403140:	mov	x19, x2
  403144:	mov	x20, x0
  403148:	sub	x8, x1, #0x1
  40314c:	mov	w22, #0x1                   	// #1
  403150:	cbz	x8, 403170 <ferror@plt+0x1790>
  403154:	ldrb	w9, [x20, x8]
  403158:	sub	x8, x8, #0x1
  40315c:	cmp	w9, #0x29
  403160:	b.ne	403150 <ferror@plt+0x1770>  // b.any
  403164:	add	x22, x8, #0x2
  403168:	add	x21, x8, #0x1
  40316c:	b	403174 <ferror@plt+0x1794>
  403170:	mov	x21, xzr
  403174:	ldrb	w8, [x20, x21]
  403178:	cmp	w8, #0x29
  40317c:	b.ne	4031c8 <ferror@plt+0x17e8>  // b.any
  403180:	str	x20, [x3]
  403184:	tbz	w4, #0, 403198 <ferror@plt+0x17b8>
  403188:	mov	x0, x20
  40318c:	mov	x1, x21
  403190:	bl	40326c <ferror@plt+0x188c>
  403194:	cbz	x0, 4031cc <ferror@plt+0x17ec>
  403198:	add	x8, x22, x20
  40319c:	add	x0, x8, #0x1
  4031a0:	strb	wzr, [x20, x21]
  4031a4:	b	4031ac <ferror@plt+0x17cc>
  4031a8:	add	x0, x0, #0x1
  4031ac:	ldurb	w8, [x0, #-1]
  4031b0:	cmp	w8, #0x9
  4031b4:	b.eq	4031a8 <ferror@plt+0x17c8>  // b.none
  4031b8:	cmp	w8, #0x20
  4031bc:	b.eq	4031a8 <ferror@plt+0x17c8>  // b.none
  4031c0:	cmp	w8, #0x3d
  4031c4:	b.eq	4031e4 <ferror@plt+0x1804>  // b.none
  4031c8:	mov	w0, wzr
  4031cc:	ldp	x20, x19, [sp, #32]
  4031d0:	ldp	x22, x21, [sp, #16]
  4031d4:	and	w0, w0, #0x1
  4031d8:	ldp	x29, x30, [sp], #48
  4031dc:	ret
  4031e0:	add	x0, x0, #0x1
  4031e4:	ldrb	w8, [x0]
  4031e8:	cmp	w8, #0x20
  4031ec:	b.eq	4031e0 <ferror@plt+0x1800>  // b.none
  4031f0:	cmp	w8, #0x9
  4031f4:	b.eq	4031e0 <ferror@plt+0x1800>  // b.none
  4031f8:	str	x0, [x19]
  4031fc:	bl	403204 <ferror@plt+0x1824>
  403200:	b	4031cc <ferror@plt+0x17ec>
  403204:	stp	x29, x30, [sp, #-32]!
  403208:	stp	x20, x19, [sp, #16]
  40320c:	adrp	x20, 41c000 <ferror@plt+0x1a620>
  403210:	ldr	x8, [x20, #720]
  403214:	mov	x19, x0
  403218:	mov	x29, sp
  40321c:	cbz	x8, 40324c <ferror@plt+0x186c>
  403220:	bl	4018b0 <__ctype_b_loc@plt>
  403224:	ldr	x8, [x0]
  403228:	ldr	x9, [x20, #720]
  40322c:	mov	x10, xzr
  403230:	ldrb	w11, [x19, x10]
  403234:	ldrh	w11, [x8, x11, lsl #1]
  403238:	tbz	w11, #12, 40325c <ferror@plt+0x187c>
  40323c:	add	x10, x10, #0x1
  403240:	cmp	x9, w10, uxtw
  403244:	b.hi	403230 <ferror@plt+0x1850>  // b.pmore
  403248:	add	x19, x19, x10
  40324c:	ldrb	w8, [x19]
  403250:	cmp	w8, #0x0
  403254:	cset	w0, eq  // eq = none
  403258:	b	403260 <ferror@plt+0x1880>
  40325c:	mov	w0, wzr
  403260:	ldp	x20, x19, [sp, #16]
  403264:	ldp	x29, x30, [sp], #32
  403268:	ret
  40326c:	mov	x8, x0
  403270:	cbz	x1, 4032d0 <ferror@plt+0x18f0>
  403274:	mov	x9, xzr
  403278:	sub	x10, x1, #0x1
  40327c:	mov	x8, x0
  403280:	b	403298 <ferror@plt+0x18b8>
  403284:	cbz	w11, 4032e4 <ferror@plt+0x1904>
  403288:	add	x9, x9, #0x1
  40328c:	cmp	x9, x1
  403290:	strb	w11, [x8], #1
  403294:	b.cs	4032d0 <ferror@plt+0x18f0>  // b.hs, b.nlast
  403298:	ldrb	w11, [x0, x9]
  40329c:	cmp	w11, #0x5c
  4032a0:	b.ne	403284 <ferror@plt+0x18a4>  // b.any
  4032a4:	cmp	x9, x10
  4032a8:	b.eq	4032e4 <ferror@plt+0x1904>  // b.none
  4032ac:	add	x9, x9, #0x1
  4032b0:	ldrb	w11, [x0, x9]
  4032b4:	cmp	w11, #0x6e
  4032b8:	b.eq	4032c8 <ferror@plt+0x18e8>  // b.none
  4032bc:	cmp	w11, #0x5c
  4032c0:	b.eq	403288 <ferror@plt+0x18a8>  // b.none
  4032c4:	b	4032e4 <ferror@plt+0x1904>
  4032c8:	mov	w11, #0xa                   	// #10
  4032cc:	b	403288 <ferror@plt+0x18a8>
  4032d0:	add	x9, x0, x1
  4032d4:	cmp	x8, x9
  4032d8:	b.cs	4032e8 <ferror@plt+0x1908>  // b.hs, b.nlast
  4032dc:	strb	wzr, [x8]
  4032e0:	ret
  4032e4:	mov	x0, xzr
  4032e8:	ret
  4032ec:	stp	x29, x30, [sp, #-48]!
  4032f0:	str	x21, [sp, #16]
  4032f4:	stp	x20, x19, [sp, #32]
  4032f8:	mov	x29, sp
  4032fc:	mov	x20, x1
  403300:	mov	x19, x0
  403304:	bl	403348 <ferror@plt+0x1968>
  403308:	mov	x21, xzr
  40330c:	add	x0, x20, x21
  403310:	bl	40338c <ferror@plt+0x19ac>
  403314:	ldr	x8, [x19, x21]
  403318:	eor	x8, x8, x0
  40331c:	str	x8, [x19, x21]
  403320:	add	x21, x21, #0x8
  403324:	cmp	x21, #0x40
  403328:	b.ne	40330c <ferror@plt+0x192c>  // b.any
  40332c:	ldrb	w8, [x20]
  403330:	ldr	x21, [sp, #16]
  403334:	mov	w0, wzr
  403338:	str	x8, [x19, #232]
  40333c:	ldp	x20, x19, [sp, #32]
  403340:	ldp	x29, x30, [sp], #48
  403344:	ret
  403348:	adrp	x8, 40b000 <ferror@plt+0x9620>
  40334c:	movi	v0.2d, #0x0
  403350:	add	x8, x8, #0x4a0
  403354:	stp	q0, q0, [x0, #208]
  403358:	stp	q0, q0, [x0, #176]
  40335c:	stp	q0, q0, [x0, #144]
  403360:	stp	q0, q0, [x0, #112]
  403364:	stp	q0, q0, [x0, #80]
  403368:	stp	q0, q0, [x0, #48]
  40336c:	stp	q0, q0, [x0, #16]
  403370:	str	q0, [x0]
  403374:	ldp	q0, q1, [x8, #32]
  403378:	ldp	q2, q3, [x8]
  40337c:	str	xzr, [x0, #240]
  403380:	stp	q0, q1, [x0, #32]
  403384:	stp	q2, q3, [x0]
  403388:	ret
  40338c:	ldr	x0, [x0]
  403390:	ret
  403394:	sub	x8, x1, #0x1
  403398:	cmp	x8, #0x3f
  40339c:	b.ls	4033a8 <ferror@plt+0x19c8>  // b.plast
  4033a0:	mov	w0, #0xffffffff            	// #-1
  4033a4:	ret
  4033a8:	sub	sp, sp, #0x60
  4033ac:	stp	x20, x19, [sp, #80]
  4033b0:	mov	x20, sp
  4033b4:	mov	x19, x0
  4033b8:	mov	w8, #0x100                 	// #256
  4033bc:	mov	w9, #0x1                   	// #1
  4033c0:	orr	x0, x20, #0x4
  4033c4:	stp	x29, x30, [sp, #64]
  4033c8:	add	x29, sp, #0x40
  4033cc:	strb	w1, [sp]
  4033d0:	sturh	w8, [sp, #1]
  4033d4:	strb	w9, [sp, #3]
  4033d8:	bl	403418 <ferror@plt+0x1a38>
  4033dc:	add	x0, x20, #0x8
  4033e0:	bl	403418 <ferror@plt+0x1a38>
  4033e4:	add	x0, x20, #0xc
  4033e8:	bl	403418 <ferror@plt+0x1a38>
  4033ec:	movi	v0.2d, #0x0
  4033f0:	mov	x1, sp
  4033f4:	mov	x0, x19
  4033f8:	stp	q0, q0, [sp, #32]
  4033fc:	str	q0, [sp, #16]
  403400:	bl	4032ec <ferror@plt+0x190c>
  403404:	ldp	x20, x19, [sp, #80]
  403408:	ldp	x29, x30, [sp, #64]
  40340c:	mov	w0, wzr
  403410:	add	sp, sp, #0x60
  403414:	ret
  403418:	str	wzr, [x0]
  40341c:	ret
  403420:	sub	sp, sp, #0xf0
  403424:	sub	x8, x1, #0x1
  403428:	cmp	x8, #0x3f
  40342c:	stp	x29, x30, [sp, #192]
  403430:	stp	x22, x21, [sp, #208]
  403434:	stp	x20, x19, [sp, #224]
  403438:	add	x29, sp, #0xc0
  40343c:	b.ls	403448 <ferror@plt+0x1a68>  // b.plast
  403440:	mov	w0, #0xffffffff            	// #-1
  403444:	b	4034f4 <ferror@plt+0x1b14>
  403448:	mov	x21, x2
  40344c:	mov	x19, x0
  403450:	mov	w0, #0xffffffff            	// #-1
  403454:	cbz	x2, 4034f4 <ferror@plt+0x1b14>
  403458:	sub	x8, x3, #0x1
  40345c:	mov	x20, x3
  403460:	cmp	x8, #0x3f
  403464:	b.hi	4034f4 <ferror@plt+0x1b14>  // b.pmore
  403468:	sub	x22, x29, #0x40
  40346c:	mov	w8, #0x101                 	// #257
  403470:	orr	x0, x22, #0x4
  403474:	sturb	w1, [x29, #-64]
  403478:	sturb	w20, [x29, #-63]
  40347c:	sturh	w8, [x29, #-62]
  403480:	bl	403418 <ferror@plt+0x1a38>
  403484:	add	x0, x22, #0x8
  403488:	bl	403418 <ferror@plt+0x1a38>
  40348c:	add	x0, x22, #0xc
  403490:	bl	403418 <ferror@plt+0x1a38>
  403494:	movi	v0.2d, #0x0
  403498:	sub	x1, x29, #0x40
  40349c:	mov	x0, x19
  4034a0:	stp	q0, q0, [x29, #-32]
  4034a4:	stur	q0, [x29, #-48]
  4034a8:	bl	4032ec <ferror@plt+0x190c>
  4034ac:	movi	v0.2d, #0x0
  4034b0:	mov	x0, sp
  4034b4:	mov	w3, #0x80                  	// #128
  4034b8:	mov	x1, x21
  4034bc:	mov	x2, x20
  4034c0:	stp	q0, q0, [sp, #96]
  4034c4:	stp	q0, q0, [sp, #64]
  4034c8:	stp	q0, q0, [sp, #32]
  4034cc:	stp	q0, q0, [sp]
  4034d0:	bl	401700 <__memcpy_chk@plt>
  4034d4:	mov	x1, sp
  4034d8:	mov	w2, #0x80                  	// #128
  4034dc:	mov	x0, x19
  4034e0:	bl	403508 <ferror@plt+0x1b28>
  4034e4:	mov	x0, sp
  4034e8:	mov	w1, #0x80                  	// #128
  4034ec:	bl	403600 <ferror@plt+0x1c20>
  4034f0:	mov	w0, wzr
  4034f4:	ldp	x20, x19, [sp, #224]
  4034f8:	ldp	x22, x21, [sp, #208]
  4034fc:	ldp	x29, x30, [sp, #192]
  403500:	add	sp, sp, #0xf0
  403504:	ret
  403508:	cbz	x2, 4035f8 <ferror@plt+0x1c18>
  40350c:	stp	x29, x30, [sp, #-64]!
  403510:	stp	x24, x23, [sp, #16]
  403514:	stp	x22, x21, [sp, #32]
  403518:	stp	x20, x19, [sp, #48]
  40351c:	ldr	x24, [x0, #224]
  403520:	mov	w8, #0x80                  	// #128
  403524:	mov	x21, x2
  403528:	mov	x20, x1
  40352c:	sub	x22, x8, x24
  403530:	mov	x19, x0
  403534:	cmp	x22, x2
  403538:	mov	x29, sp
  40353c:	b.cs	4035c4 <ferror@plt+0x1be4>  // b.hs, b.nlast
  403540:	add	x23, x19, #0x60
  403544:	add	x0, x23, x24
  403548:	mov	x1, x20
  40354c:	mov	x2, x22
  403550:	str	xzr, [x19, #224]
  403554:	bl	401620 <memcpy@plt>
  403558:	mov	w1, #0x80                  	// #128
  40355c:	mov	x0, x19
  403560:	bl	403624 <ferror@plt+0x1c44>
  403564:	mov	x0, x19
  403568:	mov	x1, x23
  40356c:	bl	40363c <ferror@plt+0x1c5c>
  403570:	sub	x23, x21, x22
  403574:	cmp	x23, #0x81
  403578:	add	x20, x20, x22
  40357c:	b.cc	4035c0 <ferror@plt+0x1be0>  // b.lo, b.ul, b.last
  403580:	add	x21, x24, x21
  403584:	sub	x8, x21, #0x101
  403588:	and	x22, x8, #0xffffffffffffff80
  40358c:	mov	w1, #0x80                  	// #128
  403590:	mov	x0, x19
  403594:	bl	403624 <ferror@plt+0x1c44>
  403598:	mov	x0, x19
  40359c:	mov	x1, x20
  4035a0:	bl	40363c <ferror@plt+0x1c5c>
  4035a4:	sub	x23, x23, #0x80
  4035a8:	cmp	x23, #0x80
  4035ac:	add	x20, x20, #0x80
  4035b0:	b.hi	40358c <ferror@plt+0x1bac>  // b.pmore
  4035b4:	sub	x8, x21, x22
  4035b8:	sub	x21, x8, #0x100
  4035bc:	b	4035c4 <ferror@plt+0x1be4>
  4035c0:	mov	x21, x23
  4035c4:	ldr	x8, [x19, #224]
  4035c8:	mov	x1, x20
  4035cc:	mov	x2, x21
  4035d0:	add	x8, x19, x8
  4035d4:	add	x0, x8, #0x60
  4035d8:	bl	401620 <memcpy@plt>
  4035dc:	ldr	x8, [x19, #224]
  4035e0:	add	x8, x8, x21
  4035e4:	str	x8, [x19, #224]
  4035e8:	ldp	x20, x19, [sp, #48]
  4035ec:	ldp	x22, x21, [sp, #32]
  4035f0:	ldp	x24, x23, [sp, #16]
  4035f4:	ldp	x29, x30, [sp], #64
  4035f8:	mov	w0, wzr
  4035fc:	ret
  403600:	stp	x29, x30, [sp, #-16]!
  403604:	adrp	x8, 40b000 <ferror@plt+0x9620>
  403608:	ldr	x8, [x8, #1248]
  40360c:	mov	x2, x1
  403610:	mov	w1, wzr
  403614:	mov	x29, sp
  403618:	blr	x8
  40361c:	ldp	x29, x30, [sp], #16
  403620:	ret
  403624:	ldp	x8, x9, [x0, #64]
  403628:	adds	x8, x8, x1
  40362c:	str	x8, [x0, #64]
  403630:	cinc	x8, x9, cs  // cs = hs, nlast
  403634:	str	x8, [x0, #72]
  403638:	ret
  40363c:	stp	x29, x30, [sp, #-96]!
  403640:	stp	x28, x27, [sp, #16]
  403644:	stp	x26, x25, [sp, #32]
  403648:	stp	x24, x23, [sp, #48]
  40364c:	stp	x22, x21, [sp, #64]
  403650:	stp	x20, x19, [sp, #80]
  403654:	mov	x29, sp
  403658:	sub	sp, sp, #0x200
  40365c:	mov	x20, x1
  403660:	mov	x26, x0
  403664:	mov	x19, xzr
  403668:	sub	x21, x29, #0x88
  40366c:	add	x0, x20, x19
  403670:	bl	40338c <ferror@plt+0x19ac>
  403674:	str	x0, [x21, x19]
  403678:	add	x19, x19, #0x8
  40367c:	cmp	x19, #0x80
  403680:	b.ne	40366c <ferror@plt+0x1c8c>  // b.any
  403684:	ldp	q0, q1, [x26]
  403688:	ldp	q2, q3, [x26, #32]
  40368c:	mov	x21, #0xc908                	// #51464
  403690:	mov	x23, #0xa73b                	// #42811
  403694:	mov	x8, #0xf82b                	// #63531
  403698:	mov	x28, #0x36f1                	// #14065
  40369c:	movk	x21, #0xf3bc, lsl #16
  4036a0:	movk	x23, #0x84ca, lsl #16
  4036a4:	movk	x8, #0xfe94, lsl #16
  4036a8:	movk	x28, #0x5f1d, lsl #16
  4036ac:	movk	x21, #0xe667, lsl #32
  4036b0:	movk	x23, #0xae85, lsl #32
  4036b4:	movk	x8, #0xf372, lsl #32
  4036b8:	movk	x28, #0xf53a, lsl #32
  4036bc:	movk	x21, #0x6a09, lsl #48
  4036c0:	movk	x23, #0xbb67, lsl #48
  4036c4:	movk	x8, #0x3c6e, lsl #48
  4036c8:	movk	x28, #0xa54f, lsl #48
  4036cc:	stp	x21, x23, [sp, #304]
  4036d0:	stp	x8, x28, [sp, #320]
  4036d4:	stp	q2, q3, [sp, #272]
  4036d8:	stp	q0, q1, [sp, #240]
  4036dc:	ldr	x8, [x26, #64]
  4036e0:	mov	x9, #0x82d1                	// #33489
  4036e4:	movk	x9, #0xade6, lsl #16
  4036e8:	movk	x9, #0x527f, lsl #32
  4036ec:	movk	x9, #0x510e, lsl #48
  4036f0:	eor	x8, x8, x9
  4036f4:	ldr	x9, [x26, #72]
  4036f8:	mov	x10, #0x6c1f                	// #27679
  4036fc:	movk	x10, #0x2b3e, lsl #16
  403700:	movk	x10, #0x688c, lsl #32
  403704:	movk	x10, #0x9b05, lsl #48
  403708:	eor	x24, x9, x10
  40370c:	stp	x8, x24, [sp, #336]
  403710:	ldr	x9, [x26, #80]
  403714:	mov	x10, #0xbd6b                	// #48491
  403718:	movk	x10, #0xfb41, lsl #16
  40371c:	ldr	x11, [sp, #240]
  403720:	ldr	x22, [sp, #272]
  403724:	movk	x10, #0xd9ab, lsl #32
  403728:	movk	x10, #0x1f83, lsl #48
  40372c:	ldur	x12, [x29, #-136]
  403730:	eor	x25, x9, x10
  403734:	ldr	x9, [x26, #88]
  403738:	mov	x10, #0x2179                	// #8569
  40373c:	movk	x10, #0x137e, lsl #16
  403740:	add	x11, x22, x11
  403744:	movk	x10, #0xcd19, lsl #32
  403748:	str	x26, [sp, #128]
  40374c:	add	x26, x11, x12
  403750:	movk	x10, #0x5be0, lsl #48
  403754:	eor	x27, x9, x10
  403758:	eor	x0, x26, x8
  40375c:	mov	w1, #0x20                  	// #32
  403760:	str	x26, [sp, #240]
  403764:	stp	x25, x27, [sp, #352]
  403768:	bl	406d58 <ferror@plt+0x5378>
  40376c:	add	x19, x0, x21
  403770:	mov	x20, x0
  403774:	str	x0, [sp, #336]
  403778:	eor	x0, x19, x22
  40377c:	mov	w1, #0x18                  	// #24
  403780:	str	x19, [sp, #304]
  403784:	bl	406d58 <ferror@plt+0x5378>
  403788:	ldur	x9, [x29, #-128]
  40378c:	add	x8, x0, x26
  403790:	mov	x21, x0
  403794:	str	x0, [sp, #272]
  403798:	add	x8, x8, x9
  40379c:	eor	x0, x8, x20
  4037a0:	mov	w1, #0x10                  	// #16
  4037a4:	stp	x8, x9, [sp, #176]
  4037a8:	str	x8, [sp, #240]
  4037ac:	bl	406d58 <ferror@plt+0x5378>
  4037b0:	add	x8, x0, x19
  4037b4:	str	x0, [sp, #232]
  4037b8:	str	x0, [sp, #336]
  4037bc:	eor	x0, x8, x21
  4037c0:	mov	w1, #0x3f                  	// #63
  4037c4:	str	x8, [sp, #200]
  4037c8:	str	x8, [sp, #304]
  4037cc:	bl	406d58 <ferror@plt+0x5378>
  4037d0:	ldr	x8, [sp, #248]
  4037d4:	ldr	x19, [sp, #280]
  4037d8:	ldur	x9, [x29, #-120]
  4037dc:	str	x0, [sp, #224]
  4037e0:	str	x0, [sp, #272]
  4037e4:	add	x8, x19, x8
  4037e8:	add	x20, x8, x9
  4037ec:	eor	x0, x20, x24
  4037f0:	mov	w1, #0x20                  	// #32
  4037f4:	str	x9, [sp, #168]
  4037f8:	str	x20, [sp, #248]
  4037fc:	bl	406d58 <ferror@plt+0x5378>
  403800:	add	x22, x0, x23
  403804:	mov	x21, x0
  403808:	str	x0, [sp, #344]
  40380c:	eor	x0, x22, x19
  403810:	mov	w1, #0x18                  	// #24
  403814:	str	x22, [sp, #312]
  403818:	bl	406d58 <ferror@plt+0x5378>
  40381c:	ldur	x8, [x29, #-112]
  403820:	add	x9, x0, x20
  403824:	mov	x24, x0
  403828:	str	x0, [sp, #280]
  40382c:	add	x8, x9, x8
  403830:	eor	x0, x8, x21
  403834:	mov	w1, #0x10                  	// #16
  403838:	str	x8, [sp, #160]
  40383c:	str	x8, [sp, #248]
  403840:	bl	406d58 <ferror@plt+0x5378>
  403844:	add	x8, x0, x22
  403848:	str	x0, [sp, #152]
  40384c:	str	x0, [sp, #344]
  403850:	eor	x0, x8, x24
  403854:	mov	w1, #0x3f                  	// #63
  403858:	str	x8, [sp, #112]
  40385c:	str	x8, [sp, #312]
  403860:	bl	406d58 <ferror@plt+0x5378>
  403864:	ldr	x8, [sp, #256]
  403868:	ldr	x19, [sp, #288]
  40386c:	ldur	x9, [x29, #-104]
  403870:	mov	x21, x0
  403874:	str	x0, [sp, #280]
  403878:	add	x8, x19, x8
  40387c:	add	x22, x8, x9
  403880:	eor	x0, x22, x25
  403884:	mov	w1, #0x20                  	// #32
  403888:	str	x9, [sp, #136]
  40388c:	str	x22, [sp, #256]
  403890:	bl	406d58 <ferror@plt+0x5378>
  403894:	mov	x8, #0xf82b                	// #63531
  403898:	movk	x8, #0xfe94, lsl #16
  40389c:	movk	x8, #0xf372, lsl #32
  4038a0:	movk	x8, #0x3c6e, lsl #48
  4038a4:	add	x23, x0, x8
  4038a8:	mov	x24, x0
  4038ac:	str	x0, [sp, #352]
  4038b0:	eor	x0, x23, x19
  4038b4:	mov	w1, #0x18                  	// #24
  4038b8:	str	x23, [sp, #320]
  4038bc:	bl	406d58 <ferror@plt+0x5378>
  4038c0:	ldur	x9, [x29, #-96]
  4038c4:	add	x8, x0, x22
  4038c8:	mov	x25, x0
  4038cc:	str	x0, [sp, #288]
  4038d0:	add	x19, x8, x9
  4038d4:	eor	x0, x19, x24
  4038d8:	mov	w1, #0x10                  	// #16
  4038dc:	str	x9, [sp, #192]
  4038e0:	str	x19, [sp, #256]
  4038e4:	bl	406d58 <ferror@plt+0x5378>
  4038e8:	add	x22, x0, x23
  4038ec:	str	x0, [sp, #80]
  4038f0:	str	x0, [sp, #352]
  4038f4:	eor	x0, x22, x25
  4038f8:	mov	w1, #0x3f                  	// #63
  4038fc:	str	x22, [sp, #320]
  403900:	bl	406d58 <ferror@plt+0x5378>
  403904:	ldr	x8, [sp, #264]
  403908:	ldr	x23, [sp, #296]
  40390c:	ldur	x9, [x29, #-88]
  403910:	mov	x26, x0
  403914:	str	x0, [sp, #288]
  403918:	add	x8, x23, x8
  40391c:	add	x24, x8, x9
  403920:	eor	x0, x24, x27
  403924:	mov	w1, #0x20                  	// #32
  403928:	str	x9, [sp, #208]
  40392c:	str	x24, [sp, #264]
  403930:	bl	406d58 <ferror@plt+0x5378>
  403934:	add	x28, x0, x28
  403938:	mov	x25, x0
  40393c:	str	x0, [sp, #360]
  403940:	eor	x0, x28, x23
  403944:	mov	w1, #0x18                  	// #24
  403948:	str	x28, [sp, #328]
  40394c:	bl	406d58 <ferror@plt+0x5378>
  403950:	ldur	x9, [x29, #-80]
  403954:	add	x8, x0, x24
  403958:	mov	x27, x0
  40395c:	str	x0, [sp, #296]
  403960:	add	x24, x8, x9
  403964:	eor	x0, x24, x25
  403968:	mov	w1, #0x10                  	// #16
  40396c:	str	x9, [sp, #216]
  403970:	str	x24, [sp, #264]
  403974:	bl	406d58 <ferror@plt+0x5378>
  403978:	add	x23, x0, x28
  40397c:	mov	x25, x0
  403980:	str	x0, [sp, #360]
  403984:	eor	x0, x23, x27
  403988:	mov	w1, #0x3f                  	// #63
  40398c:	str	x23, [sp, #328]
  403990:	bl	406d58 <ferror@plt+0x5378>
  403994:	ldr	x8, [sp, #176]
  403998:	ldur	x9, [x29, #-72]
  40399c:	mov	x27, x0
  4039a0:	str	x0, [sp, #296]
  4039a4:	add	x8, x21, x8
  4039a8:	add	x20, x8, x9
  4039ac:	eor	x0, x20, x25
  4039b0:	mov	w1, #0x20                  	// #32
  4039b4:	str	x9, [sp, #144]
  4039b8:	str	x20, [sp, #240]
  4039bc:	bl	406d58 <ferror@plt+0x5378>
  4039c0:	add	x22, x0, x22
  4039c4:	mov	x25, x0
  4039c8:	str	x0, [sp, #360]
  4039cc:	eor	x0, x22, x21
  4039d0:	mov	w1, #0x18                  	// #24
  4039d4:	str	x22, [sp, #320]
  4039d8:	bl	406d58 <ferror@plt+0x5378>
  4039dc:	ldur	x9, [x29, #-64]
  4039e0:	add	x8, x0, x20
  4039e4:	mov	x28, x0
  4039e8:	str	x0, [sp, #280]
  4039ec:	add	x8, x8, x9
  4039f0:	eor	x0, x8, x25
  4039f4:	mov	w1, #0x10                  	// #16
  4039f8:	str	x9, [sp, #104]
  4039fc:	str	x8, [sp, #72]
  403a00:	str	x8, [sp, #240]
  403a04:	bl	406d58 <ferror@plt+0x5378>
  403a08:	add	x8, x0, x22
  403a0c:	str	x0, [sp, #120]
  403a10:	str	x0, [sp, #360]
  403a14:	eor	x0, x8, x28
  403a18:	mov	w1, #0x3f                  	// #63
  403a1c:	str	x8, [sp, #96]
  403a20:	str	x8, [sp, #320]
  403a24:	bl	406d58 <ferror@plt+0x5378>
  403a28:	ldr	x8, [sp, #160]
  403a2c:	ldur	x9, [x29, #-56]
  403a30:	str	x0, [sp, #64]
  403a34:	str	x0, [sp, #280]
  403a38:	add	x8, x26, x8
  403a3c:	add	x20, x8, x9
  403a40:	ldr	x8, [sp, #232]
  403a44:	mov	w1, #0x20                  	// #32
  403a48:	str	x9, [sp, #176]
  403a4c:	str	x20, [sp, #248]
  403a50:	eor	x0, x20, x8
  403a54:	bl	406d58 <ferror@plt+0x5378>
  403a58:	add	x23, x0, x23
  403a5c:	mov	x22, x0
  403a60:	stp	x23, x0, [sp, #328]
  403a64:	eor	x0, x23, x26
  403a68:	mov	w1, #0x18                  	// #24
  403a6c:	bl	406d58 <ferror@plt+0x5378>
  403a70:	ldur	x9, [x29, #-48]
  403a74:	add	x8, x0, x20
  403a78:	mov	x26, x0
  403a7c:	str	x0, [sp, #288]
  403a80:	add	x8, x8, x9
  403a84:	eor	x0, x8, x22
  403a88:	mov	w1, #0x10                  	// #16
  403a8c:	str	x9, [sp, #160]
  403a90:	str	x8, [sp, #40]
  403a94:	str	x8, [sp, #248]
  403a98:	bl	406d58 <ferror@plt+0x5378>
  403a9c:	add	x8, x0, x23
  403aa0:	mov	x22, x0
  403aa4:	stp	x8, x0, [sp, #328]
  403aa8:	eor	x0, x8, x26
  403aac:	mov	w1, #0x3f                  	// #63
  403ab0:	str	x8, [sp, #88]
  403ab4:	bl	406d58 <ferror@plt+0x5378>
  403ab8:	ldur	x9, [x29, #-40]
  403abc:	add	x8, x27, x19
  403ac0:	str	x0, [sp, #56]
  403ac4:	str	x0, [sp, #288]
  403ac8:	add	x19, x8, x9
  403acc:	ldr	x8, [sp, #152]
  403ad0:	mov	w1, #0x20                  	// #32
  403ad4:	str	x9, [sp, #232]
  403ad8:	str	x19, [sp, #256]
  403adc:	eor	x0, x19, x8
  403ae0:	bl	406d58 <ferror@plt+0x5378>
  403ae4:	ldr	x8, [sp, #200]
  403ae8:	mov	x23, x0
  403aec:	str	x0, [sp, #344]
  403af0:	mov	w1, #0x18                  	// #24
  403af4:	add	x20, x0, x8
  403af8:	eor	x0, x20, x27
  403afc:	str	x20, [sp, #304]
  403b00:	bl	406d58 <ferror@plt+0x5378>
  403b04:	ldur	x9, [x29, #-32]
  403b08:	add	x8, x0, x19
  403b0c:	mov	x28, x0
  403b10:	str	x0, [sp, #296]
  403b14:	add	x19, x8, x9
  403b18:	eor	x0, x19, x23
  403b1c:	mov	w1, #0x10                  	// #16
  403b20:	str	x9, [sp, #152]
  403b24:	str	x19, [sp, #256]
  403b28:	bl	406d58 <ferror@plt+0x5378>
  403b2c:	add	x26, x0, x20
  403b30:	mov	x27, x0
  403b34:	str	x0, [sp, #344]
  403b38:	eor	x0, x26, x28
  403b3c:	mov	w1, #0x3f                  	// #63
  403b40:	str	x26, [sp, #304]
  403b44:	bl	406d58 <ferror@plt+0x5378>
  403b48:	ldr	x23, [sp, #224]
  403b4c:	ldur	x9, [x29, #-24]
  403b50:	str	x0, [sp, #48]
  403b54:	str	x0, [sp, #296]
  403b58:	add	x8, x24, x23
  403b5c:	add	x20, x8, x9
  403b60:	ldr	x8, [sp, #80]
  403b64:	mov	w1, #0x20                  	// #32
  403b68:	mov	x25, x9
  403b6c:	str	x9, [sp, #200]
  403b70:	eor	x0, x20, x8
  403b74:	str	x20, [sp, #264]
  403b78:	bl	406d58 <ferror@plt+0x5378>
  403b7c:	ldr	x8, [sp, #112]
  403b80:	mov	x24, x0
  403b84:	str	x0, [sp, #352]
  403b88:	mov	w1, #0x18                  	// #24
  403b8c:	add	x21, x0, x8
  403b90:	eor	x0, x21, x23
  403b94:	str	x21, [sp, #312]
  403b98:	bl	406d58 <ferror@plt+0x5378>
  403b9c:	ldur	x9, [x29, #-16]
  403ba0:	add	x8, x0, x20
  403ba4:	mov	x28, x0
  403ba8:	mov	w1, #0x10                  	// #16
  403bac:	add	x23, x8, x9
  403bb0:	stp	x23, x0, [sp, #264]
  403bb4:	eor	x0, x23, x24
  403bb8:	str	x9, [sp, #224]
  403bbc:	bl	406d58 <ferror@plt+0x5378>
  403bc0:	add	x21, x0, x21
  403bc4:	mov	x20, x0
  403bc8:	str	x0, [sp, #352]
  403bcc:	eor	x0, x21, x28
  403bd0:	mov	w1, #0x3f                  	// #63
  403bd4:	str	x21, [sp, #312]
  403bd8:	bl	406d58 <ferror@plt+0x5378>
  403bdc:	ldr	x8, [sp, #72]
  403be0:	mov	x24, x0
  403be4:	str	x0, [sp, #272]
  403be8:	mov	w1, #0x20                  	// #32
  403bec:	add	x8, x25, x8
  403bf0:	add	x25, x8, x0
  403bf4:	eor	x0, x25, x22
  403bf8:	str	x25, [sp, #240]
  403bfc:	bl	406d58 <ferror@plt+0x5378>
  403c00:	add	x26, x0, x26
  403c04:	mov	x22, x0
  403c08:	str	x0, [sp, #336]
  403c0c:	eor	x0, x26, x24
  403c10:	mov	w1, #0x18                  	// #24
  403c14:	str	x26, [sp, #304]
  403c18:	bl	406d58 <ferror@plt+0x5378>
  403c1c:	ldr	x8, [sp, #176]
  403c20:	mov	x28, x0
  403c24:	str	x0, [sp, #272]
  403c28:	mov	w1, #0x10                  	// #16
  403c2c:	add	x8, x25, x8
  403c30:	add	x24, x8, x0
  403c34:	eor	x0, x24, x22
  403c38:	str	x24, [sp, #240]
  403c3c:	bl	406d58 <ferror@plt+0x5378>
  403c40:	add	x8, x0, x26
  403c44:	stp	x0, x8, [sp, #72]
  403c48:	str	x0, [sp, #336]
  403c4c:	eor	x0, x8, x28
  403c50:	mov	w1, #0x3f                  	// #63
  403c54:	str	x8, [sp, #304]
  403c58:	bl	406d58 <ferror@plt+0x5378>
  403c5c:	ldr	x8, [sp, #136]
  403c60:	ldr	x25, [sp, #64]
  403c64:	ldr	x9, [sp, #40]
  403c68:	str	x0, [sp, #112]
  403c6c:	str	x0, [sp, #272]
  403c70:	add	x8, x25, x8
  403c74:	add	x22, x8, x9
  403c78:	eor	x0, x27, x22
  403c7c:	mov	w1, #0x20                  	// #32
  403c80:	str	x22, [sp, #248]
  403c84:	bl	406d58 <ferror@plt+0x5378>
  403c88:	add	x21, x0, x21
  403c8c:	mov	x27, x0
  403c90:	str	x0, [sp, #344]
  403c94:	eor	x0, x21, x25
  403c98:	mov	w1, #0x18                  	// #24
  403c9c:	str	x21, [sp, #312]
  403ca0:	bl	406d58 <ferror@plt+0x5378>
  403ca4:	ldr	x8, [sp, #144]
  403ca8:	mov	x28, x0
  403cac:	str	x0, [sp, #280]
  403cb0:	mov	w1, #0x10                  	// #16
  403cb4:	add	x8, x22, x8
  403cb8:	add	x22, x8, x0
  403cbc:	eor	x0, x22, x27
  403cc0:	str	x22, [sp, #248]
  403cc4:	bl	406d58 <ferror@plt+0x5378>
  403cc8:	add	x8, x0, x21
  403ccc:	str	x0, [sp, #64]
  403cd0:	str	x0, [sp, #344]
  403cd4:	eor	x0, x8, x28
  403cd8:	mov	w1, #0x3f                  	// #63
  403cdc:	str	x8, [sp, #136]
  403ce0:	str	x8, [sp, #312]
  403ce4:	bl	406d58 <ferror@plt+0x5378>
  403ce8:	ldr	x8, [sp, #104]
  403cec:	ldr	x25, [sp, #56]
  403cf0:	mov	x28, x0
  403cf4:	str	x0, [sp, #280]
  403cf8:	mov	w1, #0x20                  	// #32
  403cfc:	add	x8, x25, x8
  403d00:	add	x19, x8, x19
  403d04:	eor	x0, x20, x19
  403d08:	str	x19, [sp, #256]
  403d0c:	bl	406d58 <ferror@plt+0x5378>
  403d10:	ldr	x8, [sp, #96]
  403d14:	mov	x20, x0
  403d18:	str	x0, [sp, #352]
  403d1c:	mov	w1, #0x18                  	// #24
  403d20:	add	x21, x0, x8
  403d24:	eor	x0, x21, x25
  403d28:	str	x21, [sp, #320]
  403d2c:	bl	406d58 <ferror@plt+0x5378>
  403d30:	ldr	x8, [sp, #224]
  403d34:	mov	x27, x0
  403d38:	str	x0, [sp, #288]
  403d3c:	mov	w1, #0x10                  	// #16
  403d40:	add	x8, x8, x19
  403d44:	add	x25, x8, x0
  403d48:	eor	x0, x25, x20
  403d4c:	str	x25, [sp, #256]
  403d50:	bl	406d58 <ferror@plt+0x5378>
  403d54:	add	x26, x0, x21
  403d58:	str	x0, [sp, #56]
  403d5c:	str	x0, [sp, #352]
  403d60:	eor	x0, x26, x27
  403d64:	mov	w1, #0x3f                  	// #63
  403d68:	str	x26, [sp, #320]
  403d6c:	bl	406d58 <ferror@plt+0x5378>
  403d70:	ldr	x8, [sp, #152]
  403d74:	ldr	x21, [sp, #48]
  403d78:	mov	x27, x0
  403d7c:	str	x0, [sp, #288]
  403d80:	mov	w1, #0x20                  	// #32
  403d84:	add	x8, x21, x8
  403d88:	add	x19, x8, x23
  403d8c:	ldr	x8, [sp, #120]
  403d90:	str	x19, [sp, #264]
  403d94:	eor	x0, x19, x8
  403d98:	bl	406d58 <ferror@plt+0x5378>
  403d9c:	ldr	x8, [sp, #88]
  403da0:	mov	x20, x0
  403da4:	str	x0, [sp, #360]
  403da8:	mov	w1, #0x18                  	// #24
  403dac:	add	x23, x0, x8
  403db0:	eor	x0, x23, x21
  403db4:	str	x23, [sp, #328]
  403db8:	bl	406d58 <ferror@plt+0x5378>
  403dbc:	ldr	x8, [sp, #208]
  403dc0:	mov	x21, x0
  403dc4:	str	x0, [sp, #296]
  403dc8:	mov	w1, #0x10                  	// #16
  403dcc:	add	x8, x19, x8
  403dd0:	add	x8, x8, x0
  403dd4:	eor	x0, x8, x20
  403dd8:	str	x8, [sp, #24]
  403ddc:	str	x8, [sp, #264]
  403de0:	bl	406d58 <ferror@plt+0x5378>
  403de4:	add	x19, x0, x23
  403de8:	mov	x20, x0
  403dec:	str	x0, [sp, #360]
  403df0:	eor	x0, x19, x21
  403df4:	mov	w1, #0x3f                  	// #63
  403df8:	str	x19, [sp, #328]
  403dfc:	bl	406d58 <ferror@plt+0x5378>
  403e00:	ldr	x8, [sp, #184]
  403e04:	mov	x21, x0
  403e08:	str	x0, [sp, #296]
  403e0c:	mov	w1, #0x20                  	// #32
  403e10:	add	x8, x24, x8
  403e14:	add	x24, x8, x28
  403e18:	eor	x0, x20, x24
  403e1c:	str	x24, [sp, #240]
  403e20:	bl	406d58 <ferror@plt+0x5378>
  403e24:	add	x26, x0, x26
  403e28:	mov	x20, x0
  403e2c:	str	x0, [sp, #360]
  403e30:	eor	x0, x26, x28
  403e34:	mov	w1, #0x18                  	// #24
  403e38:	str	x26, [sp, #320]
  403e3c:	bl	406d58 <ferror@plt+0x5378>
  403e40:	ldr	x8, [sp, #232]
  403e44:	mov	x23, x0
  403e48:	str	x0, [sp, #280]
  403e4c:	mov	w1, #0x10                  	// #16
  403e50:	add	x8, x24, x8
  403e54:	add	x8, x8, x0
  403e58:	eor	x0, x8, x20
  403e5c:	str	x8, [sp, #16]
  403e60:	str	x8, [sp, #240]
  403e64:	bl	406d58 <ferror@plt+0x5378>
  403e68:	add	x8, x0, x26
  403e6c:	str	x0, [sp, #120]
  403e70:	str	x0, [sp, #360]
  403e74:	eor	x0, x8, x23
  403e78:	mov	w1, #0x3f                  	// #63
  403e7c:	str	x8, [sp, #104]
  403e80:	str	x8, [sp, #320]
  403e84:	bl	406d58 <ferror@plt+0x5378>
  403e88:	ldur	x9, [x29, #-136]
  403e8c:	add	x8, x27, x22
  403e90:	str	x0, [sp, #48]
  403e94:	str	x0, [sp, #280]
  403e98:	add	x20, x8, x9
  403e9c:	ldr	x8, [sp, #72]
  403ea0:	mov	w1, #0x20                  	// #32
  403ea4:	str	x9, [sp, #88]
  403ea8:	str	x20, [sp, #248]
  403eac:	eor	x0, x20, x8
  403eb0:	bl	406d58 <ferror@plt+0x5378>
  403eb4:	add	x19, x0, x19
  403eb8:	mov	x24, x0
  403ebc:	stp	x19, x0, [sp, #328]
  403ec0:	eor	x0, x19, x27
  403ec4:	mov	w1, #0x18                  	// #24
  403ec8:	bl	406d58 <ferror@plt+0x5378>
  403ecc:	ldr	x8, [sp, #168]
  403ed0:	mov	x28, x0
  403ed4:	str	x0, [sp, #288]
  403ed8:	mov	w1, #0x10                  	// #16
  403edc:	add	x8, x20, x8
  403ee0:	add	x8, x8, x0
  403ee4:	eor	x0, x8, x24
  403ee8:	str	x8, [sp, #8]
  403eec:	str	x8, [sp, #248]
  403ef0:	bl	406d58 <ferror@plt+0x5378>
  403ef4:	add	x8, x0, x19
  403ef8:	mov	x27, x0
  403efc:	stp	x8, x0, [sp, #328]
  403f00:	eor	x0, x8, x28
  403f04:	mov	w1, #0x3f                  	// #63
  403f08:	str	x8, [sp, #96]
  403f0c:	bl	406d58 <ferror@plt+0x5378>
  403f10:	ldr	x20, [sp, #160]
  403f14:	str	x0, [sp, #40]
  403f18:	str	x0, [sp, #288]
  403f1c:	mov	w1, #0x20                  	// #32
  403f20:	add	x8, x25, x20
  403f24:	add	x19, x8, x21
  403f28:	ldr	x8, [sp, #64]
  403f2c:	str	x19, [sp, #256]
  403f30:	eor	x0, x19, x8
  403f34:	bl	406d58 <ferror@plt+0x5378>
  403f38:	ldr	x8, [sp, #80]
  403f3c:	mov	x25, x0
  403f40:	str	x0, [sp, #344]
  403f44:	mov	w1, #0x18                  	// #24
  403f48:	add	x22, x0, x8
  403f4c:	eor	x0, x22, x21
  403f50:	str	x22, [sp, #304]
  403f54:	bl	406d58 <ferror@plt+0x5378>
  403f58:	ldr	x8, [sp, #216]
  403f5c:	mov	x21, x0
  403f60:	str	x0, [sp, #296]
  403f64:	mov	w1, #0x10                  	// #16
  403f68:	add	x8, x19, x8
  403f6c:	add	x8, x8, x0
  403f70:	eor	x0, x8, x25
  403f74:	str	x8, [sp]
  403f78:	str	x8, [sp, #256]
  403f7c:	bl	406d58 <ferror@plt+0x5378>
  403f80:	add	x23, x0, x22
  403f84:	mov	x28, x0
  403f88:	str	x0, [sp, #344]
  403f8c:	eor	x0, x23, x21
  403f90:	mov	w1, #0x3f                  	// #63
  403f94:	str	x23, [sp, #304]
  403f98:	bl	406d58 <ferror@plt+0x5378>
  403f9c:	ldr	x24, [sp, #192]
  403fa0:	ldr	x22, [sp, #112]
  403fa4:	ldr	x9, [sp, #24]
  403fa8:	str	x0, [sp, #32]
  403fac:	str	x0, [sp, #296]
  403fb0:	add	x8, x22, x24
  403fb4:	add	x19, x8, x9
  403fb8:	ldr	x8, [sp, #56]
  403fbc:	mov	w1, #0x20                  	// #32
  403fc0:	str	x19, [sp, #264]
  403fc4:	eor	x0, x19, x8
  403fc8:	bl	406d58 <ferror@plt+0x5378>
  403fcc:	ldr	x8, [sp, #136]
  403fd0:	mov	x21, x0
  403fd4:	str	x0, [sp, #352]
  403fd8:	mov	w1, #0x18                  	// #24
  403fdc:	add	x25, x0, x8
  403fe0:	eor	x0, x25, x22
  403fe4:	str	x25, [sp, #312]
  403fe8:	bl	406d58 <ferror@plt+0x5378>
  403fec:	ldur	x9, [x29, #-112]
  403ff0:	add	x8, x0, x19
  403ff4:	mov	x26, x0
  403ff8:	mov	w1, #0x10                  	// #16
  403ffc:	add	x19, x8, x9
  404000:	stp	x19, x0, [sp, #264]
  404004:	eor	x0, x19, x21
  404008:	str	x9, [sp, #136]
  40400c:	bl	406d58 <ferror@plt+0x5378>
  404010:	add	x25, x0, x25
  404014:	mov	x22, x0
  404018:	str	x0, [sp, #352]
  40401c:	eor	x0, x25, x26
  404020:	mov	w1, #0x3f                  	// #63
  404024:	str	x25, [sp, #312]
  404028:	bl	406d58 <ferror@plt+0x5378>
  40402c:	ldr	x8, [sp, #16]
  404030:	mov	x21, x0
  404034:	str	x0, [sp, #272]
  404038:	mov	w1, #0x20                  	// #32
  40403c:	add	x8, x8, x20
  404040:	add	x20, x8, x0
  404044:	eor	x0, x20, x27
  404048:	str	x20, [sp, #240]
  40404c:	bl	406d58 <ferror@plt+0x5378>
  404050:	add	x23, x0, x23
  404054:	mov	x26, x0
  404058:	str	x0, [sp, #336]
  40405c:	eor	x0, x23, x21
  404060:	mov	w1, #0x18                  	// #24
  404064:	str	x23, [sp, #304]
  404068:	bl	406d58 <ferror@plt+0x5378>
  40406c:	ldr	x8, [sp, #144]
  404070:	mov	x21, x0
  404074:	str	x0, [sp, #272]
  404078:	mov	w1, #0x10                  	// #16
  40407c:	add	x8, x20, x8
  404080:	add	x27, x8, x0
  404084:	eor	x0, x27, x26
  404088:	str	x27, [sp, #240]
  40408c:	bl	406d58 <ferror@plt+0x5378>
  404090:	add	x8, x0, x23
  404094:	stp	x0, x8, [sp, #64]
  404098:	str	x0, [sp, #336]
  40409c:	eor	x0, x8, x21
  4040a0:	mov	w1, #0x3f                  	// #63
  4040a4:	str	x8, [sp, #304]
  4040a8:	bl	406d58 <ferror@plt+0x5378>
  4040ac:	ldr	x8, [sp, #232]
  4040b0:	ldr	x23, [sp, #48]
  4040b4:	ldr	x9, [sp, #8]
  4040b8:	str	x0, [sp, #144]
  4040bc:	str	x0, [sp, #272]
  4040c0:	add	x8, x23, x8
  4040c4:	add	x20, x8, x9
  4040c8:	eor	x0, x28, x20
  4040cc:	mov	w1, #0x20                  	// #32
  4040d0:	str	x20, [sp, #248]
  4040d4:	bl	406d58 <ferror@plt+0x5378>
  4040d8:	add	x21, x0, x25
  4040dc:	mov	x26, x0
  4040e0:	str	x0, [sp, #344]
  4040e4:	eor	x0, x21, x23
  4040e8:	mov	w1, #0x18                  	// #24
  4040ec:	str	x21, [sp, #312]
  4040f0:	bl	406d58 <ferror@plt+0x5378>
  4040f4:	ldr	x8, [sp, #88]
  4040f8:	mov	x23, x0
  4040fc:	str	x0, [sp, #280]
  404100:	mov	w1, #0x10                  	// #16
  404104:	add	x8, x20, x8
  404108:	add	x28, x8, x0
  40410c:	eor	x0, x28, x26
  404110:	str	x28, [sp, #248]
  404114:	bl	406d58 <ferror@plt+0x5378>
  404118:	add	x8, x0, x21
  40411c:	str	x0, [sp, #56]
  404120:	str	x0, [sp, #344]
  404124:	eor	x0, x8, x23
  404128:	mov	w1, #0x3f                  	// #63
  40412c:	str	x8, [sp, #80]
  404130:	str	x8, [sp, #312]
  404134:	bl	406d58 <ferror@plt+0x5378>
  404138:	ldr	x25, [sp, #40]
  40413c:	ldr	x9, [sp]
  404140:	mov	x23, x0
  404144:	str	x0, [sp, #280]
  404148:	add	x8, x25, x24
  40414c:	add	x20, x8, x9
  404150:	eor	x0, x22, x20
  404154:	mov	w1, #0x20                  	// #32
  404158:	str	x20, [sp, #256]
  40415c:	bl	406d58 <ferror@plt+0x5378>
  404160:	ldr	x8, [sp, #104]
  404164:	mov	x22, x0
  404168:	str	x0, [sp, #352]
  40416c:	mov	w1, #0x18                  	// #24
  404170:	add	x21, x0, x8
  404174:	eor	x0, x21, x25
  404178:	str	x21, [sp, #320]
  40417c:	bl	406d58 <ferror@plt+0x5378>
  404180:	ldr	x8, [sp, #168]
  404184:	mov	x24, x0
  404188:	str	x0, [sp, #288]
  40418c:	mov	w1, #0x10                  	// #16
  404190:	add	x8, x20, x8
  404194:	add	x8, x8, x0
  404198:	eor	x0, x8, x22
  40419c:	str	x8, [sp, #24]
  4041a0:	str	x8, [sp, #256]
  4041a4:	bl	406d58 <ferror@plt+0x5378>
  4041a8:	add	x21, x0, x21
  4041ac:	str	x0, [sp, #104]
  4041b0:	str	x0, [sp, #352]
  4041b4:	eor	x0, x21, x24
  4041b8:	mov	w1, #0x3f                  	// #63
  4041bc:	str	x21, [sp, #320]
  4041c0:	bl	406d58 <ferror@plt+0x5378>
  4041c4:	ldr	x8, [sp, #224]
  4041c8:	ldr	x22, [sp, #32]
  4041cc:	mov	x24, x0
  4041d0:	str	x0, [sp, #288]
  4041d4:	mov	w1, #0x20                  	// #32
  4041d8:	add	x8, x22, x8
  4041dc:	add	x19, x8, x19
  4041e0:	ldr	x8, [sp, #120]
  4041e4:	str	x19, [sp, #264]
  4041e8:	eor	x0, x19, x8
  4041ec:	bl	406d58 <ferror@plt+0x5378>
  4041f0:	ldr	x8, [sp, #96]
  4041f4:	mov	x20, x0
  4041f8:	str	x0, [sp, #360]
  4041fc:	mov	w1, #0x18                  	// #24
  404200:	add	x26, x0, x8
  404204:	eor	x0, x26, x22
  404208:	str	x26, [sp, #328]
  40420c:	bl	406d58 <ferror@plt+0x5378>
  404210:	ldr	x8, [sp, #152]
  404214:	mov	x22, x0
  404218:	str	x0, [sp, #296]
  40421c:	mov	w1, #0x10                  	// #16
  404220:	add	x8, x19, x8
  404224:	add	x19, x8, x0
  404228:	eor	x0, x19, x20
  40422c:	str	x19, [sp, #264]
  404230:	bl	406d58 <ferror@plt+0x5378>
  404234:	add	x26, x0, x26
  404238:	mov	x25, x0
  40423c:	str	x0, [sp, #360]
  404240:	eor	x0, x26, x22
  404244:	mov	w1, #0x3f                  	// #63
  404248:	str	x26, [sp, #328]
  40424c:	bl	406d58 <ferror@plt+0x5378>
  404250:	ldr	x8, [sp, #176]
  404254:	mov	x20, x0
  404258:	str	x0, [sp, #296]
  40425c:	mov	w1, #0x20                  	// #32
  404260:	add	x8, x27, x8
  404264:	add	x27, x8, x23
  404268:	eor	x0, x25, x27
  40426c:	str	x27, [sp, #240]
  404270:	bl	406d58 <ferror@plt+0x5378>
  404274:	add	x21, x0, x21
  404278:	mov	x22, x0
  40427c:	str	x0, [sp, #360]
  404280:	eor	x0, x21, x23
  404284:	mov	w1, #0x18                  	// #24
  404288:	str	x21, [sp, #320]
  40428c:	bl	406d58 <ferror@plt+0x5378>
  404290:	ldr	x8, [sp, #200]
  404294:	mov	x23, x0
  404298:	str	x0, [sp, #280]
  40429c:	mov	w1, #0x10                  	// #16
  4042a0:	add	x8, x27, x8
  4042a4:	add	x8, x8, x0
  4042a8:	eor	x0, x8, x22
  4042ac:	str	x8, [sp, #16]
  4042b0:	str	x8, [sp, #240]
  4042b4:	bl	406d58 <ferror@plt+0x5378>
  4042b8:	add	x8, x0, x21
  4042bc:	str	x0, [sp, #112]
  4042c0:	str	x0, [sp, #360]
  4042c4:	eor	x0, x8, x23
  4042c8:	mov	w1, #0x3f                  	// #63
  4042cc:	str	x8, [sp, #96]
  4042d0:	str	x8, [sp, #320]
  4042d4:	bl	406d58 <ferror@plt+0x5378>
  4042d8:	ldr	x8, [sp, #136]
  4042dc:	str	x0, [sp, #48]
  4042e0:	str	x0, [sp, #280]
  4042e4:	mov	w1, #0x20                  	// #32
  4042e8:	add	x8, x28, x8
  4042ec:	add	x21, x8, x24
  4042f0:	ldr	x8, [sp, #64]
  4042f4:	str	x21, [sp, #248]
  4042f8:	eor	x0, x21, x8
  4042fc:	bl	406d58 <ferror@plt+0x5378>
  404300:	add	x26, x0, x26
  404304:	mov	x23, x0
  404308:	stp	x26, x0, [sp, #328]
  40430c:	eor	x0, x26, x24
  404310:	mov	w1, #0x18                  	// #24
  404314:	bl	406d58 <ferror@plt+0x5378>
  404318:	ldr	x8, [sp, #208]
  40431c:	mov	x24, x0
  404320:	str	x0, [sp, #288]
  404324:	mov	w1, #0x10                  	// #16
  404328:	add	x8, x21, x8
  40432c:	add	x8, x8, x0
  404330:	eor	x0, x8, x23
  404334:	str	x8, [sp, #32]
  404338:	str	x8, [sp, #248]
  40433c:	bl	406d58 <ferror@plt+0x5378>
  404340:	add	x8, x0, x26
  404344:	mov	x25, x0
  404348:	stp	x8, x0, [sp, #328]
  40434c:	eor	x0, x8, x24
  404350:	mov	w1, #0x3f                  	// #63
  404354:	str	x8, [sp, #88]
  404358:	bl	406d58 <ferror@plt+0x5378>
  40435c:	ldr	x22, [sp, #216]
  404360:	ldr	x8, [sp, #24]
  404364:	str	x0, [sp, #40]
  404368:	str	x0, [sp, #288]
  40436c:	mov	w1, #0x20                  	// #32
  404370:	add	x8, x8, x22
  404374:	add	x21, x8, x20
  404378:	ldr	x8, [sp, #56]
  40437c:	str	x21, [sp, #256]
  404380:	eor	x0, x21, x8
  404384:	bl	406d58 <ferror@plt+0x5378>
  404388:	ldr	x8, [sp, #72]
  40438c:	mov	x24, x0
  404390:	str	x0, [sp, #344]
  404394:	mov	w1, #0x18                  	// #24
  404398:	add	x26, x0, x8
  40439c:	eor	x0, x26, x20
  4043a0:	str	x26, [sp, #304]
  4043a4:	bl	406d58 <ferror@plt+0x5378>
  4043a8:	ldr	x28, [sp, #184]
  4043ac:	mov	x20, x0
  4043b0:	str	x0, [sp, #296]
  4043b4:	mov	w1, #0x10                  	// #16
  4043b8:	add	x8, x21, x28
  4043bc:	add	x8, x8, x0
  4043c0:	eor	x0, x8, x24
  4043c4:	str	x8, [sp, #24]
  4043c8:	str	x8, [sp, #256]
  4043cc:	bl	406d58 <ferror@plt+0x5378>
  4043d0:	add	x26, x0, x26
  4043d4:	mov	x27, x0
  4043d8:	str	x0, [sp, #344]
  4043dc:	eor	x0, x26, x20
  4043e0:	mov	w1, #0x3f                  	// #63
  4043e4:	str	x26, [sp, #304]
  4043e8:	bl	406d58 <ferror@plt+0x5378>
  4043ec:	ldr	x21, [sp, #144]
  4043f0:	ldur	x24, [x29, #-64]
  4043f4:	str	x0, [sp, #56]
  4043f8:	str	x0, [sp, #296]
  4043fc:	add	x8, x19, x21
  404400:	add	x19, x8, x24
  404404:	ldr	x8, [sp, #104]
  404408:	mov	w1, #0x20                  	// #32
  40440c:	str	x24, [sp, #120]
  404410:	str	x19, [sp, #264]
  404414:	eor	x0, x19, x8
  404418:	bl	406d58 <ferror@plt+0x5378>
  40441c:	ldr	x8, [sp, #80]
  404420:	mov	x20, x0
  404424:	str	x0, [sp, #352]
  404428:	mov	w1, #0x18                  	// #24
  40442c:	add	x23, x0, x8
  404430:	eor	x0, x23, x21
  404434:	str	x23, [sp, #312]
  404438:	bl	406d58 <ferror@plt+0x5378>
  40443c:	ldur	x9, [x29, #-104]
  404440:	add	x8, x0, x19
  404444:	mov	x21, x0
  404448:	mov	w1, #0x10                  	// #16
  40444c:	add	x8, x8, x9
  404450:	stp	x8, x0, [sp, #264]
  404454:	eor	x0, x8, x20
  404458:	str	x9, [sp, #144]
  40445c:	str	x8, [sp, #8]
  404460:	bl	406d58 <ferror@plt+0x5378>
  404464:	add	x23, x0, x23
  404468:	mov	x20, x0
  40446c:	str	x0, [sp, #352]
  404470:	eor	x0, x23, x21
  404474:	mov	w1, #0x3f                  	// #63
  404478:	str	x23, [sp, #312]
  40447c:	bl	406d58 <ferror@plt+0x5378>
  404480:	ldr	x8, [sp, #16]
  404484:	mov	x21, x0
  404488:	str	x0, [sp, #272]
  40448c:	mov	w1, #0x20                  	// #32
  404490:	add	x8, x8, x22
  404494:	add	x19, x8, x0
  404498:	eor	x0, x19, x25
  40449c:	str	x19, [sp, #240]
  4044a0:	bl	406d58 <ferror@plt+0x5378>
  4044a4:	add	x26, x0, x26
  4044a8:	mov	x25, x0
  4044ac:	str	x0, [sp, #336]
  4044b0:	eor	x0, x26, x21
  4044b4:	mov	w1, #0x18                  	// #24
  4044b8:	str	x26, [sp, #304]
  4044bc:	bl	406d58 <ferror@plt+0x5378>
  4044c0:	add	x8, x19, x24
  4044c4:	add	x19, x8, x0
  4044c8:	mov	x21, x0
  4044cc:	str	x0, [sp, #272]
  4044d0:	eor	x0, x19, x25
  4044d4:	mov	w1, #0x10                  	// #16
  4044d8:	str	x19, [sp, #240]
  4044dc:	bl	406d58 <ferror@plt+0x5378>
  4044e0:	add	x8, x0, x26
  4044e4:	stp	x0, x8, [sp, #64]
  4044e8:	str	x0, [sp, #336]
  4044ec:	eor	x0, x8, x21
  4044f0:	mov	w1, #0x3f                  	// #63
  4044f4:	str	x8, [sp, #304]
  4044f8:	bl	406d58 <ferror@plt+0x5378>
  4044fc:	ldr	x8, [sp, #136]
  404500:	ldr	x22, [sp, #48]
  404504:	ldr	x9, [sp, #32]
  404508:	str	x0, [sp, #104]
  40450c:	str	x0, [sp, #272]
  404510:	add	x8, x22, x8
  404514:	add	x21, x8, x9
  404518:	eor	x0, x27, x21
  40451c:	mov	w1, #0x20                  	// #32
  404520:	str	x21, [sp, #248]
  404524:	bl	406d58 <ferror@plt+0x5378>
  404528:	add	x23, x0, x23
  40452c:	mov	x25, x0
  404530:	str	x0, [sp, #344]
  404534:	eor	x0, x23, x22
  404538:	mov	w1, #0x18                  	// #24
  40453c:	str	x23, [sp, #312]
  404540:	bl	406d58 <ferror@plt+0x5378>
  404544:	add	x8, x21, x28
  404548:	add	x21, x8, x0
  40454c:	mov	x22, x0
  404550:	str	x0, [sp, #280]
  404554:	eor	x0, x21, x25
  404558:	mov	w1, #0x10                  	// #16
  40455c:	str	x21, [sp, #248]
  404560:	bl	406d58 <ferror@plt+0x5378>
  404564:	add	x8, x0, x23
  404568:	str	x0, [sp, #136]
  40456c:	str	x0, [sp, #344]
  404570:	eor	x0, x8, x22
  404574:	mov	w1, #0x3f                  	// #63
  404578:	str	x8, [sp, #80]
  40457c:	str	x8, [sp, #312]
  404580:	bl	406d58 <ferror@plt+0x5378>
  404584:	ldr	x8, [sp, #152]
  404588:	ldr	x23, [sp, #40]
  40458c:	ldr	x9, [sp, #24]
  404590:	mov	x22, x0
  404594:	str	x0, [sp, #280]
  404598:	add	x8, x23, x8
  40459c:	add	x25, x8, x9
  4045a0:	eor	x0, x20, x25
  4045a4:	mov	w1, #0x20                  	// #32
  4045a8:	str	x25, [sp, #256]
  4045ac:	bl	406d58 <ferror@plt+0x5378>
  4045b0:	ldr	x8, [sp, #96]
  4045b4:	mov	x20, x0
  4045b8:	str	x0, [sp, #352]
  4045bc:	mov	w1, #0x18                  	// #24
  4045c0:	add	x26, x0, x8
  4045c4:	eor	x0, x26, x23
  4045c8:	str	x26, [sp, #320]
  4045cc:	bl	406d58 <ferror@plt+0x5378>
  4045d0:	ldr	x8, [sp, #232]
  4045d4:	mov	x23, x0
  4045d8:	str	x0, [sp, #288]
  4045dc:	mov	w1, #0x10                  	// #16
  4045e0:	add	x8, x25, x8
  4045e4:	add	x25, x8, x0
  4045e8:	eor	x0, x25, x20
  4045ec:	str	x25, [sp, #256]
  4045f0:	bl	406d58 <ferror@plt+0x5378>
  4045f4:	add	x26, x0, x26
  4045f8:	str	x0, [sp, #152]
  4045fc:	str	x0, [sp, #352]
  404600:	eor	x0, x26, x23
  404604:	mov	w1, #0x3f                  	// #63
  404608:	str	x26, [sp, #320]
  40460c:	bl	406d58 <ferror@plt+0x5378>
  404610:	ldr	x8, [sp, #160]
  404614:	ldr	x24, [sp, #56]
  404618:	ldr	x9, [sp, #8]
  40461c:	mov	x23, x0
  404620:	str	x0, [sp, #288]
  404624:	add	x8, x24, x8
  404628:	add	x28, x8, x9
  40462c:	ldr	x8, [sp, #112]
  404630:	mov	w1, #0x20                  	// #32
  404634:	str	x28, [sp, #264]
  404638:	eor	x0, x28, x8
  40463c:	bl	406d58 <ferror@plt+0x5378>
  404640:	ldr	x8, [sp, #88]
  404644:	mov	x20, x0
  404648:	str	x0, [sp, #360]
  40464c:	mov	w1, #0x18                  	// #24
  404650:	add	x27, x0, x8
  404654:	eor	x0, x27, x24
  404658:	str	x27, [sp, #328]
  40465c:	bl	406d58 <ferror@plt+0x5378>
  404660:	ldr	x8, [sp, #200]
  404664:	mov	x24, x0
  404668:	str	x0, [sp, #296]
  40466c:	mov	w1, #0x10                  	// #16
  404670:	add	x8, x28, x8
  404674:	add	x28, x8, x0
  404678:	eor	x0, x28, x20
  40467c:	str	x28, [sp, #264]
  404680:	bl	406d58 <ferror@plt+0x5378>
  404684:	add	x27, x0, x27
  404688:	mov	x20, x0
  40468c:	str	x0, [sp, #360]
  404690:	eor	x0, x27, x24
  404694:	mov	w1, #0x3f                  	// #63
  404698:	str	x27, [sp, #328]
  40469c:	bl	406d58 <ferror@plt+0x5378>
  4046a0:	ldr	x8, [sp, #168]
  4046a4:	mov	x24, x0
  4046a8:	str	x0, [sp, #296]
  4046ac:	mov	w1, #0x20                  	// #32
  4046b0:	add	x8, x19, x8
  4046b4:	add	x19, x8, x22
  4046b8:	eor	x0, x20, x19
  4046bc:	str	x19, [sp, #240]
  4046c0:	bl	406d58 <ferror@plt+0x5378>
  4046c4:	add	x26, x0, x26
  4046c8:	mov	x20, x0
  4046cc:	str	x0, [sp, #360]
  4046d0:	eor	x0, x26, x22
  4046d4:	mov	w1, #0x18                  	// #24
  4046d8:	str	x26, [sp, #320]
  4046dc:	bl	406d58 <ferror@plt+0x5378>
  4046e0:	ldr	x8, [sp, #208]
  4046e4:	mov	x22, x0
  4046e8:	str	x0, [sp, #280]
  4046ec:	mov	w1, #0x10                  	// #16
  4046f0:	add	x8, x19, x8
  4046f4:	add	x19, x8, x0
  4046f8:	eor	x0, x19, x20
  4046fc:	str	x19, [sp, #240]
  404700:	bl	406d58 <ferror@plt+0x5378>
  404704:	add	x8, x0, x26
  404708:	str	x0, [sp, #112]
  40470c:	str	x0, [sp, #360]
  404710:	eor	x0, x8, x22
  404714:	mov	w1, #0x3f                  	// #63
  404718:	str	x8, [sp, #96]
  40471c:	str	x8, [sp, #320]
  404720:	bl	406d58 <ferror@plt+0x5378>
  404724:	ldr	x8, [sp, #192]
  404728:	str	x0, [sp, #56]
  40472c:	str	x0, [sp, #280]
  404730:	mov	w1, #0x20                  	// #32
  404734:	add	x8, x21, x8
  404738:	add	x20, x8, x23
  40473c:	ldr	x8, [sp, #64]
  404740:	str	x20, [sp, #248]
  404744:	eor	x0, x20, x8
  404748:	bl	406d58 <ferror@plt+0x5378>
  40474c:	add	x21, x0, x27
  404750:	mov	x26, x0
  404754:	stp	x21, x0, [sp, #328]
  404758:	eor	x0, x21, x23
  40475c:	mov	w1, #0x18                  	// #24
  404760:	bl	406d58 <ferror@plt+0x5378>
  404764:	ldr	x8, [sp, #176]
  404768:	mov	x23, x0
  40476c:	str	x0, [sp, #288]
  404770:	mov	w1, #0x10                  	// #16
  404774:	add	x8, x20, x8
  404778:	add	x8, x8, x0
  40477c:	eor	x0, x8, x26
  404780:	str	x8, [sp, #64]
  404784:	str	x8, [sp, #248]
  404788:	bl	406d58 <ferror@plt+0x5378>
  40478c:	add	x8, x0, x21
  404790:	mov	x26, x0
  404794:	stp	x8, x0, [sp, #328]
  404798:	eor	x0, x8, x23
  40479c:	mov	w1, #0x3f                  	// #63
  4047a0:	str	x8, [sp, #88]
  4047a4:	bl	406d58 <ferror@plt+0x5378>
  4047a8:	ldr	x8, [sp, #144]
  4047ac:	str	x0, [sp, #48]
  4047b0:	str	x0, [sp, #288]
  4047b4:	mov	w1, #0x20                  	// #32
  4047b8:	add	x8, x25, x8
  4047bc:	add	x21, x8, x24
  4047c0:	ldr	x8, [sp, #136]
  4047c4:	str	x21, [sp, #256]
  4047c8:	eor	x0, x21, x8
  4047cc:	bl	406d58 <ferror@plt+0x5378>
  4047d0:	ldr	x8, [sp, #72]
  4047d4:	mov	x27, x0
  4047d8:	str	x0, [sp, #344]
  4047dc:	mov	w1, #0x18                  	// #24
  4047e0:	add	x25, x0, x8
  4047e4:	eor	x0, x25, x24
  4047e8:	str	x25, [sp, #304]
  4047ec:	bl	406d58 <ferror@plt+0x5378>
  4047f0:	ldur	x20, [x29, #-136]
  4047f4:	add	x8, x0, x21
  4047f8:	mov	x24, x0
  4047fc:	str	x0, [sp, #296]
  404800:	add	x23, x8, x20
  404804:	eor	x0, x23, x27
  404808:	mov	w1, #0x10                  	// #16
  40480c:	str	x20, [sp, #136]
  404810:	str	x23, [sp, #256]
  404814:	bl	406d58 <ferror@plt+0x5378>
  404818:	add	x22, x0, x25
  40481c:	mov	x27, x0
  404820:	str	x0, [sp, #344]
  404824:	eor	x0, x22, x24
  404828:	mov	w1, #0x3f                  	// #63
  40482c:	str	x22, [sp, #304]
  404830:	bl	406d58 <ferror@plt+0x5378>
  404834:	ldr	x8, [sp, #224]
  404838:	ldr	x21, [sp, #104]
  40483c:	str	x0, [sp, #40]
  404840:	str	x0, [sp, #296]
  404844:	mov	w1, #0x20                  	// #32
  404848:	add	x8, x21, x8
  40484c:	add	x28, x8, x28
  404850:	ldr	x8, [sp, #152]
  404854:	str	x28, [sp, #264]
  404858:	eor	x0, x28, x8
  40485c:	bl	406d58 <ferror@plt+0x5378>
  404860:	ldr	x8, [sp, #80]
  404864:	mov	x25, x0
  404868:	str	x0, [sp, #352]
  40486c:	mov	w1, #0x18                  	// #24
  404870:	add	x24, x0, x8
  404874:	eor	x0, x24, x21
  404878:	str	x24, [sp, #312]
  40487c:	bl	406d58 <ferror@plt+0x5378>
  404880:	ldur	x9, [x29, #-72]
  404884:	add	x8, x0, x28
  404888:	mov	x21, x0
  40488c:	mov	w1, #0x10                  	// #16
  404890:	add	x28, x8, x9
  404894:	stp	x28, x0, [sp, #264]
  404898:	eor	x0, x28, x25
  40489c:	str	x9, [sp, #152]
  4048a0:	bl	406d58 <ferror@plt+0x5378>
  4048a4:	add	x24, x0, x24
  4048a8:	mov	x25, x0
  4048ac:	str	x0, [sp, #352]
  4048b0:	eor	x0, x24, x21
  4048b4:	mov	w1, #0x3f                  	// #63
  4048b8:	str	x24, [sp, #312]
  4048bc:	bl	406d58 <ferror@plt+0x5378>
  4048c0:	ldr	x8, [sp, #120]
  4048c4:	mov	x21, x0
  4048c8:	str	x0, [sp, #272]
  4048cc:	mov	w1, #0x20                  	// #32
  4048d0:	add	x8, x19, x8
  4048d4:	add	x19, x8, x0
  4048d8:	eor	x0, x19, x26
  4048dc:	str	x19, [sp, #240]
  4048e0:	bl	406d58 <ferror@plt+0x5378>
  4048e4:	add	x22, x0, x22
  4048e8:	mov	x26, x0
  4048ec:	str	x0, [sp, #336]
  4048f0:	eor	x0, x22, x21
  4048f4:	mov	w1, #0x18                  	// #24
  4048f8:	str	x22, [sp, #304]
  4048fc:	bl	406d58 <ferror@plt+0x5378>
  404900:	add	x8, x19, x20
  404904:	add	x19, x8, x0
  404908:	mov	x21, x0
  40490c:	str	x0, [sp, #272]
  404910:	eor	x0, x19, x26
  404914:	mov	w1, #0x10                  	// #16
  404918:	str	x19, [sp, #240]
  40491c:	bl	406d58 <ferror@plt+0x5378>
  404920:	add	x8, x0, x22
  404924:	str	x0, [sp, #104]
  404928:	str	x0, [sp, #336]
  40492c:	eor	x0, x8, x21
  404930:	mov	w1, #0x3f                  	// #63
  404934:	str	x8, [sp, #72]
  404938:	str	x8, [sp, #304]
  40493c:	bl	406d58 <ferror@plt+0x5378>
  404940:	ldr	x8, [sp, #192]
  404944:	ldp	x22, x9, [sp, #56]
  404948:	str	x0, [sp, #120]
  40494c:	str	x0, [sp, #272]
  404950:	mov	w1, #0x20                  	// #32
  404954:	add	x8, x22, x8
  404958:	add	x20, x8, x9
  40495c:	eor	x0, x27, x20
  404960:	str	x20, [sp, #248]
  404964:	bl	406d58 <ferror@plt+0x5378>
  404968:	add	x21, x0, x24
  40496c:	mov	x27, x0
  404970:	str	x0, [sp, #344]
  404974:	eor	x0, x21, x22
  404978:	mov	w1, #0x18                  	// #24
  40497c:	str	x21, [sp, #312]
  404980:	bl	406d58 <ferror@plt+0x5378>
  404984:	ldr	x8, [sp, #216]
  404988:	mov	x22, x0
  40498c:	str	x0, [sp, #280]
  404990:	mov	w1, #0x10                  	// #16
  404994:	add	x8, x20, x8
  404998:	add	x26, x8, x0
  40499c:	eor	x0, x26, x27
  4049a0:	str	x26, [sp, #248]
  4049a4:	bl	406d58 <ferror@plt+0x5378>
  4049a8:	add	x8, x0, x21
  4049ac:	str	x0, [sp, #64]
  4049b0:	str	x0, [sp, #344]
  4049b4:	eor	x0, x8, x22
  4049b8:	mov	w1, #0x3f                  	// #63
  4049bc:	str	x8, [sp, #80]
  4049c0:	str	x8, [sp, #312]
  4049c4:	bl	406d58 <ferror@plt+0x5378>
  4049c8:	ldr	x8, [sp, #168]
  4049cc:	ldr	x24, [sp, #48]
  4049d0:	mov	x22, x0
  4049d4:	str	x0, [sp, #280]
  4049d8:	mov	w1, #0x20                  	// #32
  4049dc:	add	x8, x24, x8
  4049e0:	add	x20, x8, x23
  4049e4:	eor	x0, x25, x20
  4049e8:	str	x20, [sp, #256]
  4049ec:	bl	406d58 <ferror@plt+0x5378>
  4049f0:	ldr	x8, [sp, #96]
  4049f4:	mov	x25, x0
  4049f8:	str	x0, [sp, #352]
  4049fc:	mov	w1, #0x18                  	// #24
  404a00:	add	x21, x0, x8
  404a04:	eor	x0, x21, x24
  404a08:	str	x21, [sp, #320]
  404a0c:	bl	406d58 <ferror@plt+0x5378>
  404a10:	ldr	x8, [sp, #144]
  404a14:	mov	x23, x0
  404a18:	str	x0, [sp, #288]
  404a1c:	mov	w1, #0x10                  	// #16
  404a20:	add	x8, x20, x8
  404a24:	add	x27, x8, x0
  404a28:	eor	x0, x27, x25
  404a2c:	str	x27, [sp, #256]
  404a30:	bl	406d58 <ferror@plt+0x5378>
  404a34:	add	x25, x0, x21
  404a38:	str	x0, [sp, #96]
  404a3c:	str	x0, [sp, #352]
  404a40:	eor	x0, x25, x23
  404a44:	mov	w1, #0x3f                  	// #63
  404a48:	str	x25, [sp, #320]
  404a4c:	bl	406d58 <ferror@plt+0x5378>
  404a50:	ldr	x8, [sp, #176]
  404a54:	ldr	x24, [sp, #40]
  404a58:	mov	x23, x0
  404a5c:	str	x0, [sp, #288]
  404a60:	mov	w1, #0x20                  	// #32
  404a64:	add	x8, x24, x8
  404a68:	add	x21, x8, x28
  404a6c:	ldr	x8, [sp, #112]
  404a70:	str	x21, [sp, #264]
  404a74:	eor	x0, x21, x8
  404a78:	bl	406d58 <ferror@plt+0x5378>
  404a7c:	ldr	x8, [sp, #88]
  404a80:	mov	x20, x0
  404a84:	str	x0, [sp, #360]
  404a88:	mov	w1, #0x18                  	// #24
  404a8c:	add	x28, x0, x8
  404a90:	eor	x0, x28, x24
  404a94:	str	x28, [sp, #328]
  404a98:	bl	406d58 <ferror@plt+0x5378>
  404a9c:	ldr	x8, [sp, #224]
  404aa0:	mov	x24, x0
  404aa4:	str	x0, [sp, #296]
  404aa8:	mov	w1, #0x10                  	// #16
  404aac:	add	x8, x21, x8
  404ab0:	add	x21, x8, x0
  404ab4:	eor	x0, x21, x20
  404ab8:	str	x21, [sp, #264]
  404abc:	bl	406d58 <ferror@plt+0x5378>
  404ac0:	add	x28, x0, x28
  404ac4:	mov	x20, x0
  404ac8:	str	x0, [sp, #360]
  404acc:	eor	x0, x28, x24
  404ad0:	mov	w1, #0x3f                  	// #63
  404ad4:	str	x28, [sp, #328]
  404ad8:	bl	406d58 <ferror@plt+0x5378>
  404adc:	ldr	x8, [sp, #200]
  404ae0:	mov	x24, x0
  404ae4:	str	x0, [sp, #296]
  404ae8:	mov	w1, #0x20                  	// #32
  404aec:	add	x8, x19, x8
  404af0:	add	x19, x8, x22
  404af4:	eor	x0, x20, x19
  404af8:	str	x19, [sp, #240]
  404afc:	bl	406d58 <ferror@plt+0x5378>
  404b00:	add	x25, x0, x25
  404b04:	mov	x20, x0
  404b08:	str	x0, [sp, #360]
  404b0c:	eor	x0, x25, x22
  404b10:	mov	w1, #0x18                  	// #24
  404b14:	str	x25, [sp, #320]
  404b18:	bl	406d58 <ferror@plt+0x5378>
  404b1c:	ldr	x8, [sp, #184]
  404b20:	mov	x22, x0
  404b24:	str	x0, [sp, #280]
  404b28:	mov	w1, #0x10                  	// #16
  404b2c:	add	x8, x19, x8
  404b30:	add	x19, x8, x0
  404b34:	eor	x0, x19, x20
  404b38:	str	x19, [sp, #240]
  404b3c:	bl	406d58 <ferror@plt+0x5378>
  404b40:	add	x8, x0, x25
  404b44:	str	x0, [sp, #144]
  404b48:	str	x0, [sp, #360]
  404b4c:	eor	x0, x8, x22
  404b50:	mov	w1, #0x3f                  	// #63
  404b54:	str	x8, [sp, #112]
  404b58:	str	x8, [sp, #320]
  404b5c:	bl	406d58 <ferror@plt+0x5378>
  404b60:	ldr	x8, [sp, #160]
  404b64:	str	x0, [sp, #88]
  404b68:	str	x0, [sp, #280]
  404b6c:	mov	w1, #0x20                  	// #32
  404b70:	add	x8, x26, x8
  404b74:	add	x20, x8, x23
  404b78:	ldr	x8, [sp, #104]
  404b7c:	str	x20, [sp, #248]
  404b80:	eor	x0, x20, x8
  404b84:	bl	406d58 <ferror@plt+0x5378>
  404b88:	add	x22, x0, x28
  404b8c:	mov	x26, x0
  404b90:	stp	x22, x0, [sp, #328]
  404b94:	eor	x0, x22, x23
  404b98:	mov	w1, #0x18                  	// #24
  404b9c:	bl	406d58 <ferror@plt+0x5378>
  404ba0:	ldr	x8, [sp, #232]
  404ba4:	mov	x23, x0
  404ba8:	str	x0, [sp, #288]
  404bac:	mov	w1, #0x10                  	// #16
  404bb0:	add	x8, x20, x8
  404bb4:	add	x8, x8, x0
  404bb8:	eor	x0, x8, x26
  404bbc:	str	x8, [sp, #56]
  404bc0:	str	x8, [sp, #248]
  404bc4:	bl	406d58 <ferror@plt+0x5378>
  404bc8:	add	x8, x0, x22
  404bcc:	mov	x26, x0
  404bd0:	stp	x8, x0, [sp, #328]
  404bd4:	eor	x0, x8, x23
  404bd8:	mov	w1, #0x3f                  	// #63
  404bdc:	str	x8, [sp, #104]
  404be0:	bl	406d58 <ferror@plt+0x5378>
  404be4:	ldr	x8, [sp, #208]
  404be8:	str	x0, [sp, #48]
  404bec:	str	x0, [sp, #288]
  404bf0:	mov	w1, #0x20                  	// #32
  404bf4:	add	x8, x27, x8
  404bf8:	add	x20, x8, x24
  404bfc:	ldr	x8, [sp, #64]
  404c00:	str	x20, [sp, #256]
  404c04:	eor	x0, x20, x8
  404c08:	bl	406d58 <ferror@plt+0x5378>
  404c0c:	ldr	x8, [sp, #72]
  404c10:	mov	x27, x0
  404c14:	str	x0, [sp, #344]
  404c18:	mov	w1, #0x18                  	// #24
  404c1c:	add	x22, x0, x8
  404c20:	eor	x0, x22, x24
  404c24:	str	x22, [sp, #304]
  404c28:	bl	406d58 <ferror@plt+0x5378>
  404c2c:	ldr	x8, [sp, #152]
  404c30:	mov	x24, x0
  404c34:	str	x0, [sp, #296]
  404c38:	mov	w1, #0x10                  	// #16
  404c3c:	add	x8, x20, x8
  404c40:	add	x20, x8, x0
  404c44:	eor	x0, x20, x27
  404c48:	str	x20, [sp, #256]
  404c4c:	bl	406d58 <ferror@plt+0x5378>
  404c50:	add	x22, x0, x22
  404c54:	mov	x27, x0
  404c58:	str	x0, [sp, #344]
  404c5c:	eor	x0, x22, x24
  404c60:	mov	w1, #0x3f                  	// #63
  404c64:	str	x22, [sp, #304]
  404c68:	bl	406d58 <ferror@plt+0x5378>
  404c6c:	ldr	x28, [sp, #120]
  404c70:	ldur	x9, [x29, #-112]
  404c74:	str	x0, [sp, #40]
  404c78:	str	x0, [sp, #296]
  404c7c:	add	x8, x21, x28
  404c80:	add	x24, x8, x9
  404c84:	ldr	x8, [sp, #96]
  404c88:	mov	w1, #0x20                  	// #32
  404c8c:	str	x9, [sp, #72]
  404c90:	str	x24, [sp, #264]
  404c94:	eor	x0, x24, x8
  404c98:	bl	406d58 <ferror@plt+0x5378>
  404c9c:	ldr	x8, [sp, #80]
  404ca0:	mov	x25, x0
  404ca4:	str	x0, [sp, #352]
  404ca8:	mov	w1, #0x18                  	// #24
  404cac:	add	x23, x0, x8
  404cb0:	eor	x0, x23, x28
  404cb4:	str	x23, [sp, #312]
  404cb8:	bl	406d58 <ferror@plt+0x5378>
  404cbc:	ldur	x9, [x29, #-32]
  404cc0:	add	x8, x0, x24
  404cc4:	mov	x21, x0
  404cc8:	mov	w1, #0x10                  	// #16
  404ccc:	add	x24, x8, x9
  404cd0:	stp	x24, x0, [sp, #264]
  404cd4:	eor	x0, x24, x25
  404cd8:	str	x9, [sp, #80]
  404cdc:	bl	406d58 <ferror@plt+0x5378>
  404ce0:	add	x23, x0, x23
  404ce4:	mov	x28, x0
  404ce8:	str	x0, [sp, #352]
  404cec:	eor	x0, x23, x21
  404cf0:	mov	w1, #0x3f                  	// #63
  404cf4:	str	x23, [sp, #312]
  404cf8:	bl	406d58 <ferror@plt+0x5378>
  404cfc:	ldr	x8, [sp, #168]
  404d00:	mov	x21, x0
  404d04:	str	x0, [sp, #272]
  404d08:	mov	w1, #0x20                  	// #32
  404d0c:	add	x8, x19, x8
  404d10:	add	x19, x8, x0
  404d14:	eor	x0, x19, x26
  404d18:	str	x19, [sp, #240]
  404d1c:	bl	406d58 <ferror@plt+0x5378>
  404d20:	add	x26, x0, x22
  404d24:	mov	x25, x0
  404d28:	str	x0, [sp, #336]
  404d2c:	eor	x0, x26, x21
  404d30:	mov	w1, #0x18                  	// #24
  404d34:	str	x26, [sp, #304]
  404d38:	bl	406d58 <ferror@plt+0x5378>
  404d3c:	ldr	x8, [sp, #232]
  404d40:	mov	x21, x0
  404d44:	str	x0, [sp, #272]
  404d48:	mov	w1, #0x10                  	// #16
  404d4c:	add	x8, x19, x8
  404d50:	add	x8, x8, x0
  404d54:	eor	x0, x8, x25
  404d58:	str	x8, [sp, #168]
  404d5c:	str	x8, [sp, #240]
  404d60:	bl	406d58 <ferror@plt+0x5378>
  404d64:	add	x8, x0, x26
  404d68:	str	x0, [sp, #64]
  404d6c:	str	x0, [sp, #336]
  404d70:	eor	x0, x8, x21
  404d74:	mov	w1, #0x3f                  	// #63
  404d78:	str	x8, [sp, #96]
  404d7c:	str	x8, [sp, #304]
  404d80:	bl	406d58 <ferror@plt+0x5378>
  404d84:	ldr	x8, [sp, #208]
  404d88:	ldr	x21, [sp, #88]
  404d8c:	ldr	x9, [sp, #56]
  404d90:	str	x0, [sp, #120]
  404d94:	str	x0, [sp, #272]
  404d98:	add	x8, x21, x8
  404d9c:	add	x19, x8, x9
  404da0:	eor	x0, x27, x19
  404da4:	mov	w1, #0x20                  	// #32
  404da8:	str	x19, [sp, #248]
  404dac:	bl	406d58 <ferror@plt+0x5378>
  404db0:	add	x23, x0, x23
  404db4:	mov	x26, x0
  404db8:	str	x0, [sp, #344]
  404dbc:	eor	x0, x23, x21
  404dc0:	mov	w1, #0x18                  	// #24
  404dc4:	str	x23, [sp, #312]
  404dc8:	bl	406d58 <ferror@plt+0x5378>
  404dcc:	ldr	x8, [sp, #176]
  404dd0:	mov	x27, x0
  404dd4:	str	x0, [sp, #280]
  404dd8:	mov	w1, #0x10                  	// #16
  404ddc:	add	x8, x19, x8
  404de0:	add	x21, x8, x0
  404de4:	eor	x0, x21, x26
  404de8:	str	x21, [sp, #248]
  404dec:	bl	406d58 <ferror@plt+0x5378>
  404df0:	add	x8, x0, x23
  404df4:	str	x0, [sp, #56]
  404df8:	str	x0, [sp, #344]
  404dfc:	eor	x0, x8, x27
  404e00:	mov	w1, #0x3f                  	// #63
  404e04:	str	x8, [sp, #88]
  404e08:	str	x8, [sp, #312]
  404e0c:	bl	406d58 <ferror@plt+0x5378>
  404e10:	ldr	x8, [sp, #136]
  404e14:	ldr	x23, [sp, #48]
  404e18:	mov	x27, x0
  404e1c:	str	x0, [sp, #280]
  404e20:	mov	w1, #0x20                  	// #32
  404e24:	add	x8, x23, x8
  404e28:	add	x19, x8, x20
  404e2c:	eor	x0, x28, x19
  404e30:	str	x19, [sp, #256]
  404e34:	bl	406d58 <ferror@plt+0x5378>
  404e38:	ldr	x8, [sp, #112]
  404e3c:	mov	x26, x0
  404e40:	str	x0, [sp, #352]
  404e44:	mov	w1, #0x18                  	// #24
  404e48:	add	x20, x0, x8
  404e4c:	eor	x0, x20, x23
  404e50:	str	x20, [sp, #320]
  404e54:	bl	406d58 <ferror@plt+0x5378>
  404e58:	ldr	x8, [sp, #160]
  404e5c:	mov	x23, x0
  404e60:	str	x0, [sp, #288]
  404e64:	mov	w1, #0x10                  	// #16
  404e68:	add	x8, x19, x8
  404e6c:	add	x28, x8, x0
  404e70:	eor	x0, x28, x26
  404e74:	str	x28, [sp, #256]
  404e78:	bl	406d58 <ferror@plt+0x5378>
  404e7c:	add	x19, x0, x20
  404e80:	str	x0, [sp, #160]
  404e84:	str	x0, [sp, #352]
  404e88:	eor	x0, x19, x23
  404e8c:	mov	w1, #0x3f                  	// #63
  404e90:	str	x19, [sp, #320]
  404e94:	bl	406d58 <ferror@plt+0x5378>
  404e98:	ldr	x8, [sp, #152]
  404e9c:	ldr	x22, [sp, #40]
  404ea0:	mov	x23, x0
  404ea4:	str	x0, [sp, #288]
  404ea8:	mov	w1, #0x20                  	// #32
  404eac:	add	x8, x22, x8
  404eb0:	add	x26, x8, x24
  404eb4:	ldr	x8, [sp, #144]
  404eb8:	str	x26, [sp, #264]
  404ebc:	eor	x0, x26, x8
  404ec0:	bl	406d58 <ferror@plt+0x5378>
  404ec4:	ldr	x8, [sp, #104]
  404ec8:	mov	x20, x0
  404ecc:	str	x0, [sp, #360]
  404ed0:	mov	w1, #0x18                  	// #24
  404ed4:	add	x25, x0, x8
  404ed8:	eor	x0, x25, x22
  404edc:	str	x25, [sp, #328]
  404ee0:	bl	406d58 <ferror@plt+0x5378>
  404ee4:	ldr	x8, [sp, #72]
  404ee8:	mov	x24, x0
  404eec:	str	x0, [sp, #296]
  404ef0:	mov	w1, #0x10                  	// #16
  404ef4:	add	x8, x26, x8
  404ef8:	add	x8, x8, x0
  404efc:	eor	x0, x8, x20
  404f00:	str	x8, [sp, #104]
  404f04:	str	x8, [sp, #264]
  404f08:	bl	406d58 <ferror@plt+0x5378>
  404f0c:	add	x26, x0, x25
  404f10:	mov	x20, x0
  404f14:	str	x0, [sp, #360]
  404f18:	eor	x0, x26, x24
  404f1c:	mov	w1, #0x3f                  	// #63
  404f20:	str	x26, [sp, #328]
  404f24:	bl	406d58 <ferror@plt+0x5378>
  404f28:	ldr	x9, [sp, #168]
  404f2c:	ldur	x8, [x29, #-104]
  404f30:	mov	x24, x0
  404f34:	str	x0, [sp, #296]
  404f38:	add	x9, x27, x9
  404f3c:	add	x22, x9, x8
  404f40:	eor	x0, x22, x20
  404f44:	mov	w1, #0x20                  	// #32
  404f48:	str	x22, [sp, #240]
  404f4c:	bl	406d58 <ferror@plt+0x5378>
  404f50:	add	x25, x0, x19
  404f54:	mov	x20, x0
  404f58:	str	x0, [sp, #360]
  404f5c:	eor	x0, x25, x27
  404f60:	mov	w1, #0x18                  	// #24
  404f64:	str	x25, [sp, #320]
  404f68:	bl	406d58 <ferror@plt+0x5378>
  404f6c:	ldr	x8, [sp, #80]
  404f70:	mov	x27, x0
  404f74:	str	x0, [sp, #280]
  404f78:	mov	w1, #0x10                  	// #16
  404f7c:	add	x8, x22, x8
  404f80:	add	x19, x8, x0
  404f84:	eor	x0, x19, x20
  404f88:	str	x19, [sp, #240]
  404f8c:	bl	406d58 <ferror@plt+0x5378>
  404f90:	add	x8, x0, x25
  404f94:	str	x0, [sp, #168]
  404f98:	str	x0, [sp, #360]
  404f9c:	eor	x0, x8, x27
  404fa0:	mov	w1, #0x3f                  	// #63
  404fa4:	str	x8, [sp, #136]
  404fa8:	str	x8, [sp, #320]
  404fac:	bl	406d58 <ferror@plt+0x5378>
  404fb0:	ldr	x8, [sp, #216]
  404fb4:	str	x0, [sp, #152]
  404fb8:	str	x0, [sp, #280]
  404fbc:	mov	w1, #0x20                  	// #32
  404fc0:	add	x8, x21, x8
  404fc4:	add	x20, x8, x23
  404fc8:	ldr	x8, [sp, #64]
  404fcc:	str	x20, [sp, #248]
  404fd0:	eor	x0, x20, x8
  404fd4:	bl	406d58 <ferror@plt+0x5378>
  404fd8:	add	x21, x0, x26
  404fdc:	mov	x25, x0
  404fe0:	stp	x21, x0, [sp, #328]
  404fe4:	eor	x0, x21, x23
  404fe8:	mov	w1, #0x18                  	// #24
  404fec:	bl	406d58 <ferror@plt+0x5378>
  404ff0:	ldr	x27, [sp, #192]
  404ff4:	mov	x23, x0
  404ff8:	str	x0, [sp, #288]
  404ffc:	mov	w1, #0x10                  	// #16
  405000:	add	x8, x20, x27
  405004:	add	x8, x8, x0
  405008:	eor	x0, x8, x25
  40500c:	str	x8, [sp, #72]
  405010:	str	x8, [sp, #248]
  405014:	bl	406d58 <ferror@plt+0x5378>
  405018:	add	x8, x0, x21
  40501c:	mov	x25, x0
  405020:	stp	x8, x0, [sp, #328]
  405024:	eor	x0, x8, x23
  405028:	mov	w1, #0x3f                  	// #63
  40502c:	str	x8, [sp, #144]
  405030:	bl	406d58 <ferror@plt+0x5378>
  405034:	ldr	x8, [sp, #224]
  405038:	str	x0, [sp, #112]
  40503c:	str	x0, [sp, #288]
  405040:	mov	w1, #0x20                  	// #32
  405044:	add	x8, x28, x8
  405048:	add	x20, x8, x24
  40504c:	ldr	x8, [sp, #56]
  405050:	str	x20, [sp, #256]
  405054:	eor	x0, x20, x8
  405058:	bl	406d58 <ferror@plt+0x5378>
  40505c:	ldr	x8, [sp, #96]
  405060:	mov	x22, x0
  405064:	str	x0, [sp, #344]
  405068:	mov	w1, #0x18                  	// #24
  40506c:	add	x21, x0, x8
  405070:	eor	x0, x21, x24
  405074:	str	x21, [sp, #304]
  405078:	bl	406d58 <ferror@plt+0x5378>
  40507c:	ldr	x8, [sp, #200]
  405080:	mov	x23, x0
  405084:	str	x0, [sp, #296]
  405088:	mov	w1, #0x10                  	// #16
  40508c:	add	x8, x20, x8
  405090:	add	x8, x8, x0
  405094:	eor	x0, x8, x22
  405098:	str	x8, [sp, #64]
  40509c:	str	x8, [sp, #256]
  4050a0:	bl	406d58 <ferror@plt+0x5378>
  4050a4:	add	x20, x0, x21
  4050a8:	mov	x22, x0
  4050ac:	str	x0, [sp, #344]
  4050b0:	eor	x0, x20, x23
  4050b4:	mov	w1, #0x3f                  	// #63
  4050b8:	str	x20, [sp, #304]
  4050bc:	bl	406d58 <ferror@plt+0x5378>
  4050c0:	ldr	x28, [sp, #184]
  4050c4:	ldr	x26, [sp, #120]
  4050c8:	ldr	x9, [sp, #104]
  4050cc:	str	x0, [sp, #80]
  4050d0:	str	x0, [sp, #296]
  4050d4:	add	x8, x26, x28
  4050d8:	add	x21, x8, x9
  4050dc:	ldr	x8, [sp, #160]
  4050e0:	mov	w1, #0x20                  	// #32
  4050e4:	str	x21, [sp, #264]
  4050e8:	eor	x0, x21, x8
  4050ec:	bl	406d58 <ferror@plt+0x5378>
  4050f0:	ldr	x8, [sp, #88]
  4050f4:	mov	x24, x0
  4050f8:	str	x0, [sp, #352]
  4050fc:	mov	w1, #0x18                  	// #24
  405100:	add	x23, x0, x8
  405104:	eor	x0, x23, x26
  405108:	str	x23, [sp, #312]
  40510c:	bl	406d58 <ferror@plt+0x5378>
  405110:	ldur	x8, [x29, #-64]
  405114:	add	x9, x0, x21
  405118:	mov	x26, x0
  40511c:	mov	w1, #0x10                  	// #16
  405120:	add	x8, x9, x8
  405124:	stp	x8, x0, [sp, #264]
  405128:	eor	x0, x8, x24
  40512c:	str	x8, [sp, #88]
  405130:	bl	406d58 <ferror@plt+0x5378>
  405134:	add	x23, x0, x23
  405138:	mov	x21, x0
  40513c:	str	x0, [sp, #352]
  405140:	eor	x0, x23, x26
  405144:	mov	w1, #0x3f                  	// #63
  405148:	str	x23, [sp, #312]
  40514c:	bl	406d58 <ferror@plt+0x5378>
  405150:	ldr	x8, [sp, #232]
  405154:	mov	x24, x0
  405158:	str	x0, [sp, #272]
  40515c:	mov	w1, #0x20                  	// #32
  405160:	add	x8, x19, x8
  405164:	add	x19, x8, x0
  405168:	eor	x0, x19, x25
  40516c:	str	x19, [sp, #240]
  405170:	bl	406d58 <ferror@plt+0x5378>
  405174:	add	x20, x0, x20
  405178:	mov	x25, x0
  40517c:	str	x0, [sp, #336]
  405180:	eor	x0, x20, x24
  405184:	mov	w1, #0x18                  	// #24
  405188:	str	x20, [sp, #304]
  40518c:	bl	406d58 <ferror@plt+0x5378>
  405190:	add	x8, x19, x27
  405194:	add	x19, x8, x0
  405198:	mov	x26, x0
  40519c:	str	x0, [sp, #272]
  4051a0:	eor	x0, x19, x25
  4051a4:	mov	w1, #0x10                  	// #16
  4051a8:	str	x19, [sp, #240]
  4051ac:	bl	406d58 <ferror@plt+0x5378>
  4051b0:	add	x8, x0, x20
  4051b4:	str	x0, [sp, #96]
  4051b8:	str	x0, [sp, #336]
  4051bc:	eor	x0, x8, x26
  4051c0:	mov	w1, #0x3f                  	// #63
  4051c4:	str	x8, [sp, #120]
  4051c8:	str	x8, [sp, #304]
  4051cc:	bl	406d58 <ferror@plt+0x5378>
  4051d0:	ldr	x24, [sp, #152]
  4051d4:	ldr	x9, [sp, #72]
  4051d8:	str	x0, [sp, #160]
  4051dc:	str	x0, [sp, #272]
  4051e0:	add	x8, x24, x28
  4051e4:	add	x20, x8, x9
  4051e8:	eor	x0, x22, x20
  4051ec:	mov	w1, #0x20                  	// #32
  4051f0:	str	x20, [sp, #248]
  4051f4:	bl	406d58 <ferror@plt+0x5378>
  4051f8:	add	x23, x0, x23
  4051fc:	mov	x22, x0
  405200:	str	x0, [sp, #344]
  405204:	eor	x0, x23, x24
  405208:	mov	w1, #0x18                  	// #24
  40520c:	str	x23, [sp, #312]
  405210:	bl	406d58 <ferror@plt+0x5378>
  405214:	ldr	x8, [sp, #224]
  405218:	mov	x26, x0
  40521c:	str	x0, [sp, #280]
  405220:	mov	w1, #0x10                  	// #16
  405224:	add	x8, x20, x8
  405228:	add	x24, x8, x0
  40522c:	eor	x0, x24, x22
  405230:	str	x24, [sp, #248]
  405234:	bl	406d58 <ferror@plt+0x5378>
  405238:	add	x8, x0, x23
  40523c:	str	x0, [sp, #104]
  405240:	str	x0, [sp, #344]
  405244:	eor	x0, x8, x26
  405248:	mov	w1, #0x3f                  	// #63
  40524c:	str	x8, [sp, #152]
  405250:	str	x8, [sp, #312]
  405254:	bl	406d58 <ferror@plt+0x5378>
  405258:	ldr	x8, [sp, #200]
  40525c:	ldr	x23, [sp, #112]
  405260:	ldr	x9, [sp, #64]
  405264:	mov	x26, x0
  405268:	str	x0, [sp, #280]
  40526c:	add	x8, x23, x8
  405270:	add	x20, x8, x9
  405274:	eor	x0, x21, x20
  405278:	mov	w1, #0x20                  	// #32
  40527c:	str	x20, [sp, #256]
  405280:	bl	406d58 <ferror@plt+0x5378>
  405284:	ldr	x8, [sp, #136]
  405288:	mov	x21, x0
  40528c:	str	x0, [sp, #352]
  405290:	mov	w1, #0x18                  	// #24
  405294:	add	x22, x0, x8
  405298:	eor	x0, x22, x23
  40529c:	str	x22, [sp, #320]
  4052a0:	bl	406d58 <ferror@plt+0x5378>
  4052a4:	ldur	x8, [x29, #-32]
  4052a8:	add	x9, x0, x20
  4052ac:	mov	x27, x0
  4052b0:	str	x0, [sp, #288]
  4052b4:	add	x25, x9, x8
  4052b8:	eor	x0, x25, x21
  4052bc:	mov	w1, #0x10                  	// #16
  4052c0:	str	x25, [sp, #256]
  4052c4:	bl	406d58 <ferror@plt+0x5378>
  4052c8:	add	x23, x0, x22
  4052cc:	str	x0, [sp, #112]
  4052d0:	str	x0, [sp, #352]
  4052d4:	eor	x0, x23, x27
  4052d8:	mov	w1, #0x3f                  	// #63
  4052dc:	str	x23, [sp, #320]
  4052e0:	bl	406d58 <ferror@plt+0x5378>
  4052e4:	ldp	x21, x9, [sp, #80]
  4052e8:	ldur	x8, [x29, #-104]
  4052ec:	mov	x28, x0
  4052f0:	str	x0, [sp, #288]
  4052f4:	add	x9, x9, x21
  4052f8:	add	x22, x9, x8
  4052fc:	ldr	x8, [sp, #168]
  405300:	mov	w1, #0x20                  	// #32
  405304:	str	x22, [sp, #264]
  405308:	eor	x0, x22, x8
  40530c:	bl	406d58 <ferror@plt+0x5378>
  405310:	ldr	x8, [sp, #144]
  405314:	mov	x20, x0
  405318:	str	x0, [sp, #360]
  40531c:	mov	w1, #0x18                  	// #24
  405320:	add	x27, x0, x8
  405324:	eor	x0, x27, x21
  405328:	str	x27, [sp, #328]
  40532c:	bl	406d58 <ferror@plt+0x5378>
  405330:	ldr	x8, [sp, #176]
  405334:	mov	x21, x0
  405338:	str	x0, [sp, #296]
  40533c:	mov	w1, #0x10                  	// #16
  405340:	add	x8, x22, x8
  405344:	add	x8, x8, x0
  405348:	eor	x0, x8, x20
  40534c:	str	x8, [sp, #48]
  405350:	str	x8, [sp, #264]
  405354:	bl	406d58 <ferror@plt+0x5378>
  405358:	add	x22, x0, x27
  40535c:	mov	x20, x0
  405360:	str	x0, [sp, #360]
  405364:	eor	x0, x22, x21
  405368:	mov	w1, #0x3f                  	// #63
  40536c:	str	x22, [sp, #328]
  405370:	bl	406d58 <ferror@plt+0x5378>
  405374:	ldur	x8, [x29, #-136]
  405378:	add	x9, x26, x19
  40537c:	mov	x27, x0
  405380:	str	x0, [sp, #296]
  405384:	add	x19, x9, x8
  405388:	eor	x0, x19, x20
  40538c:	mov	w1, #0x20                  	// #32
  405390:	str	x19, [sp, #240]
  405394:	bl	406d58 <ferror@plt+0x5378>
  405398:	add	x23, x0, x23
  40539c:	mov	x20, x0
  4053a0:	str	x0, [sp, #360]
  4053a4:	eor	x0, x23, x26
  4053a8:	mov	w1, #0x18                  	// #24
  4053ac:	str	x23, [sp, #320]
  4053b0:	bl	406d58 <ferror@plt+0x5378>
  4053b4:	ldr	x8, [sp, #216]
  4053b8:	mov	x21, x0
  4053bc:	str	x0, [sp, #280]
  4053c0:	mov	w1, #0x10                  	// #16
  4053c4:	add	x8, x19, x8
  4053c8:	add	x8, x8, x0
  4053cc:	eor	x0, x8, x20
  4053d0:	str	x8, [sp, #56]
  4053d4:	str	x8, [sp, #240]
  4053d8:	bl	406d58 <ferror@plt+0x5378>
  4053dc:	add	x8, x0, x23
  4053e0:	str	x0, [sp, #168]
  4053e4:	str	x0, [sp, #360]
  4053e8:	eor	x0, x8, x21
  4053ec:	mov	w1, #0x3f                  	// #63
  4053f0:	str	x8, [sp, #144]
  4053f4:	str	x8, [sp, #320]
  4053f8:	bl	406d58 <ferror@plt+0x5378>
  4053fc:	ldr	x8, [sp, #208]
  405400:	str	x0, [sp, #88]
  405404:	str	x0, [sp, #280]
  405408:	mov	w1, #0x20                  	// #32
  40540c:	add	x8, x24, x8
  405410:	add	x19, x8, x28
  405414:	ldr	x8, [sp, #96]
  405418:	str	x19, [sp, #248]
  40541c:	eor	x0, x19, x8
  405420:	bl	406d58 <ferror@plt+0x5378>
  405424:	add	x20, x0, x22
  405428:	mov	x21, x0
  40542c:	stp	x20, x0, [sp, #328]
  405430:	eor	x0, x20, x28
  405434:	mov	w1, #0x18                  	// #24
  405438:	bl	406d58 <ferror@plt+0x5378>
  40543c:	ldur	x8, [x29, #-112]
  405440:	add	x9, x0, x19
  405444:	mov	x24, x0
  405448:	str	x0, [sp, #288]
  40544c:	add	x8, x9, x8
  405450:	eor	x0, x8, x21
  405454:	mov	w1, #0x10                  	// #16
  405458:	str	x8, [sp, #64]
  40545c:	str	x8, [sp, #248]
  405460:	bl	406d58 <ferror@plt+0x5378>
  405464:	add	x8, x0, x20
  405468:	mov	x26, x0
  40546c:	stp	x8, x0, [sp, #328]
  405470:	eor	x0, x8, x24
  405474:	mov	w1, #0x3f                  	// #63
  405478:	str	x8, [sp, #136]
  40547c:	bl	406d58 <ferror@plt+0x5378>
  405480:	ldur	x8, [x29, #-64]
  405484:	add	x9, x27, x25
  405488:	str	x0, [sp, #80]
  40548c:	str	x0, [sp, #288]
  405490:	add	x19, x9, x8
  405494:	ldr	x8, [sp, #104]
  405498:	mov	w1, #0x20                  	// #32
  40549c:	str	x19, [sp, #256]
  4054a0:	eor	x0, x19, x8
  4054a4:	bl	406d58 <ferror@plt+0x5378>
  4054a8:	ldr	x8, [sp, #120]
  4054ac:	mov	x21, x0
  4054b0:	str	x0, [sp, #344]
  4054b4:	mov	w1, #0x18                  	// #24
  4054b8:	add	x22, x0, x8
  4054bc:	eor	x0, x22, x27
  4054c0:	str	x22, [sp, #304]
  4054c4:	bl	406d58 <ferror@plt+0x5378>
  4054c8:	ldur	x8, [x29, #-120]
  4054cc:	add	x9, x0, x19
  4054d0:	mov	x25, x0
  4054d4:	str	x0, [sp, #296]
  4054d8:	add	x20, x9, x8
  4054dc:	eor	x0, x20, x21
  4054e0:	mov	w1, #0x10                  	// #16
  4054e4:	str	x20, [sp, #256]
  4054e8:	bl	406d58 <ferror@plt+0x5378>
  4054ec:	add	x19, x0, x22
  4054f0:	mov	x28, x0
  4054f4:	str	x0, [sp, #344]
  4054f8:	eor	x0, x19, x25
  4054fc:	mov	w1, #0x3f                  	// #63
  405500:	str	x19, [sp, #304]
  405504:	bl	406d58 <ferror@plt+0x5378>
  405508:	ldr	x22, [sp, #160]
  40550c:	ldr	x9, [sp, #48]
  405510:	ldur	x8, [x29, #-72]
  405514:	str	x0, [sp, #72]
  405518:	str	x0, [sp, #296]
  40551c:	add	x9, x9, x22
  405520:	add	x23, x9, x8
  405524:	ldr	x8, [sp, #112]
  405528:	mov	w1, #0x20                  	// #32
  40552c:	str	x23, [sp, #264]
  405530:	eor	x0, x23, x8
  405534:	bl	406d58 <ferror@plt+0x5378>
  405538:	ldr	x8, [sp, #152]
  40553c:	mov	x21, x0
  405540:	str	x0, [sp, #352]
  405544:	mov	w1, #0x18                  	// #24
  405548:	add	x27, x0, x8
  40554c:	eor	x0, x27, x22
  405550:	str	x27, [sp, #312]
  405554:	bl	406d58 <ferror@plt+0x5378>
  405558:	ldur	x8, [x29, #-48]
  40555c:	add	x9, x0, x23
  405560:	mov	x22, x0
  405564:	mov	w1, #0x10                  	// #16
  405568:	add	x25, x9, x8
  40556c:	stp	x25, x0, [sp, #264]
  405570:	eor	x0, x25, x21
  405574:	bl	406d58 <ferror@plt+0x5378>
  405578:	add	x27, x0, x27
  40557c:	mov	x21, x0
  405580:	str	x0, [sp, #352]
  405584:	eor	x0, x27, x22
  405588:	mov	w1, #0x3f                  	// #63
  40558c:	str	x27, [sp, #312]
  405590:	bl	406d58 <ferror@plt+0x5378>
  405594:	ldr	x9, [sp, #56]
  405598:	ldur	x8, [x29, #-32]
  40559c:	mov	x22, x0
  4055a0:	str	x0, [sp, #272]
  4055a4:	add	x9, x0, x9
  4055a8:	add	x23, x9, x8
  4055ac:	eor	x0, x23, x26
  4055b0:	mov	w1, #0x20                  	// #32
  4055b4:	str	x23, [sp, #240]
  4055b8:	bl	406d58 <ferror@plt+0x5378>
  4055bc:	add	x24, x0, x19
  4055c0:	mov	x26, x0
  4055c4:	str	x0, [sp, #336]
  4055c8:	eor	x0, x24, x22
  4055cc:	mov	w1, #0x18                  	// #24
  4055d0:	str	x24, [sp, #304]
  4055d4:	bl	406d58 <ferror@plt+0x5378>
  4055d8:	ldur	x8, [x29, #-48]
  4055dc:	add	x9, x0, x23
  4055e0:	mov	x22, x0
  4055e4:	str	x0, [sp, #272]
  4055e8:	add	x19, x9, x8
  4055ec:	eor	x0, x19, x26
  4055f0:	mov	w1, #0x10                  	// #16
  4055f4:	str	x19, [sp, #240]
  4055f8:	bl	406d58 <ferror@plt+0x5378>
  4055fc:	add	x8, x0, x24
  405600:	str	x0, [sp, #96]
  405604:	str	x0, [sp, #336]
  405608:	eor	x0, x8, x22
  40560c:	mov	w1, #0x3f                  	// #63
  405610:	str	x8, [sp, #120]
  405614:	str	x8, [sp, #304]
  405618:	bl	406d58 <ferror@plt+0x5378>
  40561c:	ldr	x8, [sp, #216]
  405620:	ldr	x23, [sp, #88]
  405624:	ldr	x9, [sp, #64]
  405628:	str	x0, [sp, #160]
  40562c:	str	x0, [sp, #272]
  405630:	add	x8, x23, x8
  405634:	add	x24, x8, x9
  405638:	eor	x0, x28, x24
  40563c:	mov	w1, #0x20                  	// #32
  405640:	str	x24, [sp, #248]
  405644:	bl	406d58 <ferror@plt+0x5378>
  405648:	add	x27, x0, x27
  40564c:	mov	x22, x0
  405650:	str	x0, [sp, #344]
  405654:	eor	x0, x27, x23
  405658:	mov	w1, #0x18                  	// #24
  40565c:	str	x27, [sp, #312]
  405660:	bl	406d58 <ferror@plt+0x5378>
  405664:	ldr	x8, [sp, #200]
  405668:	mov	x23, x0
  40566c:	str	x0, [sp, #280]
  405670:	mov	w1, #0x10                  	// #16
  405674:	add	x8, x24, x8
  405678:	add	x26, x8, x0
  40567c:	eor	x0, x26, x22
  405680:	str	x26, [sp, #248]
  405684:	bl	406d58 <ferror@plt+0x5378>
  405688:	add	x8, x0, x27
  40568c:	str	x0, [sp, #104]
  405690:	str	x0, [sp, #344]
  405694:	eor	x0, x8, x23
  405698:	mov	w1, #0x3f                  	// #63
  40569c:	str	x8, [sp, #152]
  4056a0:	str	x8, [sp, #312]
  4056a4:	bl	406d58 <ferror@plt+0x5378>
  4056a8:	ldr	x8, [sp, #232]
  4056ac:	ldr	x24, [sp, #80]
  4056b0:	mov	x22, x0
  4056b4:	str	x0, [sp, #280]
  4056b8:	mov	w1, #0x20                  	// #32
  4056bc:	add	x8, x24, x8
  4056c0:	add	x20, x8, x20
  4056c4:	eor	x0, x21, x20
  4056c8:	str	x20, [sp, #256]
  4056cc:	bl	406d58 <ferror@plt+0x5378>
  4056d0:	ldr	x8, [sp, #144]
  4056d4:	mov	x21, x0
  4056d8:	str	x0, [sp, #352]
  4056dc:	mov	w1, #0x18                  	// #24
  4056e0:	add	x23, x0, x8
  4056e4:	eor	x0, x23, x24
  4056e8:	str	x23, [sp, #320]
  4056ec:	bl	406d58 <ferror@plt+0x5378>
  4056f0:	ldr	x8, [sp, #184]
  4056f4:	mov	x24, x0
  4056f8:	str	x0, [sp, #288]
  4056fc:	mov	w1, #0x10                  	// #16
  405700:	add	x8, x20, x8
  405704:	add	x8, x8, x0
  405708:	eor	x0, x8, x21
  40570c:	str	x8, [sp, #88]
  405710:	str	x8, [sp, #256]
  405714:	bl	406d58 <ferror@plt+0x5378>
  405718:	add	x27, x0, x23
  40571c:	str	x0, [sp, #144]
  405720:	str	x0, [sp, #352]
  405724:	eor	x0, x27, x24
  405728:	mov	w1, #0x3f                  	// #63
  40572c:	str	x27, [sp, #320]
  405730:	bl	406d58 <ferror@plt+0x5378>
  405734:	ldr	x21, [sp, #72]
  405738:	ldur	x8, [x29, #-112]
  40573c:	mov	x28, x0
  405740:	str	x0, [sp, #288]
  405744:	add	x9, x25, x21
  405748:	add	x23, x9, x8
  40574c:	ldr	x8, [sp, #168]
  405750:	mov	w1, #0x20                  	// #32
  405754:	str	x23, [sp, #264]
  405758:	eor	x0, x23, x8
  40575c:	bl	406d58 <ferror@plt+0x5378>
  405760:	ldr	x8, [sp, #136]
  405764:	mov	x20, x0
  405768:	str	x0, [sp, #360]
  40576c:	mov	w1, #0x18                  	// #24
  405770:	add	x25, x0, x8
  405774:	eor	x0, x25, x21
  405778:	str	x25, [sp, #328]
  40577c:	bl	406d58 <ferror@plt+0x5378>
  405780:	ldur	x8, [x29, #-64]
  405784:	add	x9, x0, x23
  405788:	mov	x21, x0
  40578c:	str	x0, [sp, #296]
  405790:	add	x23, x9, x8
  405794:	eor	x0, x23, x20
  405798:	mov	w1, #0x10                  	// #16
  40579c:	str	x23, [sp, #264]
  4057a0:	bl	406d58 <ferror@plt+0x5378>
  4057a4:	add	x25, x0, x25
  4057a8:	mov	x24, x0
  4057ac:	str	x0, [sp, #360]
  4057b0:	eor	x0, x25, x21
  4057b4:	mov	w1, #0x3f                  	// #63
  4057b8:	str	x25, [sp, #328]
  4057bc:	bl	406d58 <ferror@plt+0x5378>
  4057c0:	ldr	x8, [sp, #192]
  4057c4:	mov	x20, x0
  4057c8:	str	x0, [sp, #296]
  4057cc:	mov	w1, #0x20                  	// #32
  4057d0:	add	x8, x19, x8
  4057d4:	add	x19, x8, x22
  4057d8:	eor	x0, x24, x19
  4057dc:	str	x19, [sp, #240]
  4057e0:	bl	406d58 <ferror@plt+0x5378>
  4057e4:	add	x27, x0, x27
  4057e8:	mov	x21, x0
  4057ec:	str	x0, [sp, #360]
  4057f0:	eor	x0, x27, x22
  4057f4:	mov	w1, #0x18                  	// #24
  4057f8:	str	x27, [sp, #320]
  4057fc:	bl	406d58 <ferror@plt+0x5378>
  405800:	ldur	x8, [x29, #-136]
  405804:	add	x9, x0, x19
  405808:	mov	x22, x0
  40580c:	str	x0, [sp, #280]
  405810:	add	x24, x9, x8
  405814:	eor	x0, x24, x21
  405818:	mov	w1, #0x10                  	// #16
  40581c:	str	x24, [sp, #240]
  405820:	bl	406d58 <ferror@plt+0x5378>
  405824:	add	x8, x0, x27
  405828:	str	x0, [sp, #168]
  40582c:	str	x0, [sp, #360]
  405830:	eor	x0, x8, x22
  405834:	mov	w1, #0x3f                  	// #63
  405838:	str	x8, [sp, #112]
  40583c:	str	x8, [sp, #320]
  405840:	bl	406d58 <ferror@plt+0x5378>
  405844:	ldr	x8, [sp, #224]
  405848:	str	x0, [sp, #80]
  40584c:	str	x0, [sp, #280]
  405850:	mov	w1, #0x20                  	// #32
  405854:	add	x8, x26, x8
  405858:	add	x19, x8, x28
  40585c:	ldr	x8, [sp, #96]
  405860:	str	x19, [sp, #248]
  405864:	eor	x0, x19, x8
  405868:	bl	406d58 <ferror@plt+0x5378>
  40586c:	add	x21, x0, x25
  405870:	mov	x22, x0
  405874:	stp	x21, x0, [sp, #328]
  405878:	eor	x0, x21, x28
  40587c:	mov	w1, #0x18                  	// #24
  405880:	bl	406d58 <ferror@plt+0x5378>
  405884:	ldur	x8, [x29, #-104]
  405888:	add	x9, x0, x19
  40588c:	mov	x25, x0
  405890:	str	x0, [sp, #288]
  405894:	add	x8, x9, x8
  405898:	eor	x0, x8, x22
  40589c:	mov	w1, #0x10                  	// #16
  4058a0:	str	x8, [sp, #72]
  4058a4:	str	x8, [sp, #248]
  4058a8:	bl	406d58 <ferror@plt+0x5378>
  4058ac:	add	x8, x0, x21
  4058b0:	mov	x22, x0
  4058b4:	stp	x8, x0, [sp, #328]
  4058b8:	eor	x0, x8, x25
  4058bc:	mov	w1, #0x3f                  	// #63
  4058c0:	str	x8, [sp, #136]
  4058c4:	bl	406d58 <ferror@plt+0x5378>
  4058c8:	ldr	x9, [sp, #88]
  4058cc:	ldur	x8, [x29, #-72]
  4058d0:	str	x0, [sp, #96]
  4058d4:	str	x0, [sp, #288]
  4058d8:	add	x9, x20, x9
  4058dc:	add	x21, x9, x8
  4058e0:	ldr	x8, [sp, #104]
  4058e4:	mov	w1, #0x20                  	// #32
  4058e8:	str	x21, [sp, #256]
  4058ec:	eor	x0, x21, x8
  4058f0:	bl	406d58 <ferror@plt+0x5378>
  4058f4:	ldr	x8, [sp, #120]
  4058f8:	mov	x25, x0
  4058fc:	str	x0, [sp, #344]
  405900:	mov	w1, #0x18                  	// #24
  405904:	add	x26, x0, x8
  405908:	eor	x0, x26, x20
  40590c:	str	x26, [sp, #304]
  405910:	bl	406d58 <ferror@plt+0x5378>
  405914:	ldr	x19, [sp, #208]
  405918:	mov	x20, x0
  40591c:	str	x0, [sp, #296]
  405920:	mov	w1, #0x10                  	// #16
  405924:	add	x8, x21, x19
  405928:	add	x8, x8, x0
  40592c:	eor	x0, x8, x25
  405930:	str	x8, [sp, #56]
  405934:	str	x8, [sp, #256]
  405938:	bl	406d58 <ferror@plt+0x5378>
  40593c:	add	x25, x0, x26
  405940:	mov	x28, x0
  405944:	str	x0, [sp, #344]
  405948:	eor	x0, x25, x20
  40594c:	mov	w1, #0x3f                  	// #63
  405950:	str	x25, [sp, #304]
  405954:	bl	406d58 <ferror@plt+0x5378>
  405958:	ldr	x26, [sp, #160]
  40595c:	ldur	x8, [x29, #-120]
  405960:	str	x0, [sp, #88]
  405964:	str	x0, [sp, #296]
  405968:	add	x9, x23, x26
  40596c:	add	x21, x9, x8
  405970:	ldr	x8, [sp, #144]
  405974:	mov	w1, #0x20                  	// #32
  405978:	str	x21, [sp, #264]
  40597c:	eor	x0, x21, x8
  405980:	bl	406d58 <ferror@plt+0x5378>
  405984:	ldr	x8, [sp, #152]
  405988:	mov	x20, x0
  40598c:	str	x0, [sp, #352]
  405990:	mov	w1, #0x18                  	// #24
  405994:	add	x27, x0, x8
  405998:	eor	x0, x27, x26
  40599c:	str	x27, [sp, #312]
  4059a0:	bl	406d58 <ferror@plt+0x5378>
  4059a4:	ldr	x8, [sp, #176]
  4059a8:	mov	x23, x0
  4059ac:	mov	w1, #0x10                  	// #16
  4059b0:	add	x8, x21, x8
  4059b4:	add	x21, x8, x0
  4059b8:	stp	x21, x0, [sp, #264]
  4059bc:	eor	x0, x21, x20
  4059c0:	bl	406d58 <ferror@plt+0x5378>
  4059c4:	add	x27, x0, x27
  4059c8:	mov	x26, x0
  4059cc:	str	x0, [sp, #352]
  4059d0:	eor	x0, x27, x23
  4059d4:	mov	w1, #0x3f                  	// #63
  4059d8:	str	x27, [sp, #312]
  4059dc:	bl	406d58 <ferror@plt+0x5378>
  4059e0:	add	x8, x24, x19
  4059e4:	add	x23, x8, x0
  4059e8:	mov	x20, x0
  4059ec:	str	x0, [sp, #272]
  4059f0:	eor	x0, x23, x22
  4059f4:	mov	w1, #0x20                  	// #32
  4059f8:	str	x23, [sp, #240]
  4059fc:	bl	406d58 <ferror@plt+0x5378>
  405a00:	add	x24, x0, x25
  405a04:	mov	x22, x0
  405a08:	str	x0, [sp, #336]
  405a0c:	eor	x0, x24, x20
  405a10:	mov	w1, #0x18                  	// #24
  405a14:	str	x24, [sp, #304]
  405a18:	bl	406d58 <ferror@plt+0x5378>
  405a1c:	ldr	x8, [sp, #224]
  405a20:	mov	x20, x0
  405a24:	str	x0, [sp, #272]
  405a28:	mov	w1, #0x10                  	// #16
  405a2c:	add	x8, x23, x8
  405a30:	add	x8, x8, x0
  405a34:	eor	x0, x8, x22
  405a38:	str	x8, [sp, #64]
  405a3c:	str	x8, [sp, #240]
  405a40:	bl	406d58 <ferror@plt+0x5378>
  405a44:	add	x8, x0, x24
  405a48:	str	x0, [sp, #120]
  405a4c:	str	x0, [sp, #336]
  405a50:	eor	x0, x8, x20
  405a54:	mov	w1, #0x3f                  	// #63
  405a58:	str	x8, [sp, #152]
  405a5c:	str	x8, [sp, #304]
  405a60:	bl	406d58 <ferror@plt+0x5378>
  405a64:	ldr	x8, [sp, #200]
  405a68:	ldp	x9, x23, [sp, #72]
  405a6c:	str	x0, [sp, #160]
  405a70:	str	x0, [sp, #272]
  405a74:	mov	w1, #0x20                  	// #32
  405a78:	add	x8, x23, x8
  405a7c:	add	x19, x8, x9
  405a80:	eor	x0, x28, x19
  405a84:	str	x19, [sp, #248]
  405a88:	bl	406d58 <ferror@plt+0x5378>
  405a8c:	add	x20, x0, x27
  405a90:	mov	x22, x0
  405a94:	str	x0, [sp, #344]
  405a98:	eor	x0, x20, x23
  405a9c:	mov	w1, #0x18                  	// #24
  405aa0:	str	x20, [sp, #312]
  405aa4:	bl	406d58 <ferror@plt+0x5378>
  405aa8:	ldur	x8, [x29, #-64]
  405aac:	add	x9, x0, x19
  405ab0:	mov	x28, x0
  405ab4:	str	x0, [sp, #280]
  405ab8:	add	x8, x9, x8
  405abc:	eor	x0, x8, x22
  405ac0:	mov	w1, #0x10                  	// #16
  405ac4:	str	x8, [sp, #72]
  405ac8:	str	x8, [sp, #248]
  405acc:	bl	406d58 <ferror@plt+0x5378>
  405ad0:	add	x8, x0, x20
  405ad4:	str	x0, [sp, #104]
  405ad8:	str	x0, [sp, #344]
  405adc:	eor	x0, x8, x28
  405ae0:	mov	w1, #0x3f                  	// #63
  405ae4:	str	x8, [sp, #144]
  405ae8:	str	x8, [sp, #312]
  405aec:	bl	406d58 <ferror@plt+0x5378>
  405af0:	ldr	x20, [sp, #96]
  405af4:	ldr	x9, [sp, #56]
  405af8:	ldur	x8, [x29, #-48]
  405afc:	mov	x22, x0
  405b00:	str	x0, [sp, #280]
  405b04:	add	x9, x9, x20
  405b08:	add	x19, x9, x8
  405b0c:	eor	x0, x19, x26
  405b10:	mov	w1, #0x20                  	// #32
  405b14:	str	x19, [sp, #256]
  405b18:	bl	406d58 <ferror@plt+0x5378>
  405b1c:	ldr	x8, [sp, #112]
  405b20:	mov	x26, x0
  405b24:	str	x0, [sp, #352]
  405b28:	mov	w1, #0x18                  	// #24
  405b2c:	add	x24, x0, x8
  405b30:	eor	x0, x24, x20
  405b34:	str	x24, [sp, #320]
  405b38:	bl	406d58 <ferror@plt+0x5378>
  405b3c:	ldur	x8, [x29, #-112]
  405b40:	add	x9, x0, x19
  405b44:	mov	x27, x0
  405b48:	str	x0, [sp, #288]
  405b4c:	add	x20, x9, x8
  405b50:	eor	x0, x20, x26
  405b54:	mov	w1, #0x10                  	// #16
  405b58:	str	x20, [sp, #256]
  405b5c:	bl	406d58 <ferror@plt+0x5378>
  405b60:	add	x19, x0, x24
  405b64:	str	x0, [sp, #96]
  405b68:	str	x0, [sp, #352]
  405b6c:	eor	x0, x19, x27
  405b70:	mov	w1, #0x3f                  	// #63
  405b74:	str	x19, [sp, #320]
  405b78:	bl	406d58 <ferror@plt+0x5378>
  405b7c:	ldr	x25, [sp, #88]
  405b80:	ldur	x8, [x29, #-136]
  405b84:	mov	x27, x0
  405b88:	str	x0, [sp, #288]
  405b8c:	add	x9, x21, x25
  405b90:	add	x24, x9, x8
  405b94:	ldr	x8, [sp, #168]
  405b98:	mov	w1, #0x20                  	// #32
  405b9c:	str	x24, [sp, #264]
  405ba0:	eor	x0, x24, x8
  405ba4:	bl	406d58 <ferror@plt+0x5378>
  405ba8:	ldr	x8, [sp, #136]
  405bac:	mov	x21, x0
  405bb0:	str	x0, [sp, #360]
  405bb4:	mov	w1, #0x18                  	// #24
  405bb8:	add	x23, x0, x8
  405bbc:	eor	x0, x23, x25
  405bc0:	str	x23, [sp, #328]
  405bc4:	bl	406d58 <ferror@plt+0x5378>
  405bc8:	ldur	x8, [x29, #-72]
  405bcc:	add	x9, x0, x24
  405bd0:	mov	x25, x0
  405bd4:	str	x0, [sp, #296]
  405bd8:	add	x8, x9, x8
  405bdc:	eor	x0, x8, x21
  405be0:	mov	w1, #0x10                  	// #16
  405be4:	str	x8, [sp, #56]
  405be8:	str	x8, [sp, #264]
  405bec:	bl	406d58 <ferror@plt+0x5378>
  405bf0:	add	x24, x0, x23
  405bf4:	mov	x28, x0
  405bf8:	str	x0, [sp, #360]
  405bfc:	eor	x0, x24, x25
  405c00:	mov	w1, #0x3f                  	// #63
  405c04:	str	x24, [sp, #328]
  405c08:	bl	406d58 <ferror@plt+0x5378>
  405c0c:	ldr	x8, [sp, #232]
  405c10:	ldr	x9, [sp, #64]
  405c14:	mov	x21, x0
  405c18:	str	x0, [sp, #296]
  405c1c:	mov	w1, #0x20                  	// #32
  405c20:	add	x8, x9, x8
  405c24:	add	x23, x8, x22
  405c28:	eor	x0, x28, x23
  405c2c:	str	x23, [sp, #240]
  405c30:	bl	406d58 <ferror@plt+0x5378>
  405c34:	add	x28, x0, x19
  405c38:	mov	x25, x0
  405c3c:	str	x0, [sp, #360]
  405c40:	eor	x0, x28, x22
  405c44:	mov	w1, #0x18                  	// #24
  405c48:	str	x28, [sp, #320]
  405c4c:	bl	406d58 <ferror@plt+0x5378>
  405c50:	ldur	x8, [x29, #-120]
  405c54:	add	x9, x0, x23
  405c58:	mov	x22, x0
  405c5c:	str	x0, [sp, #280]
  405c60:	add	x19, x9, x8
  405c64:	eor	x0, x19, x25
  405c68:	mov	w1, #0x10                  	// #16
  405c6c:	str	x19, [sp, #240]
  405c70:	bl	406d58 <ferror@plt+0x5378>
  405c74:	add	x8, x0, x28
  405c78:	str	x0, [sp, #168]
  405c7c:	str	x0, [sp, #360]
  405c80:	eor	x0, x8, x22
  405c84:	mov	w1, #0x3f                  	// #63
  405c88:	str	x8, [sp, #136]
  405c8c:	str	x8, [sp, #320]
  405c90:	bl	406d58 <ferror@plt+0x5378>
  405c94:	ldr	x9, [sp, #72]
  405c98:	ldur	x8, [x29, #-32]
  405c9c:	str	x0, [sp, #80]
  405ca0:	str	x0, [sp, #280]
  405ca4:	add	x9, x27, x9
  405ca8:	add	x25, x9, x8
  405cac:	ldr	x8, [sp, #120]
  405cb0:	mov	w1, #0x20                  	// #32
  405cb4:	str	x25, [sp, #248]
  405cb8:	eor	x0, x25, x8
  405cbc:	bl	406d58 <ferror@plt+0x5378>
  405cc0:	add	x24, x0, x24
  405cc4:	mov	x22, x0
  405cc8:	stp	x24, x0, [sp, #328]
  405ccc:	eor	x0, x24, x27
  405cd0:	mov	w1, #0x18                  	// #24
  405cd4:	bl	406d58 <ferror@plt+0x5378>
  405cd8:	ldr	x8, [sp, #216]
  405cdc:	mov	x23, x0
  405ce0:	str	x0, [sp, #288]
  405ce4:	mov	w1, #0x10                  	// #16
  405ce8:	add	x8, x25, x8
  405cec:	add	x25, x8, x0
  405cf0:	eor	x0, x25, x22
  405cf4:	str	x25, [sp, #248]
  405cf8:	bl	406d58 <ferror@plt+0x5378>
  405cfc:	add	x8, x0, x24
  405d00:	mov	x22, x0
  405d04:	stp	x8, x0, [sp, #328]
  405d08:	eor	x0, x8, x23
  405d0c:	mov	w1, #0x3f                  	// #63
  405d10:	str	x8, [sp, #112]
  405d14:	bl	406d58 <ferror@plt+0x5378>
  405d18:	ldr	x8, [sp, #184]
  405d1c:	str	x0, [sp, #88]
  405d20:	str	x0, [sp, #288]
  405d24:	mov	w1, #0x20                  	// #32
  405d28:	add	x8, x20, x8
  405d2c:	add	x20, x8, x21
  405d30:	ldr	x8, [sp, #104]
  405d34:	str	x20, [sp, #256]
  405d38:	eor	x0, x20, x8
  405d3c:	bl	406d58 <ferror@plt+0x5378>
  405d40:	ldr	x8, [sp, #152]
  405d44:	mov	x24, x0
  405d48:	str	x0, [sp, #344]
  405d4c:	mov	w1, #0x18                  	// #24
  405d50:	add	x23, x0, x8
  405d54:	eor	x0, x23, x21
  405d58:	str	x23, [sp, #304]
  405d5c:	bl	406d58 <ferror@plt+0x5378>
  405d60:	ldur	x8, [x29, #-104]
  405d64:	add	x9, x0, x20
  405d68:	mov	x21, x0
  405d6c:	str	x0, [sp, #296]
  405d70:	add	x8, x9, x8
  405d74:	eor	x0, x8, x24
  405d78:	mov	w1, #0x10                  	// #16
  405d7c:	str	x8, [sp, #72]
  405d80:	str	x8, [sp, #256]
  405d84:	bl	406d58 <ferror@plt+0x5378>
  405d88:	add	x26, x0, x23
  405d8c:	mov	x28, x0
  405d90:	str	x0, [sp, #344]
  405d94:	eor	x0, x26, x21
  405d98:	mov	w1, #0x3f                  	// #63
  405d9c:	str	x26, [sp, #304]
  405da0:	bl	406d58 <ferror@plt+0x5378>
  405da4:	ldr	x27, [sp, #176]
  405da8:	ldr	x24, [sp, #160]
  405dac:	ldr	x9, [sp, #56]
  405db0:	str	x0, [sp, #152]
  405db4:	str	x0, [sp, #296]
  405db8:	add	x8, x24, x27
  405dbc:	add	x20, x8, x9
  405dc0:	ldr	x8, [sp, #96]
  405dc4:	mov	w1, #0x20                  	// #32
  405dc8:	str	x20, [sp, #264]
  405dcc:	eor	x0, x20, x8
  405dd0:	bl	406d58 <ferror@plt+0x5378>
  405dd4:	ldr	x8, [sp, #144]
  405dd8:	mov	x21, x0
  405ddc:	str	x0, [sp, #352]
  405de0:	mov	w1, #0x18                  	// #24
  405de4:	add	x23, x0, x8
  405de8:	eor	x0, x23, x24
  405dec:	str	x23, [sp, #312]
  405df0:	bl	406d58 <ferror@plt+0x5378>
  405df4:	ldr	x8, [sp, #192]
  405df8:	mov	x24, x0
  405dfc:	mov	w1, #0x10                  	// #16
  405e00:	add	x8, x20, x8
  405e04:	add	x8, x8, x0
  405e08:	stp	x8, x0, [sp, #264]
  405e0c:	eor	x0, x8, x21
  405e10:	str	x8, [sp, #64]
  405e14:	bl	406d58 <ferror@plt+0x5378>
  405e18:	add	x23, x0, x23
  405e1c:	mov	x20, x0
  405e20:	str	x0, [sp, #352]
  405e24:	eor	x0, x23, x24
  405e28:	mov	w1, #0x3f                  	// #63
  405e2c:	str	x23, [sp, #312]
  405e30:	bl	406d58 <ferror@plt+0x5378>
  405e34:	add	x8, x19, x27
  405e38:	add	x19, x8, x0
  405e3c:	mov	x21, x0
  405e40:	str	x0, [sp, #272]
  405e44:	eor	x0, x19, x22
  405e48:	mov	w1, #0x20                  	// #32
  405e4c:	str	x19, [sp, #240]
  405e50:	bl	406d58 <ferror@plt+0x5378>
  405e54:	add	x24, x0, x26
  405e58:	mov	x22, x0
  405e5c:	str	x0, [sp, #336]
  405e60:	eor	x0, x24, x21
  405e64:	mov	w1, #0x18                  	// #24
  405e68:	str	x24, [sp, #304]
  405e6c:	bl	406d58 <ferror@plt+0x5378>
  405e70:	ldur	x8, [x29, #-120]
  405e74:	add	x9, x0, x19
  405e78:	mov	x21, x0
  405e7c:	str	x0, [sp, #272]
  405e80:	add	x26, x9, x8
  405e84:	eor	x0, x26, x22
  405e88:	mov	w1, #0x10                  	// #16
  405e8c:	str	x26, [sp, #240]
  405e90:	bl	406d58 <ferror@plt+0x5378>
  405e94:	add	x8, x0, x24
  405e98:	str	x0, [sp, #144]
  405e9c:	str	x0, [sp, #336]
  405ea0:	eor	x0, x8, x21
  405ea4:	mov	w1, #0x3f                  	// #63
  405ea8:	str	x8, [sp, #120]
  405eac:	str	x8, [sp, #304]
  405eb0:	bl	406d58 <ferror@plt+0x5378>
  405eb4:	ldr	x24, [sp, #80]
  405eb8:	ldur	x8, [x29, #-72]
  405ebc:	str	x0, [sp, #160]
  405ec0:	str	x0, [sp, #272]
  405ec4:	add	x9, x25, x24
  405ec8:	add	x19, x9, x8
  405ecc:	eor	x0, x19, x28
  405ed0:	mov	w1, #0x20                  	// #32
  405ed4:	str	x19, [sp, #248]
  405ed8:	bl	406d58 <ferror@plt+0x5378>
  405edc:	add	x21, x0, x23
  405ee0:	mov	x22, x0
  405ee4:	str	x0, [sp, #344]
  405ee8:	eor	x0, x21, x24
  405eec:	mov	w1, #0x18                  	// #24
  405ef0:	str	x21, [sp, #312]
  405ef4:	bl	406d58 <ferror@plt+0x5378>
  405ef8:	ldur	x8, [x29, #-104]
  405efc:	add	x9, x0, x19
  405f00:	mov	x25, x0
  405f04:	str	x0, [sp, #280]
  405f08:	add	x24, x9, x8
  405f0c:	eor	x0, x24, x22
  405f10:	mov	w1, #0x10                  	// #16
  405f14:	str	x24, [sp, #248]
  405f18:	bl	406d58 <ferror@plt+0x5378>
  405f1c:	add	x8, x0, x21
  405f20:	stp	x0, x8, [sp, #96]
  405f24:	str	x0, [sp, #344]
  405f28:	eor	x0, x8, x25
  405f2c:	mov	w1, #0x3f                  	// #63
  405f30:	str	x8, [sp, #312]
  405f34:	bl	406d58 <ferror@plt+0x5378>
  405f38:	ldr	x8, [sp, #216]
  405f3c:	ldr	x23, [sp, #88]
  405f40:	ldr	x9, [sp, #72]
  405f44:	mov	x22, x0
  405f48:	str	x0, [sp, #280]
  405f4c:	add	x8, x23, x8
  405f50:	add	x19, x8, x9
  405f54:	eor	x0, x20, x19
  405f58:	mov	w1, #0x20                  	// #32
  405f5c:	str	x19, [sp, #256]
  405f60:	bl	406d58 <ferror@plt+0x5378>
  405f64:	ldr	x8, [sp, #136]
  405f68:	mov	x20, x0
  405f6c:	str	x0, [sp, #352]
  405f70:	mov	w1, #0x18                  	// #24
  405f74:	add	x21, x0, x8
  405f78:	eor	x0, x21, x23
  405f7c:	str	x21, [sp, #320]
  405f80:	bl	406d58 <ferror@plt+0x5378>
  405f84:	ldr	x8, [sp, #208]
  405f88:	mov	x23, x0
  405f8c:	str	x0, [sp, #288]
  405f90:	mov	w1, #0x10                  	// #16
  405f94:	add	x8, x19, x8
  405f98:	add	x19, x8, x0
  405f9c:	eor	x0, x19, x20
  405fa0:	str	x19, [sp, #256]
  405fa4:	bl	406d58 <ferror@plt+0x5378>
  405fa8:	add	x21, x0, x21
  405fac:	str	x0, [sp, #136]
  405fb0:	str	x0, [sp, #352]
  405fb4:	eor	x0, x21, x23
  405fb8:	mov	w1, #0x3f                  	// #63
  405fbc:	str	x21, [sp, #320]
  405fc0:	bl	406d58 <ferror@plt+0x5378>
  405fc4:	ldr	x8, [sp, #184]
  405fc8:	ldr	x27, [sp, #152]
  405fcc:	ldr	x9, [sp, #64]
  405fd0:	mov	x20, x0
  405fd4:	str	x0, [sp, #288]
  405fd8:	add	x8, x27, x8
  405fdc:	add	x25, x8, x9
  405fe0:	ldr	x8, [sp, #168]
  405fe4:	mov	w1, #0x20                  	// #32
  405fe8:	str	x25, [sp, #264]
  405fec:	eor	x0, x25, x8
  405ff0:	bl	406d58 <ferror@plt+0x5378>
  405ff4:	ldr	x8, [sp, #112]
  405ff8:	mov	x23, x0
  405ffc:	str	x0, [sp, #360]
  406000:	mov	w1, #0x18                  	// #24
  406004:	add	x28, x0, x8
  406008:	eor	x0, x28, x27
  40600c:	str	x28, [sp, #328]
  406010:	bl	406d58 <ferror@plt+0x5378>
  406014:	ldr	x8, [sp, #192]
  406018:	mov	x27, x0
  40601c:	str	x0, [sp, #296]
  406020:	mov	w1, #0x10                  	// #16
  406024:	add	x8, x25, x8
  406028:	add	x8, x8, x0
  40602c:	eor	x0, x8, x23
  406030:	str	x8, [sp, #72]
  406034:	str	x8, [sp, #264]
  406038:	bl	406d58 <ferror@plt+0x5378>
  40603c:	add	x25, x0, x28
  406040:	mov	x23, x0
  406044:	str	x0, [sp, #360]
  406048:	eor	x0, x25, x27
  40604c:	mov	w1, #0x3f                  	// #63
  406050:	str	x25, [sp, #328]
  406054:	bl	406d58 <ferror@plt+0x5378>
  406058:	ldr	x8, [sp, #224]
  40605c:	mov	x28, x0
  406060:	str	x0, [sp, #296]
  406064:	mov	w1, #0x20                  	// #32
  406068:	add	x8, x26, x8
  40606c:	add	x26, x8, x22
  406070:	eor	x0, x23, x26
  406074:	str	x26, [sp, #240]
  406078:	bl	406d58 <ferror@plt+0x5378>
  40607c:	add	x21, x0, x21
  406080:	mov	x23, x0
  406084:	str	x0, [sp, #360]
  406088:	eor	x0, x21, x22
  40608c:	mov	w1, #0x18                  	// #24
  406090:	str	x21, [sp, #320]
  406094:	bl	406d58 <ferror@plt+0x5378>
  406098:	ldur	x8, [x29, #-48]
  40609c:	add	x9, x0, x26
  4060a0:	mov	x22, x0
  4060a4:	str	x0, [sp, #280]
  4060a8:	add	x8, x9, x8
  4060ac:	eor	x0, x8, x23
  4060b0:	mov	w1, #0x10                  	// #16
  4060b4:	str	x8, [sp, #168]
  4060b8:	str	x8, [sp, #240]
  4060bc:	bl	406d58 <ferror@plt+0x5378>
  4060c0:	add	x8, x0, x21
  4060c4:	str	x0, [sp, #176]
  4060c8:	str	x0, [sp, #360]
  4060cc:	eor	x0, x8, x22
  4060d0:	mov	w1, #0x3f                  	// #63
  4060d4:	str	x8, [sp, #152]
  4060d8:	str	x8, [sp, #320]
  4060dc:	bl	406d58 <ferror@plt+0x5378>
  4060e0:	ldur	x8, [x29, #-64]
  4060e4:	add	x9, x20, x24
  4060e8:	str	x0, [sp, #112]
  4060ec:	str	x0, [sp, #280]
  4060f0:	add	x21, x9, x8
  4060f4:	ldr	x8, [sp, #144]
  4060f8:	mov	w1, #0x20                  	// #32
  4060fc:	str	x21, [sp, #248]
  406100:	eor	x0, x21, x8
  406104:	bl	406d58 <ferror@plt+0x5378>
  406108:	add	x24, x0, x25
  40610c:	mov	x22, x0
  406110:	stp	x24, x0, [sp, #328]
  406114:	eor	x0, x24, x20
  406118:	mov	w1, #0x18                  	// #24
  40611c:	bl	406d58 <ferror@plt+0x5378>
  406120:	ldr	x8, [sp, #200]
  406124:	mov	x20, x0
  406128:	str	x0, [sp, #288]
  40612c:	mov	w1, #0x10                  	// #16
  406130:	add	x8, x21, x8
  406134:	add	x23, x8, x0
  406138:	eor	x0, x23, x22
  40613c:	str	x23, [sp, #248]
  406140:	bl	406d58 <ferror@plt+0x5378>
  406144:	add	x8, x0, x24
  406148:	mov	x27, x0
  40614c:	stp	x8, x0, [sp, #328]
  406150:	eor	x0, x8, x20
  406154:	mov	w1, #0x3f                  	// #63
  406158:	str	x8, [sp, #144]
  40615c:	bl	406d58 <ferror@plt+0x5378>
  406160:	ldur	x8, [x29, #-112]
  406164:	add	x9, x28, x19
  406168:	str	x0, [sp, #88]
  40616c:	str	x0, [sp, #288]
  406170:	add	x19, x9, x8
  406174:	ldr	x8, [sp, #96]
  406178:	mov	w1, #0x20                  	// #32
  40617c:	str	x19, [sp, #256]
  406180:	eor	x0, x19, x8
  406184:	bl	406d58 <ferror@plt+0x5378>
  406188:	ldr	x8, [sp, #120]
  40618c:	mov	x20, x0
  406190:	str	x0, [sp, #344]
  406194:	mov	w1, #0x18                  	// #24
  406198:	add	x21, x0, x8
  40619c:	eor	x0, x21, x28
  4061a0:	str	x21, [sp, #304]
  4061a4:	bl	406d58 <ferror@plt+0x5378>
  4061a8:	ldr	x8, [sp, #232]
  4061ac:	mov	x24, x0
  4061b0:	str	x0, [sp, #296]
  4061b4:	mov	w1, #0x10                  	// #16
  4061b8:	add	x8, x19, x8
  4061bc:	add	x8, x8, x0
  4061c0:	eor	x0, x8, x20
  4061c4:	str	x8, [sp, #80]
  4061c8:	str	x8, [sp, #256]
  4061cc:	bl	406d58 <ferror@plt+0x5378>
  4061d0:	add	x22, x0, x21
  4061d4:	mov	x26, x0
  4061d8:	str	x0, [sp, #344]
  4061dc:	eor	x0, x22, x24
  4061e0:	mov	w1, #0x3f                  	// #63
  4061e4:	str	x22, [sp, #304]
  4061e8:	bl	406d58 <ferror@plt+0x5378>
  4061ec:	ldr	x21, [sp, #160]
  4061f0:	ldr	x9, [sp, #72]
  4061f4:	ldur	x8, [x29, #-32]
  4061f8:	str	x0, [sp, #96]
  4061fc:	str	x0, [sp, #296]
  406200:	add	x9, x9, x21
  406204:	add	x19, x9, x8
  406208:	ldr	x8, [sp, #136]
  40620c:	mov	w1, #0x20                  	// #32
  406210:	str	x19, [sp, #264]
  406214:	eor	x0, x19, x8
  406218:	bl	406d58 <ferror@plt+0x5378>
  40621c:	ldr	x8, [sp, #104]
  406220:	mov	x20, x0
  406224:	str	x0, [sp, #352]
  406228:	mov	w1, #0x18                  	// #24
  40622c:	add	x25, x0, x8
  406230:	eor	x0, x25, x21
  406234:	str	x25, [sp, #312]
  406238:	bl	406d58 <ferror@plt+0x5378>
  40623c:	ldur	x8, [x29, #-136]
  406240:	add	x9, x0, x19
  406244:	mov	x21, x0
  406248:	mov	w1, #0x10                  	// #16
  40624c:	add	x24, x9, x8
  406250:	stp	x24, x0, [sp, #264]
  406254:	eor	x0, x24, x20
  406258:	bl	406d58 <ferror@plt+0x5378>
  40625c:	add	x19, x0, x25
  406260:	mov	x28, x0
  406264:	str	x0, [sp, #352]
  406268:	eor	x0, x19, x21
  40626c:	mov	w1, #0x3f                  	// #63
  406270:	str	x19, [sp, #312]
  406274:	bl	406d58 <ferror@plt+0x5378>
  406278:	ldr	x9, [sp, #168]
  40627c:	ldur	x8, [x29, #-136]
  406280:	mov	x20, x0
  406284:	str	x0, [sp, #272]
  406288:	add	x9, x0, x9
  40628c:	add	x25, x9, x8
  406290:	eor	x0, x25, x27
  406294:	mov	w1, #0x20                  	// #32
  406298:	str	x25, [sp, #240]
  40629c:	bl	406d58 <ferror@plt+0x5378>
  4062a0:	add	x22, x0, x22
  4062a4:	mov	x21, x0
  4062a8:	str	x0, [sp, #336]
  4062ac:	eor	x0, x22, x20
  4062b0:	mov	w1, #0x18                  	// #24
  4062b4:	str	x22, [sp, #304]
  4062b8:	bl	406d58 <ferror@plt+0x5378>
  4062bc:	ldr	x8, [sp, #184]
  4062c0:	mov	x20, x0
  4062c4:	str	x0, [sp, #272]
  4062c8:	mov	w1, #0x10                  	// #16
  4062cc:	add	x8, x25, x8
  4062d0:	add	x25, x8, x0
  4062d4:	eor	x0, x25, x21
  4062d8:	str	x25, [sp, #240]
  4062dc:	bl	406d58 <ferror@plt+0x5378>
  4062e0:	add	x8, x0, x22
  4062e4:	str	x0, [sp, #120]
  4062e8:	str	x0, [sp, #336]
  4062ec:	eor	x0, x8, x20
  4062f0:	mov	w1, #0x3f                  	// #63
  4062f4:	str	x8, [sp, #160]
  4062f8:	str	x8, [sp, #304]
  4062fc:	bl	406d58 <ferror@plt+0x5378>
  406300:	ldr	x22, [sp, #112]
  406304:	ldur	x8, [x29, #-120]
  406308:	str	x0, [sp, #168]
  40630c:	str	x0, [sp, #272]
  406310:	add	x9, x23, x22
  406314:	add	x21, x9, x8
  406318:	eor	x0, x21, x26
  40631c:	mov	w1, #0x20                  	// #32
  406320:	str	x21, [sp, #248]
  406324:	bl	406d58 <ferror@plt+0x5378>
  406328:	add	x19, x0, x19
  40632c:	mov	x20, x0
  406330:	str	x0, [sp, #344]
  406334:	eor	x0, x19, x22
  406338:	mov	w1, #0x18                  	// #24
  40633c:	str	x19, [sp, #312]
  406340:	bl	406d58 <ferror@plt+0x5378>
  406344:	ldur	x8, [x29, #-112]
  406348:	add	x9, x0, x21
  40634c:	mov	x26, x0
  406350:	str	x0, [sp, #280]
  406354:	add	x8, x9, x8
  406358:	eor	x0, x8, x20
  40635c:	mov	w1, #0x10                  	// #16
  406360:	str	x8, [sp, #72]
  406364:	str	x8, [sp, #248]
  406368:	bl	406d58 <ferror@plt+0x5378>
  40636c:	add	x8, x0, x19
  406370:	str	x0, [sp, #112]
  406374:	str	x0, [sp, #344]
  406378:	eor	x0, x8, x26
  40637c:	mov	w1, #0x3f                  	// #63
  406380:	str	x8, [sp, #136]
  406384:	str	x8, [sp, #312]
  406388:	bl	406d58 <ferror@plt+0x5378>
  40638c:	ldp	x9, x21, [sp, #80]
  406390:	ldur	x8, [x29, #-104]
  406394:	mov	x20, x0
  406398:	str	x0, [sp, #280]
  40639c:	add	x9, x9, x21
  4063a0:	add	x19, x9, x8
  4063a4:	eor	x0, x19, x28
  4063a8:	mov	w1, #0x20                  	// #32
  4063ac:	str	x19, [sp, #256]
  4063b0:	bl	406d58 <ferror@plt+0x5378>
  4063b4:	ldr	x8, [sp, #152]
  4063b8:	mov	x26, x0
  4063bc:	str	x0, [sp, #352]
  4063c0:	mov	w1, #0x18                  	// #24
  4063c4:	add	x28, x0, x8
  4063c8:	eor	x0, x28, x21
  4063cc:	str	x28, [sp, #320]
  4063d0:	bl	406d58 <ferror@plt+0x5378>
  4063d4:	ldr	x8, [sp, #192]
  4063d8:	mov	x27, x0
  4063dc:	str	x0, [sp, #288]
  4063e0:	mov	w1, #0x10                  	// #16
  4063e4:	add	x8, x19, x8
  4063e8:	add	x22, x8, x0
  4063ec:	eor	x0, x22, x26
  4063f0:	str	x22, [sp, #256]
  4063f4:	bl	406d58 <ferror@plt+0x5378>
  4063f8:	add	x23, x0, x28
  4063fc:	str	x0, [sp, #104]
  406400:	str	x0, [sp, #352]
  406404:	eor	x0, x23, x27
  406408:	mov	w1, #0x3f                  	// #63
  40640c:	str	x23, [sp, #320]
  406410:	bl	406d58 <ferror@plt+0x5378>
  406414:	ldr	x8, [sp, #208]
  406418:	ldr	x28, [sp, #96]
  40641c:	mov	x27, x0
  406420:	str	x0, [sp, #288]
  406424:	mov	w1, #0x20                  	// #32
  406428:	add	x8, x28, x8
  40642c:	add	x19, x8, x24
  406430:	ldr	x8, [sp, #176]
  406434:	str	x19, [sp, #264]
  406438:	eor	x0, x19, x8
  40643c:	bl	406d58 <ferror@plt+0x5378>
  406440:	ldr	x8, [sp, #144]
  406444:	mov	x26, x0
  406448:	str	x0, [sp, #360]
  40644c:	mov	w1, #0x18                  	// #24
  406450:	add	x21, x0, x8
  406454:	eor	x0, x21, x28
  406458:	str	x21, [sp, #328]
  40645c:	bl	406d58 <ferror@plt+0x5378>
  406460:	ldr	x8, [sp, #216]
  406464:	mov	x24, x0
  406468:	str	x0, [sp, #296]
  40646c:	mov	w1, #0x10                  	// #16
  406470:	add	x8, x19, x8
  406474:	add	x8, x8, x0
  406478:	eor	x0, x8, x26
  40647c:	str	x8, [sp, #80]
  406480:	str	x8, [sp, #264]
  406484:	bl	406d58 <ferror@plt+0x5378>
  406488:	add	x19, x0, x21
  40648c:	mov	x28, x0
  406490:	str	x0, [sp, #360]
  406494:	eor	x0, x19, x24
  406498:	mov	w1, #0x3f                  	// #63
  40649c:	str	x19, [sp, #328]
  4064a0:	bl	406d58 <ferror@plt+0x5378>
  4064a4:	ldur	x8, [x29, #-72]
  4064a8:	add	x9, x20, x25
  4064ac:	mov	x26, x0
  4064b0:	str	x0, [sp, #296]
  4064b4:	add	x21, x9, x8
  4064b8:	eor	x0, x21, x28
  4064bc:	mov	w1, #0x20                  	// #32
  4064c0:	str	x21, [sp, #240]
  4064c4:	bl	406d58 <ferror@plt+0x5378>
  4064c8:	add	x23, x0, x23
  4064cc:	mov	x24, x0
  4064d0:	str	x0, [sp, #360]
  4064d4:	eor	x0, x23, x20
  4064d8:	mov	w1, #0x18                  	// #24
  4064dc:	str	x23, [sp, #320]
  4064e0:	bl	406d58 <ferror@plt+0x5378>
  4064e4:	ldur	x8, [x29, #-64]
  4064e8:	add	x9, x0, x21
  4064ec:	mov	x28, x0
  4064f0:	str	x0, [sp, #280]
  4064f4:	add	x20, x9, x8
  4064f8:	eor	x0, x20, x24
  4064fc:	mov	w1, #0x10                  	// #16
  406500:	str	x20, [sp, #240]
  406504:	bl	406d58 <ferror@plt+0x5378>
  406508:	add	x8, x0, x23
  40650c:	str	x0, [sp, #176]
  406510:	str	x0, [sp, #360]
  406514:	eor	x0, x8, x28
  406518:	mov	w1, #0x3f                  	// #63
  40651c:	str	x8, [sp, #152]
  406520:	str	x8, [sp, #320]
  406524:	bl	406d58 <ferror@plt+0x5378>
  406528:	ldr	x9, [sp, #72]
  40652c:	ldur	x8, [x29, #-56]
  406530:	str	x0, [sp, #88]
  406534:	str	x0, [sp, #280]
  406538:	add	x9, x27, x9
  40653c:	add	x21, x9, x8
  406540:	ldr	x8, [sp, #120]
  406544:	mov	w1, #0x20                  	// #32
  406548:	str	x21, [sp, #248]
  40654c:	eor	x0, x21, x8
  406550:	bl	406d58 <ferror@plt+0x5378>
  406554:	add	x23, x0, x19
  406558:	mov	x25, x0
  40655c:	stp	x23, x0, [sp, #328]
  406560:	eor	x0, x23, x27
  406564:	mov	w1, #0x18                  	// #24
  406568:	bl	406d58 <ferror@plt+0x5378>
  40656c:	ldur	x8, [x29, #-48]
  406570:	add	x9, x0, x21
  406574:	mov	x27, x0
  406578:	str	x0, [sp, #288]
  40657c:	add	x8, x9, x8
  406580:	eor	x0, x8, x25
  406584:	mov	w1, #0x10                  	// #16
  406588:	str	x8, [sp, #120]
  40658c:	str	x8, [sp, #248]
  406590:	bl	406d58 <ferror@plt+0x5378>
  406594:	add	x8, x0, x23
  406598:	mov	x28, x0
  40659c:	stp	x8, x0, [sp, #328]
  4065a0:	eor	x0, x8, x27
  4065a4:	mov	w1, #0x3f                  	// #63
  4065a8:	str	x8, [sp, #144]
  4065ac:	bl	406d58 <ferror@plt+0x5378>
  4065b0:	ldr	x8, [sp, #232]
  4065b4:	str	x0, [sp, #96]
  4065b8:	str	x0, [sp, #288]
  4065bc:	mov	w1, #0x20                  	// #32
  4065c0:	add	x8, x22, x8
  4065c4:	add	x21, x8, x26
  4065c8:	ldr	x8, [sp, #112]
  4065cc:	str	x21, [sp, #256]
  4065d0:	eor	x0, x21, x8
  4065d4:	bl	406d58 <ferror@plt+0x5378>
  4065d8:	ldr	x8, [sp, #160]
  4065dc:	mov	x23, x0
  4065e0:	str	x0, [sp, #344]
  4065e4:	mov	w1, #0x18                  	// #24
  4065e8:	add	x22, x0, x8
  4065ec:	eor	x0, x22, x26
  4065f0:	str	x22, [sp, #304]
  4065f4:	bl	406d58 <ferror@plt+0x5378>
  4065f8:	ldur	x8, [x29, #-32]
  4065fc:	add	x9, x0, x21
  406600:	mov	x26, x0
  406604:	str	x0, [sp, #296]
  406608:	add	x8, x9, x8
  40660c:	eor	x0, x8, x23
  406610:	mov	w1, #0x10                  	// #16
  406614:	str	x8, [sp, #72]
  406618:	str	x8, [sp, #256]
  40661c:	bl	406d58 <ferror@plt+0x5378>
  406620:	add	x24, x0, x22
  406624:	mov	x27, x0
  406628:	str	x0, [sp, #344]
  40662c:	eor	x0, x24, x26
  406630:	mov	w1, #0x3f                  	// #63
  406634:	str	x24, [sp, #304]
  406638:	bl	406d58 <ferror@plt+0x5378>
  40663c:	ldr	x19, [sp, #200]
  406640:	ldr	x21, [sp, #168]
  406644:	ldr	x9, [sp, #80]
  406648:	str	x0, [sp, #112]
  40664c:	str	x0, [sp, #296]
  406650:	add	x8, x21, x19
  406654:	add	x23, x8, x9
  406658:	ldr	x8, [sp, #104]
  40665c:	mov	w1, #0x20                  	// #32
  406660:	str	x23, [sp, #264]
  406664:	eor	x0, x23, x8
  406668:	bl	406d58 <ferror@plt+0x5378>
  40666c:	ldr	x8, [sp, #136]
  406670:	mov	x22, x0
  406674:	str	x0, [sp, #352]
  406678:	mov	w1, #0x18                  	// #24
  40667c:	add	x25, x0, x8
  406680:	eor	x0, x25, x21
  406684:	str	x25, [sp, #312]
  406688:	bl	406d58 <ferror@plt+0x5378>
  40668c:	ldr	x8, [sp, #224]
  406690:	mov	x21, x0
  406694:	mov	w1, #0x10                  	// #16
  406698:	add	x8, x23, x8
  40669c:	add	x8, x8, x0
  4066a0:	stp	x8, x0, [sp, #264]
  4066a4:	eor	x0, x8, x22
  4066a8:	str	x8, [sp, #104]
  4066ac:	bl	406d58 <ferror@plt+0x5378>
  4066b0:	add	x23, x0, x25
  4066b4:	mov	x26, x0
  4066b8:	str	x0, [sp, #352]
  4066bc:	eor	x0, x23, x21
  4066c0:	mov	w1, #0x3f                  	// #63
  4066c4:	str	x23, [sp, #312]
  4066c8:	bl	406d58 <ferror@plt+0x5378>
  4066cc:	add	x8, x20, x19
  4066d0:	add	x20, x8, x0
  4066d4:	mov	x21, x0
  4066d8:	str	x0, [sp, #272]
  4066dc:	eor	x0, x20, x28
  4066e0:	mov	w1, #0x20                  	// #32
  4066e4:	str	x20, [sp, #240]
  4066e8:	bl	406d58 <ferror@plt+0x5378>
  4066ec:	add	x25, x0, x24
  4066f0:	mov	x22, x0
  4066f4:	str	x0, [sp, #336]
  4066f8:	eor	x0, x25, x21
  4066fc:	mov	w1, #0x18                  	// #24
  406700:	str	x25, [sp, #304]
  406704:	bl	406d58 <ferror@plt+0x5378>
  406708:	ldur	x8, [x29, #-56]
  40670c:	add	x9, x0, x20
  406710:	mov	x21, x0
  406714:	str	x0, [sp, #272]
  406718:	add	x24, x9, x8
  40671c:	eor	x0, x24, x22
  406720:	mov	w1, #0x10                  	// #16
  406724:	str	x24, [sp, #240]
  406728:	bl	406d58 <ferror@plt+0x5378>
  40672c:	add	x8, x0, x25
  406730:	str	x0, [sp, #136]
  406734:	str	x0, [sp, #336]
  406738:	eor	x0, x8, x21
  40673c:	mov	w1, #0x3f                  	// #63
  406740:	str	x8, [sp, #168]
  406744:	str	x8, [sp, #304]
  406748:	bl	406d58 <ferror@plt+0x5378>
  40674c:	ldr	x21, [sp, #88]
  406750:	ldr	x9, [sp, #120]
  406754:	ldur	x8, [x29, #-104]
  406758:	str	x0, [sp, #200]
  40675c:	str	x0, [sp, #272]
  406760:	add	x9, x9, x21
  406764:	add	x19, x9, x8
  406768:	eor	x0, x19, x27
  40676c:	mov	w1, #0x20                  	// #32
  406770:	str	x19, [sp, #248]
  406774:	bl	406d58 <ferror@plt+0x5378>
  406778:	add	x20, x0, x23
  40677c:	mov	x27, x0
  406780:	str	x0, [sp, #344]
  406784:	eor	x0, x20, x21
  406788:	mov	w1, #0x18                  	// #24
  40678c:	str	x20, [sp, #312]
  406790:	bl	406d58 <ferror@plt+0x5378>
  406794:	ldur	x8, [x29, #-72]
  406798:	add	x9, x0, x19
  40679c:	mov	x28, x0
  4067a0:	str	x0, [sp, #280]
  4067a4:	add	x22, x9, x8
  4067a8:	eor	x0, x22, x27
  4067ac:	mov	w1, #0x10                  	// #16
  4067b0:	str	x22, [sp, #248]
  4067b4:	bl	406d58 <ferror@plt+0x5378>
  4067b8:	add	x8, x0, x20
  4067bc:	str	x0, [sp, #120]
  4067c0:	str	x0, [sp, #344]
  4067c4:	eor	x0, x8, x28
  4067c8:	mov	w1, #0x3f                  	// #63
  4067cc:	str	x8, [sp, #160]
  4067d0:	str	x8, [sp, #312]
  4067d4:	bl	406d58 <ferror@plt+0x5378>
  4067d8:	ldr	x21, [sp, #96]
  4067dc:	ldr	x9, [sp, #72]
  4067e0:	ldur	x8, [x29, #-64]
  4067e4:	mov	x27, x0
  4067e8:	str	x0, [sp, #280]
  4067ec:	add	x9, x9, x21
  4067f0:	add	x19, x9, x8
  4067f4:	eor	x0, x19, x26
  4067f8:	mov	w1, #0x20                  	// #32
  4067fc:	str	x19, [sp, #256]
  406800:	bl	406d58 <ferror@plt+0x5378>
  406804:	ldr	x8, [sp, #152]
  406808:	mov	x26, x0
  40680c:	str	x0, [sp, #352]
  406810:	mov	w1, #0x18                  	// #24
  406814:	add	x20, x0, x8
  406818:	eor	x0, x20, x21
  40681c:	str	x20, [sp, #320]
  406820:	bl	406d58 <ferror@plt+0x5378>
  406824:	ldr	x8, [sp, #224]
  406828:	mov	x28, x0
  40682c:	str	x0, [sp, #288]
  406830:	mov	w1, #0x10                  	// #16
  406834:	add	x8, x19, x8
  406838:	add	x8, x8, x0
  40683c:	eor	x0, x8, x26
  406840:	str	x8, [sp, #152]
  406844:	str	x8, [sp, #256]
  406848:	bl	406d58 <ferror@plt+0x5378>
  40684c:	add	x25, x0, x20
  406850:	str	x0, [sp, #224]
  406854:	str	x0, [sp, #352]
  406858:	eor	x0, x25, x28
  40685c:	mov	w1, #0x3f                  	// #63
  406860:	str	x25, [sp, #320]
  406864:	bl	406d58 <ferror@plt+0x5378>
  406868:	ldp	x9, x23, [sp, #104]
  40686c:	ldur	x8, [x29, #-32]
  406870:	mov	x26, x0
  406874:	str	x0, [sp, #288]
  406878:	add	x9, x9, x23
  40687c:	add	x19, x9, x8
  406880:	ldr	x8, [sp, #176]
  406884:	mov	w1, #0x20                  	// #32
  406888:	str	x19, [sp, #264]
  40688c:	eor	x0, x19, x8
  406890:	bl	406d58 <ferror@plt+0x5378>
  406894:	ldr	x8, [sp, #144]
  406898:	mov	x20, x0
  40689c:	str	x0, [sp, #360]
  4068a0:	mov	w1, #0x18                  	// #24
  4068a4:	add	x21, x0, x8
  4068a8:	eor	x0, x21, x23
  4068ac:	str	x21, [sp, #328]
  4068b0:	bl	406d58 <ferror@plt+0x5378>
  4068b4:	ldr	x8, [sp, #208]
  4068b8:	mov	x23, x0
  4068bc:	str	x0, [sp, #296]
  4068c0:	mov	w1, #0x10                  	// #16
  4068c4:	add	x8, x19, x8
  4068c8:	add	x19, x8, x0
  4068cc:	eor	x0, x19, x20
  4068d0:	str	x19, [sp, #264]
  4068d4:	bl	406d58 <ferror@plt+0x5378>
  4068d8:	add	x21, x0, x21
  4068dc:	mov	x28, x0
  4068e0:	str	x0, [sp, #360]
  4068e4:	eor	x0, x21, x23
  4068e8:	mov	w1, #0x3f                  	// #63
  4068ec:	str	x21, [sp, #328]
  4068f0:	bl	406d58 <ferror@plt+0x5378>
  4068f4:	ldr	x8, [sp, #184]
  4068f8:	mov	x20, x0
  4068fc:	str	x0, [sp, #296]
  406900:	mov	w1, #0x20                  	// #32
  406904:	add	x8, x24, x8
  406908:	add	x24, x8, x27
  40690c:	eor	x0, x28, x24
  406910:	str	x24, [sp, #240]
  406914:	bl	406d58 <ferror@plt+0x5378>
  406918:	add	x25, x0, x25
  40691c:	mov	x23, x0
  406920:	str	x0, [sp, #360]
  406924:	eor	x0, x25, x27
  406928:	mov	w1, #0x18                  	// #24
  40692c:	str	x25, [sp, #320]
  406930:	bl	406d58 <ferror@plt+0x5378>
  406934:	ldr	x8, [sp, #232]
  406938:	mov	x27, x0
  40693c:	str	x0, [sp, #280]
  406940:	mov	w1, #0x10                  	// #16
  406944:	add	x8, x24, x8
  406948:	add	x8, x8, x0
  40694c:	eor	x0, x8, x23
  406950:	str	x8, [sp, #240]
  406954:	bl	406d58 <ferror@plt+0x5378>
  406958:	add	x8, x0, x25
  40695c:	str	x0, [sp, #360]
  406960:	eor	x0, x8, x27
  406964:	mov	w1, #0x3f                  	// #63
  406968:	str	x8, [sp, #320]
  40696c:	bl	406d58 <ferror@plt+0x5378>
  406970:	ldur	x8, [x29, #-136]
  406974:	add	x9, x26, x22
  406978:	str	x0, [sp, #280]
  40697c:	mov	w1, #0x20                  	// #32
  406980:	add	x24, x9, x8
  406984:	ldr	x8, [sp, #136]
  406988:	str	x24, [sp, #248]
  40698c:	eor	x0, x24, x8
  406990:	bl	406d58 <ferror@plt+0x5378>
  406994:	ldr	x25, [sp, #128]
  406998:	add	x21, x0, x21
  40699c:	mov	x22, x0
  4069a0:	stp	x21, x0, [sp, #328]
  4069a4:	eor	x0, x21, x26
  4069a8:	mov	w1, #0x18                  	// #24
  4069ac:	bl	406d58 <ferror@plt+0x5378>
  4069b0:	ldur	x8, [x29, #-120]
  4069b4:	add	x9, x0, x24
  4069b8:	mov	x23, x0
  4069bc:	str	x0, [sp, #288]
  4069c0:	add	x8, x9, x8
  4069c4:	eor	x0, x8, x22
  4069c8:	mov	w1, #0x10                  	// #16
  4069cc:	str	x8, [sp, #248]
  4069d0:	bl	406d58 <ferror@plt+0x5378>
  4069d4:	add	x8, x0, x21
  4069d8:	stp	x8, x0, [sp, #328]
  4069dc:	eor	x0, x8, x23
  4069e0:	mov	w1, #0x3f                  	// #63
  4069e4:	bl	406d58 <ferror@plt+0x5378>
  4069e8:	ldr	x9, [sp, #152]
  4069ec:	ldur	x8, [x29, #-48]
  4069f0:	str	x0, [sp, #288]
  4069f4:	mov	w1, #0x20                  	// #32
  4069f8:	add	x9, x20, x9
  4069fc:	add	x21, x9, x8
  406a00:	ldr	x8, [sp, #120]
  406a04:	str	x21, [sp, #256]
  406a08:	eor	x0, x21, x8
  406a0c:	bl	406d58 <ferror@plt+0x5378>
  406a10:	ldr	x8, [sp, #168]
  406a14:	mov	x22, x0
  406a18:	str	x0, [sp, #344]
  406a1c:	mov	w1, #0x18                  	// #24
  406a20:	add	x23, x0, x8
  406a24:	eor	x0, x23, x20
  406a28:	str	x23, [sp, #304]
  406a2c:	bl	406d58 <ferror@plt+0x5378>
  406a30:	ldr	x8, [sp, #216]
  406a34:	mov	x20, x0
  406a38:	str	x0, [sp, #296]
  406a3c:	mov	w1, #0x10                  	// #16
  406a40:	add	x8, x21, x8
  406a44:	add	x8, x8, x0
  406a48:	eor	x0, x8, x22
  406a4c:	str	x8, [sp, #256]
  406a50:	bl	406d58 <ferror@plt+0x5378>
  406a54:	add	x8, x0, x23
  406a58:	str	x0, [sp, #344]
  406a5c:	eor	x0, x8, x20
  406a60:	mov	w1, #0x3f                  	// #63
  406a64:	str	x8, [sp, #304]
  406a68:	bl	406d58 <ferror@plt+0x5378>
  406a6c:	ldp	x8, x21, [sp, #192]
  406a70:	str	x0, [sp, #296]
  406a74:	mov	w1, #0x20                  	// #32
  406a78:	add	x8, x21, x8
  406a7c:	add	x19, x8, x19
  406a80:	ldr	x8, [sp, #224]
  406a84:	str	x19, [sp, #264]
  406a88:	eor	x0, x19, x8
  406a8c:	bl	406d58 <ferror@plt+0x5378>
  406a90:	ldr	x8, [sp, #160]
  406a94:	mov	x20, x0
  406a98:	str	x0, [sp, #352]
  406a9c:	mov	w1, #0x18                  	// #24
  406aa0:	add	x22, x0, x8
  406aa4:	eor	x0, x22, x21
  406aa8:	str	x22, [sp, #312]
  406aac:	bl	406d58 <ferror@plt+0x5378>
  406ab0:	ldur	x8, [x29, #-112]
  406ab4:	add	x9, x0, x19
  406ab8:	mov	x21, x0
  406abc:	mov	w1, #0x10                  	// #16
  406ac0:	add	x8, x9, x8
  406ac4:	stp	x8, x0, [sp, #264]
  406ac8:	eor	x0, x8, x20
  406acc:	bl	406d58 <ferror@plt+0x5378>
  406ad0:	add	x8, x0, x22
  406ad4:	str	x0, [sp, #352]
  406ad8:	eor	x0, x8, x21
  406adc:	mov	w1, #0x3f                  	// #63
  406ae0:	str	x8, [sp, #312]
  406ae4:	bl	406d58 <ferror@plt+0x5378>
  406ae8:	mov	x8, xzr
  406aec:	add	x9, sp, #0xf0
  406af0:	str	x0, [sp, #272]
  406af4:	add	x11, x9, x8
  406af8:	ldr	x10, [x25, x8]
  406afc:	ldr	x12, [x11]
  406b00:	ldr	x11, [x11, #64]
  406b04:	eor	x10, x12, x10
  406b08:	eor	x10, x10, x11
  406b0c:	str	x10, [x25, x8]
  406b10:	add	x8, x8, #0x8
  406b14:	cmp	x8, #0x40
  406b18:	b.ne	406af4 <ferror@plt+0x5114>  // b.any
  406b1c:	add	sp, sp, #0x200
  406b20:	ldp	x20, x19, [sp, #80]
  406b24:	ldp	x22, x21, [sp, #64]
  406b28:	ldp	x24, x23, [sp, #48]
  406b2c:	ldp	x26, x25, [sp, #32]
  406b30:	ldp	x28, x27, [sp, #16]
  406b34:	ldp	x29, x30, [sp], #96
  406b38:	ret
  406b3c:	sub	sp, sp, #0x70
  406b40:	movi	v0.2d, #0x0
  406b44:	stp	x29, x30, [sp, #64]
  406b48:	stp	x22, x21, [sp, #80]
  406b4c:	stp	x20, x19, [sp, #96]
  406b50:	add	x29, sp, #0x40
  406b54:	stp	q0, q0, [sp, #32]
  406b58:	stp	q0, q0, [sp]
  406b5c:	cbz	x1, 406b80 <ferror@plt+0x51a0>
  406b60:	ldr	x8, [x0, #232]
  406b64:	mov	x20, x0
  406b68:	cmp	x8, x2
  406b6c:	b.hi	406b80 <ferror@plt+0x51a0>  // b.pmore
  406b70:	mov	x0, x20
  406b74:	mov	x19, x1
  406b78:	bl	406c18 <ferror@plt+0x5238>
  406b7c:	cbz	w0, 406b98 <ferror@plt+0x51b8>
  406b80:	mov	w0, #0xffffffff            	// #-1
  406b84:	ldp	x20, x19, [sp, #96]
  406b88:	ldp	x22, x21, [sp, #80]
  406b8c:	ldp	x29, x30, [sp, #64]
  406b90:	add	sp, sp, #0x70
  406b94:	ret
  406b98:	ldr	x1, [x20, #224]
  406b9c:	mov	x0, x20
  406ba0:	bl	403624 <ferror@plt+0x1c44>
  406ba4:	mov	x0, x20
  406ba8:	bl	406c28 <ferror@plt+0x5248>
  406bac:	ldr	x8, [x20, #224]
  406bb0:	add	x21, x20, #0x60
  406bb4:	mov	w9, #0x80                  	// #128
  406bb8:	mov	w1, wzr
  406bbc:	add	x0, x21, x8
  406bc0:	sub	x2, x9, x8
  406bc4:	bl	401790 <memset@plt>
  406bc8:	mov	x0, x20
  406bcc:	mov	x1, x21
  406bd0:	bl	40363c <ferror@plt+0x1c5c>
  406bd4:	mov	x21, xzr
  406bd8:	mov	x22, sp
  406bdc:	ldr	x1, [x20, x21]
  406be0:	add	x0, x22, x21
  406be4:	bl	406c5c <ferror@plt+0x527c>
  406be8:	add	x21, x21, #0x8
  406bec:	cmp	x21, #0x40
  406bf0:	b.ne	406bdc <ferror@plt+0x51fc>  // b.any
  406bf4:	ldr	x2, [x20, #232]
  406bf8:	mov	x1, sp
  406bfc:	mov	x0, x19
  406c00:	bl	401620 <memcpy@plt>
  406c04:	mov	x0, sp
  406c08:	mov	w1, #0x40                  	// #64
  406c0c:	bl	403600 <ferror@plt+0x1c20>
  406c10:	mov	w0, wzr
  406c14:	b	406b84 <ferror@plt+0x51a4>
  406c18:	ldr	x8, [x0, #80]
  406c1c:	cmp	x8, #0x0
  406c20:	cset	w0, ne  // ne = any
  406c24:	ret
  406c28:	stp	x29, x30, [sp, #-32]!
  406c2c:	ldrb	w8, [x0, #240]
  406c30:	str	x19, [sp, #16]
  406c34:	mov	x19, x0
  406c38:	mov	x29, sp
  406c3c:	cbz	w8, 406c48 <ferror@plt+0x5268>
  406c40:	mov	x0, x19
  406c44:	bl	406d60 <ferror@plt+0x5380>
  406c48:	mov	x8, #0xffffffffffffffff    	// #-1
  406c4c:	str	x8, [x19, #80]
  406c50:	ldr	x19, [sp, #16]
  406c54:	ldp	x29, x30, [sp], #32
  406c58:	ret
  406c5c:	str	x1, [x0]
  406c60:	ret
  406c64:	sub	sp, sp, #0x140
  406c68:	cmp	x2, #0x0
  406c6c:	cset	w8, eq  // eq = none
  406c70:	cmp	x3, #0x0
  406c74:	stp	x20, x19, [sp, #304]
  406c78:	mov	x20, x0
  406c7c:	cset	w9, ne  // ne = any
  406c80:	mov	w0, #0xffffffff            	// #-1
  406c84:	stp	x29, x30, [sp, #256]
  406c88:	str	x28, [sp, #272]
  406c8c:	stp	x22, x21, [sp, #288]
  406c90:	add	x29, sp, #0x100
  406c94:	cbz	x20, 406d2c <ferror@plt+0x534c>
  406c98:	and	w8, w8, w9
  406c9c:	tbnz	w8, #0, 406d2c <ferror@plt+0x534c>
  406ca0:	cmp	x4, #0x0
  406ca4:	cset	w8, eq  // eq = none
  406ca8:	cmp	x5, #0x0
  406cac:	cset	w9, ne  // ne = any
  406cb0:	cmp	x5, #0x40
  406cb4:	mov	w0, #0xffffffff            	// #-1
  406cb8:	b.hi	406d2c <ferror@plt+0x534c>  // b.pmore
  406cbc:	sub	x10, x1, #0x1
  406cc0:	mov	x19, x1
  406cc4:	cmp	x10, #0x3f
  406cc8:	b.hi	406d2c <ferror@plt+0x534c>  // b.pmore
  406ccc:	and	w8, w8, w9
  406cd0:	tbnz	w8, #0, 406d2c <ferror@plt+0x534c>
  406cd4:	mov	x21, x3
  406cd8:	mov	x22, x2
  406cdc:	add	x0, sp, #0x8
  406ce0:	mov	x1, x19
  406ce4:	cbz	x5, 406d20 <ferror@plt+0x5340>
  406ce8:	mov	x2, x4
  406cec:	mov	x3, x5
  406cf0:	bl	403420 <ferror@plt+0x1a40>
  406cf4:	tbnz	w0, #31, 406d28 <ferror@plt+0x5348>
  406cf8:	add	x0, sp, #0x8
  406cfc:	mov	x1, x22
  406d00:	mov	x2, x21
  406d04:	bl	403508 <ferror@plt+0x1b28>
  406d08:	add	x0, sp, #0x8
  406d0c:	mov	x1, x20
  406d10:	mov	x2, x19
  406d14:	bl	406b3c <ferror@plt+0x515c>
  406d18:	mov	w0, wzr
  406d1c:	b	406d2c <ferror@plt+0x534c>
  406d20:	bl	403394 <ferror@plt+0x19b4>
  406d24:	tbz	w0, #31, 406cf8 <ferror@plt+0x5318>
  406d28:	mov	w0, #0xffffffff            	// #-1
  406d2c:	ldp	x20, x19, [sp, #304]
  406d30:	ldp	x22, x21, [sp, #288]
  406d34:	ldr	x28, [sp, #272]
  406d38:	ldp	x29, x30, [sp, #256]
  406d3c:	add	sp, sp, #0x140
  406d40:	ret
  406d44:	stp	x29, x30, [sp, #-16]!
  406d48:	mov	x29, sp
  406d4c:	bl	406c64 <ferror@plt+0x5284>
  406d50:	ldp	x29, x30, [sp], #16
  406d54:	ret
  406d58:	ror	x0, x0, x1
  406d5c:	ret
  406d60:	mov	x8, #0xffffffffffffffff    	// #-1
  406d64:	str	x8, [x0, #88]
  406d68:	ret
  406d6c:	sub	sp, sp, #0x150
  406d70:	stp	x22, x21, [sp, #304]
  406d74:	mov	x22, x0
  406d78:	mov	w0, #0x8000                	// #32768
  406d7c:	stp	x29, x30, [sp, #256]
  406d80:	str	x28, [sp, #272]
  406d84:	stp	x24, x23, [sp, #288]
  406d88:	stp	x20, x19, [sp, #320]
  406d8c:	add	x29, sp, #0x100
  406d90:	mov	x20, x2
  406d94:	mov	x21, x1
  406d98:	bl	401740 <malloc@plt>
  406d9c:	cbz	x0, 406e04 <ferror@plt+0x5424>
  406da0:	mov	x19, x0
  406da4:	add	x0, sp, #0x8
  406da8:	mov	x1, x20
  406dac:	bl	403394 <ferror@plt+0x19b4>
  406db0:	mov	x23, xzr
  406db4:	mov	w24, #0x8000                	// #32768
  406db8:	b	406dd0 <ferror@plt+0x53f0>
  406dbc:	add	x0, sp, #0x8
  406dc0:	mov	w2, #0x8000                	// #32768
  406dc4:	mov	x1, x19
  406dc8:	bl	403508 <ferror@plt+0x1b28>
  406dcc:	mov	x23, xzr
  406dd0:	add	x0, x19, x23
  406dd4:	sub	x2, x24, x23
  406dd8:	mov	w1, #0x1                   	// #1
  406ddc:	mov	x3, x22
  406de0:	bl	4018d0 <fread@plt>
  406de4:	add	x23, x0, x23
  406de8:	cmp	x23, #0x8, lsl #12
  406dec:	b.eq	406dbc <ferror@plt+0x53dc>  // b.none
  406df0:	cbz	x0, 406e0c <ferror@plt+0x542c>
  406df4:	mov	x0, x22
  406df8:	bl	401860 <feof@plt>
  406dfc:	cbz	w0, 406dd0 <ferror@plt+0x53f0>
  406e00:	b	406e20 <ferror@plt+0x5440>
  406e04:	mov	w20, #0xffffffff            	// #-1
  406e08:	b	406e50 <ferror@plt+0x5470>
  406e0c:	mov	x0, x22
  406e10:	bl	4019e0 <ferror@plt>
  406e14:	cbz	w0, 406e20 <ferror@plt+0x5440>
  406e18:	mov	w20, #0xffffffff            	// #-1
  406e1c:	b	406e48 <ferror@plt+0x5468>
  406e20:	cbz	x23, 406e34 <ferror@plt+0x5454>
  406e24:	add	x0, sp, #0x8
  406e28:	mov	x1, x19
  406e2c:	mov	x2, x23
  406e30:	bl	403508 <ferror@plt+0x1b28>
  406e34:	add	x0, sp, #0x8
  406e38:	mov	x1, x21
  406e3c:	mov	x2, x20
  406e40:	bl	406b3c <ferror@plt+0x515c>
  406e44:	mov	w20, wzr
  406e48:	mov	x0, x19
  406e4c:	bl	4018f0 <free@plt>
  406e50:	mov	w0, w20
  406e54:	ldp	x20, x19, [sp, #320]
  406e58:	ldp	x22, x21, [sp, #304]
  406e5c:	ldp	x24, x23, [sp, #288]
  406e60:	ldr	x28, [sp, #272]
  406e64:	ldp	x29, x30, [sp, #256]
  406e68:	add	sp, sp, #0x150
  406e6c:	ret
  406e70:	stp	x29, x30, [sp, #-16]!
  406e74:	mov	w0, #0x1                   	// #1
  406e78:	mov	x29, sp
  406e7c:	bl	401afc <ferror@plt+0x11c>
  406e80:	ldp	x29, x30, [sp], #16
  406e84:	ret
  406e88:	stp	x29, x30, [sp, #-96]!
  406e8c:	stp	x28, x27, [sp, #16]
  406e90:	stp	x26, x25, [sp, #32]
  406e94:	stp	x24, x23, [sp, #48]
  406e98:	stp	x22, x21, [sp, #64]
  406e9c:	stp	x20, x19, [sp, #80]
  406ea0:	mov	x29, sp
  406ea4:	mov	x19, x3
  406ea8:	mov	x20, x2
  406eac:	mov	x24, x1
  406eb0:	mov	x21, x0
  406eb4:	bl	401650 <strlen@plt>
  406eb8:	ldr	x25, [x24]
  406ebc:	cbz	x25, 406f3c <ferror@plt+0x555c>
  406ec0:	mov	x22, x0
  406ec4:	mov	w26, wzr
  406ec8:	mov	x23, xzr
  406ecc:	add	x28, x24, #0x8
  406ed0:	mov	x27, #0xffffffffffffffff    	// #-1
  406ed4:	mov	x24, x20
  406ed8:	b	406ef0 <ferror@plt+0x5510>
  406edc:	mov	x27, x23
  406ee0:	ldr	x25, [x28, x23, lsl #3]
  406ee4:	add	x23, x23, #0x1
  406ee8:	add	x24, x24, x19
  406eec:	cbz	x25, 406f44 <ferror@plt+0x5564>
  406ef0:	mov	x0, x25
  406ef4:	mov	x1, x21
  406ef8:	mov	x2, x22
  406efc:	bl	401750 <strncmp@plt>
  406f00:	cbnz	w0, 406ee0 <ferror@plt+0x5500>
  406f04:	mov	x0, x25
  406f08:	bl	401650 <strlen@plt>
  406f0c:	cmp	x0, x22
  406f10:	b.eq	406f50 <ferror@plt+0x5570>  // b.none
  406f14:	cmn	x27, #0x1
  406f18:	b.eq	406edc <ferror@plt+0x54fc>  // b.none
  406f1c:	cbz	x20, 406f34 <ferror@plt+0x5554>
  406f20:	madd	x0, x27, x19, x20
  406f24:	mov	x1, x24
  406f28:	mov	x2, x19
  406f2c:	bl	4017d0 <bcmp@plt>
  406f30:	cbz	w0, 406ee0 <ferror@plt+0x5500>
  406f34:	mov	w26, #0x1                   	// #1
  406f38:	b	406ee0 <ferror@plt+0x5500>
  406f3c:	mov	w26, wzr
  406f40:	mov	x27, #0xffffffffffffffff    	// #-1
  406f44:	tst	w26, #0x1
  406f48:	mov	x8, #0xfffffffffffffffe    	// #-2
  406f4c:	csel	x23, x8, x27, ne  // ne = any
  406f50:	mov	x0, x23
  406f54:	ldp	x20, x19, [sp, #80]
  406f58:	ldp	x22, x21, [sp, #64]
  406f5c:	ldp	x24, x23, [sp, #48]
  406f60:	ldp	x26, x25, [sp, #32]
  406f64:	ldp	x28, x27, [sp, #16]
  406f68:	ldp	x29, x30, [sp], #96
  406f6c:	ret
  406f70:	stp	x29, x30, [sp, #-48]!
  406f74:	adrp	x8, 40b000 <ferror@plt+0x9620>
  406f78:	adrp	x9, 40b000 <ferror@plt+0x9620>
  406f7c:	add	x8, x8, #0x508
  406f80:	add	x9, x9, #0x4ed
  406f84:	cmn	x2, #0x1
  406f88:	stp	x20, x19, [sp, #32]
  406f8c:	mov	x19, x1
  406f90:	mov	x20, x0
  406f94:	csel	x1, x9, x8, eq  // eq = none
  406f98:	mov	w2, #0x5                   	// #5
  406f9c:	mov	x0, xzr
  406fa0:	str	x21, [sp, #16]
  406fa4:	mov	x29, sp
  406fa8:	bl	401970 <dcgettext@plt>
  406fac:	mov	x21, x0
  406fb0:	mov	w1, #0x8                   	// #8
  406fb4:	mov	w0, wzr
  406fb8:	mov	x2, x19
  406fbc:	bl	408654 <ferror@plt+0x6c74>
  406fc0:	mov	x19, x0
  406fc4:	mov	w0, #0x1                   	// #1
  406fc8:	mov	x1, x20
  406fcc:	bl	408988 <ferror@plt+0x6fa8>
  406fd0:	mov	x4, x0
  406fd4:	mov	w0, wzr
  406fd8:	mov	w1, wzr
  406fdc:	mov	x2, x21
  406fe0:	mov	x3, x19
  406fe4:	bl	401670 <error@plt>
  406fe8:	ldp	x20, x19, [sp, #32]
  406fec:	ldr	x21, [sp, #16]
  406ff0:	ldp	x29, x30, [sp], #48
  406ff4:	ret
  406ff8:	stp	x29, x30, [sp, #-96]!
  406ffc:	stp	x20, x19, [sp, #80]
  407000:	mov	x20, x1
  407004:	adrp	x1, 40b000 <ferror@plt+0x9620>
  407008:	stp	x22, x21, [sp, #64]
  40700c:	mov	x19, x2
  407010:	mov	x21, x0
  407014:	add	x1, x1, #0x525
  407018:	mov	w2, #0x5                   	// #5
  40701c:	mov	x0, xzr
  407020:	stp	x28, x27, [sp, #16]
  407024:	stp	x26, x25, [sp, #32]
  407028:	stp	x24, x23, [sp, #48]
  40702c:	mov	x29, sp
  407030:	bl	401970 <dcgettext@plt>
  407034:	adrp	x26, 41c000 <ferror@plt+0x1a620>
  407038:	ldr	x1, [x26, #640]
  40703c:	bl	401980 <fputs_unlocked@plt>
  407040:	ldr	x24, [x21]
  407044:	cbz	x24, 4070d8 <ferror@plt+0x56f8>
  407048:	add	x27, x21, #0x8
  40704c:	adrp	x21, 40b000 <ferror@plt+0x9620>
  407050:	adrp	x22, 40b000 <ferror@plt+0x9620>
  407054:	mov	x23, xzr
  407058:	mov	x28, xzr
  40705c:	add	x21, x21, #0x53a
  407060:	add	x22, x22, #0x542
  407064:	b	40709c <ferror@plt+0x56bc>
  407068:	ldr	x23, [x26, #640]
  40706c:	mov	x0, x24
  407070:	bl	4089a0 <ferror@plt+0x6fc0>
  407074:	mov	x3, x0
  407078:	mov	w1, #0x1                   	// #1
  40707c:	mov	x0, x23
  407080:	mov	x2, x21
  407084:	bl	401890 <__fprintf_chk@plt>
  407088:	mov	x23, x20
  40708c:	ldr	x24, [x27, x28, lsl #3]
  407090:	add	x28, x28, #0x1
  407094:	add	x20, x20, x19
  407098:	cbz	x24, 4070d8 <ferror@plt+0x56f8>
  40709c:	cbz	x28, 407068 <ferror@plt+0x5688>
  4070a0:	mov	x0, x23
  4070a4:	mov	x1, x20
  4070a8:	mov	x2, x19
  4070ac:	bl	4017d0 <bcmp@plt>
  4070b0:	cbnz	w0, 407068 <ferror@plt+0x5688>
  4070b4:	ldr	x25, [x26, #640]
  4070b8:	mov	x0, x24
  4070bc:	bl	4089a0 <ferror@plt+0x6fc0>
  4070c0:	mov	x3, x0
  4070c4:	mov	w1, #0x1                   	// #1
  4070c8:	mov	x0, x25
  4070cc:	mov	x2, x22
  4070d0:	bl	401890 <__fprintf_chk@plt>
  4070d4:	b	40708c <ferror@plt+0x56ac>
  4070d8:	ldr	x1, [x26, #640]
  4070dc:	mov	w0, #0xa                   	// #10
  4070e0:	bl	4016f0 <putc_unlocked@plt>
  4070e4:	ldp	x20, x19, [sp, #80]
  4070e8:	ldp	x22, x21, [sp, #64]
  4070ec:	ldp	x24, x23, [sp, #48]
  4070f0:	ldp	x26, x25, [sp, #32]
  4070f4:	ldp	x28, x27, [sp, #16]
  4070f8:	ldp	x29, x30, [sp], #96
  4070fc:	ret
  407100:	stp	x29, x30, [sp, #-64]!
  407104:	stp	x24, x23, [sp, #16]
  407108:	stp	x22, x21, [sp, #32]
  40710c:	mov	x21, x3
  407110:	mov	x22, x2
  407114:	mov	x23, x1
  407118:	mov	x24, x0
  40711c:	mov	x0, x1
  407120:	mov	x1, x2
  407124:	mov	x2, x3
  407128:	mov	x3, x4
  40712c:	stp	x20, x19, [sp, #48]
  407130:	mov	x29, sp
  407134:	mov	x19, x5
  407138:	mov	x20, x4
  40713c:	bl	406e88 <ferror@plt+0x54a8>
  407140:	mov	x2, x0
  407144:	tbz	x0, #63, 40716c <ferror@plt+0x578c>
  407148:	mov	x0, x24
  40714c:	mov	x1, x23
  407150:	bl	406f70 <ferror@plt+0x5590>
  407154:	mov	x0, x22
  407158:	mov	x1, x21
  40715c:	mov	x2, x20
  407160:	bl	406ff8 <ferror@plt+0x5618>
  407164:	blr	x19
  407168:	mov	x2, #0xffffffffffffffff    	// #-1
  40716c:	ldp	x20, x19, [sp, #48]
  407170:	ldp	x22, x21, [sp, #32]
  407174:	ldp	x24, x23, [sp, #16]
  407178:	mov	x0, x2
  40717c:	ldp	x29, x30, [sp], #64
  407180:	ret
  407184:	stp	x29, x30, [sp, #-64]!
  407188:	stp	x22, x21, [sp, #32]
  40718c:	stp	x20, x19, [sp, #48]
  407190:	ldr	x20, [x1]
  407194:	str	x23, [sp, #16]
  407198:	mov	x29, sp
  40719c:	cbz	x20, 4071ec <ferror@plt+0x580c>
  4071a0:	mov	x22, x2
  4071a4:	mov	x23, x1
  4071a8:	mov	x1, x2
  4071ac:	mov	x2, x3
  4071b0:	mov	x19, x3
  4071b4:	mov	x21, x0
  4071b8:	bl	4017d0 <bcmp@plt>
  4071bc:	cbz	w0, 4071ec <ferror@plt+0x580c>
  4071c0:	add	x22, x22, x19
  4071c4:	add	x23, x23, #0x8
  4071c8:	ldr	x20, [x23]
  4071cc:	cbz	x20, 4071ec <ferror@plt+0x580c>
  4071d0:	mov	x0, x21
  4071d4:	mov	x1, x22
  4071d8:	mov	x2, x19
  4071dc:	bl	4017d0 <bcmp@plt>
  4071e0:	add	x22, x22, x19
  4071e4:	add	x23, x23, #0x8
  4071e8:	cbnz	w0, 4071c8 <ferror@plt+0x57e8>
  4071ec:	mov	x0, x20
  4071f0:	ldp	x20, x19, [sp, #48]
  4071f4:	ldp	x22, x21, [sp, #32]
  4071f8:	ldr	x23, [sp, #16]
  4071fc:	ldp	x29, x30, [sp], #64
  407200:	ret
  407204:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  407208:	str	x0, [x8, #736]
  40720c:	ret
  407210:	and	w8, w0, #0x1
  407214:	adrp	x9, 41c000 <ferror@plt+0x1a620>
  407218:	strb	w8, [x9, #744]
  40721c:	ret
  407220:	stp	x29, x30, [sp, #-48]!
  407224:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  407228:	ldr	x0, [x8, #664]
  40722c:	str	x21, [sp, #16]
  407230:	stp	x20, x19, [sp, #32]
  407234:	mov	x29, sp
  407238:	bl	40a404 <ferror@plt+0x8a24>
  40723c:	cbz	w0, 40725c <ferror@plt+0x587c>
  407240:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  407244:	ldrb	w8, [x8, #744]
  407248:	cbz	w8, 40727c <ferror@plt+0x589c>
  40724c:	bl	4019c0 <__errno_location@plt>
  407250:	ldr	w8, [x0]
  407254:	cmp	w8, #0x20
  407258:	b.ne	40727c <ferror@plt+0x589c>  // b.any
  40725c:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  407260:	ldr	x0, [x8, #640]
  407264:	bl	40a404 <ferror@plt+0x8a24>
  407268:	cbnz	w0, 4072e8 <ferror@plt+0x5908>
  40726c:	ldp	x20, x19, [sp, #32]
  407270:	ldr	x21, [sp, #16]
  407274:	ldp	x29, x30, [sp], #48
  407278:	ret
  40727c:	adrp	x1, 40b000 <ferror@plt+0x9620>
  407280:	add	x1, x1, #0x547
  407284:	mov	w2, #0x5                   	// #5
  407288:	mov	x0, xzr
  40728c:	bl	401970 <dcgettext@plt>
  407290:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  407294:	ldr	x21, [x8, #736]
  407298:	mov	x19, x0
  40729c:	bl	4019c0 <__errno_location@plt>
  4072a0:	ldr	w20, [x0]
  4072a4:	cbnz	x21, 4072c4 <ferror@plt+0x58e4>
  4072a8:	adrp	x2, 40b000 <ferror@plt+0x9620>
  4072ac:	add	x2, x2, #0x544
  4072b0:	mov	w0, wzr
  4072b4:	mov	w1, w20
  4072b8:	mov	x3, x19
  4072bc:	bl	401670 <error@plt>
  4072c0:	b	4072e8 <ferror@plt+0x5908>
  4072c4:	mov	x0, x21
  4072c8:	bl	4087f0 <ferror@plt+0x6e10>
  4072cc:	adrp	x2, 40b000 <ferror@plt+0x9620>
  4072d0:	mov	x3, x0
  4072d4:	add	x2, x2, #0x553
  4072d8:	mov	w0, wzr
  4072dc:	mov	w1, w20
  4072e0:	mov	x4, x19
  4072e4:	bl	401670 <error@plt>
  4072e8:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  4072ec:	ldr	w0, [x8, #536]
  4072f0:	bl	401630 <_exit@plt>
  4072f4:	stp	x29, x30, [sp, #-16]!
  4072f8:	mov	x29, sp
  4072fc:	bl	401840 <posix_fadvise@plt>
  407300:	ldp	x29, x30, [sp], #16
  407304:	ret
  407308:	cbz	x0, 407338 <ferror@plt+0x5958>
  40730c:	stp	x29, x30, [sp, #-32]!
  407310:	str	x19, [sp, #16]
  407314:	mov	x29, sp
  407318:	mov	w19, w1
  40731c:	bl	4016e0 <fileno@plt>
  407320:	mov	x1, xzr
  407324:	mov	x2, xzr
  407328:	mov	w3, w19
  40732c:	bl	4072f4 <ferror@plt+0x5914>
  407330:	ldr	x19, [sp, #16]
  407334:	ldp	x29, x30, [sp], #32
  407338:	ret
  40733c:	stp	x29, x30, [sp, #-48]!
  407340:	stp	x22, x21, [sp, #16]
  407344:	stp	x20, x19, [sp, #32]
  407348:	mov	x29, sp
  40734c:	mov	x20, x1
  407350:	bl	401730 <fopen@plt>
  407354:	mov	x19, x0
  407358:	cbz	x0, 4073d4 <ferror@plt+0x59f4>
  40735c:	mov	x0, x19
  407360:	bl	4016e0 <fileno@plt>
  407364:	cmp	w0, #0x2
  407368:	b.hi	4073c8 <ferror@plt+0x59e8>  // b.pmore
  40736c:	bl	408ea8 <ferror@plt+0x74c8>
  407370:	tbnz	w0, #31, 4073a8 <ferror@plt+0x59c8>
  407374:	mov	w21, w0
  407378:	mov	x0, x19
  40737c:	bl	409dac <ferror@plt+0x83cc>
  407380:	cbz	w0, 4073e8 <ferror@plt+0x5a08>
  407384:	bl	4019c0 <__errno_location@plt>
  407388:	ldr	w22, [x0]
  40738c:	mov	x20, x0
  407390:	mov	w0, w21
  407394:	bl	4017f0 <close@plt>
  407398:	str	w22, [x20]
  40739c:	mov	w8, #0x1                   	// #1
  4073a0:	cbnz	w8, 4073cc <ferror@plt+0x59ec>
  4073a4:	b	4073c8 <ferror@plt+0x59e8>
  4073a8:	bl	4019c0 <__errno_location@plt>
  4073ac:	ldr	w21, [x0]
  4073b0:	mov	x20, x0
  4073b4:	mov	x0, x19
  4073b8:	bl	409dac <ferror@plt+0x83cc>
  4073bc:	str	w21, [x20]
  4073c0:	mov	w8, #0x1                   	// #1
  4073c4:	cbnz	w8, 4073cc <ferror@plt+0x59ec>
  4073c8:	mov	w8, wzr
  4073cc:	cbz	w8, 4073d4 <ferror@plt+0x59f4>
  4073d0:	mov	x19, xzr
  4073d4:	mov	x0, x19
  4073d8:	ldp	x20, x19, [sp, #32]
  4073dc:	ldp	x22, x21, [sp, #16]
  4073e0:	ldp	x29, x30, [sp], #48
  4073e4:	ret
  4073e8:	mov	w0, w21
  4073ec:	mov	x1, x20
  4073f0:	bl	4017a0 <fdopen@plt>
  4073f4:	mov	x19, x0
  4073f8:	cbz	x0, 407384 <ferror@plt+0x59a4>
  4073fc:	mov	w8, wzr
  407400:	cbnz	w8, 4073cc <ferror@plt+0x59ec>
  407404:	b	4073c8 <ferror@plt+0x59e8>
  407408:	stp	x29, x30, [sp, #-32]!
  40740c:	stp	x20, x19, [sp, #16]
  407410:	mov	x29, sp
  407414:	cbz	x0, 407494 <ferror@plt+0x5ab4>
  407418:	mov	w1, #0x2f                  	// #47
  40741c:	mov	x19, x0
  407420:	bl	401800 <strrchr@plt>
  407424:	cmp	x0, #0x0
  407428:	csinc	x20, x19, x0, eq  // eq = none
  40742c:	sub	x8, x20, x19
  407430:	cmp	x8, #0x7
  407434:	b.lt	407478 <ferror@plt+0x5a98>  // b.tstop
  407438:	adrp	x1, 40b000 <ferror@plt+0x9620>
  40743c:	sub	x0, x20, #0x7
  407440:	add	x1, x1, #0x592
  407444:	mov	w2, #0x7                   	// #7
  407448:	bl	401750 <strncmp@plt>
  40744c:	cbnz	w0, 407478 <ferror@plt+0x5a98>
  407450:	adrp	x1, 40b000 <ferror@plt+0x9620>
  407454:	add	x1, x1, #0x59a
  407458:	mov	w2, #0x3                   	// #3
  40745c:	mov	x0, x20
  407460:	bl	401750 <strncmp@plt>
  407464:	mov	x19, x20
  407468:	cbnz	w0, 407478 <ferror@plt+0x5a98>
  40746c:	add	x19, x20, #0x3
  407470:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  407474:	str	x19, [x8, #680]
  407478:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  40747c:	adrp	x9, 41c000 <ferror@plt+0x1a620>
  407480:	str	x19, [x8, #752]
  407484:	str	x19, [x9, #632]
  407488:	ldp	x20, x19, [sp, #16]
  40748c:	ldp	x29, x30, [sp], #32
  407490:	ret
  407494:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  407498:	ldr	x3, [x8, #640]
  40749c:	adrp	x0, 40b000 <ferror@plt+0x9620>
  4074a0:	add	x0, x0, #0x55a
  4074a4:	mov	w1, #0x37                  	// #55
  4074a8:	mov	w2, #0x1                   	// #1
  4074ac:	bl	401930 <fwrite@plt>
  4074b0:	bl	401830 <abort@plt>
  4074b4:	stp	x29, x30, [sp, #-48]!
  4074b8:	str	x21, [sp, #16]
  4074bc:	stp	x20, x19, [sp, #32]
  4074c0:	mov	x29, sp
  4074c4:	mov	x19, x0
  4074c8:	bl	4019c0 <__errno_location@plt>
  4074cc:	ldr	w21, [x0]
  4074d0:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  4074d4:	add	x8, x8, #0x2f8
  4074d8:	cmp	x19, #0x0
  4074dc:	mov	x20, x0
  4074e0:	csel	x0, x8, x19, eq  // eq = none
  4074e4:	mov	w1, #0x38                  	// #56
  4074e8:	bl	4094b4 <ferror@plt+0x7ad4>
  4074ec:	str	w21, [x20]
  4074f0:	ldp	x20, x19, [sp, #32]
  4074f4:	ldr	x21, [sp, #16]
  4074f8:	ldp	x29, x30, [sp], #48
  4074fc:	ret
  407500:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  407504:	add	x8, x8, #0x2f8
  407508:	cmp	x0, #0x0
  40750c:	csel	x8, x8, x0, eq  // eq = none
  407510:	ldr	w0, [x8]
  407514:	ret
  407518:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  40751c:	add	x8, x8, #0x2f8
  407520:	cmp	x0, #0x0
  407524:	csel	x8, x8, x0, eq  // eq = none
  407528:	str	w1, [x8]
  40752c:	ret
  407530:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  407534:	add	x8, x8, #0x2f8
  407538:	cmp	x0, #0x0
  40753c:	ubfx	w9, w1, #5, #3
  407540:	csel	x8, x8, x0, eq  // eq = none
  407544:	add	x8, x8, w9, uxtw #2
  407548:	ldr	w9, [x8, #8]
  40754c:	lsr	w10, w9, w1
  407550:	and	w0, w10, #0x1
  407554:	and	w10, w2, #0x1
  407558:	eor	w10, w0, w10
  40755c:	lsl	w10, w10, w1
  407560:	eor	w9, w10, w9
  407564:	str	w9, [x8, #8]
  407568:	ret
  40756c:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  407570:	add	x8, x8, #0x2f8
  407574:	cmp	x0, #0x0
  407578:	csel	x8, x8, x0, eq  // eq = none
  40757c:	ldr	w0, [x8, #4]
  407580:	str	w1, [x8, #4]
  407584:	ret
  407588:	stp	x29, x30, [sp, #-16]!
  40758c:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  407590:	add	x8, x8, #0x2f8
  407594:	cmp	x0, #0x0
  407598:	csel	x8, x8, x0, eq  // eq = none
  40759c:	mov	w9, #0xa                   	// #10
  4075a0:	mov	x29, sp
  4075a4:	str	w9, [x8]
  4075a8:	cbz	x1, 4075bc <ferror@plt+0x5bdc>
  4075ac:	cbz	x2, 4075bc <ferror@plt+0x5bdc>
  4075b0:	stp	x1, x2, [x8, #40]
  4075b4:	ldp	x29, x30, [sp], #16
  4075b8:	ret
  4075bc:	bl	401830 <abort@plt>
  4075c0:	sub	sp, sp, #0x60
  4075c4:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  4075c8:	add	x8, x8, #0x2f8
  4075cc:	cmp	x4, #0x0
  4075d0:	stp	x29, x30, [sp, #16]
  4075d4:	str	x25, [sp, #32]
  4075d8:	stp	x24, x23, [sp, #48]
  4075dc:	stp	x22, x21, [sp, #64]
  4075e0:	stp	x20, x19, [sp, #80]
  4075e4:	add	x29, sp, #0x10
  4075e8:	mov	x19, x3
  4075ec:	mov	x20, x2
  4075f0:	mov	x21, x1
  4075f4:	mov	x22, x0
  4075f8:	csel	x24, x8, x4, eq  // eq = none
  4075fc:	bl	4019c0 <__errno_location@plt>
  407600:	ldp	w4, w5, [x24]
  407604:	ldp	x7, x8, [x24, #40]
  407608:	ldr	w25, [x0]
  40760c:	mov	x23, x0
  407610:	add	x6, x24, #0x8
  407614:	mov	x0, x22
  407618:	mov	x1, x21
  40761c:	mov	x2, x20
  407620:	mov	x3, x19
  407624:	str	x8, [sp]
  407628:	bl	40764c <ferror@plt+0x5c6c>
  40762c:	str	w25, [x23]
  407630:	ldp	x20, x19, [sp, #80]
  407634:	ldp	x22, x21, [sp, #64]
  407638:	ldp	x24, x23, [sp, #48]
  40763c:	ldr	x25, [sp, #32]
  407640:	ldp	x29, x30, [sp, #16]
  407644:	add	sp, sp, #0x60
  407648:	ret
  40764c:	sub	sp, sp, #0x120
  407650:	stp	x29, x30, [sp, #192]
  407654:	add	x29, sp, #0xc0
  407658:	ldr	x8, [x29, #96]
  40765c:	stp	x28, x27, [sp, #208]
  407660:	stp	x26, x25, [sp, #224]
  407664:	stp	x24, x23, [sp, #240]
  407668:	stp	x22, x21, [sp, #256]
  40766c:	stp	x20, x19, [sp, #272]
  407670:	str	x7, [sp, #80]
  407674:	stur	x6, [x29, #-48]
  407678:	mov	w19, w5
  40767c:	mov	w20, w4
  407680:	mov	x23, x3
  407684:	mov	x21, x2
  407688:	mov	x27, x1
  40768c:	str	x8, [sp, #96]
  407690:	mov	x24, x0
  407694:	bl	401900 <__ctype_get_mb_cur_max@plt>
  407698:	mov	w1, w20
  40769c:	mov	x22, xzr
  4076a0:	mov	w8, wzr
  4076a4:	mov	w28, wzr
  4076a8:	str	w19, [sp, #64]
  4076ac:	ubfx	w19, w19, #1, #1
  4076b0:	add	x9, x21, #0x1
  4076b4:	mov	w15, #0x1                   	// #1
  4076b8:	str	x0, [sp, #56]
  4076bc:	stur	xzr, [x29, #-80]
  4076c0:	stur	xzr, [x29, #-56]
  4076c4:	str	wzr, [sp, #88]
  4076c8:	stur	x9, [x29, #-72]
  4076cc:	cmp	w1, #0xa
  4076d0:	b.hi	4082a4 <ferror@plt+0x68c4>  // b.pmore
  4076d4:	adrp	x12, 40b000 <ferror@plt+0x9620>
  4076d8:	mov	w9, w1
  4076dc:	add	x12, x12, #0x5a0
  4076e0:	adr	x10, 407704 <ferror@plt+0x5d24>
  4076e4:	ldrb	w11, [x12, x9]
  4076e8:	add	x10, x10, x11, lsl #2
  4076ec:	mov	x26, x27
  4076f0:	mov	x20, xzr
  4076f4:	mov	w16, wzr
  4076f8:	mov	w9, #0x1                   	// #1
  4076fc:	mov	w27, w28
  407700:	br	x10
  407704:	adrp	x0, 40b000 <ferror@plt+0x9620>
  407708:	add	x0, x0, #0x6fe
  40770c:	mov	w20, w1
  407710:	mov	w22, w15
  407714:	bl	4089bc <ferror@plt+0x6fdc>
  407718:	str	x0, [sp, #80]
  40771c:	adrp	x0, 40b000 <ferror@plt+0x9620>
  407720:	add	x0, x0, #0x700
  407724:	mov	w1, w20
  407728:	bl	4089bc <ferror@plt+0x6fdc>
  40772c:	mov	w15, w22
  407730:	mov	w1, w20
  407734:	str	x0, [sp, #96]
  407738:	stur	w1, [x29, #-28]
  40773c:	tbnz	w19, #0, 40777c <ferror@plt+0x5d9c>
  407740:	ldr	x8, [sp, #80]
  407744:	ldrb	w9, [x8]
  407748:	cbz	w9, 40777c <ferror@plt+0x5d9c>
  40774c:	mov	w27, w15
  407750:	mov	x10, xzr
  407754:	add	x8, x8, #0x1
  407758:	b	40776c <ferror@plt+0x5d8c>
  40775c:	ldrb	w9, [x8, x10]
  407760:	add	x20, x10, #0x1
  407764:	mov	x10, x20
  407768:	cbz	w9, 407784 <ferror@plt+0x5da4>
  40776c:	cmp	x10, x26
  407770:	b.cs	40775c <ferror@plt+0x5d7c>  // b.hs, b.nlast
  407774:	strb	w9, [x24, x10]
  407778:	b	40775c <ferror@plt+0x5d7c>
  40777c:	mov	w27, w15
  407780:	mov	x20, xzr
  407784:	ldr	x25, [sp, #96]
  407788:	mov	x0, x25
  40778c:	bl	401650 <strlen@plt>
  407790:	ldur	w1, [x29, #-28]
  407794:	mov	x22, x0
  407798:	stur	x25, [x29, #-56]
  40779c:	mov	w9, #0x1                   	// #1
  4077a0:	mov	w16, w19
  4077a4:	mov	w15, w27
  4077a8:	mov	w27, w28
  4077ac:	b	407858 <ferror@plt+0x5e78>
  4077b0:	mov	w19, #0x1                   	// #1
  4077b4:	mov	w1, #0x5                   	// #5
  4077b8:	tbz	w19, #0, 4077e4 <ferror@plt+0x5e04>
  4077bc:	adrp	x8, 40b000 <ferror@plt+0x9620>
  4077c0:	mov	x20, xzr
  4077c4:	mov	w22, #0x1                   	// #1
  4077c8:	add	x8, x8, #0x6fc
  4077cc:	stur	x8, [x29, #-56]
  4077d0:	b	407804 <ferror@plt+0x5e24>
  4077d4:	mov	x20, xzr
  4077d8:	mov	w16, wzr
  4077dc:	mov	w9, w8
  4077e0:	b	407858 <ferror@plt+0x5e78>
  4077e4:	cbz	x26, 4077f0 <ferror@plt+0x5e10>
  4077e8:	mov	w8, #0x22                  	// #34
  4077ec:	strb	w8, [x24]
  4077f0:	adrp	x8, 40b000 <ferror@plt+0x9620>
  4077f4:	add	x8, x8, #0x6fc
  4077f8:	mov	w20, #0x1                   	// #1
  4077fc:	stur	x8, [x29, #-56]
  407800:	mov	w22, #0x1                   	// #1
  407804:	mov	w9, #0x1                   	// #1
  407808:	b	407854 <ferror@plt+0x5e74>
  40780c:	mov	w8, #0x1                   	// #1
  407810:	mov	w19, #0x1                   	// #1
  407814:	eor	w9, w19, #0x1
  407818:	orr	w8, w8, w9
  40781c:	tbz	w19, #0, 40782c <ferror@plt+0x5e4c>
  407820:	mov	x20, xzr
  407824:	mov	w1, #0x2                   	// #2
  407828:	b	407840 <ferror@plt+0x5e60>
  40782c:	cbz	x26, 407838 <ferror@plt+0x5e58>
  407830:	mov	w9, #0x27                  	// #39
  407834:	strb	w9, [x24]
  407838:	mov	w1, #0x2                   	// #2
  40783c:	mov	w20, #0x1                   	// #1
  407840:	adrp	x9, 40b000 <ferror@plt+0x9620>
  407844:	add	x9, x9, #0x700
  407848:	stur	x9, [x29, #-56]
  40784c:	mov	w22, #0x1                   	// #1
  407850:	mov	w9, w8
  407854:	mov	w16, w19
  407858:	ldur	x8, [x29, #-48]
  40785c:	mov	w14, w9
  407860:	eor	w17, w16, #0x1
  407864:	stur	w17, [x29, #-60]
  407868:	cmp	x8, #0x0
  40786c:	cset	w8, eq  // eq = none
  407870:	cmp	x22, #0x0
  407874:	cset	w9, ne  // ne = any
  407878:	cmp	w1, #0x2
  40787c:	cset	w10, ne  // ne = any
  407880:	and	w13, w10, w14
  407884:	and	w11, w9, w16
  407888:	orr	w10, w10, w17
  40788c:	and	w17, w9, w13
  407890:	orr	w9, w13, w16
  407894:	eor	w9, w9, #0x1
  407898:	cset	w12, eq  // eq = none
  40789c:	orr	w8, w8, w9
  4078a0:	mov	x25, xzr
  4078a4:	and	w11, w14, w11
  4078a8:	stur	w10, [x29, #-84]
  4078ac:	and	w10, w12, w16
  4078b0:	stur	w8, [x29, #-24]
  4078b4:	eor	w8, w14, #0x1
  4078b8:	str	w11, [sp, #72]
  4078bc:	str	w10, [sp, #92]
  4078c0:	stur	w14, [x29, #-64]
  4078c4:	str	w8, [sp, #76]
  4078c8:	stp	w16, w1, [x29, #-32]
  4078cc:	stur	w17, [x29, #-36]
  4078d0:	b	4078d8 <ferror@plt+0x5ef8>
  4078d4:	add	x25, x25, #0x1
  4078d8:	cmn	x23, #0x1
  4078dc:	b.eq	4078f0 <ferror@plt+0x5f10>  // b.none
  4078e0:	cmp	x25, x23
  4078e4:	cset	w8, eq  // eq = none
  4078e8:	tbz	w8, #0, 407900 <ferror@plt+0x5f20>
  4078ec:	b	408154 <ferror@plt+0x6774>
  4078f0:	ldrb	w8, [x21, x25]
  4078f4:	cmp	w8, #0x0
  4078f8:	cset	w8, eq  // eq = none
  4078fc:	tbnz	w8, #0, 408154 <ferror@plt+0x6774>
  407900:	cbz	w17, 40793c <ferror@plt+0x5f5c>
  407904:	cmp	x22, #0x2
  407908:	add	x19, x25, x22
  40790c:	b.cc	407934 <ferror@plt+0x5f54>  // b.lo, b.ul, b.last
  407910:	cmn	x23, #0x1
  407914:	b.ne	407934 <ferror@plt+0x5f54>  // b.any
  407918:	mov	x0, x21
  40791c:	mov	w23, w15
  407920:	bl	401650 <strlen@plt>
  407924:	ldp	w17, w16, [x29, #-36]
  407928:	ldur	w1, [x29, #-28]
  40792c:	mov	w15, w23
  407930:	mov	x23, x0
  407934:	cmp	x19, x23
  407938:	b.ls	407a78 <ferror@plt+0x6098>  // b.plast
  40793c:	mov	w28, wzr
  407940:	ldrb	w19, [x21, x25]
  407944:	cmp	w19, #0x7e
  407948:	b.hi	407bac <ferror@plt+0x61cc>  // b.pmore
  40794c:	adrp	x14, 40b000 <ferror@plt+0x9620>
  407950:	add	x14, x14, #0x5ab
  407954:	adr	x13, 407978 <ferror@plt+0x5f98>
  407958:	ldrb	w10, [x14, x19]
  40795c:	add	x13, x13, x10, lsl #2
  407960:	mov	w11, wzr
  407964:	mov	w9, wzr
  407968:	mov	w8, #0x1                   	// #1
  40796c:	mov	w12, #0x6e                  	// #110
  407970:	mov	w10, #0x61                  	// #97
  407974:	br	x13
  407978:	ldur	w10, [x29, #-24]
  40797c:	tbnz	w10, #0, 40799c <ferror@plt+0x5fbc>
  407980:	ldur	x11, [x29, #-48]
  407984:	ubfx	w10, w19, #5, #3
  407988:	ldr	w10, [x11, w10, uxtw #2]
  40798c:	lsr	w10, w10, w19
  407990:	tbz	w10, #0, 40799c <ferror@plt+0x5fbc>
  407994:	mov	w10, w19
  407998:	b	4079a4 <ferror@plt+0x5fc4>
  40799c:	mov	w10, w19
  4079a0:	tbz	w28, #0, 407a1c <ferror@plt+0x603c>
  4079a4:	tbz	w16, #0, 4079b0 <ferror@plt+0x5fd0>
  4079a8:	mov	w10, #0x10                  	// #16
  4079ac:	b	407a68 <ferror@plt+0x6088>
  4079b0:	cmp	w1, #0x2
  4079b4:	cset	w9, ne  // ne = any
  4079b8:	orr	w9, w9, w27
  4079bc:	tbnz	w9, #0, 407a00 <ferror@plt+0x6020>
  4079c0:	cmp	x20, x26
  4079c4:	b.cs	4079d0 <ferror@plt+0x5ff0>  // b.hs, b.nlast
  4079c8:	mov	w9, #0x27                  	// #39
  4079cc:	strb	w9, [x24, x20]
  4079d0:	add	x9, x20, #0x1
  4079d4:	cmp	x9, x26
  4079d8:	b.cs	4079e4 <ferror@plt+0x6004>  // b.hs, b.nlast
  4079dc:	mov	w11, #0x24                  	// #36
  4079e0:	strb	w11, [x24, x9]
  4079e4:	add	x9, x20, #0x2
  4079e8:	cmp	x9, x26
  4079ec:	b.cs	4079f8 <ferror@plt+0x6018>  // b.hs, b.nlast
  4079f0:	mov	w11, #0x27                  	// #39
  4079f4:	strb	w11, [x24, x9]
  4079f8:	add	x20, x20, #0x3
  4079fc:	mov	w27, #0x1                   	// #1
  407a00:	cmp	x20, x26
  407a04:	b.cs	407a10 <ferror@plt+0x6030>  // b.hs, b.nlast
  407a08:	mov	w9, #0x5c                  	// #92
  407a0c:	strb	w9, [x24, x20]
  407a10:	add	x20, x20, #0x1
  407a14:	mov	w9, #0x1                   	// #1
  407a18:	mov	w19, w10
  407a1c:	tbnz	w9, #0, 407a50 <ferror@plt+0x6070>
  407a20:	tbz	w27, #0, 407a50 <ferror@plt+0x6070>
  407a24:	cmp	x20, x26
  407a28:	b.cs	407a34 <ferror@plt+0x6054>  // b.hs, b.nlast
  407a2c:	mov	w9, #0x27                  	// #39
  407a30:	strb	w9, [x24, x20]
  407a34:	add	x9, x20, #0x1
  407a38:	cmp	x9, x26
  407a3c:	b.cs	407a48 <ferror@plt+0x6068>  // b.hs, b.nlast
  407a40:	mov	w10, #0x27                  	// #39
  407a44:	strb	w10, [x24, x9]
  407a48:	mov	w27, wzr
  407a4c:	add	x20, x20, #0x2
  407a50:	cmp	x20, x26
  407a54:	b.cs	407a5c <ferror@plt+0x607c>  // b.hs, b.nlast
  407a58:	strb	w19, [x24, x20]
  407a5c:	mov	w10, wzr
  407a60:	add	x20, x20, #0x1
  407a64:	and	w15, w15, w8
  407a68:	cbz	w10, 4078d4 <ferror@plt+0x5ef4>
  407a6c:	cmp	w10, #0xf
  407a70:	b.eq	4078d4 <ferror@plt+0x5ef4>  // b.none
  407a74:	b	4081d8 <ferror@plt+0x67f8>
  407a78:	ldur	x1, [x29, #-56]
  407a7c:	add	x0, x21, x25
  407a80:	mov	x2, x22
  407a84:	mov	w19, w15
  407a88:	bl	4017d0 <bcmp@plt>
  407a8c:	ldur	w9, [x29, #-60]
  407a90:	cmp	w0, #0x0
  407a94:	cset	w8, ne  // ne = any
  407a98:	cset	w28, eq  // eq = none
  407a9c:	orr	w8, w8, w9
  407aa0:	tbz	w8, #0, 407ab4 <ferror@plt+0x60d4>
  407aa4:	ldp	w16, w1, [x29, #-32]
  407aa8:	ldur	w17, [x29, #-36]
  407aac:	mov	w15, w19
  407ab0:	b	407940 <ferror@plt+0x5f60>
  407ab4:	ldp	w16, w1, [x29, #-32]
  407ab8:	ldur	w17, [x29, #-36]
  407abc:	mov	w10, #0x10                  	// #16
  407ac0:	mov	w15, w19
  407ac4:	b	407a68 <ferror@plt+0x6088>
  407ac8:	cmp	x23, #0x1
  407acc:	b.eq	407af0 <ferror@plt+0x6110>  // b.none
  407ad0:	cmn	x23, #0x1
  407ad4:	b.ne	407af4 <ferror@plt+0x6114>  // b.any
  407ad8:	ldrb	w8, [x21, #1]
  407adc:	cbz	w8, 407af0 <ferror@plt+0x6110>
  407ae0:	mov	w9, wzr
  407ae4:	mov	w8, wzr
  407ae8:	mov	x23, #0xffffffffffffffff    	// #-1
  407aec:	b	407978 <ferror@plt+0x5f98>
  407af0:	cbz	x25, 407b00 <ferror@plt+0x6120>
  407af4:	mov	w9, wzr
  407af8:	mov	w8, wzr
  407afc:	b	407978 <ferror@plt+0x5f98>
  407b00:	mov	w11, #0x1                   	// #1
  407b04:	cmp	w1, #0x2
  407b08:	b.ne	407b10 <ferror@plt+0x6130>  // b.any
  407b0c:	tbnz	w16, #0, 4079a8 <ferror@plt+0x5fc8>
  407b10:	mov	w9, wzr
  407b14:	mov	w8, w11
  407b18:	b	407978 <ferror@plt+0x5f98>
  407b1c:	cmp	w1, #0x2
  407b20:	b.ne	407bdc <ferror@plt+0x61fc>  // b.any
  407b24:	tbnz	w16, #0, 4079a8 <ferror@plt+0x5fc8>
  407b28:	b	407be8 <ferror@plt+0x6208>
  407b2c:	mov	w10, #0x66                  	// #102
  407b30:	b	407c00 <ferror@plt+0x6220>
  407b34:	mov	w12, #0x74                  	// #116
  407b38:	b	407bf4 <ferror@plt+0x6214>
  407b3c:	mov	w10, #0x62                  	// #98
  407b40:	b	407c00 <ferror@plt+0x6220>
  407b44:	mov	w12, #0x72                  	// #114
  407b48:	b	407bf4 <ferror@plt+0x6214>
  407b4c:	ldur	w8, [x29, #-64]
  407b50:	tbz	w8, #0, 407c14 <ferror@plt+0x6234>
  407b54:	tbnz	w16, #0, 4079a8 <ferror@plt+0x5fc8>
  407b58:	cmp	w1, #0x2
  407b5c:	cset	w8, ne  // ne = any
  407b60:	orr	w8, w8, w27
  407b64:	tbz	w8, #0, 408074 <ferror@plt+0x6694>
  407b68:	mov	x9, x20
  407b6c:	b	4080b4 <ferror@plt+0x66d4>
  407b70:	cmp	w1, #0x5
  407b74:	b.eq	407d90 <ferror@plt+0x63b0>  // b.none
  407b78:	cmp	w1, #0x2
  407b7c:	b.ne	407af4 <ferror@plt+0x6114>  // b.any
  407b80:	tbz	w16, #0, 407af4 <ferror@plt+0x6114>
  407b84:	b	4079a8 <ferror@plt+0x5fc8>
  407b88:	mov	w10, #0x76                  	// #118
  407b8c:	b	407c00 <ferror@plt+0x6220>
  407b90:	cmp	w1, #0x2
  407b94:	b.ne	407c24 <ferror@plt+0x6244>  // b.any
  407b98:	tbz	w16, #0, 407e74 <ferror@plt+0x6494>
  407b9c:	mov	w8, #0x1                   	// #1
  407ba0:	mov	w10, #0x10                  	// #16
  407ba4:	str	w8, [sp, #88]
  407ba8:	b	407a68 <ferror@plt+0x6088>
  407bac:	ldr	x8, [sp, #56]
  407bb0:	str	w15, [sp, #52]
  407bb4:	str	x24, [sp, #40]
  407bb8:	cmp	x8, #0x1
  407bbc:	b.ne	407c2c <ferror@plt+0x624c>  // b.any
  407bc0:	bl	4018b0 <__ctype_b_loc@plt>
  407bc4:	ldr	x8, [x0]
  407bc8:	ldur	w1, [x29, #-28]
  407bcc:	mov	w24, #0x1                   	// #1
  407bd0:	ldrh	w8, [x8, x19, lsl #1]
  407bd4:	ubfx	w10, w8, #14, #1
  407bd8:	b	407ef4 <ferror@plt+0x6514>
  407bdc:	ldr	w8, [sp, #72]
  407be0:	mov	w12, w19
  407be4:	tbz	w8, #0, 407bf4 <ferror@plt+0x6214>
  407be8:	mov	w9, wzr
  407bec:	mov	w8, wzr
  407bf0:	b	407a1c <ferror@plt+0x603c>
  407bf4:	ldur	w8, [x29, #-84]
  407bf8:	mov	w10, w12
  407bfc:	tbz	w8, #0, 4079a8 <ferror@plt+0x5fc8>
  407c00:	ldur	w11, [x29, #-64]
  407c04:	mov	w9, wzr
  407c08:	mov	w8, wzr
  407c0c:	tbz	w11, #0, 407978 <ferror@plt+0x5f98>
  407c10:	b	4079a4 <ferror@plt+0x5fc4>
  407c14:	ldr	w8, [sp, #64]
  407c18:	tbz	w8, #0, 407af4 <ferror@plt+0x6114>
  407c1c:	mov	w10, #0xf                   	// #15
  407c20:	b	407a68 <ferror@plt+0x6088>
  407c24:	mov	w9, wzr
  407c28:	b	407ee0 <ferror@plt+0x6500>
  407c2c:	cmn	x23, #0x1
  407c30:	str	x22, [sp, #16]
  407c34:	stur	xzr, [x29, #-16]
  407c38:	b.ne	407c48 <ferror@plt+0x6268>  // b.any
  407c3c:	mov	x0, x21
  407c40:	bl	401650 <strlen@plt>
  407c44:	mov	x23, x0
  407c48:	sub	x8, x23, x25
  407c4c:	str	x8, [sp, #8]
  407c50:	add	x8, x21, x25
  407c54:	str	x8, [sp, #32]
  407c58:	ldur	x8, [x29, #-72]
  407c5c:	mov	x24, xzr
  407c60:	add	x8, x8, x25
  407c64:	str	x8, [sp, #24]
  407c68:	mov	w8, #0x1                   	// #1
  407c6c:	str	w8, [sp, #68]
  407c70:	add	x8, x24, x25
  407c74:	add	x1, x21, x8
  407c78:	sub	x2, x23, x8
  407c7c:	sub	x0, x29, #0x14
  407c80:	sub	x3, x29, #0x10
  407c84:	mov	w22, w27
  407c88:	bl	40a1f0 <ferror@plt+0x8810>
  407c8c:	cbz	x0, 407ce4 <ferror@plt+0x6304>
  407c90:	mov	x27, x0
  407c94:	cmn	x0, #0x1
  407c98:	b.eq	407ce0 <ferror@plt+0x6300>  // b.none
  407c9c:	cmn	x27, #0x2
  407ca0:	b.ne	407cec <ferror@plt+0x630c>  // b.any
  407ca4:	add	x8, x24, x25
  407ca8:	cmp	x8, x23
  407cac:	mov	w27, w22
  407cb0:	b.cs	407cd4 <ferror@plt+0x62f4>  // b.hs, b.nlast
  407cb4:	ldr	x9, [sp, #32]
  407cb8:	ldrb	w8, [x9, x24]
  407cbc:	cbz	w8, 407cd4 <ferror@plt+0x62f4>
  407cc0:	add	x24, x24, #0x1
  407cc4:	add	x8, x25, x24
  407cc8:	cmp	x8, x23
  407ccc:	b.cc	407cb8 <ferror@plt+0x62d8>  // b.lo, b.ul, b.last
  407cd0:	ldr	x24, [sp, #8]
  407cd4:	str	wzr, [sp, #68]
  407cd8:	mov	w10, #0x34                  	// #52
  407cdc:	b	407d7c <ferror@plt+0x639c>
  407ce0:	str	wzr, [sp, #68]
  407ce4:	mov	w10, #0x34                  	// #52
  407ce8:	b	407d78 <ferror@plt+0x6398>
  407cec:	ldr	w8, [sp, #92]
  407cf0:	cbz	w8, 407d54 <ferror@plt+0x6374>
  407cf4:	cmp	x27, #0x2
  407cf8:	b.cc	407d4c <ferror@plt+0x636c>  // b.lo, b.ul, b.last
  407cfc:	ldr	x9, [sp, #24]
  407d00:	sub	x8, x27, #0x1
  407d04:	add	x9, x9, x24
  407d08:	b	407d18 <ferror@plt+0x6338>
  407d0c:	subs	x8, x8, #0x1
  407d10:	add	x9, x9, #0x1
  407d14:	b.eq	407d4c <ferror@plt+0x636c>  // b.none
  407d18:	ldrb	w10, [x9]
  407d1c:	sub	w10, w10, #0x5b
  407d20:	cmp	w10, #0x21
  407d24:	b.hi	407d0c <ferror@plt+0x632c>  // b.pmore
  407d28:	mov	w11, #0x1                   	// #1
  407d2c:	lsl	x10, x11, x10
  407d30:	mov	x11, #0x2b                  	// #43
  407d34:	movk	x11, #0x2, lsl #32
  407d38:	tst	x10, x11
  407d3c:	b.eq	407d0c <ferror@plt+0x632c>  // b.none
  407d40:	mov	w10, #0x10                  	// #16
  407d44:	cbnz	w10, 407d78 <ferror@plt+0x6398>
  407d48:	b	407d54 <ferror@plt+0x6374>
  407d4c:	mov	w10, wzr
  407d50:	cbnz	w10, 407d78 <ferror@plt+0x6398>
  407d54:	ldur	w0, [x29, #-20]
  407d58:	bl	4019a0 <iswprint@plt>
  407d5c:	ldr	w9, [sp, #68]
  407d60:	cmp	w0, #0x0
  407d64:	cset	w8, ne  // ne = any
  407d68:	mov	w10, wzr
  407d6c:	and	w9, w9, w8
  407d70:	add	x24, x27, x24
  407d74:	str	w9, [sp, #68]
  407d78:	mov	w27, w22
  407d7c:	cbnz	w10, 407e44 <ferror@plt+0x6464>
  407d80:	sub	x0, x29, #0x10
  407d84:	bl	401850 <mbsinit@plt>
  407d88:	cbz	w0, 407c70 <ferror@plt+0x6290>
  407d8c:	b	407e4c <ferror@plt+0x646c>
  407d90:	ldr	w8, [sp, #64]
  407d94:	tbz	w8, #2, 407af4 <ferror@plt+0x6114>
  407d98:	add	x10, x25, #0x2
  407d9c:	cmp	x10, x23
  407da0:	b.cs	407af4 <ferror@plt+0x6114>  // b.hs, b.nlast
  407da4:	add	x8, x25, x21
  407da8:	ldrb	w8, [x8, #1]
  407dac:	cmp	w8, #0x3f
  407db0:	b.ne	407af4 <ferror@plt+0x6114>  // b.any
  407db4:	ldrb	w11, [x21, x10]
  407db8:	mov	w9, wzr
  407dbc:	cmp	w11, #0x3e
  407dc0:	b.hi	40814c <ferror@plt+0x676c>  // b.pmore
  407dc4:	mov	w8, #0x1                   	// #1
  407dc8:	mov	x12, #0xa38200000000        	// #179778741075968
  407dcc:	lsl	x8, x8, x11
  407dd0:	movk	x12, #0x7000, lsl #48
  407dd4:	tst	x8, x12
  407dd8:	b.eq	40814c <ferror@plt+0x676c>  // b.none
  407ddc:	tbnz	w16, #0, 4079a8 <ferror@plt+0x5fc8>
  407de0:	cmp	x20, x26
  407de4:	b.cs	407df0 <ferror@plt+0x6410>  // b.hs, b.nlast
  407de8:	mov	w8, #0x3f                  	// #63
  407dec:	strb	w8, [x24, x20]
  407df0:	add	x8, x20, #0x1
  407df4:	cmp	x8, x26
  407df8:	b.cs	407e04 <ferror@plt+0x6424>  // b.hs, b.nlast
  407dfc:	mov	w9, #0x22                  	// #34
  407e00:	strb	w9, [x24, x8]
  407e04:	add	x8, x20, #0x2
  407e08:	cmp	x8, x26
  407e0c:	b.cs	407e18 <ferror@plt+0x6438>  // b.hs, b.nlast
  407e10:	mov	w9, #0x22                  	// #34
  407e14:	strb	w9, [x24, x8]
  407e18:	add	x8, x20, #0x3
  407e1c:	cmp	x8, x26
  407e20:	b.cs	407e2c <ferror@plt+0x644c>  // b.hs, b.nlast
  407e24:	mov	w9, #0x3f                  	// #63
  407e28:	strb	w9, [x24, x8]
  407e2c:	mov	w9, wzr
  407e30:	mov	w8, wzr
  407e34:	add	x20, x20, #0x4
  407e38:	mov	x25, x10
  407e3c:	mov	w19, w11
  407e40:	b	407978 <ferror@plt+0x5f98>
  407e44:	cmp	w10, #0x34
  407e48:	b.ne	407e50 <ferror@plt+0x6470>  // b.any
  407e4c:	mov	w10, wzr
  407e50:	ldp	w16, w1, [x29, #-32]
  407e54:	ldr	w15, [sp, #52]
  407e58:	ldr	x22, [sp, #16]
  407e5c:	ldur	w17, [x29, #-36]
  407e60:	cbz	w10, 407ef0 <ferror@plt+0x6510>
  407e64:	ldr	x24, [sp, #40]
  407e68:	mov	w11, wzr
  407e6c:	mov	w8, wzr
  407e70:	b	408130 <ferror@plt+0x6750>
  407e74:	ldur	x10, [x29, #-80]
  407e78:	cmp	x26, #0x0
  407e7c:	cset	w8, eq  // eq = none
  407e80:	cmp	x10, #0x0
  407e84:	cset	w9, ne  // ne = any
  407e88:	orr	w8, w9, w8
  407e8c:	cmp	w8, #0x0
  407e90:	csel	x10, x10, x26, ne  // ne = any
  407e94:	csel	x26, x26, xzr, ne  // ne = any
  407e98:	cmp	x20, x26
  407e9c:	stur	x10, [x29, #-80]
  407ea0:	b.cs	407eac <ferror@plt+0x64cc>  // b.hs, b.nlast
  407ea4:	mov	w8, #0x27                  	// #39
  407ea8:	strb	w8, [x24, x20]
  407eac:	add	x8, x20, #0x1
  407eb0:	cmp	x8, x26
  407eb4:	b.cs	407ec0 <ferror@plt+0x64e0>  // b.hs, b.nlast
  407eb8:	mov	w9, #0x5c                  	// #92
  407ebc:	strb	w9, [x24, x8]
  407ec0:	add	x8, x20, #0x2
  407ec4:	cmp	x8, x26
  407ec8:	b.cs	407ed4 <ferror@plt+0x64f4>  // b.hs, b.nlast
  407ecc:	mov	w9, #0x27                  	// #39
  407ed0:	strb	w9, [x24, x8]
  407ed4:	mov	w27, wzr
  407ed8:	mov	w9, wzr
  407edc:	add	x20, x20, #0x3
  407ee0:	mov	w8, #0x1                   	// #1
  407ee4:	str	w8, [sp, #88]
  407ee8:	mov	w8, #0x1                   	// #1
  407eec:	b	407978 <ferror@plt+0x5f98>
  407ef0:	ldr	w10, [sp, #68]
  407ef4:	ldr	w9, [sp, #76]
  407ef8:	and	w8, w10, #0x1
  407efc:	cmp	x24, #0x1
  407f00:	orr	w9, w10, w9
  407f04:	b.hi	407f24 <ferror@plt+0x6544>  // b.pmore
  407f08:	tbz	w9, #0, 407f24 <ferror@plt+0x6544>
  407f0c:	ldr	x24, [sp, #40]
  407f10:	ldr	w15, [sp, #52]
  407f14:	ldp	w17, w16, [x29, #-36]
  407f18:	mov	w11, wzr
  407f1c:	mov	w10, wzr
  407f20:	b	408130 <ferror@plt+0x6750>
  407f24:	add	x10, x24, x25
  407f28:	ldr	x24, [sp, #40]
  407f2c:	ldr	w15, [sp, #52]
  407f30:	ldp	w17, w16, [x29, #-36]
  407f34:	mov	w11, wzr
  407f38:	b	407f4c <ferror@plt+0x656c>
  407f3c:	ldur	x13, [x29, #-72]
  407f40:	add	x20, x20, #0x1
  407f44:	ldrb	w19, [x13, x25]
  407f48:	mov	x25, x12
  407f4c:	tbz	w9, #0, 407f70 <ferror@plt+0x6590>
  407f50:	tbz	w28, #0, 408018 <ferror@plt+0x6638>
  407f54:	cmp	x20, x26
  407f58:	b.cs	407f64 <ferror@plt+0x6584>  // b.hs, b.nlast
  407f5c:	mov	w12, #0x5c                  	// #92
  407f60:	strb	w12, [x24, x20]
  407f64:	mov	w28, wzr
  407f68:	add	x20, x20, #0x1
  407f6c:	b	408018 <ferror@plt+0x6638>
  407f70:	tbnz	w16, #0, 40812c <ferror@plt+0x674c>
  407f74:	cmp	w1, #0x2
  407f78:	cset	w11, ne  // ne = any
  407f7c:	orr	w11, w11, w27
  407f80:	tbnz	w11, #0, 407fc4 <ferror@plt+0x65e4>
  407f84:	cmp	x20, x26
  407f88:	b.cs	407f94 <ferror@plt+0x65b4>  // b.hs, b.nlast
  407f8c:	mov	w11, #0x27                  	// #39
  407f90:	strb	w11, [x24, x20]
  407f94:	add	x11, x20, #0x1
  407f98:	cmp	x11, x26
  407f9c:	b.cs	407fa8 <ferror@plt+0x65c8>  // b.hs, b.nlast
  407fa0:	mov	w12, #0x24                  	// #36
  407fa4:	strb	w12, [x24, x11]
  407fa8:	add	x11, x20, #0x2
  407fac:	cmp	x11, x26
  407fb0:	b.cs	407fbc <ferror@plt+0x65dc>  // b.hs, b.nlast
  407fb4:	mov	w12, #0x27                  	// #39
  407fb8:	strb	w12, [x24, x11]
  407fbc:	add	x20, x20, #0x3
  407fc0:	mov	w27, #0x1                   	// #1
  407fc4:	cmp	x20, x26
  407fc8:	b.cs	407fd4 <ferror@plt+0x65f4>  // b.hs, b.nlast
  407fcc:	mov	w11, #0x5c                  	// #92
  407fd0:	strb	w11, [x24, x20]
  407fd4:	add	x11, x20, #0x1
  407fd8:	cmp	x11, x26
  407fdc:	b.cs	407fec <ferror@plt+0x660c>  // b.hs, b.nlast
  407fe0:	mov	w12, #0x30                  	// #48
  407fe4:	bfxil	w12, w19, #6, #2
  407fe8:	strb	w12, [x24, x11]
  407fec:	add	x11, x20, #0x2
  407ff0:	cmp	x11, x26
  407ff4:	b.cs	408004 <ferror@plt+0x6624>  // b.hs, b.nlast
  407ff8:	mov	w12, #0x30                  	// #48
  407ffc:	bfxil	w12, w19, #3, #3
  408000:	strb	w12, [x24, x11]
  408004:	mov	w12, #0x30                  	// #48
  408008:	bfxil	w12, w19, #0, #3
  40800c:	add	x20, x20, #0x3
  408010:	mov	w11, #0x1                   	// #1
  408014:	mov	w19, w12
  408018:	add	x12, x25, #0x1
  40801c:	cmp	x10, x12
  408020:	b.ls	40806c <ferror@plt+0x668c>  // b.plast
  408024:	and	w13, w11, #0x1
  408028:	orn	w13, w13, w27
  40802c:	tbnz	w13, #0, 40805c <ferror@plt+0x667c>
  408030:	cmp	x20, x26
  408034:	b.cs	408040 <ferror@plt+0x6660>  // b.hs, b.nlast
  408038:	mov	w13, #0x27                  	// #39
  40803c:	strb	w13, [x24, x20]
  408040:	add	x13, x20, #0x1
  408044:	cmp	x13, x26
  408048:	b.cs	408054 <ferror@plt+0x6674>  // b.hs, b.nlast
  40804c:	mov	w14, #0x27                  	// #39
  408050:	strb	w14, [x24, x13]
  408054:	mov	w27, wzr
  408058:	add	x20, x20, #0x2
  40805c:	cmp	x20, x26
  408060:	b.cs	407f3c <ferror@plt+0x655c>  // b.hs, b.nlast
  408064:	strb	w19, [x24, x20]
  408068:	b	407f3c <ferror@plt+0x655c>
  40806c:	mov	w10, #0x2c                  	// #44
  408070:	b	408130 <ferror@plt+0x6750>
  408074:	cmp	x20, x26
  408078:	b.cs	408084 <ferror@plt+0x66a4>  // b.hs, b.nlast
  40807c:	mov	w8, #0x27                  	// #39
  408080:	strb	w8, [x24, x20]
  408084:	add	x8, x20, #0x1
  408088:	cmp	x8, x26
  40808c:	b.cs	408098 <ferror@plt+0x66b8>  // b.hs, b.nlast
  408090:	mov	w9, #0x24                  	// #36
  408094:	strb	w9, [x24, x8]
  408098:	add	x8, x20, #0x2
  40809c:	cmp	x8, x26
  4080a0:	b.cs	4080ac <ferror@plt+0x66cc>  // b.hs, b.nlast
  4080a4:	mov	w9, #0x27                  	// #39
  4080a8:	strb	w9, [x24, x8]
  4080ac:	add	x9, x20, #0x3
  4080b0:	mov	w27, #0x1                   	// #1
  4080b4:	cmp	x9, x26
  4080b8:	b.cs	4080c4 <ferror@plt+0x66e4>  // b.hs, b.nlast
  4080bc:	mov	w8, #0x5c                  	// #92
  4080c0:	strb	w8, [x24, x9]
  4080c4:	cmp	w1, #0x2
  4080c8:	add	x20, x9, #0x1
  4080cc:	b.eq	40811c <ferror@plt+0x673c>  // b.none
  4080d0:	add	x8, x25, #0x1
  4080d4:	cmp	x8, x23
  4080d8:	b.cs	40811c <ferror@plt+0x673c>  // b.hs, b.nlast
  4080dc:	ldrb	w8, [x21, x8]
  4080e0:	sub	w8, w8, #0x30
  4080e4:	cmp	w8, #0x9
  4080e8:	b.hi	40811c <ferror@plt+0x673c>  // b.pmore
  4080ec:	cmp	x20, x26
  4080f0:	b.cs	4080fc <ferror@plt+0x671c>  // b.hs, b.nlast
  4080f4:	mov	w8, #0x30                  	// #48
  4080f8:	strb	w8, [x24, x20]
  4080fc:	add	x8, x9, #0x2
  408100:	cmp	x8, x26
  408104:	b.cs	408110 <ferror@plt+0x6730>  // b.hs, b.nlast
  408108:	mov	w10, #0x30                  	// #48
  40810c:	strb	w10, [x24, x8]
  408110:	mov	w8, wzr
  408114:	add	x20, x9, #0x3
  408118:	b	408120 <ferror@plt+0x6740>
  40811c:	mov	w8, wzr
  408120:	mov	w9, #0x1                   	// #1
  408124:	mov	w19, #0x30                  	// #48
  408128:	b	407978 <ferror@plt+0x5f98>
  40812c:	mov	w10, #0x10                  	// #16
  408130:	cmp	w8, #0x0
  408134:	cset	w8, ne  // ne = any
  408138:	cmp	w10, #0x2c
  40813c:	and	w9, w11, #0x1
  408140:	b.eq	407a1c <ferror@plt+0x603c>  // b.none
  408144:	cbz	w10, 407978 <ferror@plt+0x5f98>
  408148:	b	407a68 <ferror@plt+0x6088>
  40814c:	mov	w8, w9
  408150:	b	407978 <ferror@plt+0x5f98>
  408154:	cmp	x20, #0x0
  408158:	cset	w8, eq  // eq = none
  40815c:	cmp	w1, #0x2
  408160:	cset	w9, eq  // eq = none
  408164:	and	w8, w9, w8
  408168:	and	w8, w16, w8
  40816c:	tbnz	w8, #0, 4081e0 <ferror@plt+0x6800>
  408170:	ldur	w9, [x29, #-64]
  408174:	cmp	w1, #0x2
  408178:	cset	w8, ne  // ne = any
  40817c:	orr	w8, w16, w8
  408180:	tbnz	w8, #0, 4081b4 <ferror@plt+0x67d4>
  408184:	ldr	w8, [sp, #88]
  408188:	eor	w8, w8, #0x1
  40818c:	tbnz	w8, #0, 4081b4 <ferror@plt+0x67d4>
  408190:	tbnz	w15, #0, 408280 <ferror@plt+0x68a0>
  408194:	ldur	x8, [x29, #-80]
  408198:	cbz	x8, 4081b4 <ferror@plt+0x67d4>
  40819c:	mov	w28, w27
  4081a0:	ldur	x27, [x29, #-80]
  4081a4:	mov	w1, #0x2                   	// #2
  4081a8:	mov	w8, w9
  4081ac:	mov	w19, w16
  4081b0:	cbz	x26, 4076cc <ferror@plt+0x5cec>
  4081b4:	ldur	x10, [x29, #-56]
  4081b8:	cmp	x10, #0x0
  4081bc:	cset	w8, eq  // eq = none
  4081c0:	orr	w8, w8, w16
  4081c4:	tbnz	w8, #0, 408270 <ferror@plt+0x6890>
  4081c8:	ldrb	w9, [x10]
  4081cc:	cbz	w9, 408270 <ferror@plt+0x6890>
  4081d0:	add	x8, x10, #0x1
  4081d4:	b	40823c <ferror@plt+0x685c>
  4081d8:	cmp	w10, #0x10
  4081dc:	b.ne	40824c <ferror@plt+0x686c>  // b.any
  4081e0:	ldur	w8, [x29, #-64]
  4081e4:	mov	w9, #0x4                   	// #4
  4081e8:	mov	x0, x24
  4081ec:	mov	x2, x21
  4081f0:	tst	w8, #0x1
  4081f4:	mov	w8, #0x2                   	// #2
  4081f8:	csel	w8, w9, w8, ne  // ne = any
  4081fc:	cmp	w1, #0x2
  408200:	csel	w4, w8, w1, eq  // eq = none
  408204:	ldr	w8, [sp, #64]
  408208:	mov	x1, x26
  40820c:	mov	x3, x23
  408210:	mov	x6, xzr
  408214:	and	w5, w8, #0xfffffffd
  408218:	ldr	x8, [sp, #96]
  40821c:	str	x8, [sp]
  408220:	ldr	x7, [sp, #80]
  408224:	bl	40764c <ferror@plt+0x5c6c>
  408228:	mov	x20, x0
  40822c:	b	40824c <ferror@plt+0x686c>
  408230:	ldrb	w9, [x8], #1
  408234:	add	x20, x20, #0x1
  408238:	cbz	w9, 408270 <ferror@plt+0x6890>
  40823c:	cmp	x20, x26
  408240:	b.cs	408230 <ferror@plt+0x6850>  // b.hs, b.nlast
  408244:	strb	w9, [x24, x20]
  408248:	b	408230 <ferror@plt+0x6850>
  40824c:	mov	x0, x20
  408250:	ldp	x20, x19, [sp, #272]
  408254:	ldp	x22, x21, [sp, #256]
  408258:	ldp	x24, x23, [sp, #240]
  40825c:	ldp	x26, x25, [sp, #224]
  408260:	ldp	x28, x27, [sp, #208]
  408264:	ldp	x29, x30, [sp, #192]
  408268:	add	sp, sp, #0x120
  40826c:	ret
  408270:	cmp	x20, x26
  408274:	b.cs	40824c <ferror@plt+0x686c>  // b.hs, b.nlast
  408278:	strb	wzr, [x24, x20]
  40827c:	b	40824c <ferror@plt+0x686c>
  408280:	ldr	x8, [sp, #96]
  408284:	ldur	x1, [x29, #-80]
  408288:	ldr	w5, [sp, #64]
  40828c:	ldur	x6, [x29, #-48]
  408290:	mov	w4, #0x5                   	// #5
  408294:	mov	x0, x24
  408298:	mov	x2, x21
  40829c:	mov	x3, x23
  4082a0:	b	40821c <ferror@plt+0x683c>
  4082a4:	bl	401830 <abort@plt>
  4082a8:	stp	x29, x30, [sp, #-16]!
  4082ac:	mov	x3, x2
  4082b0:	mov	x2, xzr
  4082b4:	mov	x29, sp
  4082b8:	bl	4082c4 <ferror@plt+0x68e4>
  4082bc:	ldp	x29, x30, [sp], #16
  4082c0:	ret
  4082c4:	sub	sp, sp, #0x70
  4082c8:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  4082cc:	add	x8, x8, #0x2f8
  4082d0:	cmp	x3, #0x0
  4082d4:	stp	x29, x30, [sp, #16]
  4082d8:	stp	x28, x27, [sp, #32]
  4082dc:	stp	x26, x25, [sp, #48]
  4082e0:	stp	x24, x23, [sp, #64]
  4082e4:	stp	x22, x21, [sp, #80]
  4082e8:	stp	x20, x19, [sp, #96]
  4082ec:	add	x29, sp, #0x10
  4082f0:	mov	x19, x2
  4082f4:	mov	x22, x1
  4082f8:	mov	x23, x0
  4082fc:	csel	x21, x8, x3, eq  // eq = none
  408300:	bl	4019c0 <__errno_location@plt>
  408304:	ldp	w4, w8, [x21]
  408308:	cmp	x19, #0x0
  40830c:	ldp	x7, x9, [x21, #40]
  408310:	ldr	w28, [x0]
  408314:	cset	w10, eq  // eq = none
  408318:	orr	w25, w8, w10
  40831c:	add	x26, x21, #0x8
  408320:	mov	x24, x0
  408324:	mov	x0, xzr
  408328:	mov	x1, xzr
  40832c:	mov	x2, x23
  408330:	mov	x3, x22
  408334:	mov	w5, w25
  408338:	mov	x6, x26
  40833c:	str	x9, [sp]
  408340:	bl	40764c <ferror@plt+0x5c6c>
  408344:	add	x27, x0, #0x1
  408348:	mov	x20, x0
  40834c:	mov	x0, x27
  408350:	bl	409428 <ferror@plt+0x7a48>
  408354:	ldr	w4, [x21]
  408358:	ldp	x7, x8, [x21, #40]
  40835c:	mov	x1, x27
  408360:	mov	x2, x23
  408364:	mov	x3, x22
  408368:	mov	w5, w25
  40836c:	mov	x6, x26
  408370:	mov	x21, x0
  408374:	str	x8, [sp]
  408378:	bl	40764c <ferror@plt+0x5c6c>
  40837c:	str	w28, [x24]
  408380:	cbz	x19, 408388 <ferror@plt+0x69a8>
  408384:	str	x20, [x19]
  408388:	mov	x0, x21
  40838c:	ldp	x20, x19, [sp, #96]
  408390:	ldp	x22, x21, [sp, #80]
  408394:	ldp	x24, x23, [sp, #64]
  408398:	ldp	x26, x25, [sp, #48]
  40839c:	ldp	x28, x27, [sp, #32]
  4083a0:	ldp	x29, x30, [sp, #16]
  4083a4:	add	sp, sp, #0x70
  4083a8:	ret
  4083ac:	stp	x29, x30, [sp, #-64]!
  4083b0:	stp	x20, x19, [sp, #48]
  4083b4:	adrp	x20, 41c000 <ferror@plt+0x1a620>
  4083b8:	stp	x22, x21, [sp, #32]
  4083bc:	ldr	w8, [x20, #552]
  4083c0:	adrp	x21, 41c000 <ferror@plt+0x1a620>
  4083c4:	ldr	x19, [x21, #544]
  4083c8:	str	x23, [sp, #16]
  4083cc:	cmp	w8, #0x2
  4083d0:	mov	x29, sp
  4083d4:	b.lt	4083f8 <ferror@plt+0x6a18>  // b.tstop
  4083d8:	add	x22, x19, #0x18
  4083dc:	mov	w23, #0x1                   	// #1
  4083e0:	ldr	x0, [x22], #16
  4083e4:	bl	4018f0 <free@plt>
  4083e8:	ldrsw	x8, [x20, #552]
  4083ec:	add	x23, x23, #0x1
  4083f0:	cmp	x23, x8
  4083f4:	b.lt	4083e0 <ferror@plt+0x6a00>  // b.tstop
  4083f8:	ldr	x0, [x19, #8]
  4083fc:	adrp	x23, 41c000 <ferror@plt+0x1a620>
  408400:	add	x23, x23, #0x330
  408404:	adrp	x22, 41c000 <ferror@plt+0x1a620>
  408408:	cmp	x0, x23
  40840c:	add	x22, x22, #0x230
  408410:	b.eq	408420 <ferror@plt+0x6a40>  // b.none
  408414:	bl	4018f0 <free@plt>
  408418:	mov	w8, #0x100                 	// #256
  40841c:	stp	x8, x23, [x22]
  408420:	cmp	x19, x22
  408424:	b.eq	408434 <ferror@plt+0x6a54>  // b.none
  408428:	mov	x0, x19
  40842c:	bl	4018f0 <free@plt>
  408430:	str	x22, [x21, #544]
  408434:	mov	w8, #0x1                   	// #1
  408438:	str	w8, [x20, #552]
  40843c:	ldp	x20, x19, [sp, #48]
  408440:	ldp	x22, x21, [sp, #32]
  408444:	ldr	x23, [sp, #16]
  408448:	ldp	x29, x30, [sp], #64
  40844c:	ret
  408450:	stp	x29, x30, [sp, #-16]!
  408454:	adrp	x3, 41c000 <ferror@plt+0x1a620>
  408458:	add	x3, x3, #0x2f8
  40845c:	mov	x2, #0xffffffffffffffff    	// #-1
  408460:	mov	x29, sp
  408464:	bl	408470 <ferror@plt+0x6a90>
  408468:	ldp	x29, x30, [sp], #16
  40846c:	ret
  408470:	sub	sp, sp, #0x80
  408474:	stp	x29, x30, [sp, #32]
  408478:	add	x29, sp, #0x20
  40847c:	stp	x28, x27, [sp, #48]
  408480:	stp	x26, x25, [sp, #64]
  408484:	stp	x24, x23, [sp, #80]
  408488:	stp	x22, x21, [sp, #96]
  40848c:	stp	x20, x19, [sp, #112]
  408490:	mov	x22, x3
  408494:	stur	x2, [x29, #-8]
  408498:	mov	x21, x1
  40849c:	mov	w23, w0
  4084a0:	bl	4019c0 <__errno_location@plt>
  4084a4:	tbnz	w23, #31, 4085f4 <ferror@plt+0x6c14>
  4084a8:	adrp	x25, 41c000 <ferror@plt+0x1a620>
  4084ac:	ldr	w8, [x25, #552]
  4084b0:	adrp	x28, 41c000 <ferror@plt+0x1a620>
  4084b4:	ldr	w20, [x0]
  4084b8:	ldr	x27, [x28, #544]
  4084bc:	mov	x19, x0
  4084c0:	cmp	w8, w23
  4084c4:	b.gt	408530 <ferror@plt+0x6b50>
  4084c8:	mov	w8, #0x7fffffff            	// #2147483647
  4084cc:	cmp	w23, w8
  4084d0:	stur	w20, [x29, #-12]
  4084d4:	b.eq	4085f8 <ferror@plt+0x6c18>  // b.none
  4084d8:	adrp	x20, 41c000 <ferror@plt+0x1a620>
  4084dc:	add	x20, x20, #0x230
  4084e0:	add	w26, w23, #0x1
  4084e4:	cmp	x27, x20
  4084e8:	csel	x0, xzr, x27, eq  // eq = none
  4084ec:	sbfiz	x1, x26, #4, #32
  4084f0:	bl	409378 <ferror@plt+0x7998>
  4084f4:	mov	x24, x0
  4084f8:	cmp	x27, x20
  4084fc:	str	x0, [x28, #544]
  408500:	b.ne	40850c <ferror@plt+0x6b2c>  // b.any
  408504:	ldr	q0, [x20]
  408508:	str	q0, [x24]
  40850c:	ldrsw	x8, [x25, #552]
  408510:	mov	w1, wzr
  408514:	add	x0, x24, x8, lsl #4
  408518:	sub	w8, w26, w8
  40851c:	sbfiz	x2, x8, #4, #32
  408520:	bl	401790 <memset@plt>
  408524:	ldur	w20, [x29, #-12]
  408528:	mov	x27, x24
  40852c:	str	w26, [x25, #552]
  408530:	add	x28, x27, w23, sxtw #4
  408534:	mov	x27, x28
  408538:	ldr	x26, [x28]
  40853c:	ldr	x23, [x27, #8]!
  408540:	ldp	w4, w8, [x22]
  408544:	ldp	x7, x9, [x22, #40]
  408548:	ldur	x3, [x29, #-8]
  40854c:	add	x24, x22, #0x8
  408550:	orr	w25, w8, #0x1
  408554:	mov	x0, x23
  408558:	mov	x1, x26
  40855c:	mov	x2, x21
  408560:	mov	w5, w25
  408564:	mov	x6, x24
  408568:	str	x9, [sp]
  40856c:	bl	40764c <ferror@plt+0x5c6c>
  408570:	cmp	x26, x0
  408574:	b.hi	4085cc <ferror@plt+0x6bec>  // b.pmore
  408578:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  40857c:	add	x8, x8, #0x330
  408580:	add	x26, x0, #0x1
  408584:	cmp	x23, x8
  408588:	str	x26, [x28]
  40858c:	b.eq	408598 <ferror@plt+0x6bb8>  // b.none
  408590:	mov	x0, x23
  408594:	bl	4018f0 <free@plt>
  408598:	mov	x0, x26
  40859c:	bl	409428 <ferror@plt+0x7a48>
  4085a0:	str	x0, [x27]
  4085a4:	ldr	w4, [x22]
  4085a8:	ldp	x7, x8, [x22, #40]
  4085ac:	ldur	x3, [x29, #-8]
  4085b0:	mov	x1, x26
  4085b4:	mov	x2, x21
  4085b8:	mov	w5, w25
  4085bc:	mov	x6, x24
  4085c0:	mov	x23, x0
  4085c4:	str	x8, [sp]
  4085c8:	bl	40764c <ferror@plt+0x5c6c>
  4085cc:	str	w20, [x19]
  4085d0:	mov	x0, x23
  4085d4:	ldp	x20, x19, [sp, #112]
  4085d8:	ldp	x22, x21, [sp, #96]
  4085dc:	ldp	x24, x23, [sp, #80]
  4085e0:	ldp	x26, x25, [sp, #64]
  4085e4:	ldp	x28, x27, [sp, #48]
  4085e8:	ldp	x29, x30, [sp, #32]
  4085ec:	add	sp, sp, #0x80
  4085f0:	ret
  4085f4:	bl	401830 <abort@plt>
  4085f8:	bl	409524 <ferror@plt+0x7b44>
  4085fc:	stp	x29, x30, [sp, #-16]!
  408600:	adrp	x3, 41c000 <ferror@plt+0x1a620>
  408604:	add	x3, x3, #0x2f8
  408608:	mov	x29, sp
  40860c:	bl	408470 <ferror@plt+0x6a90>
  408610:	ldp	x29, x30, [sp], #16
  408614:	ret
  408618:	stp	x29, x30, [sp, #-16]!
  40861c:	mov	x1, x0
  408620:	mov	w0, wzr
  408624:	mov	x29, sp
  408628:	bl	408450 <ferror@plt+0x6a70>
  40862c:	ldp	x29, x30, [sp], #16
  408630:	ret
  408634:	stp	x29, x30, [sp, #-16]!
  408638:	mov	x2, x1
  40863c:	mov	x1, x0
  408640:	mov	w0, wzr
  408644:	mov	x29, sp
  408648:	bl	4085fc <ferror@plt+0x6c1c>
  40864c:	ldp	x29, x30, [sp], #16
  408650:	ret
  408654:	sub	sp, sp, #0x60
  408658:	stp	x20, x19, [sp, #80]
  40865c:	mov	w20, w0
  408660:	add	x8, sp, #0x8
  408664:	mov	w0, w1
  408668:	stp	x29, x30, [sp, #64]
  40866c:	add	x29, sp, #0x40
  408670:	mov	x19, x2
  408674:	bl	40869c <ferror@plt+0x6cbc>
  408678:	add	x3, sp, #0x8
  40867c:	mov	x2, #0xffffffffffffffff    	// #-1
  408680:	mov	w0, w20
  408684:	mov	x1, x19
  408688:	bl	408470 <ferror@plt+0x6a90>
  40868c:	ldp	x20, x19, [sp, #80]
  408690:	ldp	x29, x30, [sp, #64]
  408694:	add	sp, sp, #0x60
  408698:	ret
  40869c:	stp	x29, x30, [sp, #-16]!
  4086a0:	movi	v0.2d, #0x0
  4086a4:	cmp	w0, #0xa
  4086a8:	mov	x29, sp
  4086ac:	str	xzr, [x8, #48]
  4086b0:	stp	q0, q0, [x8, #16]
  4086b4:	str	q0, [x8]
  4086b8:	b.eq	4086c8 <ferror@plt+0x6ce8>  // b.none
  4086bc:	str	w0, [x8]
  4086c0:	ldp	x29, x30, [sp], #16
  4086c4:	ret
  4086c8:	bl	401830 <abort@plt>
  4086cc:	sub	sp, sp, #0x70
  4086d0:	str	x21, [sp, #80]
  4086d4:	mov	w21, w0
  4086d8:	add	x8, sp, #0x8
  4086dc:	mov	w0, w1
  4086e0:	stp	x29, x30, [sp, #64]
  4086e4:	stp	x20, x19, [sp, #96]
  4086e8:	add	x29, sp, #0x40
  4086ec:	mov	x19, x3
  4086f0:	mov	x20, x2
  4086f4:	bl	40869c <ferror@plt+0x6cbc>
  4086f8:	add	x3, sp, #0x8
  4086fc:	mov	w0, w21
  408700:	mov	x1, x20
  408704:	mov	x2, x19
  408708:	bl	408470 <ferror@plt+0x6a90>
  40870c:	ldp	x20, x19, [sp, #96]
  408710:	ldr	x21, [sp, #80]
  408714:	ldp	x29, x30, [sp, #64]
  408718:	add	sp, sp, #0x70
  40871c:	ret
  408720:	stp	x29, x30, [sp, #-16]!
  408724:	mov	x2, x1
  408728:	mov	w1, w0
  40872c:	mov	w0, wzr
  408730:	mov	x29, sp
  408734:	bl	408654 <ferror@plt+0x6c74>
  408738:	ldp	x29, x30, [sp], #16
  40873c:	ret
  408740:	stp	x29, x30, [sp, #-16]!
  408744:	mov	x3, x2
  408748:	mov	x2, x1
  40874c:	mov	w1, w0
  408750:	mov	w0, wzr
  408754:	mov	x29, sp
  408758:	bl	4086cc <ferror@plt+0x6cec>
  40875c:	ldp	x29, x30, [sp], #16
  408760:	ret
  408764:	sub	sp, sp, #0x60
  408768:	adrp	x9, 41c000 <ferror@plt+0x1a620>
  40876c:	add	x9, x9, #0x2f8
  408770:	ldp	q0, q1, [x9]
  408774:	ldr	q2, [x9, #32]
  408778:	ldr	x9, [x9, #48]
  40877c:	mov	w8, w2
  408780:	stp	x20, x19, [sp, #80]
  408784:	mov	x19, x1
  408788:	mov	x20, x0
  40878c:	mov	x0, sp
  408790:	mov	w2, #0x1                   	// #1
  408794:	mov	w1, w8
  408798:	stp	x29, x30, [sp, #64]
  40879c:	add	x29, sp, #0x40
  4087a0:	stp	q0, q1, [sp]
  4087a4:	str	q2, [sp, #32]
  4087a8:	str	x9, [sp, #48]
  4087ac:	bl	407530 <ferror@plt+0x5b50>
  4087b0:	mov	x3, sp
  4087b4:	mov	w0, wzr
  4087b8:	mov	x1, x20
  4087bc:	mov	x2, x19
  4087c0:	bl	408470 <ferror@plt+0x6a90>
  4087c4:	ldp	x20, x19, [sp, #80]
  4087c8:	ldp	x29, x30, [sp, #64]
  4087cc:	add	sp, sp, #0x60
  4087d0:	ret
  4087d4:	stp	x29, x30, [sp, #-16]!
  4087d8:	mov	w2, w1
  4087dc:	mov	x1, #0xffffffffffffffff    	// #-1
  4087e0:	mov	x29, sp
  4087e4:	bl	408764 <ferror@plt+0x6d84>
  4087e8:	ldp	x29, x30, [sp], #16
  4087ec:	ret
  4087f0:	stp	x29, x30, [sp, #-16]!
  4087f4:	mov	w1, #0x3a                  	// #58
  4087f8:	mov	x29, sp
  4087fc:	bl	4087d4 <ferror@plt+0x6df4>
  408800:	ldp	x29, x30, [sp], #16
  408804:	ret
  408808:	stp	x29, x30, [sp, #-16]!
  40880c:	mov	w2, #0x3a                  	// #58
  408810:	mov	x29, sp
  408814:	bl	408764 <ferror@plt+0x6d84>
  408818:	ldp	x29, x30, [sp], #16
  40881c:	ret
  408820:	sub	sp, sp, #0x60
  408824:	stp	x20, x19, [sp, #80]
  408828:	mov	w20, w0
  40882c:	add	x8, sp, #0x8
  408830:	mov	w0, w1
  408834:	stp	x29, x30, [sp, #64]
  408838:	add	x29, sp, #0x40
  40883c:	mov	x19, x2
  408840:	bl	40869c <ferror@plt+0x6cbc>
  408844:	add	x0, sp, #0x8
  408848:	mov	w1, #0x3a                  	// #58
  40884c:	mov	w2, #0x1                   	// #1
  408850:	bl	407530 <ferror@plt+0x5b50>
  408854:	add	x3, sp, #0x8
  408858:	mov	x2, #0xffffffffffffffff    	// #-1
  40885c:	mov	w0, w20
  408860:	mov	x1, x19
  408864:	bl	408470 <ferror@plt+0x6a90>
  408868:	ldp	x20, x19, [sp, #80]
  40886c:	ldp	x29, x30, [sp, #64]
  408870:	add	sp, sp, #0x60
  408874:	ret
  408878:	stp	x29, x30, [sp, #-16]!
  40887c:	mov	x4, #0xffffffffffffffff    	// #-1
  408880:	mov	x29, sp
  408884:	bl	408890 <ferror@plt+0x6eb0>
  408888:	ldp	x29, x30, [sp], #16
  40888c:	ret
  408890:	sub	sp, sp, #0x70
  408894:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  408898:	add	x8, x8, #0x2f8
  40889c:	ldp	q0, q1, [x8]
  4088a0:	ldr	q2, [x8, #32]
  4088a4:	ldr	x8, [x8, #48]
  4088a8:	str	x21, [sp, #80]
  4088ac:	mov	w21, w0
  4088b0:	mov	x0, sp
  4088b4:	stp	x29, x30, [sp, #64]
  4088b8:	stp	x20, x19, [sp, #96]
  4088bc:	add	x29, sp, #0x40
  4088c0:	mov	x19, x4
  4088c4:	mov	x20, x3
  4088c8:	stp	q0, q1, [sp]
  4088cc:	str	q2, [sp, #32]
  4088d0:	str	x8, [sp, #48]
  4088d4:	bl	407588 <ferror@plt+0x5ba8>
  4088d8:	mov	x3, sp
  4088dc:	mov	w0, w21
  4088e0:	mov	x1, x20
  4088e4:	mov	x2, x19
  4088e8:	bl	408470 <ferror@plt+0x6a90>
  4088ec:	ldp	x20, x19, [sp, #96]
  4088f0:	ldr	x21, [sp, #80]
  4088f4:	ldp	x29, x30, [sp, #64]
  4088f8:	add	sp, sp, #0x70
  4088fc:	ret
  408900:	stp	x29, x30, [sp, #-16]!
  408904:	mov	x3, x2
  408908:	mov	x2, x1
  40890c:	mov	x1, x0
  408910:	mov	w0, wzr
  408914:	mov	x29, sp
  408918:	bl	408878 <ferror@plt+0x6e98>
  40891c:	ldp	x29, x30, [sp], #16
  408920:	ret
  408924:	stp	x29, x30, [sp, #-16]!
  408928:	mov	x4, x3
  40892c:	mov	x3, x2
  408930:	mov	x2, x1
  408934:	mov	x1, x0
  408938:	mov	w0, wzr
  40893c:	mov	x29, sp
  408940:	bl	408890 <ferror@plt+0x6eb0>
  408944:	ldp	x29, x30, [sp], #16
  408948:	ret
  40894c:	stp	x29, x30, [sp, #-16]!
  408950:	adrp	x3, 41c000 <ferror@plt+0x1a620>
  408954:	add	x3, x3, #0x240
  408958:	mov	x29, sp
  40895c:	bl	408470 <ferror@plt+0x6a90>
  408960:	ldp	x29, x30, [sp], #16
  408964:	ret
  408968:	stp	x29, x30, [sp, #-16]!
  40896c:	mov	x2, x1
  408970:	mov	x1, x0
  408974:	mov	w0, wzr
  408978:	mov	x29, sp
  40897c:	bl	40894c <ferror@plt+0x6f6c>
  408980:	ldp	x29, x30, [sp], #16
  408984:	ret
  408988:	stp	x29, x30, [sp, #-16]!
  40898c:	mov	x2, #0xffffffffffffffff    	// #-1
  408990:	mov	x29, sp
  408994:	bl	40894c <ferror@plt+0x6f6c>
  408998:	ldp	x29, x30, [sp], #16
  40899c:	ret
  4089a0:	stp	x29, x30, [sp, #-16]!
  4089a4:	mov	x1, x0
  4089a8:	mov	w0, wzr
  4089ac:	mov	x29, sp
  4089b0:	bl	408988 <ferror@plt+0x6fa8>
  4089b4:	ldp	x29, x30, [sp], #16
  4089b8:	ret
  4089bc:	stp	x29, x30, [sp, #-48]!
  4089c0:	stp	x20, x19, [sp, #32]
  4089c4:	mov	x20, x0
  4089c8:	mov	w19, w1
  4089cc:	mov	w2, #0x5                   	// #5
  4089d0:	mov	x0, xzr
  4089d4:	mov	x1, x20
  4089d8:	str	x21, [sp, #16]
  4089dc:	mov	x29, sp
  4089e0:	bl	401970 <dcgettext@plt>
  4089e4:	cmp	x0, x20
  4089e8:	b.ne	408a74 <ferror@plt+0x7094>  // b.any
  4089ec:	bl	40a4cc <ferror@plt+0x8aec>
  4089f0:	mov	w1, #0x55                  	// #85
  4089f4:	mov	w2, #0x54                  	// #84
  4089f8:	mov	w3, #0x46                  	// #70
  4089fc:	mov	w4, #0x2d                  	// #45
  408a00:	mov	w5, #0x38                  	// #56
  408a04:	mov	w6, wzr
  408a08:	mov	w7, wzr
  408a0c:	mov	x21, x0
  408a10:	bl	408aa0 <ferror@plt+0x70c0>
  408a14:	cbz	w0, 408a30 <ferror@plt+0x7050>
  408a18:	ldrb	w8, [x20]
  408a1c:	adrp	x9, 40b000 <ferror@plt+0x9620>
  408a20:	adrp	x10, 40b000 <ferror@plt+0x9620>
  408a24:	add	x9, x9, #0x706
  408a28:	add	x10, x10, #0x702
  408a2c:	b	408a6c <ferror@plt+0x708c>
  408a30:	mov	w1, #0x47                  	// #71
  408a34:	mov	w2, #0x42                  	// #66
  408a38:	mov	w3, #0x31                  	// #49
  408a3c:	mov	w4, #0x38                  	// #56
  408a40:	mov	w5, #0x30                  	// #48
  408a44:	mov	w6, #0x33                  	// #51
  408a48:	mov	w7, #0x30                  	// #48
  408a4c:	mov	x0, x21
  408a50:	bl	408aa0 <ferror@plt+0x70c0>
  408a54:	cbz	w0, 408a84 <ferror@plt+0x70a4>
  408a58:	ldrb	w8, [x20]
  408a5c:	adrp	x9, 40b000 <ferror@plt+0x9620>
  408a60:	adrp	x10, 40b000 <ferror@plt+0x9620>
  408a64:	add	x9, x9, #0x70e
  408a68:	add	x10, x10, #0x70a
  408a6c:	cmp	w8, #0x60
  408a70:	csel	x0, x10, x9, eq  // eq = none
  408a74:	ldp	x20, x19, [sp, #32]
  408a78:	ldr	x21, [sp, #16]
  408a7c:	ldp	x29, x30, [sp], #48
  408a80:	ret
  408a84:	adrp	x8, 40b000 <ferror@plt+0x9620>
  408a88:	adrp	x9, 40b000 <ferror@plt+0x9620>
  408a8c:	add	x8, x8, #0x700
  408a90:	add	x9, x9, #0x6fc
  408a94:	cmp	w19, #0x9
  408a98:	csel	x0, x9, x8, eq  // eq = none
  408a9c:	b	408a74 <ferror@plt+0x7094>
  408aa0:	stp	x29, x30, [sp, #-80]!
  408aa4:	stp	x26, x25, [sp, #16]
  408aa8:	mov	x25, x0
  408aac:	and	w0, w1, #0xff
  408ab0:	stp	x24, x23, [sp, #32]
  408ab4:	stp	x22, x21, [sp, #48]
  408ab8:	stp	x20, x19, [sp, #64]
  408abc:	mov	x29, sp
  408ac0:	mov	w19, w7
  408ac4:	mov	w20, w6
  408ac8:	mov	w21, w5
  408acc:	mov	w22, w4
  408ad0:	mov	w23, w3
  408ad4:	mov	w24, w2
  408ad8:	mov	w26, w1
  408adc:	bl	40a3a4 <ferror@plt+0x89c4>
  408ae0:	ldrb	w8, [x25]
  408ae4:	tbz	w0, #0, 408afc <ferror@plt+0x711c>
  408ae8:	and	w8, w8, #0xffffffdf
  408aec:	cmp	w8, w26, uxtb
  408af0:	b.eq	408b04 <ferror@plt+0x7124>  // b.none
  408af4:	mov	w0, wzr
  408af8:	b	408b34 <ferror@plt+0x7154>
  408afc:	cmp	w8, w26, uxtb
  408b00:	b.ne	408af4 <ferror@plt+0x7114>  // b.any
  408b04:	tst	w26, #0xff
  408b08:	b.eq	408b30 <ferror@plt+0x7150>  // b.none
  408b0c:	mov	x0, x25
  408b10:	mov	w1, w24
  408b14:	mov	w2, w23
  408b18:	mov	w3, w22
  408b1c:	mov	w4, w21
  408b20:	mov	w5, w20
  408b24:	mov	w6, w19
  408b28:	bl	408b4c <ferror@plt+0x716c>
  408b2c:	b	408b34 <ferror@plt+0x7154>
  408b30:	mov	w0, #0x1                   	// #1
  408b34:	ldp	x20, x19, [sp, #64]
  408b38:	ldp	x22, x21, [sp, #48]
  408b3c:	ldp	x24, x23, [sp, #32]
  408b40:	ldp	x26, x25, [sp, #16]
  408b44:	ldp	x29, x30, [sp], #80
  408b48:	ret
  408b4c:	stp	x29, x30, [sp, #-80]!
  408b50:	stp	x24, x23, [sp, #32]
  408b54:	mov	x24, x0
  408b58:	and	w0, w1, #0xff
  408b5c:	str	x25, [sp, #16]
  408b60:	stp	x22, x21, [sp, #48]
  408b64:	stp	x20, x19, [sp, #64]
  408b68:	mov	x29, sp
  408b6c:	mov	w19, w6
  408b70:	mov	w20, w5
  408b74:	mov	w21, w4
  408b78:	mov	w22, w3
  408b7c:	mov	w23, w2
  408b80:	mov	w25, w1
  408b84:	bl	40a3a4 <ferror@plt+0x89c4>
  408b88:	ldrb	w8, [x24, #1]
  408b8c:	tbz	w0, #0, 408ba4 <ferror@plt+0x71c4>
  408b90:	and	w8, w8, #0xffffffdf
  408b94:	cmp	w8, w25, uxtb
  408b98:	b.eq	408bac <ferror@plt+0x71cc>  // b.none
  408b9c:	mov	w0, wzr
  408ba0:	b	408bd8 <ferror@plt+0x71f8>
  408ba4:	cmp	w8, w25, uxtb
  408ba8:	b.ne	408b9c <ferror@plt+0x71bc>  // b.any
  408bac:	tst	w25, #0xff
  408bb0:	b.eq	408bd4 <ferror@plt+0x71f4>  // b.none
  408bb4:	mov	x0, x24
  408bb8:	mov	w1, w23
  408bbc:	mov	w2, w22
  408bc0:	mov	w3, w21
  408bc4:	mov	w4, w20
  408bc8:	mov	w5, w19
  408bcc:	bl	408bf0 <ferror@plt+0x7210>
  408bd0:	b	408bd8 <ferror@plt+0x71f8>
  408bd4:	mov	w0, #0x1                   	// #1
  408bd8:	ldp	x20, x19, [sp, #64]
  408bdc:	ldp	x22, x21, [sp, #48]
  408be0:	ldp	x24, x23, [sp, #32]
  408be4:	ldr	x25, [sp, #16]
  408be8:	ldp	x29, x30, [sp], #80
  408bec:	ret
  408bf0:	stp	x29, x30, [sp, #-64]!
  408bf4:	stp	x24, x23, [sp, #16]
  408bf8:	mov	x23, x0
  408bfc:	and	w0, w1, #0xff
  408c00:	stp	x22, x21, [sp, #32]
  408c04:	stp	x20, x19, [sp, #48]
  408c08:	mov	x29, sp
  408c0c:	mov	w19, w5
  408c10:	mov	w20, w4
  408c14:	mov	w21, w3
  408c18:	mov	w22, w2
  408c1c:	mov	w24, w1
  408c20:	bl	40a3a4 <ferror@plt+0x89c4>
  408c24:	ldrb	w8, [x23, #2]
  408c28:	tbz	w0, #0, 408c40 <ferror@plt+0x7260>
  408c2c:	and	w8, w8, #0xffffffdf
  408c30:	cmp	w8, w24, uxtb
  408c34:	b.eq	408c48 <ferror@plt+0x7268>  // b.none
  408c38:	mov	w0, wzr
  408c3c:	b	408c70 <ferror@plt+0x7290>
  408c40:	cmp	w8, w24, uxtb
  408c44:	b.ne	408c38 <ferror@plt+0x7258>  // b.any
  408c48:	tst	w24, #0xff
  408c4c:	b.eq	408c6c <ferror@plt+0x728c>  // b.none
  408c50:	mov	x0, x23
  408c54:	mov	w1, w22
  408c58:	mov	w2, w21
  408c5c:	mov	w3, w20
  408c60:	mov	w4, w19
  408c64:	bl	408c84 <ferror@plt+0x72a4>
  408c68:	b	408c70 <ferror@plt+0x7290>
  408c6c:	mov	w0, #0x1                   	// #1
  408c70:	ldp	x20, x19, [sp, #48]
  408c74:	ldp	x22, x21, [sp, #32]
  408c78:	ldp	x24, x23, [sp, #16]
  408c7c:	ldp	x29, x30, [sp], #64
  408c80:	ret
  408c84:	stp	x29, x30, [sp, #-64]!
  408c88:	stp	x22, x21, [sp, #32]
  408c8c:	mov	x22, x0
  408c90:	and	w0, w1, #0xff
  408c94:	str	x23, [sp, #16]
  408c98:	stp	x20, x19, [sp, #48]
  408c9c:	mov	x29, sp
  408ca0:	mov	w19, w4
  408ca4:	mov	w20, w3
  408ca8:	mov	w21, w2
  408cac:	mov	w23, w1
  408cb0:	bl	40a3a4 <ferror@plt+0x89c4>
  408cb4:	ldrb	w8, [x22, #3]
  408cb8:	tbz	w0, #0, 408cd0 <ferror@plt+0x72f0>
  408cbc:	and	w8, w8, #0xffffffdf
  408cc0:	cmp	w8, w23, uxtb
  408cc4:	b.eq	408cd8 <ferror@plt+0x72f8>  // b.none
  408cc8:	mov	w0, wzr
  408ccc:	b	408cfc <ferror@plt+0x731c>
  408cd0:	cmp	w8, w23, uxtb
  408cd4:	b.ne	408cc8 <ferror@plt+0x72e8>  // b.any
  408cd8:	tst	w23, #0xff
  408cdc:	b.eq	408cf8 <ferror@plt+0x7318>  // b.none
  408ce0:	mov	x0, x22
  408ce4:	mov	w1, w21
  408ce8:	mov	w2, w20
  408cec:	mov	w3, w19
  408cf0:	bl	408d10 <ferror@plt+0x7330>
  408cf4:	b	408cfc <ferror@plt+0x731c>
  408cf8:	mov	w0, #0x1                   	// #1
  408cfc:	ldp	x20, x19, [sp, #48]
  408d00:	ldp	x22, x21, [sp, #32]
  408d04:	ldr	x23, [sp, #16]
  408d08:	ldp	x29, x30, [sp], #64
  408d0c:	ret
  408d10:	stp	x29, x30, [sp, #-48]!
  408d14:	stp	x22, x21, [sp, #16]
  408d18:	mov	x21, x0
  408d1c:	and	w0, w1, #0xff
  408d20:	stp	x20, x19, [sp, #32]
  408d24:	mov	x29, sp
  408d28:	mov	w19, w3
  408d2c:	mov	w20, w2
  408d30:	mov	w22, w1
  408d34:	bl	40a3a4 <ferror@plt+0x89c4>
  408d38:	ldrb	w8, [x21, #4]
  408d3c:	tbz	w0, #0, 408d54 <ferror@plt+0x7374>
  408d40:	and	w8, w8, #0xffffffdf
  408d44:	cmp	w8, w22, uxtb
  408d48:	b.eq	408d5c <ferror@plt+0x737c>  // b.none
  408d4c:	mov	w0, wzr
  408d50:	b	408d7c <ferror@plt+0x739c>
  408d54:	cmp	w8, w22, uxtb
  408d58:	b.ne	408d4c <ferror@plt+0x736c>  // b.any
  408d5c:	tst	w22, #0xff
  408d60:	b.eq	408d78 <ferror@plt+0x7398>  // b.none
  408d64:	mov	x0, x21
  408d68:	mov	w1, w20
  408d6c:	mov	w2, w19
  408d70:	bl	408d8c <ferror@plt+0x73ac>
  408d74:	b	408d7c <ferror@plt+0x739c>
  408d78:	mov	w0, #0x1                   	// #1
  408d7c:	ldp	x20, x19, [sp, #32]
  408d80:	ldp	x22, x21, [sp, #16]
  408d84:	ldp	x29, x30, [sp], #48
  408d88:	ret
  408d8c:	stp	x29, x30, [sp, #-48]!
  408d90:	stp	x20, x19, [sp, #32]
  408d94:	mov	x20, x0
  408d98:	and	w0, w1, #0xff
  408d9c:	str	x21, [sp, #16]
  408da0:	mov	x29, sp
  408da4:	mov	w19, w2
  408da8:	mov	w21, w1
  408dac:	bl	40a3a4 <ferror@plt+0x89c4>
  408db0:	ldrb	w8, [x20, #5]
  408db4:	tbz	w0, #0, 408dcc <ferror@plt+0x73ec>
  408db8:	and	w8, w8, #0xffffffdf
  408dbc:	cmp	w8, w21, uxtb
  408dc0:	b.eq	408dd4 <ferror@plt+0x73f4>  // b.none
  408dc4:	mov	w0, wzr
  408dc8:	b	408df0 <ferror@plt+0x7410>
  408dcc:	cmp	w8, w21, uxtb
  408dd0:	b.ne	408dc4 <ferror@plt+0x73e4>  // b.any
  408dd4:	tst	w21, #0xff
  408dd8:	b.eq	408dec <ferror@plt+0x740c>  // b.none
  408ddc:	mov	x0, x20
  408de0:	mov	w1, w19
  408de4:	bl	408e00 <ferror@plt+0x7420>
  408de8:	b	408df0 <ferror@plt+0x7410>
  408dec:	mov	w0, #0x1                   	// #1
  408df0:	ldp	x20, x19, [sp, #32]
  408df4:	ldr	x21, [sp, #16]
  408df8:	ldp	x29, x30, [sp], #48
  408dfc:	ret
  408e00:	stp	x29, x30, [sp, #-32]!
  408e04:	stp	x20, x19, [sp, #16]
  408e08:	mov	x19, x0
  408e0c:	and	w0, w1, #0xff
  408e10:	mov	x29, sp
  408e14:	mov	w20, w1
  408e18:	bl	40a3a4 <ferror@plt+0x89c4>
  408e1c:	ldrb	w8, [x19, #6]
  408e20:	tbz	w0, #0, 408e38 <ferror@plt+0x7458>
  408e24:	and	w8, w8, #0xffffffdf
  408e28:	cmp	w8, w20, uxtb
  408e2c:	b.eq	408e40 <ferror@plt+0x7460>  // b.none
  408e30:	mov	w0, wzr
  408e34:	b	408e58 <ferror@plt+0x7478>
  408e38:	cmp	w8, w20, uxtb
  408e3c:	b.ne	408e30 <ferror@plt+0x7450>  // b.any
  408e40:	tst	w20, #0xff
  408e44:	b.eq	408e54 <ferror@plt+0x7474>  // b.none
  408e48:	mov	x0, x19
  408e4c:	bl	408e64 <ferror@plt+0x7484>
  408e50:	b	408e58 <ferror@plt+0x7478>
  408e54:	mov	w0, #0x1                   	// #1
  408e58:	ldp	x20, x19, [sp, #16]
  408e5c:	ldp	x29, x30, [sp], #32
  408e60:	ret
  408e64:	stp	x29, x30, [sp, #-32]!
  408e68:	str	x19, [sp, #16]
  408e6c:	mov	x19, x0
  408e70:	mov	w0, wzr
  408e74:	mov	x29, sp
  408e78:	bl	40a3a4 <ferror@plt+0x89c4>
  408e7c:	ldrb	w8, [x19, #7]
  408e80:	tbz	w0, #0, 408e94 <ferror@plt+0x74b4>
  408e84:	tst	w8, #0xffffffdf
  408e88:	b.eq	408e98 <ferror@plt+0x74b8>  // b.none
  408e8c:	mov	w0, wzr
  408e90:	b	408e9c <ferror@plt+0x74bc>
  408e94:	cbnz	w8, 408e8c <ferror@plt+0x74ac>
  408e98:	mov	w0, #0x1                   	// #1
  408e9c:	ldr	x19, [sp, #16]
  408ea0:	ldp	x29, x30, [sp], #32
  408ea4:	ret
  408ea8:	stp	x29, x30, [sp, #-16]!
  408eac:	mov	w2, #0x3                   	// #3
  408eb0:	mov	w1, wzr
  408eb4:	mov	x29, sp
  408eb8:	bl	409e38 <ferror@plt+0x8458>
  408ebc:	ldp	x29, x30, [sp], #16
  408ec0:	ret
  408ec4:	sub	sp, sp, #0x50
  408ec8:	str	x21, [sp, #48]
  408ecc:	stp	x20, x19, [sp, #64]
  408ed0:	mov	x21, x5
  408ed4:	mov	x20, x4
  408ed8:	mov	x5, x3
  408edc:	mov	x4, x2
  408ee0:	mov	x19, x0
  408ee4:	stp	x29, x30, [sp, #32]
  408ee8:	add	x29, sp, #0x20
  408eec:	cbz	x1, 408f0c <ferror@plt+0x752c>
  408ef0:	adrp	x2, 40b000 <ferror@plt+0x9620>
  408ef4:	mov	x3, x1
  408ef8:	add	x2, x2, #0x71b
  408efc:	mov	w1, #0x1                   	// #1
  408f00:	mov	x0, x19
  408f04:	bl	401890 <__fprintf_chk@plt>
  408f08:	b	408f28 <ferror@plt+0x7548>
  408f0c:	adrp	x2, 40b000 <ferror@plt+0x9620>
  408f10:	add	x2, x2, #0x727
  408f14:	mov	w1, #0x1                   	// #1
  408f18:	mov	x0, x19
  408f1c:	mov	x3, x4
  408f20:	mov	x4, x5
  408f24:	bl	401890 <__fprintf_chk@plt>
  408f28:	adrp	x1, 40b000 <ferror@plt+0x9620>
  408f2c:	add	x1, x1, #0x72e
  408f30:	mov	w2, #0x5                   	// #5
  408f34:	mov	x0, xzr
  408f38:	bl	401970 <dcgettext@plt>
  408f3c:	adrp	x2, 40b000 <ferror@plt+0x9620>
  408f40:	mov	x3, x0
  408f44:	add	x2, x2, #0x9f9
  408f48:	mov	w1, #0x1                   	// #1
  408f4c:	mov	w4, #0x7e3                 	// #2019
  408f50:	mov	x0, x19
  408f54:	bl	401890 <__fprintf_chk@plt>
  408f58:	adrp	x1, 40b000 <ferror@plt+0x9620>
  408f5c:	add	x1, x1, #0x732
  408f60:	mov	w2, #0x5                   	// #5
  408f64:	mov	x0, xzr
  408f68:	bl	401970 <dcgettext@plt>
  408f6c:	mov	x1, x19
  408f70:	bl	401980 <fputs_unlocked@plt>
  408f74:	cmp	x21, #0x9
  408f78:	b.hi	408fc0 <ferror@plt+0x75e0>  // b.pmore
  408f7c:	adrp	x8, 40b000 <ferror@plt+0x9620>
  408f80:	add	x8, x8, #0x711
  408f84:	adr	x9, 408f94 <ferror@plt+0x75b4>
  408f88:	ldrb	w10, [x8, x21]
  408f8c:	add	x9, x9, x10, lsl #2
  408f90:	br	x9
  408f94:	adrp	x1, 40b000 <ferror@plt+0x9620>
  408f98:	add	x1, x1, #0x7fe
  408f9c:	mov	w2, #0x5                   	// #5
  408fa0:	mov	x0, xzr
  408fa4:	bl	401970 <dcgettext@plt>
  408fa8:	ldr	x3, [x20]
  408fac:	mov	x2, x0
  408fb0:	mov	w1, #0x1                   	// #1
  408fb4:	mov	x0, x19
  408fb8:	bl	401890 <__fprintf_chk@plt>
  408fbc:	b	409158 <ferror@plt+0x7778>
  408fc0:	adrp	x1, 40b000 <ferror@plt+0x9620>
  408fc4:	add	x1, x1, #0x93d
  408fc8:	b	4090ec <ferror@plt+0x770c>
  408fcc:	adrp	x1, 40b000 <ferror@plt+0x9620>
  408fd0:	add	x1, x1, #0x80e
  408fd4:	mov	w2, #0x5                   	// #5
  408fd8:	mov	x0, xzr
  408fdc:	bl	401970 <dcgettext@plt>
  408fe0:	ldp	x3, x4, [x20]
  408fe4:	mov	x2, x0
  408fe8:	mov	w1, #0x1                   	// #1
  408fec:	mov	x0, x19
  408ff0:	bl	401890 <__fprintf_chk@plt>
  408ff4:	b	409158 <ferror@plt+0x7778>
  408ff8:	adrp	x1, 40b000 <ferror@plt+0x9620>
  408ffc:	add	x1, x1, #0x825
  409000:	mov	w2, #0x5                   	// #5
  409004:	mov	x0, xzr
  409008:	bl	401970 <dcgettext@plt>
  40900c:	ldp	x3, x4, [x20]
  409010:	ldr	x5, [x20, #16]
  409014:	mov	x2, x0
  409018:	mov	w1, #0x1                   	// #1
  40901c:	mov	x0, x19
  409020:	bl	401890 <__fprintf_chk@plt>
  409024:	b	409158 <ferror@plt+0x7778>
  409028:	adrp	x1, 40b000 <ferror@plt+0x9620>
  40902c:	add	x1, x1, #0x841
  409030:	mov	w2, #0x5                   	// #5
  409034:	mov	x0, xzr
  409038:	bl	401970 <dcgettext@plt>
  40903c:	ldp	x3, x4, [x20]
  409040:	ldp	x5, x6, [x20, #16]
  409044:	mov	x2, x0
  409048:	mov	w1, #0x1                   	// #1
  40904c:	mov	x0, x19
  409050:	bl	401890 <__fprintf_chk@plt>
  409054:	b	409158 <ferror@plt+0x7778>
  409058:	adrp	x1, 40b000 <ferror@plt+0x9620>
  40905c:	add	x1, x1, #0x861
  409060:	mov	w2, #0x5                   	// #5
  409064:	mov	x0, xzr
  409068:	bl	401970 <dcgettext@plt>
  40906c:	ldp	x3, x4, [x20]
  409070:	ldp	x5, x6, [x20, #16]
  409074:	ldr	x7, [x20, #32]
  409078:	mov	x2, x0
  40907c:	mov	w1, #0x1                   	// #1
  409080:	b	409150 <ferror@plt+0x7770>
  409084:	adrp	x1, 40b000 <ferror@plt+0x9620>
  409088:	add	x1, x1, #0x885
  40908c:	mov	w2, #0x5                   	// #5
  409090:	mov	x0, xzr
  409094:	bl	401970 <dcgettext@plt>
  409098:	ldp	x3, x4, [x20]
  40909c:	ldp	x5, x6, [x20, #16]
  4090a0:	ldp	x7, x8, [x20, #32]
  4090a4:	mov	x2, x0
  4090a8:	b	4090d8 <ferror@plt+0x76f8>
  4090ac:	adrp	x1, 40b000 <ferror@plt+0x9620>
  4090b0:	add	x1, x1, #0x8ad
  4090b4:	mov	w2, #0x5                   	// #5
  4090b8:	mov	x0, xzr
  4090bc:	bl	401970 <dcgettext@plt>
  4090c0:	ldr	x9, [x20, #48]
  4090c4:	ldp	x3, x4, [x20]
  4090c8:	ldp	x5, x6, [x20, #16]
  4090cc:	ldp	x7, x8, [x20, #32]
  4090d0:	mov	x2, x0
  4090d4:	str	x9, [sp, #8]
  4090d8:	mov	w1, #0x1                   	// #1
  4090dc:	str	x8, [sp]
  4090e0:	b	409150 <ferror@plt+0x7770>
  4090e4:	adrp	x1, 40b000 <ferror@plt+0x9620>
  4090e8:	add	x1, x1, #0x909
  4090ec:	mov	w2, #0x5                   	// #5
  4090f0:	mov	x0, xzr
  4090f4:	bl	401970 <dcgettext@plt>
  4090f8:	ldp	x3, x4, [x20]
  4090fc:	ldp	x5, x6, [x20, #16]
  409100:	ldr	x7, [x20, #32]
  409104:	ldur	q0, [x20, #40]
  409108:	ldp	x8, x9, [x20, #56]
  40910c:	mov	x2, x0
  409110:	str	x9, [sp, #24]
  409114:	b	409144 <ferror@plt+0x7764>
  409118:	adrp	x1, 40b000 <ferror@plt+0x9620>
  40911c:	add	x1, x1, #0x8d9
  409120:	mov	w2, #0x5                   	// #5
  409124:	mov	x0, xzr
  409128:	bl	401970 <dcgettext@plt>
  40912c:	ldp	x3, x4, [x20]
  409130:	ldp	x5, x6, [x20, #16]
  409134:	ldr	x7, [x20, #32]
  409138:	ldur	q0, [x20, #40]
  40913c:	ldr	x8, [x20, #56]
  409140:	mov	x2, x0
  409144:	mov	w1, #0x1                   	// #1
  409148:	str	x8, [sp, #16]
  40914c:	str	q0, [sp]
  409150:	mov	x0, x19
  409154:	bl	401890 <__fprintf_chk@plt>
  409158:	ldp	x20, x19, [sp, #64]
  40915c:	ldr	x21, [sp, #48]
  409160:	ldp	x29, x30, [sp, #32]
  409164:	add	sp, sp, #0x50
  409168:	ret
  40916c:	stp	x29, x30, [sp, #-16]!
  409170:	mov	x8, xzr
  409174:	mov	x29, sp
  409178:	ldr	x9, [x4, x8, lsl #3]
  40917c:	add	x8, x8, #0x1
  409180:	cbnz	x9, 409178 <ferror@plt+0x7798>
  409184:	sub	x5, x8, #0x1
  409188:	bl	408ec4 <ferror@plt+0x74e4>
  40918c:	ldp	x29, x30, [sp], #16
  409190:	ret
  409194:	sub	sp, sp, #0x60
  409198:	mov	x5, xzr
  40919c:	mov	x8, sp
  4091a0:	stp	x29, x30, [sp, #80]
  4091a4:	add	x29, sp, #0x50
  4091a8:	ldrsw	x9, [x4, #24]
  4091ac:	tbz	w9, #31, 4091c0 <ferror@plt+0x77e0>
  4091b0:	add	w10, w9, #0x8
  4091b4:	cmp	w10, #0x0
  4091b8:	str	w10, [x4, #24]
  4091bc:	b.le	4091e8 <ferror@plt+0x7808>
  4091c0:	ldr	x9, [x4]
  4091c4:	add	x10, x9, #0x8
  4091c8:	str	x10, [x4]
  4091cc:	ldr	x9, [x9]
  4091d0:	str	x9, [x8, x5, lsl #3]
  4091d4:	cbz	x9, 4091f4 <ferror@plt+0x7814>
  4091d8:	add	x5, x5, #0x1
  4091dc:	cmp	x5, #0xa
  4091e0:	b.ne	4091a8 <ferror@plt+0x77c8>  // b.any
  4091e4:	b	4091f4 <ferror@plt+0x7814>
  4091e8:	ldr	x10, [x4, #8]
  4091ec:	add	x9, x10, x9
  4091f0:	b	4091cc <ferror@plt+0x77ec>
  4091f4:	mov	x4, sp
  4091f8:	bl	408ec4 <ferror@plt+0x74e4>
  4091fc:	ldp	x29, x30, [sp, #80]
  409200:	add	sp, sp, #0x60
  409204:	ret
  409208:	sub	sp, sp, #0xf0
  40920c:	stp	x29, x30, [sp, #224]
  409210:	add	x29, sp, #0xe0
  409214:	mov	x8, #0xffffffffffffffe0    	// #-32
  409218:	mov	x9, sp
  40921c:	sub	x10, x29, #0x60
  409220:	movk	x8, #0xff80, lsl #32
  409224:	add	x11, x29, #0x10
  409228:	add	x9, x9, #0x80
  40922c:	add	x10, x10, #0x20
  409230:	stp	x9, x8, [x29, #-16]
  409234:	stp	x11, x10, [x29, #-32]
  409238:	stp	x4, x5, [x29, #-96]
  40923c:	stp	x6, x7, [x29, #-80]
  409240:	stp	q0, q1, [sp]
  409244:	ldp	q0, q1, [x29, #-32]
  409248:	sub	x4, x29, #0x40
  40924c:	stp	q2, q3, [sp, #32]
  409250:	stp	q4, q5, [sp, #64]
  409254:	stp	q6, q7, [sp, #96]
  409258:	stp	q0, q1, [x29, #-64]
  40925c:	bl	409194 <ferror@plt+0x77b4>
  409260:	ldp	x29, x30, [sp, #224]
  409264:	add	sp, sp, #0xf0
  409268:	ret
  40926c:	stp	x29, x30, [sp, #-16]!
  409270:	adrp	x1, 40b000 <ferror@plt+0x9620>
  409274:	add	x1, x1, #0x979
  409278:	mov	w2, #0x5                   	// #5
  40927c:	mov	x0, xzr
  409280:	mov	x29, sp
  409284:	bl	401970 <dcgettext@plt>
  409288:	adrp	x2, 40b000 <ferror@plt+0x9620>
  40928c:	mov	x1, x0
  409290:	add	x2, x2, #0x98e
  409294:	mov	w0, #0x1                   	// #1
  409298:	bl	401780 <__printf_chk@plt>
  40929c:	adrp	x1, 40b000 <ferror@plt+0x9620>
  4092a0:	add	x1, x1, #0x9a4
  4092a4:	mov	w2, #0x5                   	// #5
  4092a8:	mov	x0, xzr
  4092ac:	bl	401970 <dcgettext@plt>
  4092b0:	adrp	x2, 40a000 <ferror@plt+0x8620>
  4092b4:	adrp	x3, 40b000 <ferror@plt+0x9620>
  4092b8:	mov	x1, x0
  4092bc:	add	x2, x2, #0xe56
  4092c0:	add	x3, x3, #0x19d
  4092c4:	mov	w0, #0x1                   	// #1
  4092c8:	bl	401780 <__printf_chk@plt>
  4092cc:	adrp	x1, 40b000 <ferror@plt+0x9620>
  4092d0:	add	x1, x1, #0x9b8
  4092d4:	mov	w2, #0x5                   	// #5
  4092d8:	mov	x0, xzr
  4092dc:	bl	401970 <dcgettext@plt>
  4092e0:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  4092e4:	ldr	x1, [x8, #664]
  4092e8:	bl	401980 <fputs_unlocked@plt>
  4092ec:	ldp	x29, x30, [sp], #16
  4092f0:	ret
  4092f4:	stp	x29, x30, [sp, #-16]!
  4092f8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4092fc:	udiv	x8, x8, x1
  409300:	cmp	x8, x0
  409304:	mov	x29, sp
  409308:	b.cc	40931c <ferror@plt+0x793c>  // b.lo, b.ul, b.last
  40930c:	mul	x0, x1, x0
  409310:	bl	409320 <ferror@plt+0x7940>
  409314:	ldp	x29, x30, [sp], #16
  409318:	ret
  40931c:	bl	409524 <ferror@plt+0x7b44>
  409320:	stp	x29, x30, [sp, #-32]!
  409324:	str	x19, [sp, #16]
  409328:	mov	x29, sp
  40932c:	mov	x19, x0
  409330:	bl	401740 <malloc@plt>
  409334:	cbz	x19, 40933c <ferror@plt+0x795c>
  409338:	cbz	x0, 409348 <ferror@plt+0x7968>
  40933c:	ldr	x19, [sp, #16]
  409340:	ldp	x29, x30, [sp], #32
  409344:	ret
  409348:	bl	409524 <ferror@plt+0x7b44>
  40934c:	stp	x29, x30, [sp, #-16]!
  409350:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409354:	udiv	x8, x8, x2
  409358:	cmp	x8, x1
  40935c:	mov	x29, sp
  409360:	b.cc	409374 <ferror@plt+0x7994>  // b.lo, b.ul, b.last
  409364:	mul	x1, x2, x1
  409368:	bl	409378 <ferror@plt+0x7998>
  40936c:	ldp	x29, x30, [sp], #16
  409370:	ret
  409374:	bl	409524 <ferror@plt+0x7b44>
  409378:	stp	x29, x30, [sp, #-32]!
  40937c:	str	x19, [sp, #16]
  409380:	mov	x19, x1
  409384:	mov	x29, sp
  409388:	cbz	x0, 40939c <ferror@plt+0x79bc>
  40938c:	cbnz	x19, 40939c <ferror@plt+0x79bc>
  409390:	bl	4018f0 <free@plt>
  409394:	mov	x0, xzr
  409398:	b	4093ac <ferror@plt+0x79cc>
  40939c:	mov	x1, x19
  4093a0:	bl	4017e0 <realloc@plt>
  4093a4:	cbz	x19, 4093ac <ferror@plt+0x79cc>
  4093a8:	cbz	x0, 4093b8 <ferror@plt+0x79d8>
  4093ac:	ldr	x19, [sp, #16]
  4093b0:	ldp	x29, x30, [sp], #32
  4093b4:	ret
  4093b8:	bl	409524 <ferror@plt+0x7b44>
  4093bc:	stp	x29, x30, [sp, #-16]!
  4093c0:	ldr	x8, [x1]
  4093c4:	mov	x29, sp
  4093c8:	cbz	x0, 4093ec <ferror@plt+0x7a0c>
  4093cc:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4093d0:	movk	x9, #0x5554
  4093d4:	udiv	x9, x9, x2
  4093d8:	cmp	x9, x8
  4093dc:	b.ls	409424 <ferror@plt+0x7a44>  // b.plast
  4093e0:	add	x8, x8, x8, lsr #1
  4093e4:	add	x8, x8, #0x1
  4093e8:	b	409410 <ferror@plt+0x7a30>
  4093ec:	cbnz	x8, 409400 <ferror@plt+0x7a20>
  4093f0:	mov	w8, #0x80                  	// #128
  4093f4:	udiv	x8, x8, x2
  4093f8:	cmp	x2, #0x80
  4093fc:	cinc	x8, x8, hi  // hi = pmore
  409400:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  409404:	udiv	x9, x9, x2
  409408:	cmp	x9, x8
  40940c:	b.cc	409424 <ferror@plt+0x7a44>  // b.lo, b.ul, b.last
  409410:	str	x8, [x1]
  409414:	mul	x1, x8, x2
  409418:	bl	409378 <ferror@plt+0x7998>
  40941c:	ldp	x29, x30, [sp], #16
  409420:	ret
  409424:	bl	409524 <ferror@plt+0x7b44>
  409428:	stp	x29, x30, [sp, #-16]!
  40942c:	mov	x29, sp
  409430:	bl	409320 <ferror@plt+0x7940>
  409434:	ldp	x29, x30, [sp], #16
  409438:	ret
  40943c:	stp	x29, x30, [sp, #-16]!
  409440:	mov	w2, #0x1                   	// #1
  409444:	mov	x29, sp
  409448:	bl	4093bc <ferror@plt+0x79dc>
  40944c:	ldp	x29, x30, [sp], #16
  409450:	ret
  409454:	stp	x29, x30, [sp, #-32]!
  409458:	stp	x20, x19, [sp, #16]
  40945c:	mov	x29, sp
  409460:	mov	x19, x0
  409464:	bl	409320 <ferror@plt+0x7940>
  409468:	mov	w1, wzr
  40946c:	mov	x2, x19
  409470:	mov	x20, x0
  409474:	bl	401790 <memset@plt>
  409478:	mov	x0, x20
  40947c:	ldp	x20, x19, [sp, #16]
  409480:	ldp	x29, x30, [sp], #32
  409484:	ret
  409488:	stp	x29, x30, [sp, #-16]!
  40948c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409490:	udiv	x8, x8, x1
  409494:	cmp	x8, x0
  409498:	mov	x29, sp
  40949c:	b.cc	4094b0 <ferror@plt+0x7ad0>  // b.lo, b.ul, b.last
  4094a0:	bl	409d54 <ferror@plt+0x8374>
  4094a4:	cbz	x0, 4094b0 <ferror@plt+0x7ad0>
  4094a8:	ldp	x29, x30, [sp], #16
  4094ac:	ret
  4094b0:	bl	409524 <ferror@plt+0x7b44>
  4094b4:	stp	x29, x30, [sp, #-48]!
  4094b8:	stp	x20, x19, [sp, #32]
  4094bc:	mov	x20, x0
  4094c0:	mov	x0, x1
  4094c4:	str	x21, [sp, #16]
  4094c8:	mov	x29, sp
  4094cc:	mov	x19, x1
  4094d0:	bl	409320 <ferror@plt+0x7940>
  4094d4:	mov	x1, x20
  4094d8:	mov	x2, x19
  4094dc:	mov	x21, x0
  4094e0:	bl	401620 <memcpy@plt>
  4094e4:	mov	x0, x21
  4094e8:	ldp	x20, x19, [sp, #32]
  4094ec:	ldr	x21, [sp, #16]
  4094f0:	ldp	x29, x30, [sp], #48
  4094f4:	ret
  4094f8:	stp	x29, x30, [sp, #-32]!
  4094fc:	str	x19, [sp, #16]
  409500:	mov	x29, sp
  409504:	mov	x19, x0
  409508:	bl	401650 <strlen@plt>
  40950c:	add	x1, x0, #0x1
  409510:	mov	x0, x19
  409514:	bl	4094b4 <ferror@plt+0x7ad4>
  409518:	ldr	x19, [sp, #16]
  40951c:	ldp	x29, x30, [sp], #32
  409520:	ret
  409524:	stp	x29, x30, [sp, #-32]!
  409528:	str	x19, [sp, #16]
  40952c:	adrp	x8, 41c000 <ferror@plt+0x1a620>
  409530:	ldr	w19, [x8, #536]
  409534:	adrp	x1, 40b000 <ferror@plt+0x9620>
  409538:	add	x1, x1, #0xa28
  40953c:	mov	w2, #0x5                   	// #5
  409540:	mov	x0, xzr
  409544:	mov	x29, sp
  409548:	bl	401970 <dcgettext@plt>
  40954c:	adrp	x2, 40b000 <ferror@plt+0x9620>
  409550:	mov	x3, x0
  409554:	add	x2, x2, #0x544
  409558:	mov	w0, w19
  40955c:	mov	w1, wzr
  409560:	bl	401670 <error@plt>
  409564:	bl	401830 <abort@plt>
  409568:	sub	sp, sp, #0x50
  40956c:	stp	x24, x23, [sp, #32]
  409570:	stp	x22, x21, [sp, #48]
  409574:	mov	x22, x3
  409578:	mov	x23, x2
  40957c:	mov	w2, w1
  409580:	add	x3, sp, #0x8
  409584:	mov	x1, xzr
  409588:	stp	x29, x30, [sp, #16]
  40958c:	stp	x20, x19, [sp, #64]
  409590:	add	x29, sp, #0x10
  409594:	mov	w21, w6
  409598:	mov	x19, x5
  40959c:	mov	x20, x0
  4095a0:	bl	4099e8 <ferror@plt+0x8008>
  4095a4:	cmp	w0, #0x3
  4095a8:	b.eq	4095e0 <ferror@plt+0x7c00>  // b.none
  4095ac:	cmp	w0, #0x1
  4095b0:	b.eq	4095ec <ferror@plt+0x7c0c>  // b.none
  4095b4:	cbnz	w0, 4095f8 <ferror@plt+0x7c18>
  4095b8:	ldr	x24, [sp, #8]
  4095bc:	cmp	x24, x23
  4095c0:	b.cc	4095cc <ferror@plt+0x7bec>  // b.lo, b.ul, b.last
  4095c4:	cmp	x24, x22
  4095c8:	b.ls	409634 <ferror@plt+0x7c54>  // b.plast
  4095cc:	bl	4019c0 <__errno_location@plt>
  4095d0:	lsr	x8, x24, #30
  4095d4:	cbnz	x8, 4095f0 <ferror@plt+0x7c10>
  4095d8:	mov	w8, #0x22                  	// #34
  4095dc:	b	4095f4 <ferror@plt+0x7c14>
  4095e0:	bl	4019c0 <__errno_location@plt>
  4095e4:	str	wzr, [x0]
  4095e8:	b	4095f8 <ferror@plt+0x7c18>
  4095ec:	bl	4019c0 <__errno_location@plt>
  4095f0:	mov	w8, #0x4b                  	// #75
  4095f4:	str	w8, [x0]
  4095f8:	cmp	w21, #0x0
  4095fc:	csinc	w21, w21, wzr, ne  // ne = any
  409600:	bl	4019c0 <__errno_location@plt>
  409604:	ldr	w8, [x0]
  409608:	mov	x0, x20
  40960c:	cmp	w8, #0x16
  409610:	csel	w22, wzr, w8, eq  // eq = none
  409614:	bl	4089a0 <ferror@plt+0x6fc0>
  409618:	adrp	x2, 40b000 <ferror@plt+0x9620>
  40961c:	mov	x4, x0
  409620:	add	x2, x2, #0x553
  409624:	mov	w0, w21
  409628:	mov	w1, w22
  40962c:	mov	x3, x19
  409630:	bl	401670 <error@plt>
  409634:	ldr	x0, [sp, #8]
  409638:	ldp	x20, x19, [sp, #64]
  40963c:	ldp	x22, x21, [sp, #48]
  409640:	ldp	x24, x23, [sp, #32]
  409644:	ldp	x29, x30, [sp, #16]
  409648:	add	sp, sp, #0x50
  40964c:	ret
  409650:	stp	x29, x30, [sp, #-16]!
  409654:	mov	w6, w5
  409658:	mov	x5, x4
  40965c:	mov	x4, x3
  409660:	mov	x3, x2
  409664:	mov	x2, x1
  409668:	mov	w1, #0xa                   	// #10
  40966c:	mov	x29, sp
  409670:	bl	409568 <ferror@plt+0x7b88>
  409674:	ldp	x29, x30, [sp], #16
  409678:	ret
  40967c:	sub	sp, sp, #0x60
  409680:	cmp	w2, #0x25
  409684:	stp	x29, x30, [sp, #16]
  409688:	str	x25, [sp, #32]
  40968c:	stp	x24, x23, [sp, #48]
  409690:	stp	x22, x21, [sp, #64]
  409694:	stp	x20, x19, [sp, #80]
  409698:	add	x29, sp, #0x10
  40969c:	b.cs	409948 <ferror@plt+0x7f68>  // b.hs, b.nlast
  4096a0:	mov	x22, x4
  4096a4:	mov	x19, x3
  4096a8:	mov	w24, w2
  4096ac:	mov	x21, x1
  4096b0:	mov	x20, x0
  4096b4:	bl	4019c0 <__errno_location@plt>
  4096b8:	mov	x23, x0
  4096bc:	str	wzr, [x0]
  4096c0:	bl	4018b0 <__ctype_b_loc@plt>
  4096c4:	ldr	x8, [x0]
  4096c8:	mov	x10, x20
  4096cc:	ldrb	w9, [x10], #1
  4096d0:	ldrh	w11, [x8, x9, lsl #1]
  4096d4:	tbnz	w11, #13, 4096cc <ferror@plt+0x7cec>
  4096d8:	cmp	x21, #0x0
  4096dc:	add	x8, x29, #0x18
  4096e0:	csel	x21, x8, x21, eq  // eq = none
  4096e4:	cmp	w9, #0x2d
  4096e8:	b.ne	409710 <ferror@plt+0x7d30>  // b.any
  4096ec:	mov	w20, #0x4                   	// #4
  4096f0:	mov	w0, w20
  4096f4:	ldp	x20, x19, [sp, #80]
  4096f8:	ldp	x22, x21, [sp, #64]
  4096fc:	ldp	x24, x23, [sp, #48]
  409700:	ldr	x25, [sp, #32]
  409704:	ldp	x29, x30, [sp, #16]
  409708:	add	sp, sp, #0x60
  40970c:	ret
  409710:	mov	x0, x20
  409714:	mov	x1, x21
  409718:	mov	w2, w24
  40971c:	bl	401640 <strtoul@plt>
  409720:	str	x0, [sp, #8]
  409724:	ldr	x25, [x21]
  409728:	cmp	x25, x20
  40972c:	b.eq	4097d4 <ferror@plt+0x7df4>  // b.none
  409730:	ldr	w20, [x23]
  409734:	cbz	w20, 409744 <ferror@plt+0x7d64>
  409738:	cmp	w20, #0x22
  40973c:	b.ne	4096ec <ferror@plt+0x7d0c>  // b.any
  409740:	mov	w20, #0x1                   	// #1
  409744:	cbz	x22, 4097fc <ferror@plt+0x7e1c>
  409748:	ldrb	w23, [x25]
  40974c:	cbz	w23, 409808 <ferror@plt+0x7e28>
  409750:	mov	x0, x22
  409754:	mov	w1, w23
  409758:	bl	401910 <strchr@plt>
  40975c:	cbz	x0, 40985c <ferror@plt+0x7e7c>
  409760:	sub	w8, w23, #0x45
  409764:	mov	w1, #0x400                 	// #1024
  409768:	cmp	w8, #0x2f
  40976c:	mov	w24, #0x1                   	// #1
  409770:	b.hi	409824 <ferror@plt+0x7e44>  // b.pmore
  409774:	mov	w9, #0x1                   	// #1
  409778:	lsl	x8, x9, x8
  40977c:	mov	x9, #0x8945                	// #35141
  409780:	movk	x9, #0x30, lsl #16
  409784:	movk	x9, #0x8144, lsl #32
  409788:	tst	x8, x9
  40978c:	b.eq	409824 <ferror@plt+0x7e44>  // b.none
  409790:	mov	w1, #0x30                  	// #48
  409794:	mov	x0, x22
  409798:	bl	401910 <strchr@plt>
  40979c:	cbz	x0, 409810 <ferror@plt+0x7e30>
  4097a0:	ldrb	w8, [x25, #1]
  4097a4:	cmp	w8, #0x42
  4097a8:	b.eq	40981c <ferror@plt+0x7e3c>  // b.none
  4097ac:	cmp	w8, #0x44
  4097b0:	b.eq	40981c <ferror@plt+0x7e3c>  // b.none
  4097b4:	cmp	w8, #0x69
  4097b8:	b.ne	409810 <ferror@plt+0x7e30>  // b.any
  4097bc:	ldrb	w8, [x25, #2]
  4097c0:	mov	w9, #0x3                   	// #3
  4097c4:	mov	w1, #0x400                 	// #1024
  4097c8:	cmp	w8, #0x42
  4097cc:	csinc	x24, x9, xzr, eq  // eq = none
  4097d0:	b	409824 <ferror@plt+0x7e44>
  4097d4:	cbz	x22, 4096ec <ferror@plt+0x7d0c>
  4097d8:	ldrb	w1, [x25]
  4097dc:	cbz	w1, 4096ec <ferror@plt+0x7d0c>
  4097e0:	mov	x0, x22
  4097e4:	bl	401910 <strchr@plt>
  4097e8:	cbz	x0, 4096ec <ferror@plt+0x7d0c>
  4097ec:	mov	w8, #0x1                   	// #1
  4097f0:	mov	w20, wzr
  4097f4:	str	x8, [sp, #8]
  4097f8:	cbnz	x22, 409748 <ferror@plt+0x7d68>
  4097fc:	ldr	x8, [sp, #8]
  409800:	str	x8, [x19]
  409804:	b	4096f0 <ferror@plt+0x7d10>
  409808:	mov	w0, w20
  40980c:	b	409938 <ferror@plt+0x7f58>
  409810:	mov	w1, #0x400                 	// #1024
  409814:	mov	w24, #0x1                   	// #1
  409818:	b	409824 <ferror@plt+0x7e44>
  40981c:	mov	w1, #0x3e8                 	// #1000
  409820:	mov	w24, #0x2                   	// #2
  409824:	sub	w8, w23, #0x42
  409828:	cmp	w8, #0x35
  40982c:	b.hi	40985c <ferror@plt+0x7e7c>  // b.pmore
  409830:	adrp	x9, 40b000 <ferror@plt+0x9620>
  409834:	add	x9, x9, #0xa39
  409838:	adr	x10, 40984c <ferror@plt+0x7e6c>
  40983c:	ldrb	w11, [x9, x8]
  409840:	add	x10, x10, x11, lsl #2
  409844:	mov	w0, wzr
  409848:	br	x10
  40984c:	add	x0, sp, #0x8
  409850:	mov	w2, #0x3                   	// #3
  409854:	bl	409990 <ferror@plt+0x7fb0>
  409858:	b	409904 <ferror@plt+0x7f24>
  40985c:	ldr	x9, [sp, #8]
  409860:	mov	w8, wzr
  409864:	str	x9, [x19]
  409868:	orr	w9, w20, #0x2
  40986c:	b	40992c <ferror@plt+0x7f4c>
  409870:	add	x0, sp, #0x8
  409874:	mov	w2, #0x1                   	// #1
  409878:	bl	409990 <ferror@plt+0x7fb0>
  40987c:	b	409904 <ferror@plt+0x7f24>
  409880:	add	x0, sp, #0x8
  409884:	mov	w2, #0x2                   	// #2
  409888:	bl	409990 <ferror@plt+0x7fb0>
  40988c:	b	409904 <ferror@plt+0x7f24>
  409890:	add	x0, sp, #0x8
  409894:	mov	w2, #0x4                   	// #4
  409898:	bl	409990 <ferror@plt+0x7fb0>
  40989c:	b	409904 <ferror@plt+0x7f24>
  4098a0:	add	x0, sp, #0x8
  4098a4:	mov	w1, #0x400                 	// #1024
  4098a8:	b	409900 <ferror@plt+0x7f20>
  4098ac:	add	x0, sp, #0x8
  4098b0:	mov	w2, #0x6                   	// #6
  4098b4:	bl	409990 <ferror@plt+0x7fb0>
  4098b8:	b	409904 <ferror@plt+0x7f24>
  4098bc:	add	x0, sp, #0x8
  4098c0:	mov	w2, #0x5                   	// #5
  4098c4:	bl	409990 <ferror@plt+0x7fb0>
  4098c8:	b	409904 <ferror@plt+0x7f24>
  4098cc:	add	x0, sp, #0x8
  4098d0:	mov	w2, #0x8                   	// #8
  4098d4:	bl	409990 <ferror@plt+0x7fb0>
  4098d8:	b	409904 <ferror@plt+0x7f24>
  4098dc:	add	x0, sp, #0x8
  4098e0:	mov	w2, #0x7                   	// #7
  4098e4:	bl	409990 <ferror@plt+0x7fb0>
  4098e8:	b	409904 <ferror@plt+0x7f24>
  4098ec:	add	x0, sp, #0x8
  4098f0:	mov	w1, #0x200                 	// #512
  4098f4:	b	409900 <ferror@plt+0x7f20>
  4098f8:	add	x0, sp, #0x8
  4098fc:	mov	w1, #0x2                   	// #2
  409900:	bl	409968 <ferror@plt+0x7f88>
  409904:	ldr	x8, [x21]
  409908:	orr	w10, w0, w20
  40990c:	orr	w11, w10, #0x2
  409910:	add	x9, x8, x24
  409914:	str	x9, [x21]
  409918:	ldrb	w9, [x8, x24]
  40991c:	mov	w8, #0x1                   	// #1
  409920:	cmp	w9, #0x0
  409924:	csel	w20, w10, w11, eq  // eq = none
  409928:	mov	w9, #0x4                   	// #4
  40992c:	mov	w0, w20
  409930:	mov	w20, w9
  409934:	cbz	w8, 4096f0 <ferror@plt+0x7d10>
  409938:	ldr	x8, [sp, #8]
  40993c:	mov	w20, w0
  409940:	str	x8, [x19]
  409944:	b	4096f0 <ferror@plt+0x7d10>
  409948:	adrp	x0, 40b000 <ferror@plt+0x9620>
  40994c:	adrp	x1, 40b000 <ferror@plt+0x9620>
  409950:	adrp	x3, 40b000 <ferror@plt+0x9620>
  409954:	add	x0, x0, #0xa6f
  409958:	add	x1, x1, #0xa95
  40995c:	add	x3, x3, #0xaa5
  409960:	mov	w2, #0x54                  	// #84
  409964:	bl	4019b0 <__assert_fail@plt>
  409968:	ldr	x8, [x0]
  40996c:	sxtw	x9, w1
  409970:	umulh	x10, x9, x8
  409974:	mul	x9, x8, x9
  409978:	cmp	xzr, x10
  40997c:	cset	w8, ne  // ne = any
  409980:	csinv	x9, x9, xzr, eq  // eq = none
  409984:	str	x9, [x0]
  409988:	mov	w0, w8
  40998c:	ret
  409990:	stp	x29, x30, [sp, #-48]!
  409994:	stp	x22, x21, [sp, #16]
  409998:	stp	x20, x19, [sp, #32]
  40999c:	mov	x29, sp
  4099a0:	cbz	w2, 4099d0 <ferror@plt+0x7ff0>
  4099a4:	mov	w19, w2
  4099a8:	mov	w20, w1
  4099ac:	mov	x21, x0
  4099b0:	mov	w22, wzr
  4099b4:	mov	x0, x21
  4099b8:	mov	w1, w20
  4099bc:	sub	w19, w19, #0x1
  4099c0:	bl	409968 <ferror@plt+0x7f88>
  4099c4:	orr	w22, w0, w22
  4099c8:	cbnz	w19, 4099b4 <ferror@plt+0x7fd4>
  4099cc:	b	4099d4 <ferror@plt+0x7ff4>
  4099d0:	mov	w22, wzr
  4099d4:	mov	w0, w22
  4099d8:	ldp	x20, x19, [sp, #32]
  4099dc:	ldp	x22, x21, [sp, #16]
  4099e0:	ldp	x29, x30, [sp], #48
  4099e4:	ret
  4099e8:	sub	sp, sp, #0x60
  4099ec:	cmp	w2, #0x25
  4099f0:	stp	x29, x30, [sp, #16]
  4099f4:	str	x25, [sp, #32]
  4099f8:	stp	x24, x23, [sp, #48]
  4099fc:	stp	x22, x21, [sp, #64]
  409a00:	stp	x20, x19, [sp, #80]
  409a04:	add	x29, sp, #0x10
  409a08:	b.cs	409cb4 <ferror@plt+0x82d4>  // b.hs, b.nlast
  409a0c:	mov	x22, x4
  409a10:	mov	x19, x3
  409a14:	mov	w24, w2
  409a18:	mov	x21, x1
  409a1c:	mov	x20, x0
  409a20:	bl	4019c0 <__errno_location@plt>
  409a24:	mov	x23, x0
  409a28:	str	wzr, [x0]
  409a2c:	bl	4018b0 <__ctype_b_loc@plt>
  409a30:	ldr	x8, [x0]
  409a34:	mov	x10, x20
  409a38:	ldrb	w9, [x10], #1
  409a3c:	ldrh	w11, [x8, x9, lsl #1]
  409a40:	tbnz	w11, #13, 409a38 <ferror@plt+0x8058>
  409a44:	cmp	x21, #0x0
  409a48:	add	x8, x29, #0x18
  409a4c:	csel	x21, x8, x21, eq  // eq = none
  409a50:	cmp	w9, #0x2d
  409a54:	b.ne	409a7c <ferror@plt+0x809c>  // b.any
  409a58:	mov	w20, #0x4                   	// #4
  409a5c:	mov	w0, w20
  409a60:	ldp	x20, x19, [sp, #80]
  409a64:	ldp	x22, x21, [sp, #64]
  409a68:	ldp	x24, x23, [sp, #48]
  409a6c:	ldr	x25, [sp, #32]
  409a70:	ldp	x29, x30, [sp, #16]
  409a74:	add	sp, sp, #0x60
  409a78:	ret
  409a7c:	mov	x0, x20
  409a80:	mov	x1, x21
  409a84:	mov	w2, w24
  409a88:	bl	401820 <strtoumax@plt>
  409a8c:	str	x0, [sp, #8]
  409a90:	ldr	x25, [x21]
  409a94:	cmp	x25, x20
  409a98:	b.eq	409b40 <ferror@plt+0x8160>  // b.none
  409a9c:	ldr	w20, [x23]
  409aa0:	cbz	w20, 409ab0 <ferror@plt+0x80d0>
  409aa4:	cmp	w20, #0x22
  409aa8:	b.ne	409a58 <ferror@plt+0x8078>  // b.any
  409aac:	mov	w20, #0x1                   	// #1
  409ab0:	cbz	x22, 409b68 <ferror@plt+0x8188>
  409ab4:	ldrb	w23, [x25]
  409ab8:	cbz	w23, 409b74 <ferror@plt+0x8194>
  409abc:	mov	x0, x22
  409ac0:	mov	w1, w23
  409ac4:	bl	401910 <strchr@plt>
  409ac8:	cbz	x0, 409bc8 <ferror@plt+0x81e8>
  409acc:	sub	w8, w23, #0x45
  409ad0:	mov	w1, #0x400                 	// #1024
  409ad4:	cmp	w8, #0x2f
  409ad8:	mov	w24, #0x1                   	// #1
  409adc:	b.hi	409b90 <ferror@plt+0x81b0>  // b.pmore
  409ae0:	mov	w9, #0x1                   	// #1
  409ae4:	lsl	x8, x9, x8
  409ae8:	mov	x9, #0x8945                	// #35141
  409aec:	movk	x9, #0x30, lsl #16
  409af0:	movk	x9, #0x8144, lsl #32
  409af4:	tst	x8, x9
  409af8:	b.eq	409b90 <ferror@plt+0x81b0>  // b.none
  409afc:	mov	w1, #0x30                  	// #48
  409b00:	mov	x0, x22
  409b04:	bl	401910 <strchr@plt>
  409b08:	cbz	x0, 409b7c <ferror@plt+0x819c>
  409b0c:	ldrb	w8, [x25, #1]
  409b10:	cmp	w8, #0x42
  409b14:	b.eq	409b88 <ferror@plt+0x81a8>  // b.none
  409b18:	cmp	w8, #0x44
  409b1c:	b.eq	409b88 <ferror@plt+0x81a8>  // b.none
  409b20:	cmp	w8, #0x69
  409b24:	b.ne	409b7c <ferror@plt+0x819c>  // b.any
  409b28:	ldrb	w8, [x25, #2]
  409b2c:	mov	w9, #0x3                   	// #3
  409b30:	mov	w1, #0x400                 	// #1024
  409b34:	cmp	w8, #0x42
  409b38:	csinc	x24, x9, xzr, eq  // eq = none
  409b3c:	b	409b90 <ferror@plt+0x81b0>
  409b40:	cbz	x22, 409a58 <ferror@plt+0x8078>
  409b44:	ldrb	w1, [x25]
  409b48:	cbz	w1, 409a58 <ferror@plt+0x8078>
  409b4c:	mov	x0, x22
  409b50:	bl	401910 <strchr@plt>
  409b54:	cbz	x0, 409a58 <ferror@plt+0x8078>
  409b58:	mov	w8, #0x1                   	// #1
  409b5c:	mov	w20, wzr
  409b60:	str	x8, [sp, #8]
  409b64:	cbnz	x22, 409ab4 <ferror@plt+0x80d4>
  409b68:	ldr	x8, [sp, #8]
  409b6c:	str	x8, [x19]
  409b70:	b	409a5c <ferror@plt+0x807c>
  409b74:	mov	w0, w20
  409b78:	b	409ca4 <ferror@plt+0x82c4>
  409b7c:	mov	w1, #0x400                 	// #1024
  409b80:	mov	w24, #0x1                   	// #1
  409b84:	b	409b90 <ferror@plt+0x81b0>
  409b88:	mov	w1, #0x3e8                 	// #1000
  409b8c:	mov	w24, #0x2                   	// #2
  409b90:	sub	w8, w23, #0x42
  409b94:	cmp	w8, #0x35
  409b98:	b.hi	409bc8 <ferror@plt+0x81e8>  // b.pmore
  409b9c:	adrp	x9, 40b000 <ferror@plt+0x9620>
  409ba0:	add	x9, x9, #0xaf6
  409ba4:	adr	x10, 409bb8 <ferror@plt+0x81d8>
  409ba8:	ldrb	w11, [x9, x8]
  409bac:	add	x10, x10, x11, lsl #2
  409bb0:	mov	w0, wzr
  409bb4:	br	x10
  409bb8:	add	x0, sp, #0x8
  409bbc:	mov	w2, #0x3                   	// #3
  409bc0:	bl	409cfc <ferror@plt+0x831c>
  409bc4:	b	409c70 <ferror@plt+0x8290>
  409bc8:	ldr	x9, [sp, #8]
  409bcc:	mov	w8, wzr
  409bd0:	str	x9, [x19]
  409bd4:	orr	w9, w20, #0x2
  409bd8:	b	409c98 <ferror@plt+0x82b8>
  409bdc:	add	x0, sp, #0x8
  409be0:	mov	w2, #0x1                   	// #1
  409be4:	bl	409cfc <ferror@plt+0x831c>
  409be8:	b	409c70 <ferror@plt+0x8290>
  409bec:	add	x0, sp, #0x8
  409bf0:	mov	w2, #0x2                   	// #2
  409bf4:	bl	409cfc <ferror@plt+0x831c>
  409bf8:	b	409c70 <ferror@plt+0x8290>
  409bfc:	add	x0, sp, #0x8
  409c00:	mov	w2, #0x4                   	// #4
  409c04:	bl	409cfc <ferror@plt+0x831c>
  409c08:	b	409c70 <ferror@plt+0x8290>
  409c0c:	add	x0, sp, #0x8
  409c10:	mov	w1, #0x400                 	// #1024
  409c14:	b	409c6c <ferror@plt+0x828c>
  409c18:	add	x0, sp, #0x8
  409c1c:	mov	w2, #0x6                   	// #6
  409c20:	bl	409cfc <ferror@plt+0x831c>
  409c24:	b	409c70 <ferror@plt+0x8290>
  409c28:	add	x0, sp, #0x8
  409c2c:	mov	w2, #0x5                   	// #5
  409c30:	bl	409cfc <ferror@plt+0x831c>
  409c34:	b	409c70 <ferror@plt+0x8290>
  409c38:	add	x0, sp, #0x8
  409c3c:	mov	w2, #0x8                   	// #8
  409c40:	bl	409cfc <ferror@plt+0x831c>
  409c44:	b	409c70 <ferror@plt+0x8290>
  409c48:	add	x0, sp, #0x8
  409c4c:	mov	w2, #0x7                   	// #7
  409c50:	bl	409cfc <ferror@plt+0x831c>
  409c54:	b	409c70 <ferror@plt+0x8290>
  409c58:	add	x0, sp, #0x8
  409c5c:	mov	w1, #0x200                 	// #512
  409c60:	b	409c6c <ferror@plt+0x828c>
  409c64:	add	x0, sp, #0x8
  409c68:	mov	w1, #0x2                   	// #2
  409c6c:	bl	409cd4 <ferror@plt+0x82f4>
  409c70:	ldr	x8, [x21]
  409c74:	orr	w10, w0, w20
  409c78:	orr	w11, w10, #0x2
  409c7c:	add	x9, x8, x24
  409c80:	str	x9, [x21]
  409c84:	ldrb	w9, [x8, x24]
  409c88:	mov	w8, #0x1                   	// #1
  409c8c:	cmp	w9, #0x0
  409c90:	csel	w20, w10, w11, eq  // eq = none
  409c94:	mov	w9, #0x4                   	// #4
  409c98:	mov	w0, w20
  409c9c:	mov	w20, w9
  409ca0:	cbz	w8, 409a5c <ferror@plt+0x807c>
  409ca4:	ldr	x8, [sp, #8]
  409ca8:	mov	w20, w0
  409cac:	str	x8, [x19]
  409cb0:	b	409a5c <ferror@plt+0x807c>
  409cb4:	adrp	x0, 40b000 <ferror@plt+0x9620>
  409cb8:	adrp	x1, 40b000 <ferror@plt+0x9620>
  409cbc:	adrp	x3, 40b000 <ferror@plt+0x9620>
  409cc0:	add	x0, x0, #0xa6f
  409cc4:	add	x1, x1, #0xa95
  409cc8:	add	x3, x3, #0xb2c
  409ccc:	mov	w2, #0x54                  	// #84
  409cd0:	bl	4019b0 <__assert_fail@plt>
  409cd4:	ldr	x8, [x0]
  409cd8:	sxtw	x9, w1
  409cdc:	umulh	x10, x9, x8
  409ce0:	mul	x9, x8, x9
  409ce4:	cmp	xzr, x10
  409ce8:	cset	w8, ne  // ne = any
  409cec:	csinv	x9, x9, xzr, eq  // eq = none
  409cf0:	str	x9, [x0]
  409cf4:	mov	w0, w8
  409cf8:	ret
  409cfc:	stp	x29, x30, [sp, #-48]!
  409d00:	stp	x22, x21, [sp, #16]
  409d04:	stp	x20, x19, [sp, #32]
  409d08:	mov	x29, sp
  409d0c:	cbz	w2, 409d3c <ferror@plt+0x835c>
  409d10:	mov	w19, w2
  409d14:	mov	w20, w1
  409d18:	mov	x21, x0
  409d1c:	mov	w22, wzr
  409d20:	mov	x0, x21
  409d24:	mov	w1, w20
  409d28:	sub	w19, w19, #0x1
  409d2c:	bl	409cd4 <ferror@plt+0x82f4>
  409d30:	orr	w22, w0, w22
  409d34:	cbnz	w19, 409d20 <ferror@plt+0x8340>
  409d38:	b	409d40 <ferror@plt+0x8360>
  409d3c:	mov	w22, wzr
  409d40:	mov	w0, w22
  409d44:	ldp	x20, x19, [sp, #32]
  409d48:	ldp	x22, x21, [sp, #16]
  409d4c:	ldp	x29, x30, [sp], #48
  409d50:	ret
  409d54:	stp	x29, x30, [sp, #-16]!
  409d58:	mov	x8, x1
  409d5c:	mov	w1, #0x1                   	// #1
  409d60:	mov	w9, #0x1                   	// #1
  409d64:	mov	x29, sp
  409d68:	cbz	x0, 409d9c <ferror@plt+0x83bc>
  409d6c:	cbz	x8, 409d9c <ferror@plt+0x83bc>
  409d70:	umulh	x10, x8, x0
  409d74:	mov	x1, x8
  409d78:	mov	x9, x0
  409d7c:	cbz	x10, 409d9c <ferror@plt+0x83bc>
  409d80:	bl	4019c0 <__errno_location@plt>
  409d84:	mov	x8, x0
  409d88:	mov	w9, #0xc                   	// #12
  409d8c:	mov	x0, xzr
  409d90:	str	w9, [x8]
  409d94:	ldp	x29, x30, [sp], #16
  409d98:	ret
  409d9c:	mov	x0, x9
  409da0:	bl	4017c0 <calloc@plt>
  409da4:	ldp	x29, x30, [sp], #16
  409da8:	ret
  409dac:	stp	x29, x30, [sp, #-32]!
  409db0:	stp	x20, x19, [sp, #16]
  409db4:	mov	x29, sp
  409db8:	mov	x19, x0
  409dbc:	bl	4016e0 <fileno@plt>
  409dc0:	tbnz	w0, #31, 409e04 <ferror@plt+0x8424>
  409dc4:	mov	x0, x19
  409dc8:	bl	401990 <__freading@plt>
  409dcc:	cbz	w0, 409dec <ferror@plt+0x840c>
  409dd0:	mov	x0, x19
  409dd4:	bl	4016e0 <fileno@plt>
  409dd8:	mov	w2, #0x1                   	// #1
  409ddc:	mov	x1, xzr
  409de0:	bl	4016b0 <lseek@plt>
  409de4:	cmn	x0, #0x1
  409de8:	b.eq	409e10 <ferror@plt+0x8430>  // b.none
  409dec:	mov	x0, x19
  409df0:	bl	40a0fc <ferror@plt+0x871c>
  409df4:	cbz	w0, 409e10 <ferror@plt+0x8430>
  409df8:	bl	4019c0 <__errno_location@plt>
  409dfc:	ldr	w20, [x0]
  409e00:	b	409e14 <ferror@plt+0x8434>
  409e04:	mov	x0, x19
  409e08:	bl	401710 <fclose@plt>
  409e0c:	b	409e2c <ferror@plt+0x844c>
  409e10:	mov	w20, wzr
  409e14:	mov	x0, x19
  409e18:	bl	401710 <fclose@plt>
  409e1c:	cbz	w20, 409e2c <ferror@plt+0x844c>
  409e20:	bl	4019c0 <__errno_location@plt>
  409e24:	str	w20, [x0]
  409e28:	mov	w0, #0xffffffff            	// #-1
  409e2c:	ldp	x20, x19, [sp, #16]
  409e30:	ldp	x29, x30, [sp], #32
  409e34:	ret
  409e38:	sub	sp, sp, #0xe0
  409e3c:	stp	x29, x30, [sp, #208]
  409e40:	add	x29, sp, #0xd0
  409e44:	mov	x8, #0xffffffffffffffd0    	// #-48
  409e48:	mov	x9, sp
  409e4c:	sub	x10, x29, #0x50
  409e50:	movk	x8, #0xff80, lsl #32
  409e54:	add	x11, x29, #0x10
  409e58:	cmp	w1, #0xb
  409e5c:	add	x9, x9, #0x80
  409e60:	add	x10, x10, #0x30
  409e64:	stp	x2, x3, [x29, #-80]
  409e68:	stp	x4, x5, [x29, #-64]
  409e6c:	stp	x6, x7, [x29, #-48]
  409e70:	stp	q1, q2, [sp, #16]
  409e74:	stp	q3, q4, [sp, #48]
  409e78:	str	q0, [sp]
  409e7c:	stp	q5, q6, [sp, #80]
  409e80:	str	q7, [sp, #112]
  409e84:	stp	x9, x8, [x29, #-16]
  409e88:	stp	x11, x10, [x29, #-32]
  409e8c:	b.hi	409ee4 <ferror@plt+0x8504>  // b.pmore
  409e90:	mov	w8, #0x1                   	// #1
  409e94:	lsl	w8, w8, w1
  409e98:	mov	w9, #0x514                 	// #1300
  409e9c:	tst	w8, w9
  409ea0:	b.ne	409f18 <ferror@plt+0x8538>  // b.any
  409ea4:	mov	w9, #0xa0a                 	// #2570
  409ea8:	tst	w8, w9
  409eac:	b.ne	409f10 <ferror@plt+0x8530>  // b.any
  409eb0:	cbnz	w1, 409ee4 <ferror@plt+0x8504>
  409eb4:	ldursw	x8, [x29, #-8]
  409eb8:	tbz	w8, #31, 409ecc <ferror@plt+0x84ec>
  409ebc:	add	w9, w8, #0x8
  409ec0:	cmp	w9, #0x0
  409ec4:	stur	w9, [x29, #-8]
  409ec8:	b.le	409fdc <ferror@plt+0x85fc>
  409ecc:	ldur	x8, [x29, #-32]
  409ed0:	add	x9, x8, #0x8
  409ed4:	stur	x9, [x29, #-32]
  409ed8:	ldr	w1, [x8]
  409edc:	bl	409fe8 <ferror@plt+0x8608>
  409ee0:	b	409f44 <ferror@plt+0x8564>
  409ee4:	sub	w8, w1, #0x400
  409ee8:	cmp	w8, #0xa
  409eec:	b.hi	409f94 <ferror@plt+0x85b4>  // b.pmore
  409ef0:	mov	w9, #0x1                   	// #1
  409ef4:	lsl	w9, w9, w8
  409ef8:	mov	w10, #0x285                 	// #645
  409efc:	tst	w9, w10
  409f00:	b.ne	409f18 <ferror@plt+0x8538>  // b.any
  409f04:	mov	w10, #0x502                 	// #1282
  409f08:	tst	w9, w10
  409f0c:	b.eq	409f50 <ferror@plt+0x8570>  // b.none
  409f10:	bl	401940 <fcntl@plt>
  409f14:	b	409f44 <ferror@plt+0x8564>
  409f18:	ldursw	x8, [x29, #-8]
  409f1c:	tbz	w8, #31, 409f30 <ferror@plt+0x8550>
  409f20:	add	w9, w8, #0x8
  409f24:	cmp	w9, #0x0
  409f28:	stur	w9, [x29, #-8]
  409f2c:	b.le	409f88 <ferror@plt+0x85a8>
  409f30:	ldur	x8, [x29, #-32]
  409f34:	add	x9, x8, #0x8
  409f38:	stur	x9, [x29, #-32]
  409f3c:	ldr	w2, [x8]
  409f40:	bl	401940 <fcntl@plt>
  409f44:	ldp	x29, x30, [sp, #208]
  409f48:	add	sp, sp, #0xe0
  409f4c:	ret
  409f50:	cmp	w8, #0x6
  409f54:	b.ne	409f94 <ferror@plt+0x85b4>  // b.any
  409f58:	ldursw	x8, [x29, #-8]
  409f5c:	tbz	w8, #31, 409f70 <ferror@plt+0x8590>
  409f60:	add	w9, w8, #0x8
  409f64:	cmp	w9, #0x0
  409f68:	stur	w9, [x29, #-8]
  409f6c:	b.le	409fc4 <ferror@plt+0x85e4>
  409f70:	ldur	x8, [x29, #-32]
  409f74:	add	x9, x8, #0x8
  409f78:	stur	x9, [x29, #-32]
  409f7c:	ldr	w1, [x8]
  409f80:	bl	40a004 <ferror@plt+0x8624>
  409f84:	b	409f44 <ferror@plt+0x8564>
  409f88:	ldur	x9, [x29, #-24]
  409f8c:	add	x8, x9, x8
  409f90:	b	409f3c <ferror@plt+0x855c>
  409f94:	ldursw	x8, [x29, #-8]
  409f98:	tbz	w8, #31, 409fac <ferror@plt+0x85cc>
  409f9c:	add	w9, w8, #0x8
  409fa0:	cmp	w9, #0x0
  409fa4:	stur	w9, [x29, #-8]
  409fa8:	b.le	409fd0 <ferror@plt+0x85f0>
  409fac:	ldur	x8, [x29, #-32]
  409fb0:	add	x9, x8, #0x8
  409fb4:	stur	x9, [x29, #-32]
  409fb8:	ldr	x2, [x8]
  409fbc:	bl	401940 <fcntl@plt>
  409fc0:	b	409f44 <ferror@plt+0x8564>
  409fc4:	ldur	x9, [x29, #-24]
  409fc8:	add	x8, x9, x8
  409fcc:	b	409f7c <ferror@plt+0x859c>
  409fd0:	ldur	x9, [x29, #-24]
  409fd4:	add	x8, x9, x8
  409fd8:	b	409fb8 <ferror@plt+0x85d8>
  409fdc:	ldur	x9, [x29, #-24]
  409fe0:	add	x8, x9, x8
  409fe4:	b	409ed8 <ferror@plt+0x84f8>
  409fe8:	stp	x29, x30, [sp, #-16]!
  409fec:	mov	w2, w1
  409ff0:	mov	w1, wzr
  409ff4:	mov	x29, sp
  409ff8:	bl	401940 <fcntl@plt>
  409ffc:	ldp	x29, x30, [sp], #16
  40a000:	ret
  40a004:	stp	x29, x30, [sp, #-48]!
  40a008:	stp	x22, x21, [sp, #16]
  40a00c:	adrp	x22, 41c000 <ferror@plt+0x1a620>
  40a010:	ldr	w8, [x22, #1072]
  40a014:	stp	x20, x19, [sp, #32]
  40a018:	mov	w20, w1
  40a01c:	mov	w21, w0
  40a020:	mov	x29, sp
  40a024:	tbnz	w8, #31, 40a084 <ferror@plt+0x86a4>
  40a028:	mov	w1, #0x406                 	// #1030
  40a02c:	mov	w0, w21
  40a030:	mov	w2, w20
  40a034:	bl	401940 <fcntl@plt>
  40a038:	mov	w19, w0
  40a03c:	tbz	w0, #31, 40a074 <ferror@plt+0x8694>
  40a040:	bl	4019c0 <__errno_location@plt>
  40a044:	ldr	w8, [x0]
  40a048:	cmp	w8, #0x16
  40a04c:	b.ne	40a074 <ferror@plt+0x8694>  // b.any
  40a050:	mov	w0, w21
  40a054:	mov	w1, w20
  40a058:	bl	409fe8 <ferror@plt+0x8608>
  40a05c:	mov	w19, w0
  40a060:	tbnz	w0, #31, 40a07c <ferror@plt+0x869c>
  40a064:	mov	w8, #0xffffffff            	// #-1
  40a068:	str	w8, [x22, #1072]
  40a06c:	tbz	w19, #31, 40a098 <ferror@plt+0x86b8>
  40a070:	b	40a0e8 <ferror@plt+0x8708>
  40a074:	mov	w8, #0x1                   	// #1
  40a078:	str	w8, [x22, #1072]
  40a07c:	tbz	w19, #31, 40a098 <ferror@plt+0x86b8>
  40a080:	b	40a0e8 <ferror@plt+0x8708>
  40a084:	mov	w0, w21
  40a088:	mov	w1, w20
  40a08c:	bl	409fe8 <ferror@plt+0x8608>
  40a090:	mov	w19, w0
  40a094:	tbnz	w19, #31, 40a0e8 <ferror@plt+0x8708>
  40a098:	ldr	w8, [x22, #1072]
  40a09c:	cmn	w8, #0x1
  40a0a0:	b.ne	40a0e8 <ferror@plt+0x8708>  // b.any
  40a0a4:	mov	w1, #0x1                   	// #1
  40a0a8:	mov	w0, w19
  40a0ac:	bl	401940 <fcntl@plt>
  40a0b0:	tbnz	w0, #31, 40a0cc <ferror@plt+0x86ec>
  40a0b4:	orr	w2, w0, #0x1
  40a0b8:	mov	w1, #0x2                   	// #2
  40a0bc:	mov	w0, w19
  40a0c0:	bl	401940 <fcntl@plt>
  40a0c4:	cmn	w0, #0x1
  40a0c8:	b.ne	40a0e8 <ferror@plt+0x8708>  // b.any
  40a0cc:	bl	4019c0 <__errno_location@plt>
  40a0d0:	ldr	w21, [x0]
  40a0d4:	mov	x20, x0
  40a0d8:	mov	w0, w19
  40a0dc:	bl	4017f0 <close@plt>
  40a0e0:	mov	w19, #0xffffffff            	// #-1
  40a0e4:	str	w21, [x20]
  40a0e8:	mov	w0, w19
  40a0ec:	ldp	x20, x19, [sp, #32]
  40a0f0:	ldp	x22, x21, [sp, #16]
  40a0f4:	ldp	x29, x30, [sp], #48
  40a0f8:	ret
  40a0fc:	stp	x29, x30, [sp, #-32]!
  40a100:	str	x19, [sp, #16]
  40a104:	mov	x19, x0
  40a108:	mov	x29, sp
  40a10c:	cbz	x0, 40a124 <ferror@plt+0x8744>
  40a110:	mov	x0, x19
  40a114:	bl	401990 <__freading@plt>
  40a118:	cbz	w0, 40a124 <ferror@plt+0x8744>
  40a11c:	mov	x0, x19
  40a120:	bl	40a138 <ferror@plt+0x8758>
  40a124:	mov	x0, x19
  40a128:	bl	401960 <fflush@plt>
  40a12c:	ldr	x19, [sp, #16]
  40a130:	ldp	x29, x30, [sp], #32
  40a134:	ret
  40a138:	stp	x29, x30, [sp, #-16]!
  40a13c:	ldrb	w8, [x0, #1]
  40a140:	mov	x29, sp
  40a144:	tbz	w8, #0, 40a154 <ferror@plt+0x8774>
  40a148:	mov	w2, #0x1                   	// #1
  40a14c:	mov	x1, xzr
  40a150:	bl	40a15c <ferror@plt+0x877c>
  40a154:	ldp	x29, x30, [sp], #16
  40a158:	ret
  40a15c:	stp	x29, x30, [sp, #-48]!
  40a160:	str	x21, [sp, #16]
  40a164:	stp	x20, x19, [sp, #32]
  40a168:	ldp	x9, x8, [x0, #8]
  40a16c:	mov	w20, w2
  40a170:	mov	x19, x0
  40a174:	mov	x21, x1
  40a178:	cmp	x8, x9
  40a17c:	mov	x29, sp
  40a180:	b.ne	40a198 <ferror@plt+0x87b8>  // b.any
  40a184:	ldp	x9, x8, [x19, #32]
  40a188:	cmp	x8, x9
  40a18c:	b.ne	40a198 <ferror@plt+0x87b8>  // b.any
  40a190:	ldr	x8, [x19, #72]
  40a194:	cbz	x8, 40a1b8 <ferror@plt+0x87d8>
  40a198:	mov	x0, x19
  40a19c:	mov	x1, x21
  40a1a0:	mov	w2, w20
  40a1a4:	bl	4018c0 <fseeko@plt>
  40a1a8:	ldp	x20, x19, [sp, #32]
  40a1ac:	ldr	x21, [sp, #16]
  40a1b0:	ldp	x29, x30, [sp], #48
  40a1b4:	ret
  40a1b8:	mov	x0, x19
  40a1bc:	bl	4016e0 <fileno@plt>
  40a1c0:	mov	x1, x21
  40a1c4:	mov	w2, w20
  40a1c8:	bl	4016b0 <lseek@plt>
  40a1cc:	cmn	x0, #0x1
  40a1d0:	b.eq	40a1a8 <ferror@plt+0x87c8>  // b.none
  40a1d4:	ldr	w9, [x19]
  40a1d8:	mov	x8, x0
  40a1dc:	mov	w0, wzr
  40a1e0:	str	x8, [x19, #144]
  40a1e4:	and	w9, w9, #0xffffffef
  40a1e8:	str	w9, [x19]
  40a1ec:	b	40a1a8 <ferror@plt+0x87c8>
  40a1f0:	sub	sp, sp, #0x40
  40a1f4:	stp	x29, x30, [sp, #16]
  40a1f8:	add	x29, sp, #0x10
  40a1fc:	cmp	x0, #0x0
  40a200:	sub	x8, x29, #0x4
  40a204:	stp	x20, x19, [sp, #48]
  40a208:	csel	x20, x8, x0, eq  // eq = none
  40a20c:	mov	x0, x20
  40a210:	stp	x22, x21, [sp, #32]
  40a214:	mov	x22, x2
  40a218:	mov	x19, x1
  40a21c:	bl	401610 <mbrtowc@plt>
  40a220:	mov	x21, x0
  40a224:	cbz	x22, 40a248 <ferror@plt+0x8868>
  40a228:	cmn	x21, #0x2
  40a22c:	b.cc	40a248 <ferror@plt+0x8868>  // b.lo, b.ul, b.last
  40a230:	mov	w0, wzr
  40a234:	bl	40a474 <ferror@plt+0x8a94>
  40a238:	tbnz	w0, #0, 40a248 <ferror@plt+0x8868>
  40a23c:	ldrb	w8, [x19]
  40a240:	mov	w21, #0x1                   	// #1
  40a244:	str	w8, [x20]
  40a248:	mov	x0, x21
  40a24c:	ldp	x20, x19, [sp, #48]
  40a250:	ldp	x22, x21, [sp, #32]
  40a254:	ldp	x29, x30, [sp, #16]
  40a258:	add	sp, sp, #0x40
  40a25c:	ret
  40a260:	sub	w9, w0, #0x41
  40a264:	mov	w8, w0
  40a268:	cmp	w9, #0x39
  40a26c:	mov	w0, #0x1                   	// #1
  40a270:	b.hi	40a288 <ferror@plt+0x88a8>  // b.pmore
  40a274:	mov	w10, #0x1                   	// #1
  40a278:	lsl	x9, x10, x9
  40a27c:	tst	x9, #0x3ffffff03ffffff
  40a280:	b.eq	40a288 <ferror@plt+0x88a8>  // b.none
  40a284:	ret
  40a288:	sub	w8, w8, #0x30
  40a28c:	cmp	w8, #0xa
  40a290:	b.cc	40a284 <ferror@plt+0x88a4>  // b.lo, b.ul, b.last
  40a294:	mov	w0, wzr
  40a298:	ret
  40a29c:	sub	w8, w0, #0x41
  40a2a0:	cmp	w8, #0x39
  40a2a4:	b.hi	40a2b8 <ferror@plt+0x88d8>  // b.pmore
  40a2a8:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  40a2ac:	lsr	x8, x9, x8
  40a2b0:	and	w0, w8, #0x1
  40a2b4:	ret
  40a2b8:	mov	w0, wzr
  40a2bc:	ret
  40a2c0:	cmp	w0, #0x80
  40a2c4:	cset	w0, cc  // cc = lo, ul, last
  40a2c8:	ret
  40a2cc:	cmp	w0, #0x20
  40a2d0:	cset	w8, eq  // eq = none
  40a2d4:	cmp	w0, #0x9
  40a2d8:	cset	w9, eq  // eq = none
  40a2dc:	orr	w0, w8, w9
  40a2e0:	ret
  40a2e4:	mov	w8, w0
  40a2e8:	cmp	w0, #0x20
  40a2ec:	mov	w0, #0x1                   	// #1
  40a2f0:	b.cs	40a2f8 <ferror@plt+0x8918>  // b.hs, b.nlast
  40a2f4:	ret
  40a2f8:	cmp	w8, #0x7f
  40a2fc:	b.eq	40a2f4 <ferror@plt+0x8914>  // b.none
  40a300:	mov	w0, wzr
  40a304:	ret
  40a308:	sub	w8, w0, #0x30
  40a30c:	cmp	w8, #0xa
  40a310:	cset	w0, cc  // cc = lo, ul, last
  40a314:	ret
  40a318:	sub	w8, w0, #0x21
  40a31c:	cmp	w8, #0x5e
  40a320:	cset	w0, cc  // cc = lo, ul, last
  40a324:	ret
  40a328:	sub	w8, w0, #0x61
  40a32c:	cmp	w8, #0x1a
  40a330:	cset	w0, cc  // cc = lo, ul, last
  40a334:	ret
  40a338:	sub	w8, w0, #0x20
  40a33c:	cmp	w8, #0x5f
  40a340:	cset	w0, cc  // cc = lo, ul, last
  40a344:	ret
  40a348:	sub	w8, w0, #0x21
  40a34c:	cmp	w8, #0x5d
  40a350:	b.hi	40a374 <ferror@plt+0x8994>  // b.pmore
  40a354:	adrp	x9, 40b000 <ferror@plt+0x9620>
  40a358:	add	x9, x9, #0xb7b
  40a35c:	adr	x10, 40a370 <ferror@plt+0x8990>
  40a360:	ldrb	w11, [x9, x8]
  40a364:	add	x10, x10, x11, lsl #2
  40a368:	mov	w0, #0x1                   	// #1
  40a36c:	br	x10
  40a370:	ret
  40a374:	mov	w0, wzr
  40a378:	ret
  40a37c:	sub	w8, w0, #0x9
  40a380:	cmp	w8, #0x17
  40a384:	b.hi	40a39c <ferror@plt+0x89bc>  // b.pmore
  40a388:	mov	w9, #0x1f                  	// #31
  40a38c:	movk	w9, #0x80, lsl #16
  40a390:	lsr	w8, w9, w8
  40a394:	and	w0, w8, #0x1
  40a398:	ret
  40a39c:	mov	w0, wzr
  40a3a0:	ret
  40a3a4:	sub	w8, w0, #0x41
  40a3a8:	cmp	w8, #0x1a
  40a3ac:	cset	w0, cc  // cc = lo, ul, last
  40a3b0:	ret
  40a3b4:	sub	w8, w0, #0x30
  40a3b8:	cmp	w8, #0x36
  40a3bc:	b.hi	40a3d4 <ferror@plt+0x89f4>  // b.pmore
  40a3c0:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  40a3c4:	movk	x9, #0x3ff
  40a3c8:	lsr	x8, x9, x8
  40a3cc:	and	w0, w8, #0x1
  40a3d0:	ret
  40a3d4:	mov	w0, wzr
  40a3d8:	ret
  40a3dc:	sub	w8, w0, #0x41
  40a3e0:	add	w9, w0, #0x20
  40a3e4:	cmp	w8, #0x1a
  40a3e8:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  40a3ec:	ret
  40a3f0:	sub	w8, w0, #0x61
  40a3f4:	sub	w9, w0, #0x20
  40a3f8:	cmp	w8, #0x1a
  40a3fc:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  40a400:	ret
  40a404:	stp	x29, x30, [sp, #-48]!
  40a408:	str	x21, [sp, #16]
  40a40c:	stp	x20, x19, [sp, #32]
  40a410:	mov	x29, sp
  40a414:	mov	x20, x0
  40a418:	bl	4016c0 <__fpending@plt>
  40a41c:	mov	x19, x0
  40a420:	mov	x0, x20
  40a424:	bl	401680 <ferror_unlocked@plt>
  40a428:	mov	w21, w0
  40a42c:	mov	x0, x20
  40a430:	bl	409dac <ferror@plt+0x83cc>
  40a434:	cbz	w21, 40a458 <ferror@plt+0x8a78>
  40a438:	cbnz	w0, 40a444 <ferror@plt+0x8a64>
  40a43c:	bl	4019c0 <__errno_location@plt>
  40a440:	str	wzr, [x0]
  40a444:	mov	w0, #0xffffffff            	// #-1
  40a448:	ldp	x20, x19, [sp, #32]
  40a44c:	ldr	x21, [sp, #16]
  40a450:	ldp	x29, x30, [sp], #48
  40a454:	ret
  40a458:	cbz	w0, 40a448 <ferror@plt+0x8a68>
  40a45c:	cbnz	x19, 40a438 <ferror@plt+0x8a58>
  40a460:	bl	4019c0 <__errno_location@plt>
  40a464:	ldr	w8, [x0]
  40a468:	cmp	w8, #0x9
  40a46c:	csetm	w0, ne  // ne = any
  40a470:	b	40a448 <ferror@plt+0x8a68>
  40a474:	stp	x29, x30, [sp, #-32]!
  40a478:	mov	x1, xzr
  40a47c:	str	x19, [sp, #16]
  40a480:	mov	x29, sp
  40a484:	bl	4019d0 <setlocale@plt>
  40a488:	cbz	x0, 40a4b4 <ferror@plt+0x8ad4>
  40a48c:	adrp	x1, 40b000 <ferror@plt+0x9620>
  40a490:	add	x1, x1, #0xbd9
  40a494:	mov	x19, x0
  40a498:	bl	4018a0 <strcmp@plt>
  40a49c:	cbz	w0, 40a4bc <ferror@plt+0x8adc>
  40a4a0:	adrp	x1, 40b000 <ferror@plt+0x9620>
  40a4a4:	add	x1, x1, #0xbdb
  40a4a8:	mov	x0, x19
  40a4ac:	bl	4018a0 <strcmp@plt>
  40a4b0:	cbz	w0, 40a4bc <ferror@plt+0x8adc>
  40a4b4:	mov	w0, #0x1                   	// #1
  40a4b8:	b	40a4c0 <ferror@plt+0x8ae0>
  40a4bc:	mov	w0, wzr
  40a4c0:	ldr	x19, [sp, #16]
  40a4c4:	ldp	x29, x30, [sp], #32
  40a4c8:	ret
  40a4cc:	stp	x29, x30, [sp, #-16]!
  40a4d0:	mov	w0, #0xe                   	// #14
  40a4d4:	mov	x29, sp
  40a4d8:	bl	401720 <nl_langinfo@plt>
  40a4dc:	adrp	x8, 40b000 <ferror@plt+0x9620>
  40a4e0:	add	x8, x8, #0x7fd
  40a4e4:	cmp	x0, #0x0
  40a4e8:	csel	x8, x8, x0, eq  // eq = none
  40a4ec:	ldrb	w9, [x8]
  40a4f0:	adrp	x10, 40b000 <ferror@plt+0x9620>
  40a4f4:	add	x10, x10, #0xbe1
  40a4f8:	cmp	w9, #0x0
  40a4fc:	csel	x0, x10, x8, eq  // eq = none
  40a500:	ldp	x29, x30, [sp], #16
  40a504:	ret
  40a508:	stp	x29, x30, [sp, #-64]!
  40a50c:	mov	x29, sp
  40a510:	stp	x19, x20, [sp, #16]
  40a514:	adrp	x20, 41b000 <ferror@plt+0x19620>
  40a518:	add	x20, x20, #0xdf0
  40a51c:	stp	x21, x22, [sp, #32]
  40a520:	adrp	x21, 41b000 <ferror@plt+0x19620>
  40a524:	add	x21, x21, #0xde8
  40a528:	sub	x20, x20, x21
  40a52c:	mov	w22, w0
  40a530:	stp	x23, x24, [sp, #48]
  40a534:	mov	x23, x1
  40a538:	mov	x24, x2
  40a53c:	bl	4015d8 <mbrtowc@plt-0x38>
  40a540:	cmp	xzr, x20, asr #3
  40a544:	b.eq	40a570 <ferror@plt+0x8b90>  // b.none
  40a548:	asr	x20, x20, #3
  40a54c:	mov	x19, #0x0                   	// #0
  40a550:	ldr	x3, [x21, x19, lsl #3]
  40a554:	mov	x2, x24
  40a558:	add	x19, x19, #0x1
  40a55c:	mov	x1, x23
  40a560:	mov	w0, w22
  40a564:	blr	x3
  40a568:	cmp	x20, x19
  40a56c:	b.ne	40a550 <ferror@plt+0x8b70>  // b.any
  40a570:	ldp	x19, x20, [sp, #16]
  40a574:	ldp	x21, x22, [sp, #32]
  40a578:	ldp	x23, x24, [sp, #48]
  40a57c:	ldp	x29, x30, [sp], #64
  40a580:	ret
  40a584:	nop
  40a588:	ret
  40a58c:	nop
  40a590:	adrp	x2, 41c000 <ferror@plt+0x1a620>
  40a594:	mov	x1, #0x0                   	// #0
  40a598:	ldr	x2, [x2, #504]
  40a59c:	b	401690 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040a5a0 <.fini>:
  40a5a0:	stp	x29, x30, [sp, #-16]!
  40a5a4:	mov	x29, sp
  40a5a8:	ldp	x29, x30, [sp], #16
  40a5ac:	ret
