{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 16:04:26 2006 " "Info: Processing started: Mon Nov 20 16:04:26 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t51_elektor -c t51_elektor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off t51_elektor -c t51_elektor" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/altpll48.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/altpll48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll48-SYN " "Info: Found design unit 1: altpll48-SYN" {  } { { "../rtl/FPGA/altpll48.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/altpll48.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 altpll48 " "Info: Found entity 1: altpll48" {  } { { "../rtl/FPGA/altpll48.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/altpll48.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/rom_cyclone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/rom_cyclone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_cyclone-SYN " "Info: Found design unit 1: rom_cyclone-SYN" {  } { { "../rtl/FPGA/rom_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/rom_cyclone.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 rom_cyclone " "Info: Found entity 1: rom_cyclone" {  } { { "../rtl/FPGA/rom_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/rom_cyclone.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/xram_cyclone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/xram_cyclone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xram_cyclone-SYN " "Info: Found design unit 1: xram_cyclone-SYN" {  } { { "../rtl/FPGA/xram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/xram_cyclone.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 xram_cyclone " "Info: Found entity 1: xram_cyclone" {  } { { "../rtl/FPGA/xram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/xram_cyclone.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 PS2Keyboard " "Info: Found entity 1: PS2Keyboard" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2Keyboard-rtl " "Info: Found design unit 1: PS2Keyboard-rtl" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/InputSync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/InputSync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InputSync-rtl " "Info: Found design unit 1: InputSync-rtl" {  } { { "../rtl/FPGA/InputSync.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/InputSync.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 InputSync " "Info: Found entity 1: InputSync" {  } { { "../rtl/FPGA/InputSync.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/InputSync.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_Pack.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file ../rtl/T51_Pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Pack " "Info: Found design unit 1: T51_Pack" {  } { { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_Pack.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T51_Pack-body " "Info: Found design unit 2: T51_Pack-body" {  } { { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_Pack.vhd" 407 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_UART.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_UART-rtl " "Info: Found design unit 1: T51_UART-rtl" {  } { { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_UART.vhd" 81 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_UART " "Info: Found entity 1: T51_UART" {  } { { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_UART.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_ALU-rtl " "Info: Found design unit 1: T51_ALU-rtl" {  } { { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_ALU.vhd" 84 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_ALU " "Info: Found entity 1: T51_ALU" {  } { { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_ALU.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_Glue.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_Glue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Glue-rtl " "Info: Found design unit 1: T51_Glue-rtl" {  } { { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_Glue.vhd" 131 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_Glue " "Info: Found entity 1: T51_Glue" {  } { { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_Glue.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_MD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_MD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_MD-rtl " "Info: Found design unit 1: T51_MD-rtl" {  } { { "../rtl/T51_MD.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_MD.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_MD " "Info: Found entity 1: T51_MD" {  } { { "../rtl/T51_MD.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_MD.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_Port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_Port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Port-rtl " "Info: Found design unit 1: T51_Port-rtl" {  } { { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_Port.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_Port " "Info: Found entity 1: T51_Port" {  } { { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_Port.vhd" 55 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_RAM-rtl " "Info: Found design unit 1: T51_RAM-rtl" {  } { { "../rtl/T51_RAM.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_RAM.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_RAM " "Info: Found entity 1: T51_RAM" {  } { { "../rtl/T51_RAM.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_RAM.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_TC01.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_TC01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_TC01-rtl " "Info: Found design unit 1: T51_TC01-rtl" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_TC01.vhd" 84 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_TC01 " "Info: Found entity 1: T51_TC01" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_TC01.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_TC2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_TC2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_TC2-rtl " "Info: Found design unit 1: T51_TC2-rtl" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_TC2.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_TC2 " "Info: Found entity 1: T51_TC2" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51_TC2.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/iram_cyclone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/iram_cyclone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iram_cyclone-SYN " "Info: Found design unit 1: iram_cyclone-SYN" {  } { { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/iram_cyclone.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 iram_cyclone " "Info: Found entity 1: iram_cyclone" {  } { { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/iram_cyclone.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/T51_RAM_altera.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/T51_RAM_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_RAM_Altera-rtl " "Info: Found design unit 1: T51_RAM_Altera-rtl" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/T51_RAM_altera.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_RAM_Altera " "Info: Found entity 1: T51_RAM_Altera" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/T51_RAM_altera.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51-rtl " "Info: Found design unit 1: T51-rtl" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51.vhd" 91 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51 " "Info: Found entity 1: T51" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/T51.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/sevenseg_if.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/sevenseg_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_if-RTL " "Info: Found design unit 1: sevenseg_if-RTL" {  } { { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/sevenseg_if.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_if " "Info: Found entity 1: sevenseg_if" {  } { { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/sevenseg_if.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/T8052.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/T8052.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T8052-rtl " "Info: Found design unit 1: T8052-rtl" {  } { { "../rtl/FPGA/T8052.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/T8052.vhd" 95 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T8052 " "Info: Found entity 1: T8052" {  } { { "../rtl/FPGA/T8052.vhd" "" { Text "C:/altera/FPGA_course/ex22/rtl/FPGA/T8052.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/include/wishBoneBus_h.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../rtl/unitUSB/src/include/wishBoneBus_h.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/include/usbConstants_h.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../rtl/unitUSB/src/include/usbConstants_h.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/include/usbHostControl_h.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../rtl/unitUSB/src/include/usbHostControl_h.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/include/usbHostSlave_h.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../rtl/unitUSB/src/include/usbHostSlave_h.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/include/usbSerialInterfaceEngine_h.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../rtl/unitUSB/src/include/usbSerialInterfaceEngine_h.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/include/usbSlaveControl_h.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../rtl/unitUSB/src/include/usbSlaveControl_h.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/USBSlaveControlBI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/USBSlaveControlBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBSlaveControlBI " "Info: Found entity 1: USBSlaveControlBI" {  } { { "../rtl/unitUSB/src/slaveController/USBSlaveControlBI.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/slaveController/USBSlaveControlBI.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/endpMux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/endpMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 endpMux " "Info: Found entity 1: endpMux" {  } { { "../rtl/unitUSB/src/slaveController/endpMux.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/slaveController/endpMux.v" 95 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/fifoMux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/fifoMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoMux " "Info: Found entity 1: fifoMux" {  } { { "../rtl/unitUSB/src/slaveController/fifoMux.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/slaveController/fifoMux.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/sctxportarbiter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/sctxportarbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCTxPortArbiter " "Info: Found entity 1: SCTxPortArbiter" {  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/slavecontroller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/slavecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 slavecontroller " "Info: Found entity 1: slavecontroller" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/slaveController/slavecontroller.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveDirectControl " "Info: Found entity 1: slaveDirectControl" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/slaveGetpacket.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/slaveGetpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveGetPacket " "Info: Found entity 1: slaveGetPacket" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/slaveRxStatusMonitor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/slaveRxStatusMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveRxStatusMonitor " "Info: Found entity 1: slaveRxStatusMonitor" {  } { { "../rtl/unitUSB/src/slaveController/slaveRxStatusMonitor.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/slaveController/slaveRxStatusMonitor.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/slaveSendpacket.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/slaveSendpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveSendPacket " "Info: Found entity 1: slaveSendPacket" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/usbSlaveControl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/usbSlaveControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbSlaveControl " "Info: Found entity 1: usbSlaveControl" {  } { { "../rtl/unitUSB/src/slaveController/usbSlaveControl.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/slaveController/usbSlaveControl.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeUSBWireData " "Info: Found entity 1: writeUSBWireData" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/lineControlUpdate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/lineControlUpdate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lineControlUpdate " "Info: Found entity 1: lineControlUpdate" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/lineControlUpdate.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/serialInterfaceEngine/lineControlUpdate.v" 95 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" { { "Info" "ISGN_ENTITY_NAME" "1 processRxBit " "Info: Found entity 1: processRxBit" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" { { "Info" "ISGN_ENTITY_NAME" "1 processRxByte " "Info: Found entity 1: processRxByte" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" { { "Info" "ISGN_ENTITY_NAME" "1 processTxByte " "Info: Found entity 1: processTxByte" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" { { "Info" "ISGN_ENTITY_NAME" "1 readUSBWireData " "Info: Found entity 1: readUSBWireData" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" 93 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIEReceiver " "Info: Found entity 1: SIEReceiver" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIETransmitter " "Info: Found entity 1: SIETransmitter" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" { { "Info" "ISGN_ENTITY_NAME" "1 updateCRC5 " "Info: Found entity 1: updateCRC5" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/updateCRC16.v" { { "Info" "ISGN_ENTITY_NAME" "1 updateCRC16 " "Info: Found entity 1: updateCRC16" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC16.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/serialInterfaceEngine/updateCRC16.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbSerialInterfaceEngine " "Info: Found entity 1: usbSerialInterfaceEngine" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBTxWireArbiter " "Info: Found entity 1: USBTxWireArbiter" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostSlaveMux/hostSlaveMuxBI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostSlaveMux/hostSlaveMuxBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostSlaveMuxBI " "Info: Found entity 1: hostSlaveMuxBI" {  } { { "../rtl/unitUSB/src/hostSlaveMux/hostSlaveMuxBI.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/hostSlaveMux/hostSlaveMuxBI.v" 95 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostSlaveMux/hostSlaveMux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostSlaveMux/hostSlaveMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostSlaveMux " "Info: Found entity 1: hostSlaveMux" {  } { { "../rtl/unitUSB/src/hostSlaveMux/hostSlaveMux.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/hostSlaveMux/hostSlaveMux.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/USBHostControlBI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/USBHostControlBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBHostControlBI " "Info: Found entity 1: USBHostControlBI" {  } { { "../rtl/unitUSB/src/hostController/USBHostControlBI.v" "" { Text "C:/altera/FPGA_course/ex22/rtl/unitUSB/src/hostController/USBHostControlBI.v" 97 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/sr