Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 30 12:02:30 2022
| Host         : ecelwavw132407 running 64-bit major release  (build 9200)
| Command      : report_drc -file board_hex_to_7seg_drc_routed.rpt -pb board_hex_to_7seg_drc_routed.pb -rpx board_hex_to_7seg_drc_routed.rpx
| Design       : board_hex_to_7seg
| Device       : xc7a35ticpg236-1L
| Speed File   : -1L
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

