### Hi there ğŸ‘‹

<!--
**Yellow-feces/Yellow-feces** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->

#### ä½ å¥½ï¼Œæˆ‘æ˜¯Yellow-fecesï¼Œæ¥è‡ªä¸­å›½ï¼Œæˆ‘çš„å®¶ä¹¡åœ¨ç¦å»º

- ğŸ‘€ æˆ‘å¯¹è®¡ç®—æœºå¾ˆæœ‰çƒ­æƒ…ï¼Œç°åœ¨æ˜¯ä¸€åé«˜ä¸­å­¦ç”Ÿ
- ğŸŒ± æˆ‘æ­£åœ¨å­¦ä¹  FPGA Verilog Python C/C++
- ğŸ‘¯ æˆ‘åœ¨å¯»æ‰¾å¿—åŒé“åˆçš„ä¼™ä¼´
- ğŸ“« å¯ä»¥é€šè¿‡é‚®ç®±æ¥è”ç³»æˆ‘:2116893813@qq.com

![Anurag's GitHub stats](https://github-readme-stats.vercel.app/api?username=Yellow-feces&show_icons=true&theme=radical&hide=contribs,prs&count_private=true&include_all_commits=true&hide_border=tree&locale=cn)

![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=Yellow-feces&hide=HTML,Tcl,Shell,javascript,VHDL,V,SystemVerilog&langs_count=10&theme=radical&locale=cn&include_all_commits=tree&hide_border=tree)

