Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Sep  3 23:47:31 2017
| Host         : timbox running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file factorise_control_sets_placed.rpt
| Design       : factorise
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   453 |
| Unused register locations in slices containing registers |   930 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             287 |          170 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             108 |           72 |
| Yes          | No                    | No                     |            8484 |         1907 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2071 |          854 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|           Clock Signal          |                        Enable Signal                        |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+---------------------------------+-------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                  |                                                             | GEN_DivTest[22].DivTestX/s_perfect__2       |                1 |              1 |
|  UART_send_now_mux/v_state2_out |                                                             |                                             |                1 |              1 |
|  UART_din_mux/v_state2_out      |                                                             |                                             |                1 |              1 |
|  clk_IBUF_BUFG                  |                                                             | GEN_DivTest[49].DivTestX/s_perfect__5       |                1 |              1 |
|  clk_IBUF_BUFG                  |                                                             | GEN_DivTest[35].DivTestX/s_perfect__6       |                1 |              1 |
|  clk_IBUF_BUFG                  | GEN_DivTest[25].DivTestX/FSM_onehot_v_state[3]_i_1__30_n_0  | GEN_DivTest[19].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[32].DivTestX/FSM_onehot_v_state[3]_i_1__21_n_0  | GEN_DivTest[26].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[35].DivTestX/FSM_onehot_v_state[3]_i_2__64_n_0  | GEN_DivTest[35].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[36].DivTestX/FSM_onehot_v_state[3]_i_1__62_n_0  | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[4].DivTestX/FSM_onehot_v_state[3]_i_1__2_n_0    | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[18].DivTestX/FSM_onehot_v_state[3]_i_1__28_n_0  | GEN_DivTest[19].DivTestX/in2                |                3 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[33].DivTestX/FSM_onehot_v_state[3]_i_1__65_n_0  | GEN_DivTest[35].DivTestX/in2                |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[19].DivTestX/FSM_onehot_v_state[3]_i_2__28_n_0  | GEN_DivTest[19].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[14].DivTestX/FSM_onehot_v_state[3]_i_1__11_n_0  | GEN_DivTest[10].DivTestX/in2                |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[0].DivTestX/FSM_onehot_v_state[3]_i_1__5_n_0    | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[48].DivTestX/FSM_onehot_v_state[3]_i_1__50_n_0  | GEN_DivTest[49].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[16].DivTestX/FSM_onehot_v_state[3]_i_1__13_n_0  | GEN_DivTest[10].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[23].DivTestX/FSM_onehot_v_state[3]_i_1__23_n_0  | GEN_DivTest[26].DivTestX/in2                |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[61].DivTestX/FSM_onehot_v_state[3]_i_1__33_n_0  | GEN_DivTest[59].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[30].DivTestX/FSM_onehot_v_state[3]_i_1__19_n_0  | GEN_DivTest[26].DivTestX/in2                |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[29].DivTestX/FSM_onehot_v_state[3]_i_1__18_n_0  | GEN_DivTest[26].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[13].DivTestX/FSM_onehot_v_state[3]_i_1__10_n_0  | GEN_DivTest[10].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[49].DivTestX/FSM_onehot_v_state[3]_i_2__50_n_0  | GEN_DivTest[49].DivTestX/in2                |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[20].DivTestX/FSM_onehot_v_state[3]_i_1__25_n_0  | GEN_DivTest[22].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[10].DivTestX/FSM_onehot_v_state[3]_i_2__8_n_0   | GEN_DivTest[10].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[52].DivTestX/FSM_onehot_v_state[3]_i_1__46_n_0  | GEN_DivTest[58].DivTestX/SS[0]              |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[38].DivTestX/FSM_onehot_v_state[3]_i_1__60_n_0  | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[1].DivTestX/FSM_onehot_v_state[3]_i_1__6_n_0    | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[37].DivTestX/FSM_onehot_v_state[3]_i_1__61_n_0  | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[12].DivTestX/FSM_onehot_v_state[3]_i_1__9_n_0   | GEN_DivTest[10].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[43].DivTestX/FSM_onehot_v_state[3]_i_1__55_n_0  | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[21].DivTestX/FSM_onehot_v_state[3]_i_1__26_n_0  | GEN_DivTest[22].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[60].DivTestX/FSM_onehot_v_state[3]_i_1__32_n_0  | GEN_DivTest[59].DivTestX/in2                |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[65].DivTestX/FSM_onehot_v_state[3]_i_1__37_n_0  | GEN_DivTest[59].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[27].DivTestX/FSM_onehot_v_state[3]_i_1__16_n_0  | GEN_DivTest[26].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[51].DivTestX/FSM_onehot_v_state[3]_i_1__47_n_0  | GEN_DivTest[58].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[44].DivTestX/FSM_onehot_v_state[3]_i_1__54_n_0  | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[11].DivTestX/FSM_onehot_v_state[3]_i_1__8_n_0   | GEN_DivTest[10].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[41].DivTestX/FSM_onehot_v_state[3]_i_1__57_n_0  | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[28].DivTestX/FSM_onehot_v_state[3]_i_1__17_n_0  | GEN_DivTest[26].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[39].DivTestX/FSM_onehot_v_state[3]_i_1__59_n_0  | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[59].DivTestX/FSM_onehot_v_state[3]_i_2__32_n_0  | GEN_DivTest[59].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[3].DivTestX/FSM_onehot_v_state[3]_i_1__3_n_0    | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[40].DivTestX/FSM_onehot_v_state[3]_i_1__58_n_0  | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[66].DivTestX/FSM_onehot_v_state[3]_i_1__38_n_0  | GEN_DivTest[59].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[45].DivTestX/FSM_onehot_v_state[3]_i_1__53_n_0  | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[2].DivTestX/FSM_onehot_v_state[3]_i_1__4_n_0    | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[58].DivTestX/FSM_onehot_v_state[3]_i_2__41_n_0  | GEN_DivTest[58].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[7].DivTestX/FSM_onehot_v_state[3]_i_1_n_0       | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[63].DivTestX/FSM_onehot_v_state[3]_i_1__35_n_0  | GEN_DivTest[59].DivTestX/in2                |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[24].DivTestX/FSM_onehot_v_state[3]_i_1__22_n_0  | GEN_DivTest[26].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[5].DivTestX/FSM_onehot_v_state[3]_i_1__1_n_0    | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[46].DivTestX/FSM_onehot_v_state[3]_i_2__53_n_0  | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[57].DivTestX/FSM_onehot_v_state[3]_i_1__41_n_0  | GEN_DivTest[58].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[64].DivTestX/FSM_onehot_v_state[3]_i_1__36_n_0  | GEN_DivTest[59].DivTestX/in2                |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[42].DivTestX/FSM_onehot_v_state[3]_i_1__56_n_0  | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[17].DivTestX/FSM_onehot_v_state[3]_i_1__29_n_0  | GEN_DivTest[19].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[26].DivTestX/FSM_onehot_v_state[3]_i_2__16_n_0  | GEN_DivTest[26].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[56].DivTestX/FSM_onehot_v_state[3]_i_1__42_n_0  | GEN_DivTest[58].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[55].DivTestX/FSM_onehot_v_state[3]_i_1__43_n_0  | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[50].DivTestX/FSM_onehot_v_state[3]_i_1__48_n_0  | GEN_DivTest[58].DivTestX/SS[0]              |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[31].DivTestX/FSM_onehot_v_state[3]_i_1__20_n_0  | GEN_DivTest[26].DivTestX/in2                |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[22].DivTestX/FSM_onehot_v_state[3]_i_2__25_n_0  | GEN_DivTest[22].DivTestX/in2                |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[47].DivTestX/FSM_onehot_v_state[3]_i_1__51_n_0  | GEN_DivTest[49].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[34].DivTestX/FSM_onehot_v_state[3]_i_1__64_n_0  | GEN_DivTest[35].DivTestX/in2                |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[6].DivTestX/FSM_onehot_v_state[3]_i_1__0_n_0    | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[54].DivTestX/FSM_onehot_v_state[3]_i_1__44_n_0  | GEN_DivTest[58].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[67].DivTestX/FSM_onehot_v_state[3]_i_1__39_n_0  | GEN_DivTest[59].DivTestX/in2                |                3 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[15].DivTestX/FSM_onehot_v_state[3]_i_1__12_n_0  | GEN_DivTest[10].DivTestX/in2                |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[8].DivTestX/FSM_onehot_v_state[3]_i_2_n_0       | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[9].DivTestX/FSM_onehot_v_state[3]_i_1__14_n_0   | GEN_DivTest[10].DivTestX/in2                |                2 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[62].DivTestX/FSM_onehot_v_state[3]_i_1__34_n_0  | GEN_DivTest[59].DivTestX/in2                |                1 |              3 |
|  clk_IBUF_BUFG                  | GEN_DivTest[53].DivTestX/FSM_onehot_v_state[3]_i_1__45_n_0  | GEN_DivTest[58].DivTestX/SS[0]              |                2 |              3 |
|  clk_IBUF_BUFG                  |                                                             | GEN_DivTest[19].DivTestX/s_perfect__3       |                2 |              4 |
|  clk_IBUF_BUFG                  |                                                             | s_sendresult_mux_priority_i_1_n_0           |                4 |              4 |
|  clk_IBUF_BUFG                  | readinput_i/s_rd_ramaddr                                    | readinput_i/s_rd_ramaddr[4]_i_1_n_0         |                1 |              5 |
|  clk_IBUF_BUFG                  | readinput_i/s_sendresult_message_reg[1]                     | readinput_i/s_sendresult_message_reg[1]_0   |                3 |              5 |
|  clk_IBUF_BUFG                  | readinput_i/s_wr_ramaddr[4]_i_1_n_0                         | begin_process                               |                1 |              5 |
|  clk_IBUF_BUFG                  | sendmessage_i/E[0]                                          |                                             |                4 |              5 |
|  clk_IBUF_BUFG                  | GEN_DivTest[40].DivTestX/s_top_shift[5]_i_1__59_n_0         | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[43].DivTestX/s_bottom_shift[5]_i_1__56_n_0      | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[43].DivTestX/s_iterations_needed[5]_i_1__56_n_0 | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[43].DivTestX/s_top_shift[5]_i_1__56_n_0         | GEN_DivTest[46].DivTestX/SS[0]              |                1 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[42].DivTestX/s_bottom_shift[5]_i_1__57_n_0      | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[42].DivTestX/s_iterations_needed[5]_i_1__57_n_0 | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[42].DivTestX/s_top_shift[5]_i_1__57_n_0         | GEN_DivTest[46].DivTestX/SS[0]              |                1 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[49].DivTestX/s_iterations_needed[5]_i_1__50_n_0 | GEN_DivTest[49].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[52].DivTestX/s_bottom_shift[5]_i_1__47_n_0      | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[49].DivTestX/s_top_shift[5]_i_1__50_n_0         | GEN_DivTest[49].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[49].DivTestX/sel__5                             | GEN_DivTest[49].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[48].DivTestX/s_bottom_shift[5]_i_1__51_n_0      | GEN_DivTest[49].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[51].DivTestX/s_bottom_shift[5]_i_1__48_n_0      | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[48].DivTestX/s_iterations_needed[5]_i_1__51_n_0 | GEN_DivTest[49].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[48].DivTestX/s_top_shift[5]_i_1__51_n_0         | GEN_DivTest[49].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[51].DivTestX/s_top_shift[5]_i_1__48_n_0         | GEN_DivTest[58].DivTestX/SS[0]              |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[51].DivTestX/s_iterations_needed[5]_i_1__48_n_0 | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[0].DivTestX/s_bottom_shift[5]_i_1__6_n_0        | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[23].DivTestX/s_bottom_shift[5]_i_1__24_n_0      | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[0].DivTestX/s_iterations_needed[5]_i_1__6_n_0   | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[0].DivTestX/s_top_shift[5]_i_1__6_n_0           | GEN_DivTest[8].DivTestX/SS[0]               |                1 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[16].DivTestX/s_iterations_needed[5]_i_1__14_n_0 | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[1].DivTestX/s_iterations_needed[5]_i_1__7_n_0   | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[1].DivTestX/s_top_shift[5]_i_1__7_n_0           | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[1].DivTestX/s_bottom_shift[5]_i_1__7_n_0        | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[50].DivTestX/s_bottom_shift[5]_i_1__49_n_0      | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[23].DivTestX/s_iterations_needed[5]_i_1__24_n_0 | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[58].DivTestX/s_iterations_needed[5]_i_1__41_n_0 | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[58].DivTestX/s_top_shift[5]_i_1__41_n_0         | GEN_DivTest[58].DivTestX/SS[0]              |                1 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[58].DivTestX/sel__4                             | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[50].DivTestX/s_iterations_needed[5]_i_1__49_n_0 | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[57].DivTestX/s_bottom_shift[5]_i_1__42_n_0      | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[23].DivTestX/s_top_shift[5]_i_1__24_n_0         | GEN_DivTest[26].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[57].DivTestX/s_iterations_needed[5]_i_1__42_n_0 | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[57].DivTestX/s_top_shift[5]_i_1__42_n_0         | GEN_DivTest[58].DivTestX/SS[0]              |                1 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[50].DivTestX/s_top_shift[5]_i_1__49_n_0         | GEN_DivTest[58].DivTestX/SS[0]              |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[56].DivTestX/s_bottom_shift[5]_i_1__43_n_0      | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[56].DivTestX/s_iterations_needed[5]_i_1__43_n_0 | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[56].DivTestX/s_top_shift[5]_i_1__43_n_0         | GEN_DivTest[58].DivTestX/SS[0]              |                1 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[6].DivTestX/s_bottom_shift[5]_i_1__1_n_0        | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[6].DivTestX/s_iterations_needed[5]_i_1__1_n_0   | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[6].DivTestX/s_top_shift[5]_i_1__1_n_0           | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[55].DivTestX/s_bottom_shift[5]_i_1__44_n_0      | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[55].DivTestX/s_iterations_needed[5]_i_1__44_n_0 | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[55].DivTestX/s_top_shift[5]_i_1__44_n_0         | GEN_DivTest[58].DivTestX/SS[0]              |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[54].DivTestX/s_bottom_shift[5]_i_1__45_n_0      | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[54].DivTestX/s_iterations_needed[5]_i_1__45_n_0 | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[54].DivTestX/s_top_shift[5]_i_1__45_n_0         | GEN_DivTest[58].DivTestX/SS[0]              |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[52].DivTestX/s_iterations_needed[5]_i_1__47_n_0 | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[52].DivTestX/s_top_shift[5]_i_1__47_n_0         | GEN_DivTest[58].DivTestX/SS[0]              |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[53].DivTestX/s_bottom_shift[5]_i_1__46_n_0      | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[16].DivTestX/s_top_shift[5]_i_1__14_n_0         | GEN_DivTest[10].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[53].DivTestX/s_iterations_needed[5]_i_1__46_n_0 | GEN_DivTest[58].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[53].DivTestX/s_top_shift[5]_i_1__46_n_0         | GEN_DivTest[58].DivTestX/SS[0]              |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[13].DivTestX/s_bottom_shift[5]_i_1__11_n_0      | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[22].DivTestX/s_iterations_needed[5]_i_1__25_n_0 | GEN_DivTest[22].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[13].DivTestX/s_iterations_needed[5]_i_1__11_n_0 | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[13].DivTestX/s_top_shift[5]_i_1__11_n_0         | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[12].DivTestX/s_bottom_shift[5]_i_1__10_n_0      | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[22].DivTestX/s_top_shift[5]_i_1__25_n_0         | GEN_DivTest[22].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[12].DivTestX/s_iterations_needed[5]_i_1__10_n_0 | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[12].DivTestX/s_top_shift[5]_i_1__10_n_0         | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[11].DivTestX/s_bottom_shift[5]_i_1__9_n_0       | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[22].DivTestX/sel__2                             | GEN_DivTest[22].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[11].DivTestX/s_iterations_needed[5]_i_1__9_n_0  | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[11].DivTestX/s_top_shift[5]_i_1__9_n_0          | GEN_DivTest[10].DivTestX/in2                |                1 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[10].DivTestX/s_iterations_needed[5]_i_1__8_n_0  | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[10].DivTestX/s_top_shift[5]_i_1__8_n_0          | GEN_DivTest[10].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[10].DivTestX/sel__0                             | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[7].DivTestX/s_bottom_shift[5]_i_1__0_n_0        | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[21].DivTestX/s_bottom_shift[5]_i_1__27_n_0      | GEN_DivTest[22].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[7].DivTestX/s_iterations_needed[5]_i_1__0_n_0   | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[7].DivTestX/s_top_shift[5]_i_1__0_n_0           | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[62].DivTestX/s_iterations_needed[5]_i_1__35_n_0 | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[62].DivTestX/s_top_shift[5]_i_1__35_n_0         | GEN_DivTest[59].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[63].DivTestX/s_bottom_shift[5]_i_1__36_n_0      | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[63].DivTestX/s_iterations_needed[5]_i_1__36_n_0 | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[63].DivTestX/s_top_shift[5]_i_1__36_n_0         | GEN_DivTest[59].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[61].DivTestX/s_bottom_shift[5]_i_1__34_n_0      | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[21].DivTestX/s_iterations_needed[5]_i_1__27_n_0 | GEN_DivTest[22].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[61].DivTestX/s_iterations_needed[5]_i_1__34_n_0 | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[61].DivTestX/s_top_shift[5]_i_1__34_n_0         | GEN_DivTest[59].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[62].DivTestX/s_bottom_shift[5]_i_1__35_n_0      | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[60].DivTestX/s_bottom_shift[5]_i_1__33_n_0      | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[21].DivTestX/s_top_shift[5]_i_1__27_n_0         | GEN_DivTest[22].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[60].DivTestX/s_iterations_needed[5]_i_1__33_n_0 | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[60].DivTestX/s_top_shift[5]_i_1__33_n_0         | GEN_DivTest[59].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[59].DivTestX/s_iterations_needed[5]_i_1__32_n_0 | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[59].DivTestX/sel__7                             | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[65].DivTestX/s_bottom_shift[5]_i_1__38_n_0      | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[65].DivTestX/s_iterations_needed[5]_i_1__38_n_0 | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[65].DivTestX/s_top_shift[5]_i_1__38_n_0         | GEN_DivTest[59].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[64].DivTestX/s_bottom_shift[5]_i_1__37_n_0      | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[20].DivTestX/s_bottom_shift[5]_i_1__26_n_0      | GEN_DivTest[22].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[64].DivTestX/s_iterations_needed[5]_i_1__37_n_0 | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[64].DivTestX/s_top_shift[5]_i_1__37_n_0         | GEN_DivTest[59].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[9].DivTestX/s_bottom_shift[5]_i_1__15_n_0       | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[9].DivTestX/s_iterations_needed[5]_i_1__15_n_0  | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[9].DivTestX/s_top_shift[5]_i_1__15_n_0          | GEN_DivTest[10].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[32].DivTestX/s_iterations_needed[5]_i_1__22_n_0 | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[8].DivTestX/s_iterations_needed[5]_i_1_n_0      | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[8].DivTestX/s_top_shift[5]_i_1_n_0              | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[8].DivTestX/sel                                 | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[67].DivTestX/s_bottom_shift[5]_i_1__40_n_0      | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[20].DivTestX/s_iterations_needed[5]_i_1__26_n_0 | GEN_DivTest[22].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[67].DivTestX/s_iterations_needed[5]_i_1__40_n_0 | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[67].DivTestX/s_top_shift[5]_i_1__40_n_0         | GEN_DivTest[59].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[66].DivTestX/s_bottom_shift[5]_i_1__39_n_0      | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[20].DivTestX/s_top_shift[5]_i_1__26_n_0         | GEN_DivTest[22].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[66].DivTestX/s_iterations_needed[5]_i_1__39_n_0 | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[66].DivTestX/s_top_shift[5]_i_1__39_n_0         | GEN_DivTest[59].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[59].DivTestX/s_top_shift[5]_i_1__32_n_0         | GEN_DivTest[59].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[17].DivTestX/s_bottom_shift[5]_i_1__30_n_0      | GEN_DivTest[19].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[24].DivTestX/s_iterations_needed[5]_i_1__23_n_0 | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[24].DivTestX/s_top_shift[5]_i_1__23_n_0         | GEN_DivTest[26].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[14].DivTestX/s_bottom_shift[5]_i_1__12_n_0      | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[14].DivTestX/s_iterations_needed[5]_i_1__12_n_0 | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[14].DivTestX/s_top_shift[5]_i_1__12_n_0         | GEN_DivTest[10].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[15].DivTestX/s_bottom_shift[5]_i_1__13_n_0      | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[15].DivTestX/s_iterations_needed[5]_i_1__13_n_0 | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[15].DivTestX/s_top_shift[5]_i_1__13_n_0         | GEN_DivTest[10].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[2].DivTestX/s_bottom_shift[5]_i_1__5_n_0        | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[2].DivTestX/s_iterations_needed[5]_i_1__5_n_0   | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[2].DivTestX/s_top_shift[5]_i_1__5_n_0           | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[16].DivTestX/s_bottom_shift[5]_i_1__14_n_0      | GEN_DivTest[10].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[19].DivTestX/s_iterations_needed[5]_i_1__28_n_0 | GEN_DivTest[19].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[19].DivTestX/s_top_shift[5]_i_1__28_n_0         | GEN_DivTest[19].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[19].DivTestX/sel__3                             | GEN_DivTest[19].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[17].DivTestX/s_iterations_needed[5]_i_1__30_n_0 | GEN_DivTest[19].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[17].DivTestX/s_top_shift[5]_i_1__30_n_0         | GEN_DivTest[19].DivTestX/in2                |                1 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[18].DivTestX/s_bottom_shift[5]_i_1__29_n_0      | GEN_DivTest[19].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[18].DivTestX/s_iterations_needed[5]_i_1__29_n_0 | GEN_DivTest[19].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[18].DivTestX/s_top_shift[5]_i_1__29_n_0         | GEN_DivTest[19].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[39].DivTestX/s_bottom_shift[5]_i_1__60_n_0      | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[39].DivTestX/s_iterations_needed[5]_i_1__60_n_0 | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[39].DivTestX/s_top_shift[5]_i_1__60_n_0         | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[38].DivTestX/s_bottom_shift[5]_i_1__61_n_0      | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[38].DivTestX/s_iterations_needed[5]_i_1__61_n_0 | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[38].DivTestX/s_top_shift[5]_i_1__61_n_0         | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[37].DivTestX/s_bottom_shift[5]_i_1__62_n_0      | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[37].DivTestX/s_iterations_needed[5]_i_1__62_n_0 | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[37].DivTestX/s_top_shift[5]_i_1__62_n_0         | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[24].DivTestX/s_bottom_shift[5]_i_1__23_n_0      | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[32].DivTestX/s_bottom_shift[5]_i_1__22_n_0      | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[32].DivTestX/s_top_shift[5]_i_1__22_n_0         | GEN_DivTest[26].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[33].DivTestX/s_bottom_shift[5]_i_1__66_n_0      | GEN_DivTest[35].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[31].DivTestX/s_bottom_shift[5]_i_1__21_n_0      | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[31].DivTestX/s_iterations_needed[5]_i_1__21_n_0 | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[31].DivTestX/s_top_shift[5]_i_1__21_n_0         | GEN_DivTest[26].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[30].DivTestX/s_bottom_shift[5]_i_1__20_n_0      | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[30].DivTestX/s_iterations_needed[5]_i_1__20_n_0 | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[30].DivTestX/s_top_shift[5]_i_1__20_n_0         | GEN_DivTest[26].DivTestX/in2                |                1 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[3].DivTestX/s_bottom_shift[5]_i_1__4_n_0        | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[3].DivTestX/s_iterations_needed[5]_i_1__4_n_0   | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[3].DivTestX/s_top_shift[5]_i_1__4_n_0           | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[25].DivTestX/s_bottom_shift[5]_i_1__31_n_0      | GEN_DivTest[19].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[25].DivTestX/s_iterations_needed[5]_i_1__31_n_0 | GEN_DivTest[19].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[25].DivTestX/s_top_shift[5]_i_1__31_n_0         | GEN_DivTest[19].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[27].DivTestX/s_bottom_shift[5]_i_1__17_n_0      | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[27].DivTestX/s_iterations_needed[5]_i_1__17_n_0 | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[27].DivTestX/s_top_shift[5]_i_1__17_n_0         | GEN_DivTest[26].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[26].DivTestX/s_iterations_needed[5]_i_1__16_n_0 | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[26].DivTestX/s_top_shift[5]_i_1__16_n_0         | GEN_DivTest[26].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[26].DivTestX/sel__1                             | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[28].DivTestX/s_bottom_shift[5]_i_1__18_n_0      | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[28].DivTestX/s_iterations_needed[5]_i_1__18_n_0 | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[28].DivTestX/s_top_shift[5]_i_1__18_n_0         | GEN_DivTest[26].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[29].DivTestX/s_bottom_shift[5]_i_1__19_n_0      | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[29].DivTestX/s_iterations_needed[5]_i_1__19_n_0 | GEN_DivTest[26].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[29].DivTestX/s_top_shift[5]_i_1__19_n_0         | GEN_DivTest[26].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[36].DivTestX/s_bottom_shift[5]_i_1__63_n_0      | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[36].DivTestX/s_top_shift[5]_i_1__63_n_0         | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[4].DivTestX/s_bottom_shift[5]_i_1__3_n_0        | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[4].DivTestX/s_iterations_needed[5]_i_1__3_n_0   | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[4].DivTestX/s_top_shift[5]_i_1__3_n_0           | GEN_DivTest[8].DivTestX/SS[0]               |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[34].DivTestX/s_iterations_needed[5]_i_1__65_n_0 | GEN_DivTest[35].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[34].DivTestX/s_top_shift[5]_i_1__65_n_0         | GEN_DivTest[35].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[35].DivTestX/s_iterations_needed[5]_i_1__64_n_0 | GEN_DivTest[35].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[35].DivTestX/s_top_shift[5]_i_1__64_n_0         | GEN_DivTest[35].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[35].DivTestX/sel__6                             | GEN_DivTest[35].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[33].DivTestX/s_iterations_needed[5]_i_1__66_n_0 | GEN_DivTest[35].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[33].DivTestX/s_top_shift[5]_i_1__66_n_0         | GEN_DivTest[35].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[34].DivTestX/s_bottom_shift[5]_i_1__65_n_0      | GEN_DivTest[35].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[47].DivTestX/s_bottom_shift[5]_i_1__52_n_0      | GEN_DivTest[49].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[47].DivTestX/s_iterations_needed[5]_i_1__52_n_0 | GEN_DivTest[49].DivTestX/in2                |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[47].DivTestX/s_top_shift[5]_i_1__52_n_0         | GEN_DivTest[49].DivTestX/in2                |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[46].DivTestX/s_iterations_needed[5]_i_1__53_n_0 | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[46].DivTestX/s_top_shift[5]_i_1__53_n_0         | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[46].DivTestX/sel__8                             | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[45].DivTestX/s_iterations_needed[5]_i_1__54_n_0 | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[45].DivTestX/s_top_shift[5]_i_1__54_n_0         | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[5].DivTestX/s_bottom_shift[5]_i_1__2_n_0        | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[5].DivTestX/s_iterations_needed[5]_i_1__2_n_0   | GEN_DivTest[8].DivTestX/SS[0]               |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[5].DivTestX/s_top_shift[5]_i_1__2_n_0           | GEN_DivTest[8].DivTestX/SS[0]               |                1 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[44].DivTestX/s_bottom_shift[5]_i_1__55_n_0      | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[44].DivTestX/s_iterations_needed[5]_i_1__55_n_0 | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[44].DivTestX/s_top_shift[5]_i_1__55_n_0         | GEN_DivTest[46].DivTestX/SS[0]              |                1 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[45].DivTestX/s_bottom_shift[5]_i_1__54_n_0      | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[41].DivTestX/s_bottom_shift[5]_i_1__58_n_0      | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[41].DivTestX/s_iterations_needed[5]_i_1__58_n_0 | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[41].DivTestX/s_top_shift[5]_i_1__58_n_0         | GEN_DivTest[46].DivTestX/SS[0]              |                2 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[36].DivTestX/s_iterations_needed[5]_i_1__63_n_0 | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[40].DivTestX/s_bottom_shift[5]_i_1__59_n_0      | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  | GEN_DivTest[40].DivTestX/s_iterations_needed[5]_i_1__59_n_0 | GEN_DivTest[46].DivTestX/SS[0]              |                3 |              6 |
|  clk_IBUF_BUFG                  |                                                             | GEN_DivTest[10].DivTestX/s_perfect__0       |                6 |              8 |
|  clk_IBUF_BUFG                  | readinput_i/s_wr_ramdata                                    | readinput_i/s_wr_ramdata[7]_i_1_n_0         |                2 |              8 |
|  clk_IBUF_BUFG                  | sendmessage_i/send_data[7]_i_1_n_0                          |                                             |                4 |              8 |
|  clk_IBUF_BUFG                  | readinput_i/s_asc2vec_char_in_reg[0]                        |                                             |                4 |              8 |
|  clk_IBUF_BUFG                  |                                                             | GEN_DivTest[58].DivTestX/s_perfect__4       |                7 |              9 |
|  clk_IBUF_BUFG                  |                                                             | GEN_DivTest[59].DivTestX/s_perfect__7       |                9 |              9 |
|  clk_IBUF_BUFG                  |                                                             | GEN_DivTest[8].DivTestX/s_perfect           |                8 |              9 |
|  clk_IBUF_BUFG                  |                                                             | GEN_DivTest[26].DivTestX/s_perfect__1       |                6 |              9 |
|  clk_IBUF_BUFG                  | sendmessage_i/s_req_addr[9]_i_1_n_0                         |                                             |                4 |             10 |
|  clk_IBUF_BUFG                  |                                                             | s_debug[15]_i_1_n_0                         |                6 |             10 |
|  clk_IBUF_BUFG                  |                                                             | GEN_DivTest[46].DivTestX/s_perfect__8       |               10 |             11 |
|  clk_IBUF_BUFG                  | sendmessage_i/v_state_reg_n_0                               | sendmessage_i/v_count[0]_i_1__0_n_0         |                5 |             20 |
|  clk_IBUF_BUFG                  | GEN_DivTest[62].DivTestX/s_bottom[32]_i_1__34_n_0           | GEN_DivTest[59].DivTestX/s_bottom_reg[33]_0 |               10 |             31 |
|  clk_IBUF_BUFG                  | GEN_DivTest[66].DivTestX/s_bottom[32]_i_1__38_n_0           | GEN_DivTest[59].DivTestX/s_bottom_reg[33]_0 |               10 |             31 |
|  clk_IBUF_BUFG                  | GEN_DivTest[59].DivTestX/s_bottom[32]_i_1__31_n_0           | GEN_DivTest[59].DivTestX/s_bottom_reg[33]_0 |                9 |             31 |
|  clk_IBUF_BUFG                  | GEN_DivTest[64].DivTestX/s_bottom[32]_i_1__36_n_0           | GEN_DivTest[59].DivTestX/s_bottom_reg[33]_0 |               10 |             31 |
|  clk_IBUF_BUFG                  | GEN_DivTest[65].DivTestX/s_bottom[32]_i_1__37_n_0           | GEN_DivTest[59].DivTestX/s_bottom_reg[33]_0 |                9 |             31 |
|  clk_IBUF_BUFG                  | GEN_DivTest[8].DivTestX/s_bottom_reg[31]_0                  |                                             |                8 |             31 |
|  clk_IBUF_BUFG                  | GEN_DivTest[67].DivTestX/s_bottom[32]_i_1__39_n_0           | GEN_DivTest[59].DivTestX/s_bottom_reg[33]_0 |                8 |             31 |
|  clk_IBUF_BUFG                  | GEN_DivTest[63].DivTestX/s_bottom[32]_i_1__35_n_0           | GEN_DivTest[59].DivTestX/s_bottom_reg[33]_0 |               10 |             31 |
|  clk_IBUF_BUFG                  | GEN_DivTest[61].DivTestX/s_bottom[32]_i_1__33_n_0           | GEN_DivTest[59].DivTestX/s_bottom_reg[33]_0 |                9 |             31 |
|  clk_IBUF_BUFG                  | GEN_DivTest[60].DivTestX/s_bottom[32]_i_1__32_n_0           | GEN_DivTest[59].DivTestX/s_bottom_reg[33]_0 |                9 |             31 |
|  clk_IBUF_BUFG                  |                                                             | uart_i/UART_0/U0/RX/s_state[2]              |               11 |             32 |
|  clk_IBUF_BUFG                  | GEN_DivTest[61].DivTestX/s_bottom[32]_i_1__33_n_0           |                                             |               10 |             32 |
|  clk_IBUF_BUFG                  | GEN_DivTest[51].DivTestX/E[0]                               |                                             |               10 |             32 |
|  clk_IBUF_BUFG                  | GEN_DivTest[67].DivTestX/s_bottom[32]_i_1__39_n_0           |                                             |                9 |             32 |
|  clk_IBUF_BUFG                  | GEN_DivTest[66].DivTestX/s_bottom[32]_i_1__38_n_0           |                                             |               11 |             32 |
|  clk_IBUF_BUFG                  | GEN_DivTest[59].DivTestX/s_bottom[32]_i_1__31_n_0           |                                             |                9 |             32 |
|  clk_IBUF_BUFG                  | GEN_DivTest[60].DivTestX/s_bottom[32]_i_1__32_n_0           |                                             |               10 |             32 |
|  clk_IBUF_BUFG                  | readinput_i/v_count[0]_i_2_n_0                              | readinput_i/v_count[0]_i_1_n_0              |                8 |             32 |
|  clk_IBUF_BUFG                  | GEN_DivTest[64].DivTestX/s_bottom[32]_i_1__36_n_0           |                                             |               10 |             32 |
|  clk_IBUF_BUFG                  | GEN_DivTest[63].DivTestX/s_bottom[32]_i_1__35_n_0           |                                             |               10 |             32 |
|  clk_IBUF_BUFG                  | GEN_DivTest[65].DivTestX/s_bottom[32]_i_1__37_n_0           |                                             |               10 |             32 |
|  clk_IBUF_BUFG                  | sendmessage_i/v_count_reg[0]_0[0]                           |                                             |               18 |             32 |
|  clk_IBUF_BUFG                  | GEN_DivTest[62].DivTestX/s_bottom[32]_i_1__34_n_0           |                                             |                9 |             32 |
|  clk_IBUF_BUFG                  | uart_i/UART_0/U0/TX/s_count[31]_i_2__0_n_0                  | uart_i/UART_0/U0/TX/s_count[31]_i_1__0_n_0  |               10 |             32 |
|  clk_IBUF_BUFG                  | uart_i/UART_0/U0/RX/v_bitPlace                              | uart_i/UART_0/U0/RX/v_bitPlace[31]_i_1_n_0  |               12 |             32 |
|  clk_IBUF_BUFG                  | uart_i/UART_0/U0/TX/s_bitPlace[31]_i_2_n_0                  | uart_i/UART_0/U0/TX/s_bitPlace[31]_i_1_n_0  |               12 |             32 |
|  clk_IBUF_BUFG                  | v_readout_bit_number[0]_i_2_n_0                             | sendmessage_i/clear                         |                8 |             32 |
|  clk_IBUF_BUFG                  | GEN_DivTest[8].DivTestX/s_bottom_reg[31]_0                  | GEN_DivTest[8].DivTestX/s_bottom_reg[63]_0  |                9 |             33 |
|  clk_IBUF_BUFG                  | GEN_DivTest[26].DivTestX/s_bottom[63]_i_1__15_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[5].DivTestX/s_bottom[63]_i_1__2_n_0             |                                             |               20 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[33].DivTestX/s_bottom[63]_i_1__57_n_0           |                                             |               20 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[24].DivTestX/s_bottom[63]_i_1__22_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[28].DivTestX/s_bottom[63]_i_1__17_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[31].DivTestX/s_bottom[63]_i_1__20_n_0           |                                             |               19 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[14].DivTestX/s_bottom[63]_i_1__11_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[45].DivTestX/s_bottom[63]_i_1__45_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[41].DivTestX/s_bottom[63]_i_1__49_n_0           |                                             |               18 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[17].DivTestX/s_bottom[63]_i_1__29_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[38].DivTestX/s_bottom[63]_i_1__52_n_0           |                                             |               19 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[9].DivTestX/s_bottom[63]_i_1__14_n_0            |                                             |               18 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[32].DivTestX/s_bottom[63]_i_1__21_n_0           |                                             |               16 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[52].DivTestX/s_bottom[63]_i_1__38_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[7].DivTestX/s_bottom[63]_i_1__0_n_0             |                                             |               19 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[1].DivTestX/s_bottom[63]_i_1__6_n_0             |                                             |               18 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[36].DivTestX/s_bottom[63]_i_1__54_n_0           |                                             |               19 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[30].DivTestX/s_bottom[63]_i_1__19_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[21].DivTestX/s_bottom[63]_i_1__26_n_0           |                                             |               18 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[44].DivTestX/s_bottom[63]_i_1__46_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[42].DivTestX/s_bottom[63]_i_1__48_n_0           |                                             |               19 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[29].DivTestX/s_bottom[63]_i_1__18_n_0           |                                             |               22 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[51].DivTestX/s_bottom[63]_i_1__39_n_0           |                                             |               16 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[23].DivTestX/s_bottom[63]_i_1__23_n_0           |                                             |               20 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[10].DivTestX/s_bottom[63]_i_1__7_n_0            |                                             |               19 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[43].DivTestX/s_bottom[63]_i_1__47_n_0           |                                             |               16 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[11].DivTestX/s_bottom[63]_i_1__8_n_0            |                                             |               22 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[49].DivTestX/s_bottom[63]_i_1__41_n_0           |                                             |               20 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[4].DivTestX/s_bottom[63]_i_1__3_n_0             |                                             |               16 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[16].DivTestX/s_bottom[63]_i_1__13_n_0           |                                             |               18 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[58].DivTestX/s_bottom[63]_i_1__32_n_0           |                                             |               18 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[12].DivTestX/s_bottom[63]_i_1__9_n_0            |                                             |               18 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[48].DivTestX/s_bottom[63]_i_1__42_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[57].DivTestX/s_bottom[63]_i_1__33_n_0           |                                             |               20 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[3].DivTestX/s_bottom[63]_i_1__4_n_0             |                                             |               16 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[56].DivTestX/s_bottom[63]_i_1__34_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[37].DivTestX/s_bottom[63]_i_1__53_n_0           |                                             |               20 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[13].DivTestX/s_bottom[63]_i_1__10_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[53].DivTestX/s_bottom[63]_i_1__37_n_0           |                                             |               19 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[22].DivTestX/s_bottom[63]_i_1__24_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[25].DivTestX/s_bottom[63]_i_1__30_n_0           |                                             |               19 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[18].DivTestX/s_bottom[63]_i_1__28_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[34].DivTestX/s_bottom[63]_i_1__56_n_0           |                                             |               18 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[2].DivTestX/s_bottom[63]_i_1__5_n_0             |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[47].DivTestX/s_bottom[63]_i_1__43_n_0           |                                             |               18 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[54].DivTestX/s_bottom[63]_i_1__36_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[20].DivTestX/s_bottom[63]_i_1__25_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[55].DivTestX/s_bottom[63]_i_1__35_n_0           |                                             |               19 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[50].DivTestX/s_bottom[63]_i_1__40_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[27].DivTestX/s_bottom[63]_i_1__16_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[35].DivTestX/s_bottom[63]_i_1__55_n_0           |                                             |               20 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[8].DivTestX/s_bottom[63]_i_1_n_0                |                                             |               18 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[46].DivTestX/s_bottom[63]_i_1__44_n_0           |                                             |               18 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[19].DivTestX/s_bottom[63]_i_1__27_n_0           |                                             |               18 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[39].DivTestX/s_bottom[63]_i_1__51_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[15].DivTestX/s_bottom[63]_i_1__12_n_0           |                                             |               16 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[6].DivTestX/s_bottom[63]_i_1__1_n_0             |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[40].DivTestX/s_bottom[63]_i_1__50_n_0           |                                             |               17 |             63 |
|  clk_IBUF_BUFG                  | GEN_DivTest[58].DivTestX/s_inter[63]_i_1__41_n_0            |                                             |               11 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[15].DivTestX/s_inter[63]_i_1__13_n_0            |                                             |               11 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[44].DivTestX/s_inter[63]_i_1__55_n_0            |                                             |               12 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[37].DivTestX/s_inter[63]_i_1__62_n_0            |                                             |               11 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[28].DivTestX/s_inter[63]_i_1__18_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[57].DivTestX/s_inter[63]_i_1__42_n_0            |                                             |               12 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[56].DivTestX/s_inter[63]_i_1__43_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[55].DivTestX/s_inter[63]_i_1__44_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[45].DivTestX/s_inter[63]_i_1__54_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[54].DivTestX/s_inter[63]_i_1__45_n_0            |                                             |               13 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[32].DivTestX/s_inter[63]_i_1__22_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[41].DivTestX/s_inter[63]_i_1__58_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[29].DivTestX/s_inter[63]_i_1__19_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[17].DivTestX/s_inter[63]_i_1__30_n_0            |                                             |               11 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[8].DivTestX/s_inter[63]_i_1_n_0                 |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[53].DivTestX/s_inter[63]_i_1__46_n_0            |                                             |               14 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[2].DivTestX/s_inter[63]_i_1__5_n_0              |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[40].DivTestX/s_inter[63]_i_1__59_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[13].DivTestX/s_inter[63]_i_1__11_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[12].DivTestX/s_inter[63]_i_1__10_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[11].DivTestX/s_inter[63]_i_1__9_n_0             |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[36].DivTestX/s_inter[63]_i_1__63_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[43].DivTestX/s_inter[63]_i_1__56_n_0            |                                             |                8 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[10].DivTestX/s_inter[63]_i_1__8_n_0             |                                             |               11 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[31].DivTestX/s_inter[63]_i_1__21_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[10].DivTestX/E[0]                               | sendmessage_i/s_divtest_bottom_reg[1]_rep   |               16 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[7].DivTestX/s_inter[63]_i_1__0_n_0              |                                             |               12 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[63].DivTestX/s_inter[63]_i_1__36_n_0            |                                             |               11 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[4].DivTestX/s_inter[63]_i_1__3_n_0              |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[42].DivTestX/s_inter[63]_i_1__57_n_0            |                                             |               13 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[19].DivTestX/s_inter[63]_i_1__28_n_0            |                                             |               11 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[61].DivTestX/s_inter[63]_i_1__34_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[60].DivTestX/s_inter[63]_i_1__33_n_0            |                                             |               12 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[30].DivTestX/s_inter[63]_i_1__20_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | s_asc2vec_trigger_reg_n_0                                   | reset                                       |               16 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[59].DivTestX/s_inter[63]_i_1__32_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[65].DivTestX/s_inter[63]_i_1__38_n_0            |                                             |               12 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[49].DivTestX/s_inter[63]_i_1__50_n_0            |                                             |               12 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[35].DivTestX/s_inter[63]_i_1__64_n_0            |                                             |               13 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[64].DivTestX/s_inter[63]_i_1__37_n_0            |                                             |               14 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[9].DivTestX/s_inter[63]_i_1__15_n_0             |                                             |                8 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[67].DivTestX/s_inter[63]_i_1__40_n_0            |                                             |               11 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[33].DivTestX/s_inter[63]_i_1__66_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[3].DivTestX/s_inter[63]_i_1__4_n_0              |                                             |                8 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[48].DivTestX/s_inter[63]_i_1__51_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[66].DivTestX/s_inter[63]_i_1__39_n_0            |                                             |               12 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[18].DivTestX/s_inter[63]_i_1__29_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[24].DivTestX/s_inter[63]_i_1__23_n_0            |                                             |               11 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[23].DivTestX/s_inter[63]_i_1__24_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[34].DivTestX/s_inter[63]_i_1__65_n_0            |                                             |               11 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[22].DivTestX/s_inter[63]_i_1__25_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[25].DivTestX/s_inter[63]_i_1__31_n_0            |                                             |               12 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[21].DivTestX/s_inter[63]_i_1__27_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | sendmessage_i/s_divtest_bottom_reg[1]_rep                   |                                             |               25 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[47].DivTestX/s_inter[63]_i_1__52_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[39].DivTestX/s_inter[63]_i_1__60_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[20].DivTestX/s_inter[63]_i_1__26_n_0            |                                             |                8 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[16].DivTestX/s_inter[63]_i_1__14_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[62].DivTestX/s_inter[63]_i_1__35_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[46].DivTestX/s_inter[63]_i_1__53_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[27].DivTestX/s_inter[63]_i_1__17_n_0            |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[6].DivTestX/s_inter[63]_i_1__1_n_0              |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[50].DivTestX/s_inter[63]_i_1__49_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[14].DivTestX/s_inter[63]_i_1__12_n_0            |                                             |               12 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[38].DivTestX/s_inter[63]_i_1__61_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[52].DivTestX/s_inter[63]_i_1__47_n_0            |                                             |               15 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[26].DivTestX/s_inter[63]_i_1__16_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[51].DivTestX/s_inter[63]_i_1__48_n_0            |                                             |               10 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[0].DivTestX/s_inter[63]_i_1__6_n_0              |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[5].DivTestX/s_inter[63]_i_1__2_n_0              |                                             |                9 |             64 |
|  clk_IBUF_BUFG                  | GEN_DivTest[1].DivTestX/s_inter[63]_i_1__7_n_0              |                                             |                8 |             64 |
|  clk_IBUF_BUFG                  |                                                             |                                             |              168 |            285 |
+---------------------------------+-------------------------------------------------------------+---------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 3      |                    68 |
| 4      |                     2 |
| 5      |                     4 |
| 6      |                   204 |
| 8      |                     4 |
| 9      |                     4 |
| 10     |                     2 |
| 11     |                     1 |
| 16+    |                   159 |
+--------+-----------------------+


