// Seed: 118800240
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output tri id_2,
    input wire id_3
    , id_15,
    input tri1 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    input supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13
);
  wire id_16 = (1);
  wire id_17;
endmodule
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    output tri id_7,
    output wor id_8,
    input tri1 module_1,
    input tri id_10,
    input wand id_11
);
  always @(posedge 1 or posedge "" == id_11) id_8 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_7,
      id_4,
      id_5,
      id_6,
      id_4,
      id_2,
      id_11,
      id_0,
      id_0,
      id_1,
      id_4,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
