{
    "componentChunkName": "component---src-templates-op-tsx",
    "path": "/lar",
    "result": {"pageContext":{"op":{"id":"lar","variants":["LAR"],"variant_descriptions":{"LAR":"reg ← access rights referenced by r32/m16"},"text":"<p>Loads the access rights from the segment descriptor specified by the second operand (source operand) into the first operand (destination operand) and sets the ZF flag in the flag register. The source operand (which can be a register or a memory location) contains the segment selector for the segment descriptor being accessed. If the source operand is a memory address, only 16 bits of data are accessed. The destination operand is a general-purpose register.</p><p>The processor performs access checks as part of the loading process. Once loaded in the destination register, software can perform additional checks on the access rights information.</p><p>The access rights for a segment descriptor include fields located in the second doubleword (bytes 4–7) of the segment descriptor. The following fields are loaded by the LAR instruction:</p><p>This instruction performs the following checks before it loads the access rights in the destination register:</p><p>If the segment descriptor cannot be accessed or is an invalid type for the instruction, the ZF flag is cleared and no access rights are loaded in the destination operand.</p><p>The LAR instruction can only be executed in protected mode and IA-32e mode.</p>","href":"https://www.felixcloutier.com/x86/LAR.html"}}},
    "staticQueryHashes": ["3832154866","63159454"]}