

================================================================
== Vitis HLS Report for 'conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2'
================================================================
* Date:           Sat Feb 14 12:50:30 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.875 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      793|      793|  7.930 us|  7.930 us|  785|  785|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_27_2  |      791|      791|         9|          1|          1|   784|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.87>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn.cpp:27]   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn.cpp:26]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_stream, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln26 = store i5 0, i5 %i" [cnn.cpp:26]   --->   Operation 17 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln27 = store i5 0, i5 %j" [cnn.cpp:27]   --->   Operation 18 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [cnn.cpp:26]   --->   Operation 19 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [cnn.cpp:26]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln26 = icmp_eq  i10 %indvar_flatten_load, i10 784" [cnn.cpp:26]   --->   Operation 21 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln26_1 = add i10 %indvar_flatten_load, i10 1" [cnn.cpp:26]   --->   Operation 22 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc7, void %VITIS_LOOP_41_6.preheader.exitStub" [cnn.cpp:26]   --->   Operation 23 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [cnn.cpp:27]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [cnn.cpp:26]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln26 = add i5 %i_load, i5 1" [cnn.cpp:26]   --->   Operation 26 'add' 'add_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%icmp_ln27 = icmp_eq  i5 %j_load, i5 28" [cnn.cpp:27]   --->   Operation 27 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.41ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i5 0, i5 %j_load" [cnn.cpp:26]   --->   Operation 28 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.41ns)   --->   "%select_ln26_1 = select i1 %icmp_ln27, i5 %add_ln26, i5 %i_load" [cnn.cpp:26]   --->   Operation 29 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [9/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 30 'urem' 'urem_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %select_ln26_1" [cnn.cpp:26]   --->   Operation 31 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.51ns)   --->   "%mul_ln26 = mul i11 %zext_ln26_1, i11 52" [cnn.cpp:26]   --->   Operation 32 'mul' 'mul_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln26, i32 9, i32 10" [cnn.cpp:26]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 34 [9/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 34 'urem' 'urem_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %select_ln26" [cnn.cpp:27]   --->   Operation 35 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.51ns)   --->   "%mul_ln27 = mul i11 %zext_ln27, i11 52" [cnn.cpp:27]   --->   Operation 36 'mul' 'mul_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln27, i32 9, i32 10" [cnn.cpp:27]   --->   Operation 37 'partselect' 'trunc_ln27_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.73ns)   --->   "%switch_ln29 = switch i2 %trunc_ln, void %arrayidx64.case.2, i2 0, void %arrayidx64.case.0, i2 1, void %arrayidx64.case.1" [cnn.cpp:29]   --->   Operation 38 'switch' 'switch_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.73>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "%switch_ln29 = switch i2 %trunc_ln27_1, void %arrayidx64.case.2122, i2 0, void %arrayidx64.case.0120, i2 1, void %arrayidx64.case.1121" [cnn.cpp:29]   --->   Operation 39 'switch' 'switch_ln29' <Predicate = (!icmp_ln26 & trunc_ln == 1)> <Delay = 0.73>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit" [cnn.cpp:29]   --->   Operation 40 'br' 'br_ln29' <Predicate = (!icmp_ln26 & trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.73ns)   --->   "%switch_ln29 = switch i2 %trunc_ln27_1, void %arrayidx64.case.2117, i2 0, void %arrayidx64.case.0115, i2 1, void %arrayidx64.case.1116" [cnn.cpp:29]   --->   Operation 41 'switch' 'switch_ln29' <Predicate = (!icmp_ln26 & trunc_ln == 0)> <Delay = 0.73>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit" [cnn.cpp:29]   --->   Operation 42 'br' 'br_ln29' <Predicate = (!icmp_ln26 & trunc_ln == 0)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.73ns)   --->   "%switch_ln29 = switch i2 %trunc_ln27_1, void %arrayidx64.case.2127, i2 0, void %arrayidx64.case.0125, i2 1, void %arrayidx64.case.1126" [cnn.cpp:29]   --->   Operation 43 'switch' 'switch_ln29' <Predicate = (!icmp_ln26 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.73>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit" [cnn.cpp:29]   --->   Operation 44 'br' 'br_ln29' <Predicate = (!icmp_ln26 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns)   --->   "%add_ln27 = add i5 %select_ln26, i5 1" [cnn.cpp:27]   --->   Operation 45 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln26 = store i10 %add_ln26_1, i10 %indvar_flatten" [cnn.cpp:26]   --->   Operation 46 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln26 = store i5 %select_ln26_1, i5 %i" [cnn.cpp:26]   --->   Operation 47 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln27 = store i5 %add_ln27, i5 %j" [cnn.cpp:27]   --->   Operation 48 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [cnn.cpp:27]   --->   Operation 49 'br' 'br_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.06>
ST_2 : Operation 50 [8/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 50 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [8/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 51 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 52 [7/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 52 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [7/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 53 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.06>
ST_4 : Operation 54 [6/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 54 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [6/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 55 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.06>
ST_5 : Operation 56 [5/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 56 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [5/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 57 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.06>
ST_6 : Operation 58 [4/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 58 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [4/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 59 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.06>
ST_7 : Operation 60 [3/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 60 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [3/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 61 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.06>
ST_8 : Operation 62 [2/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 62 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [2/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 63 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 3.20>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_1_VITIS_LOOP_27_2_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 66 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i5 %urem_ln26" [cnn.cpp:29]   --->   Operation 67 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %urem_ln26, i1 0" [cnn.cpp:29]   --->   Operation 68 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln29, i3 0" [cnn.cpp:29]   --->   Operation 69 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i6 %tmp" [cnn.cpp:29]   --->   Operation 70 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_2 = add i7 %tmp_91, i7 %zext_ln29" [cnn.cpp:26]   --->   Operation 71 'add' 'add_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [cnn.cpp:28]   --->   Operation 72 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 73 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %urem_ln27" [cnn.cpp:29]   --->   Operation 74 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln29_3 = add i7 %add_ln26_2, i7 %zext_ln29_1" [cnn.cpp:29]   --->   Operation 75 'add' 'add_ln29_3' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i7 %add_ln29_3" [cnn.cpp:29]   --->   Operation 76 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i32 %image_r, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 77 'getelementptr' 'image_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%image_1_addr = getelementptr i32 %image_1, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 78 'getelementptr' 'image_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%image_2_addr = getelementptr i32 %image_2, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 79 'getelementptr' 'image_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%image_3_addr = getelementptr i32 %image_3, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 80 'getelementptr' 'image_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%image_4_addr = getelementptr i32 %image_4, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 81 'getelementptr' 'image_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%image_5_addr = getelementptr i32 %image_5, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 82 'getelementptr' 'image_5_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%image_6_addr = getelementptr i32 %image_6, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 83 'getelementptr' 'image_6_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%image_7_addr = getelementptr i32 %image_7, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 84 'getelementptr' 'image_7_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%image_8_addr = getelementptr i32 %image_8, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 85 'getelementptr' 'image_8_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (1.83ns)   --->   "%img_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %img_stream" [cnn.cpp:29]   --->   Operation 86 'read' 'img_stream_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %img_stream_read" [cnn.cpp:29]   --->   Operation 87 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_4_addr" [cnn.cpp:29]   --->   Operation 88 'store' 'store_ln29' <Predicate = (trunc_ln == 1 & trunc_ln27_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit119" [cnn.cpp:29]   --->   Operation 89 'br' 'br_ln29' <Predicate = (trunc_ln == 1 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_3_addr" [cnn.cpp:29]   --->   Operation 90 'store' 'store_ln29' <Predicate = (trunc_ln == 1 & trunc_ln27_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit119" [cnn.cpp:29]   --->   Operation 91 'br' 'br_ln29' <Predicate = (trunc_ln == 1 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_5_addr" [cnn.cpp:29]   --->   Operation 92 'store' 'store_ln29' <Predicate = (trunc_ln == 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit119" [cnn.cpp:29]   --->   Operation 93 'br' 'br_ln29' <Predicate = (trunc_ln == 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_1_addr" [cnn.cpp:29]   --->   Operation 94 'store' 'store_ln29' <Predicate = (trunc_ln == 0 & trunc_ln27_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit114" [cnn.cpp:29]   --->   Operation 95 'br' 'br_ln29' <Predicate = (trunc_ln == 0 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_addr" [cnn.cpp:29]   --->   Operation 96 'store' 'store_ln29' <Predicate = (trunc_ln == 0 & trunc_ln27_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit114" [cnn.cpp:29]   --->   Operation 97 'br' 'br_ln29' <Predicate = (trunc_ln == 0 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_2_addr" [cnn.cpp:29]   --->   Operation 98 'store' 'store_ln29' <Predicate = (trunc_ln == 0 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit114" [cnn.cpp:29]   --->   Operation 99 'br' 'br_ln29' <Predicate = (trunc_ln == 0 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_7_addr" [cnn.cpp:29]   --->   Operation 100 'store' 'store_ln29' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln27_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit124" [cnn.cpp:29]   --->   Operation 101 'br' 'br_ln29' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_6_addr" [cnn.cpp:29]   --->   Operation 102 'store' 'store_ln29' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln27_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit124" [cnn.cpp:29]   --->   Operation 103 'br' 'br_ln29' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_8_addr" [cnn.cpp:29]   --->   Operation 104 'store' 'store_ln29' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit124" [cnn.cpp:29]   --->   Operation 105 'br' 'br_ln29' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln27', cnn.cpp:27) of constant 0 on local variable 'j', cnn.cpp:27 [17]  (0.427 ns)
	'load' operation 5 bit ('j_load', cnn.cpp:27) on local variable 'j', cnn.cpp:27 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln27', cnn.cpp:27) [30]  (0.789 ns)
	'select' operation 5 bit ('select_ln26', cnn.cpp:26) [31]  (0.414 ns)
	'mul' operation 11 bit ('mul_ln27', cnn.cpp:27) [57]  (1.510 ns)
	blocking operation 0.735125 ns on control path)

 <State 2>: 1.064ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln26', cnn.cpp:26) [33]  (1.064 ns)

 <State 3>: 1.064ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln26', cnn.cpp:26) [33]  (1.064 ns)

 <State 4>: 1.064ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln26', cnn.cpp:26) [33]  (1.064 ns)

 <State 5>: 1.064ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln26', cnn.cpp:26) [33]  (1.064 ns)

 <State 6>: 1.064ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln26', cnn.cpp:26) [33]  (1.064 ns)

 <State 7>: 1.064ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln26', cnn.cpp:26) [33]  (1.064 ns)

 <State 8>: 1.064ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln26', cnn.cpp:26) [33]  (1.064 ns)

 <State 9>: 3.207ns
The critical path consists of the following:
	'urem' operation 5 bit ('urem_ln26', cnn.cpp:26) [33]  (1.064 ns)
	'add' operation 7 bit ('add_ln26_2', cnn.cpp:26) [38]  (0.000 ns)
	'add' operation 7 bit ('add_ln29_3', cnn.cpp:29) [45]  (0.905 ns)
	'getelementptr' operation 7 bit ('image_5_addr', cnn.cpp:29) [52]  (0.000 ns)
	'store' operation 0 bit ('store_ln29', cnn.cpp:29) of variable 'bitcast_ln29', cnn.cpp:29 on array 'image_5' [71]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
