[{"DBLP title": "On-Line Failure Detection and Confinement in Caches.", "DBLP authors": ["Jaume Abella", "Pedro Chaparro", "Xavier Vera", "Javier Carretero", "Antonio Gonz\u00e1lez"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.15", "OA papers": [{"PaperId": "https://openalex.org/W2166987606", "PaperTitle": "On-Line Failure Detection and Confinement in Caches", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 5.0}, "Authors": ["Jaume Abella", "Pedro Chaparro", "Xavier Vera", "J. Carretero", "Anthony H. Gonzalez"]}]}, {"DBLP title": "An Enhanced Logic BIST Architecture for Online Testing.", "DBLP authors": ["Fan Yang", "Sreejit Chakravarty", "Narendra Devta-Prasanna", "Sudhakar M. Reddy", "Irith Pomeranz"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.48", "OA papers": [{"PaperId": "https://openalex.org/W2106491868", "PaperTitle": "An Enhanced Logic BIST Architecture for Online Testing", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Iowa": 2.0, "LSI Corporation, Milpitas, CA, USA": 2.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Fan Yang", "Sreejit Chakravarty", "N. Devta-Prasanna", "Sudhakar M. Reddy", "S.M.R. Pomeranz"]}]}, {"DBLP title": "Design Techniques for Bit-Parallel Galois Field Multipliers with On-Line Single Error Correction and Double Error Detection.", "DBLP authors": ["Jimson Mathew", "Abusaleh M. Jabir", "Dhiraj K. Pradhan"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.34", "OA papers": [{"PaperId": "https://openalex.org/W2138457422", "PaperTitle": "Design Techniques for Bit-Parallel Galois Field Multipliers with On-Line Single Error Correction and Double Error Detection", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Bristol": 2.0, "Oxford Brookes University": 1.0}, "Authors": ["Jimson Mathew", "Abusaleh Jabir", "Dhiraj K. Pradhan"]}]}, {"DBLP title": "Verification and Analysis of Self-Checking Properties through ATPG.", "DBLP authors": ["Marc Hunger", "Sybille Hellebrand"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.32", "OA papers": [{"PaperId": "https://openalex.org/W2160168386", "PaperTitle": "Verification and Analysis of Self-Checking Properties through ATPG", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Paderborn University": 2.0}, "Authors": ["Michael Hunger", "Sybille Hellebrand"]}]}, {"DBLP title": "Physical Demonstration of Polymorphic Self-Checking Circuits.", "DBLP authors": ["Richard Ruzicka", "Luk\u00e1s Sekanina", "Roman Prokop"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.23", "OA papers": [{"PaperId": "https://openalex.org/W2135120841", "PaperTitle": "Physical Demonstration of Polymorphic Self-Checking Circuits", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Richard Ruzicka", "Lukas Sekanina", "Roman Prokop"]}]}, {"DBLP title": "New Linear SEC-DED Codes with Reduced Triple Bit Error Miscorrection Probability.", "DBLP authors": ["Michael Richter", "Klaus Oberl\u00e4nder", "Michael G\u00f6ssel"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.27", "OA papers": [{"PaperId": "https://openalex.org/W2154138727", "PaperTitle": "New Linear SEC-DED Codes with Reduced Triple Bit Error Miscorrection Probability", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of Potsdam": 2.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Matthias Richter", "K. Oberlaender", "Michael Goessel"]}]}, {"DBLP title": "False Error Study of On-line Soft Error Detection Mechanisms.", "DBLP authors": ["M. Kiran Kumar Reddy", "Bharadwaj S. Amrutur", "Rubin A. Parekhji"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.29", "OA papers": [{"PaperId": "https://openalex.org/W2145152656", "PaperTitle": "False Error Study of On-line Soft Error Detection Mechanisms", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Science Bangalore": 2.0, "Texas Instruments (India)": 1.0}, "Authors": ["M. V. Reddy", "Bharadwaj Amrutur", "Rubin A. Parekhji"]}]}, {"DBLP title": "Integrating Scan Design and Soft Error Correction in Low-Power Applications.", "DBLP authors": ["Michael E. Imhof", "Hans-Joachim Wunderlich", "Christian G. Zoellin"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.31", "OA papers": [{"PaperId": "https://openalex.org/W2136853866", "PaperTitle": "Integrating Scan Design and Soft Error Correction in Low-Power Applications", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Michael E. Imhof", "Heiko Wunderlich", "Christian Zoellin"]}]}, {"DBLP title": "A Built-In Self-Test Scheme for Soft Error Rate Characterization.", "DBLP authors": ["Alodeep Sanyal", "Syed M. Alam", "Sandip Kundu"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.26", "OA papers": [{"PaperId": "https://openalex.org/W2124165827", "PaperTitle": "A Built-In Self-Test Scheme for Soft Error Rate Characterization", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"[Dept. of Electr. & Comput. Eng., Univ. of Massachusetts at Amherst, Amherst, MA]": 1.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Arun J. Sanyal", "S. Munir Alam", "S.S. Kundu"]}]}, {"DBLP title": "Budget-Dependent Control-Flow Error Detection.", "DBLP authors": ["Ramtilak Vemu", "Jacob A. Abraham"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.52", "OA papers": [{"PaperId": "https://openalex.org/W2148738103", "PaperTitle": "Budget-Dependent Control-Flow Error Detection", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Ramtilak Vemu", "Jacob A. Abraham"]}]}, {"DBLP title": "Software Self-Testing of a Symmetric Cipher with Error Detection Capability.", "DBLP authors": ["Paolo Maistri", "Cyril Excoffon", "R\u00e9gis Leveugle"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.33", "OA papers": [{"PaperId": "https://openalex.org/W2140328146", "PaperTitle": "Software Self-Testing of a Symmetric Cipher with Error Detection Capability", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Grenoble Institute of Technology": 1.5, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.5}, "Authors": ["Paolo Maistri", "C. Excoffon", "Regis Leveugle"]}]}, {"DBLP title": "A Fault-Tolerant Attitude Determination System Based on COTS Devices.", "DBLP authors": ["Ricardo de Oliveira Duarte", "Luiz de Siqueira Martins-Filho", "Guilherme F. T. Knop", "Ricardo S. Prado"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.20", "OA papers": [{"PaperId": "https://openalex.org/W2139449522", "PaperTitle": "A Fault-Tolerant Attitude Determination System Based on COTS Devices", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Universidade Federal de Ouro Preto": 2.0, "Universidade Federal do ABC": 1.0, "[Federal Center Federal of TechnologicalEducation, Ouro Preto, Brazil]": 1.0}, "Authors": ["Ricardo O. Duarte", "Luiz S. Martins-Filho", "G.F.T. Knop", "R.S. Prado"]}]}, {"DBLP title": "A New Approach for Transient Fault Injection Using Symbolic Simulation.", "DBLP authors": ["Ashish Darbari", "Bashir M. Al-Hashimi", "Peter Harrod", "Daryl Bradley"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.59", "OA papers": [{"PaperId": "https://openalex.org/W2132122116", "PaperTitle": "A New Approach for Transient Fault Injection Using Symbolic Simulation", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Southampton": 2.0, "ARM (United Kingdom)": 2.0}, "Authors": ["Ashish Darbari", "B. M. Al Hashimi", "P. Harrod", "D.A. Bradley"]}]}, {"DBLP title": "SystemC-Based Minimum Intrusive Fault Injection Technique with Improved Fault Representation.", "DBLP authors": ["Rishad A. Shafik", "Paul M. Rosinger", "Bashir M. Al-Hashimi"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.25", "OA papers": [{"PaperId": "https://openalex.org/W2154890170", "PaperTitle": "SystemC-Based Minimum Intrusive Fault Injection Technique with Improved Fault Representation", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Rishad Shafik", "P. Rosinger", "Bashir M. Al-Hashimi"]}]}, {"DBLP title": "Using Low Pass Filters in Mitigation Techniques against Single-Event Transients in 45nm Technology LSIs.", "DBLP authors": ["Taiki Uemura", "Ryo Tanabe", "Yoshiharu Tosaka", "Shigeo Satoh"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.28", "OA papers": [{"PaperId": "https://openalex.org/W2154663356", "PaperTitle": "Using Low Pass Filters in Mitigation Techniques against Single-Event Transients in 45nm Technology LSIs", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Fujitsu (Japan)": 4.0}, "Authors": ["Takuya Uemura", "R. Tanabe", "Yoshiharu Tosaka", "Shin'ichi Satoh"]}]}, {"DBLP title": "On the Minimization of Potential Transient Errors and SER in Logic Circuits Using SPFD.", "DBLP authors": ["Sobeeh Almukhaizim", "Yiorgos Makris", "Yu-Shen Yang", "Andreas G. Veneris"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.16", "OA papers": [{"PaperId": "https://openalex.org/W2118743217", "PaperTitle": "On the Minimization of Potential Transient Errors and SER in Logic Circuits Using SPFD", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Kuwait University": 1.0, "Yale University": 1.0, "University of Toronto": 2.0}, "Authors": ["Sobeeh Almukhaizim", "Yiorgos Makris", "Yang Yang", "Andreas Veneris"]}]}, {"DBLP title": "Propagation of Transients Along Sensitizable Paths.", "DBLP authors": ["Sreenivas Gangadhar", "Michael N. Skoufis", "Spyros Tragoudas"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.46", "OA papers": [{"PaperId": "https://openalex.org/W2123507066", "PaperTitle": "Propagation of Transients Along Sensitizable Paths", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Southern Illinois University Carbondale": 3.0}, "Authors": ["Sreenivas Gangadhar", "Michael N. Skoufis", "Spyros Tragoudas"]}]}, {"DBLP title": "On the Evaluation of Radiation-Induced Transient Faults in Flash-Based FPGAs.", "DBLP authors": ["Niccol\u00f2 Battezzati", "Simone Gerardin", "Andrea Manuzzato", "Alessandro Paccagnella", "Sana Rezgui", "Luca Sterpone", "Massimo Violante"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.47", "OA papers": [{"PaperId": "https://openalex.org/W2145753684", "PaperTitle": "On the Evaluation of Radiation-Induced Transient Faults in Flash-Based FPGAs", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Polytechnic University of Turin": 1.0, "University of Padua": 2.0, "Instituto Polit\u00e9cnico Nacional": 2.0}, "Authors": ["Niccol\u00f2 Battezzati", "Simone Gerardin", "Andrea Manuzzato", "Alessandro Paccagnella", "S. Rezgui", "Luca Sterpone", "Massimo Violante"]}]}, {"DBLP title": "A Hybrid Approach to the Test of Cache Memory Controllers Embedded in SoCs.", "DBLP authors": ["Wilson J. Perez", "Jaime Velasco-Medina", "Danilo Ravotto", "Edgar E. S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.22", "OA papers": [{"PaperId": "https://openalex.org/W2135784215", "PaperTitle": "A Hybrid Approach to the Test of Cache Memory Controllers Embedded in SoCs", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Grupo de Bionanoelectronica, Univ. del Valle, Cali": 2.0, "Polytechnic University of Turin": 3.0}, "Authors": ["W. J. H. Perez", "Jos\u00e9 Luis Velasco", "D. Ravotto", "E. J. Sanchez", "M. Sonza Reorda"]}]}, {"DBLP title": "A BISR Architecture for Embedded Memories.", "DBLP authors": ["Kiamal Z. Pekmestzi", "Nicholas Axelos", "Isidoros Sideris", "Nikos K. Moshopoulos"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.21", "OA papers": [{"PaperId": "https://openalex.org/W2128015176", "PaperTitle": "A BISR Architecture for Embedded Memories", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Technical University of Athens": 4.0}, "Authors": ["Kiamal Pekmestzi", "Nicholas Axelos", "Isidoros Sideris", "N. Moshopoulos"]}]}, {"DBLP title": "Embedding Current Monitoring in H-Tree RAM Architecture for Multiple SEU Tolerance and Reliability Improvement.", "DBLP authors": ["Costas Argyrides", "Fabian Vargas", "Marlon Moraes", "Dhiraj K. Pradhan"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.36", "OA papers": [{"PaperId": "https://openalex.org/W2144688177", "PaperTitle": "Embedding Current Monitoring in H-Tree RAM Architecture for Multiple SEU Tolerance and Reliability Improvement", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Bristol": 2.0, "Pontifical Catholic University of Rio Grande do Sul": 2.0}, "Authors": ["C. Argyrides", "Fabian Vargas", "Manoel Odorico de Moraes", "Dhiraj K. Pradhan"]}]}, {"DBLP title": "Communication Aware Recovery Configurations for Networks-on-Chip.", "DBLP authors": ["Claudia Rusu", "Cristian Grecu", "Lorena Anghel"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.44", "OA papers": [{"PaperId": "https://openalex.org/W2149303207", "PaperTitle": "Communication Aware Recovery Configurations for Networks-on-Chip", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 2.0, "University of British Columbia": 1.0}, "Authors": ["C. Rusu", "C. Grecu", "Lorena Anghel"]}]}, {"DBLP title": "Reliability in Application Specific Mesh-Based NoC Architectures.", "DBLP authors": ["Fatemeh Refan", "Homa Alemzadeh", "Saeed Safari", "Paolo Prinetto", "Zainalabedin Navabi"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.53", "OA papers": [{"PaperId": "https://openalex.org/W2153654807", "PaperTitle": "Reliability in Application Specific Mesh-Based NoC Architectures", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of Tehran": 4.0}, "Authors": ["Fatemeh Refan", "Homa Alemzadeh", "Saeed Safari", "Paolo Prinetto", "Zainalabedin Navabi"]}]}, {"DBLP title": "On-Line Testing of Lab-on-Chip Using Digital Microfluidic Compactors.", "DBLP authors": ["Yang Zhao", "Krishnendu Chakrabarty"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.45", "OA papers": [{"PaperId": "https://openalex.org/W2102547888", "PaperTitle": "On-Line Testing of Lab-on-Chip Using Digital Microfluidic Compactors", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Duke University": 2.0}, "Authors": ["Yang Zhao", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Self-Configuration and Reachability Metrics in Massively Defective Multiport Chips.", "DBLP authors": ["Piotr Zajac", "Jacques Henri Collet", "Andrzej Napieralski"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.58", "OA papers": [{"PaperId": "https://openalex.org/W2119431537", "PaperTitle": "Self-Configuration and Reachability Metrics in Massively Defective Multiport Chips", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Lab. d'Analyse et d'Archit. des Syst. du CNRS, Univ. de Toulouse, Toulouse": 1.0, "University of \u0141\u00f3d\u017a": 1.0}, "Authors": ["Paul Zajac", "Jacques H. Collet", "Andrzej Napieralski"]}]}, {"DBLP title": "Exploiting Parametric Power Supply and/or Temperature Variations to Improve Fault Tolerance in Digital Circuits.", "DBLP authors": ["Jorge Semi\u00e3o", "Judit Freijedo", "Juan J. Rodr\u00edguez-Andina", "Fabian Vargas", "Marcelino B. Santos", "Isabel C. Teixeira", "Jo\u00e3o Paulo Teixeira"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.51", "OA papers": [{"PaperId": "https://openalex.org/W2142228488", "PaperTitle": "Exploiting Parametric Power Supply and/or Temperature Variations to Improve Fault Tolerance in Digital Circuits", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Algarve": 1.0, "Universidade de Vigo": 1.0, "Pontifical Catholic University of Rio Grande do Sul": 2.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 3.0}, "Authors": ["Jorge Semi\u00e3o", "J. Freijedo", "J. Andina", "Fabian Vargas", "Maria Jos\u00e9 Santos", "Isabel C. Teixeira", "Paula Teixeira"]}]}, {"DBLP title": "On the Detection of SSN-Induced Logic Errors through On-Chip Monitoring.", "DBLP authors": ["Florence Aza\u00efs", "Laurent Larguier", "Yves Bertrand", "Michel Renovell"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.19", "OA papers": [{"PaperId": "https://openalex.org/W1991490470", "PaperTitle": "On the Detection of SSN-Induced Logic Errors through On-Chip Monitoring", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Montpellier": 4.0}, "Authors": ["Florence Aza\u00efs", "L. Larguier", "Yves Bertrand", "Michel Renovell"]}]}, {"DBLP title": "Guided Probabilistic Checksums for Error Control in Low Power Digital-Filters.", "DBLP authors": ["Muhammad Mudassar Nisar", "Abhijit Chatterjee"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.50", "OA papers": [{"PaperId": "https://openalex.org/W2097711617", "PaperTitle": "Guided Probabilistic Checksums for Error Control in Low Power Digital-Filters", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["M.M. Nisar", "Avishek Chatterjee"]}]}, {"DBLP title": "Soft-Error Vulnerability of Sub-100-nm Flip-Flops.", "DBLP authors": ["Tino Heijmen"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.12", "OA papers": [{"PaperId": "https://openalex.org/W2119795588", "PaperTitle": "Soft-Error Vulnerability of Sub-100-nm Flip-Flops", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"NXP (Netherlands)": 1.0}, "Authors": ["T. Heijmen"]}]}, {"DBLP title": "Variation of SRAM Alpha-Induced Soft Error Rate with Technology Node.", "DBLP authors": ["Damien Leroy", "R\u00e9mi Gaillard", "Erwin Sch\u00e4fer", "Cyrille Beltrando", "Shi-Jie Wen", "Richard Wong"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.38", "OA papers": [{"PaperId": "https://openalex.org/W2163874125", "PaperTitle": "Variation of SRAM Alpha-Induced Soft Error Rate with Technology Node", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"iRoC Technol., Grenoble": 4.0, "Cisco Systems (United States)": 2.0}, "Authors": ["D. Leroy", "Rolf C. Gaillard", "Erwin Schaefer", "C. Beltrando", "Shi-Jie Wen", "Raimond Wong"]}]}, {"DBLP title": "Deterministic Built-in TPG with Segmented FSMs.", "DBLP authors": ["Samara Sudireddy", "Jayawant Kakade", "Dimitri Kagaris"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.37", "OA papers": [{"PaperId": "https://openalex.org/W2138328140", "PaperTitle": "Deterministic Built-in TPG with Segmented FSMs", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Southern Illinois University Carbondale": 3.0}, "Authors": ["S. Sudireddy", "J. Kakade", "Dimitri Kagaris"]}]}, {"DBLP title": "A Low-Cost Accumulator-Based Test Pattern Generation Architecture.", "DBLP authors": ["Dimitris Magos", "Ioannis Voyiatzis", "Steffen Tarnick"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.54", "OA papers": [{"PaperId": "https://openalex.org/W2103993319", "PaperTitle": "A Low-Cost Accumulator-Based Test Pattern Generation Architecture", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Dept. of Inf., Technol. Educ. Inst. of Athens, Athens": 2.0, "[Secure Systems Department, TECH GmbH, Teltow, Germany]": 1.0}, "Authors": ["Dimitrios Magos", "Ioannis Voyiatzis", "Steffen Tarnick"]}]}, {"DBLP title": "Directed Random SBST Generation for On-Line Testing of Pipelined Processors.", "DBLP authors": ["Andreas Merentitis", "George Theodorou", "Mihalis Giorgaras", "Nektarios Kranitis"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.18", "OA papers": [{"PaperId": "https://openalex.org/W2168140292", "PaperTitle": "Directed Random SBST Generation for On-Line Testing of Pipelined Processors", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National and Kapodistrian University of Athens": 4.0}, "Authors": ["Andreas Merentitis", "George Theodorou", "M. Giorgaras", "N. Kranitis"]}]}, {"DBLP title": "SDRAM Architecture & Single Event Effects Revealed with Laser.", "DBLP authors": ["Antonin Bougerol", "Florent Miller", "Nadine Buard"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.40", "OA papers": [{"PaperId": "https://openalex.org/W2138349682", "PaperTitle": "SDRAM Architecture &#x00026; Single Event Effects Revealed with Laser", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Airbus (France)": 3.0}, "Authors": ["Antonin Bougerol", "Florent Miller", "N. Buard"]}]}, {"DBLP title": "Detailed Analyses of Single Laser Shot Effects in the Configuration of a Virtex-II FPGA.", "DBLP authors": ["Gaetan Canivet", "Jessy Cl\u00e9di\u00e8re", "Jean Baptiste Ferron", "Fr\u00e9d\u00e9ric Valette", "Marc Renaudin", "R\u00e9gis Leveugle"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.41", "OA papers": [{"PaperId": "https://openalex.org/W2169348939", "PaperTitle": "Detailed Analyses of Single Laser Shot Effects in the Configuration of a Virtex-II FPGA", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["G. Canivet", "Jessy Cl\u00e9di\u00e8re", "J.R. Ferron", "F. Valette", "Marie Renaudin", "Regis Leveugle"]}]}, {"DBLP title": "Dynamic Testing of an SRAM-Based FPGA by Time-Resolved Laser Fault Injection.", "DBLP authors": ["Vincent Pouget", "Alexandre Douin", "Gilles Foucard", "Paul Peronnard", "Dean Lewis", "Pascal Fouillat", "Raoul Velazco"], "year": 2008, "doi": "https://doi.org/10.1109/IOLTS.2008.39", "OA papers": [{"PaperId": "https://openalex.org/W2157565504", "PaperTitle": "Dynamic Testing of an SRAM-Based FPGA by Time-Resolved Laser Fault Injection", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Bordeaux": 4.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0}, "Authors": ["Vincent Pouget", "Alexandre Douin", "G. Foucard", "P. Peronnard", "Dave Lewis", "Pascal Fouillat", "Raoul Velazco"]}]}]