|ProcessadorPipeline
clk => MEM_STAGE:inst4.clk
clk => ID_STAGE:inst1.clk
clk => EX_STAGE:inst3.clk
clk => IF_STAGE:inst.clk
rst => MEM_STAGE:inst4.rst
rst => ID_STAGE:inst1.rst
rst => EX_STAGE:inst3.rst
rst => IF_STAGE:inst.rst
clk_ROM => IF_STAGE:inst.clk_ROM


|ProcessadorPipeline|IF_STAGE:inst
IF_ID_Instruction[0] <= IF_ID_Register:inst.outInstruction[0]
IF_ID_Instruction[1] <= IF_ID_Register:inst.outInstruction[1]
IF_ID_Instruction[2] <= IF_ID_Register:inst.outInstruction[2]
IF_ID_Instruction[3] <= IF_ID_Register:inst.outInstruction[3]
IF_ID_Instruction[4] <= IF_ID_Register:inst.outInstruction[4]
IF_ID_Instruction[5] <= IF_ID_Register:inst.outInstruction[5]
IF_ID_Instruction[6] <= IF_ID_Register:inst.outInstruction[6]
IF_ID_Instruction[7] <= IF_ID_Register:inst.outInstruction[7]
IF_ID_Instruction[8] <= IF_ID_Register:inst.outInstruction[8]
IF_ID_Instruction[9] <= IF_ID_Register:inst.outInstruction[9]
IF_ID_Instruction[10] <= IF_ID_Register:inst.outInstruction[10]
IF_ID_Instruction[11] <= IF_ID_Register:inst.outInstruction[11]
IF_ID_Instruction[12] <= IF_ID_Register:inst.outInstruction[12]
IF_ID_Instruction[13] <= IF_ID_Register:inst.outInstruction[13]
IF_ID_Instruction[14] <= IF_ID_Register:inst.outInstruction[14]
IF_ID_Instruction[15] <= IF_ID_Register:inst.outInstruction[15]
IF_ID_Instruction[16] <= IF_ID_Register:inst.outInstruction[16]
IF_ID_Instruction[17] <= IF_ID_Register:inst.outInstruction[17]
IF_ID_Instruction[18] <= IF_ID_Register:inst.outInstruction[18]
IF_ID_Instruction[19] <= IF_ID_Register:inst.outInstruction[19]
IF_ID_Instruction[20] <= IF_ID_Register:inst.outInstruction[20]
IF_ID_Instruction[21] <= IF_ID_Register:inst.outInstruction[21]
IF_ID_Instruction[22] <= IF_ID_Register:inst.outInstruction[22]
IF_ID_Instruction[23] <= IF_ID_Register:inst.outInstruction[23]
IF_ID_Instruction[24] <= IF_ID_Register:inst.outInstruction[24]
IF_ID_Instruction[25] <= IF_ID_Register:inst.outInstruction[25]
IF_ID_Instruction[26] <= IF_ID_Register:inst.outInstruction[26]
IF_ID_Instruction[27] <= IF_ID_Register:inst.outInstruction[27]
IF_ID_Instruction[28] <= IF_ID_Register:inst.outInstruction[28]
IF_ID_Instruction[29] <= IF_ID_Register:inst.outInstruction[29]
IF_ID_Instruction[30] <= IF_ID_Register:inst.outInstruction[30]
IF_ID_Instruction[31] <= IF_ID_Register:inst.outInstruction[31]
clk => IF_ID_Register:inst.clk
clk => ProgramCounter:inst1.clk
rst => IF_ID_Register:inst.rst
rst => ProgramCounter:inst1.rst
clk_ROM => ROM:inst3.clock
BranchTaken => Mux2to1:inst4.sel
BranchTarget[0] => Mux2to1:inst4.in1[0]
BranchTarget[1] => Mux2to1:inst4.in1[1]
BranchTarget[2] => Mux2to1:inst4.in1[2]
BranchTarget[3] => Mux2to1:inst4.in1[3]
BranchTarget[4] => Mux2to1:inst4.in1[4]
BranchTarget[5] => Mux2to1:inst4.in1[5]
BranchTarget[6] => Mux2to1:inst4.in1[6]
BranchTarget[7] => Mux2to1:inst4.in1[7]
IF_ID_PC[0] <= IF_ID_Register:inst.outPC[0]
IF_ID_PC[1] <= IF_ID_Register:inst.outPC[1]
IF_ID_PC[2] <= IF_ID_Register:inst.outPC[2]
IF_ID_PC[3] <= IF_ID_Register:inst.outPC[3]
IF_ID_PC[4] <= IF_ID_Register:inst.outPC[4]
IF_ID_PC[5] <= IF_ID_Register:inst.outPC[5]
IF_ID_PC[6] <= IF_ID_Register:inst.outPC[6]
IF_ID_PC[7] <= IF_ID_Register:inst.outPC[7]


|ProcessadorPipeline|IF_STAGE:inst|IF_ID_Register:inst
clk => outInstruction[0]~reg0.CLK
clk => outInstruction[1]~reg0.CLK
clk => outInstruction[2]~reg0.CLK
clk => outInstruction[3]~reg0.CLK
clk => outInstruction[4]~reg0.CLK
clk => outInstruction[5]~reg0.CLK
clk => outInstruction[6]~reg0.CLK
clk => outInstruction[7]~reg0.CLK
clk => outInstruction[8]~reg0.CLK
clk => outInstruction[9]~reg0.CLK
clk => outInstruction[10]~reg0.CLK
clk => outInstruction[11]~reg0.CLK
clk => outInstruction[12]~reg0.CLK
clk => outInstruction[13]~reg0.CLK
clk => outInstruction[14]~reg0.CLK
clk => outInstruction[15]~reg0.CLK
clk => outInstruction[16]~reg0.CLK
clk => outInstruction[17]~reg0.CLK
clk => outInstruction[18]~reg0.CLK
clk => outInstruction[19]~reg0.CLK
clk => outInstruction[20]~reg0.CLK
clk => outInstruction[21]~reg0.CLK
clk => outInstruction[22]~reg0.CLK
clk => outInstruction[23]~reg0.CLK
clk => outInstruction[24]~reg0.CLK
clk => outInstruction[25]~reg0.CLK
clk => outInstruction[26]~reg0.CLK
clk => outInstruction[27]~reg0.CLK
clk => outInstruction[28]~reg0.CLK
clk => outInstruction[29]~reg0.CLK
clk => outInstruction[30]~reg0.CLK
clk => outInstruction[31]~reg0.CLK
clk => outPC[0]~reg0.CLK
clk => outPC[1]~reg0.CLK
clk => outPC[2]~reg0.CLK
clk => outPC[3]~reg0.CLK
clk => outPC[4]~reg0.CLK
clk => outPC[5]~reg0.CLK
clk => outPC[6]~reg0.CLK
clk => outPC[7]~reg0.CLK
rst => outPC.OUTPUTSELECT
rst => outPC.OUTPUTSELECT
rst => outPC.OUTPUTSELECT
rst => outPC.OUTPUTSELECT
rst => outPC.OUTPUTSELECT
rst => outPC.OUTPUTSELECT
rst => outPC.OUTPUTSELECT
rst => outPC.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
rst => outInstruction.OUTPUTSELECT
inPC[0] => Add0.IN16
inPC[1] => Add0.IN15
inPC[2] => Add0.IN14
inPC[3] => Add0.IN13
inPC[4] => Add0.IN12
inPC[5] => Add0.IN11
inPC[6] => Add0.IN10
inPC[7] => Add0.IN9
inInstruction[0] => outInstruction.DATAA
inInstruction[1] => outInstruction.DATAA
inInstruction[2] => outInstruction.DATAA
inInstruction[3] => outInstruction.DATAA
inInstruction[4] => outInstruction.DATAA
inInstruction[5] => outInstruction.DATAA
inInstruction[6] => outInstruction.DATAA
inInstruction[7] => outInstruction.DATAA
inInstruction[8] => outInstruction.DATAA
inInstruction[9] => outInstruction.DATAA
inInstruction[10] => outInstruction.DATAA
inInstruction[11] => outInstruction.DATAA
inInstruction[12] => outInstruction.DATAA
inInstruction[13] => outInstruction.DATAA
inInstruction[14] => outInstruction.DATAA
inInstruction[15] => outInstruction.DATAA
inInstruction[16] => outInstruction.DATAA
inInstruction[17] => outInstruction.DATAA
inInstruction[18] => outInstruction.DATAA
inInstruction[19] => outInstruction.DATAA
inInstruction[20] => outInstruction.DATAA
inInstruction[21] => outInstruction.DATAA
inInstruction[22] => outInstruction.DATAA
inInstruction[23] => outInstruction.DATAA
inInstruction[24] => outInstruction.DATAA
inInstruction[25] => outInstruction.DATAA
inInstruction[26] => outInstruction.DATAA
inInstruction[27] => outInstruction.DATAA
inInstruction[28] => outInstruction.DATAA
inInstruction[29] => outInstruction.DATAA
inInstruction[30] => outInstruction.DATAA
inInstruction[31] => outInstruction.DATAA
outPC[0] <= outPC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[1] <= outPC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[2] <= outPC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[3] <= outPC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[4] <= outPC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[5] <= outPC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[6] <= outPC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[7] <= outPC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[0] <= outInstruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[1] <= outInstruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[2] <= outInstruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[3] <= outInstruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[4] <= outInstruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[5] <= outInstruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[6] <= outInstruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[7] <= outInstruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[8] <= outInstruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[9] <= outInstruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[10] <= outInstruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[11] <= outInstruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[12] <= outInstruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[13] <= outInstruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[14] <= outInstruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[15] <= outInstruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[16] <= outInstruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[17] <= outInstruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[18] <= outInstruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[19] <= outInstruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[20] <= outInstruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[21] <= outInstruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[22] <= outInstruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[23] <= outInstruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[24] <= outInstruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[25] <= outInstruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[26] <= outInstruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[27] <= outInstruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[28] <= outInstruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[29] <= outInstruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[30] <= outInstruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[31] <= outInstruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|IF_STAGE:inst|ROM:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l404:auto_generated.address_a[0]
address_a[1] => altsyncram_l404:auto_generated.address_a[1]
address_a[2] => altsyncram_l404:auto_generated.address_a[2]
address_a[3] => altsyncram_l404:auto_generated.address_a[3]
address_a[4] => altsyncram_l404:auto_generated.address_a[4]
address_a[5] => altsyncram_l404:auto_generated.address_a[5]
address_a[6] => altsyncram_l404:auto_generated.address_a[6]
address_a[7] => altsyncram_l404:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l404:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l404:auto_generated.q_a[0]
q_a[1] <= altsyncram_l404:auto_generated.q_a[1]
q_a[2] <= altsyncram_l404:auto_generated.q_a[2]
q_a[3] <= altsyncram_l404:auto_generated.q_a[3]
q_a[4] <= altsyncram_l404:auto_generated.q_a[4]
q_a[5] <= altsyncram_l404:auto_generated.q_a[5]
q_a[6] <= altsyncram_l404:auto_generated.q_a[6]
q_a[7] <= altsyncram_l404:auto_generated.q_a[7]
q_a[8] <= altsyncram_l404:auto_generated.q_a[8]
q_a[9] <= altsyncram_l404:auto_generated.q_a[9]
q_a[10] <= altsyncram_l404:auto_generated.q_a[10]
q_a[11] <= altsyncram_l404:auto_generated.q_a[11]
q_a[12] <= altsyncram_l404:auto_generated.q_a[12]
q_a[13] <= altsyncram_l404:auto_generated.q_a[13]
q_a[14] <= altsyncram_l404:auto_generated.q_a[14]
q_a[15] <= altsyncram_l404:auto_generated.q_a[15]
q_a[16] <= altsyncram_l404:auto_generated.q_a[16]
q_a[17] <= altsyncram_l404:auto_generated.q_a[17]
q_a[18] <= altsyncram_l404:auto_generated.q_a[18]
q_a[19] <= altsyncram_l404:auto_generated.q_a[19]
q_a[20] <= altsyncram_l404:auto_generated.q_a[20]
q_a[21] <= altsyncram_l404:auto_generated.q_a[21]
q_a[22] <= altsyncram_l404:auto_generated.q_a[22]
q_a[23] <= altsyncram_l404:auto_generated.q_a[23]
q_a[24] <= altsyncram_l404:auto_generated.q_a[24]
q_a[25] <= altsyncram_l404:auto_generated.q_a[25]
q_a[26] <= altsyncram_l404:auto_generated.q_a[26]
q_a[27] <= altsyncram_l404:auto_generated.q_a[27]
q_a[28] <= altsyncram_l404:auto_generated.q_a[28]
q_a[29] <= altsyncram_l404:auto_generated.q_a[29]
q_a[30] <= altsyncram_l404:auto_generated.q_a[30]
q_a[31] <= altsyncram_l404:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated
address_a[0] => altsyncram_pm03:altsyncram1.address_a[0]
address_a[1] => altsyncram_pm03:altsyncram1.address_a[1]
address_a[2] => altsyncram_pm03:altsyncram1.address_a[2]
address_a[3] => altsyncram_pm03:altsyncram1.address_a[3]
address_a[4] => altsyncram_pm03:altsyncram1.address_a[4]
address_a[5] => altsyncram_pm03:altsyncram1.address_a[5]
address_a[6] => altsyncram_pm03:altsyncram1.address_a[6]
address_a[7] => altsyncram_pm03:altsyncram1.address_a[7]
clock0 => altsyncram_pm03:altsyncram1.clock0
q_a[0] <= altsyncram_pm03:altsyncram1.q_a[0]
q_a[1] <= altsyncram_pm03:altsyncram1.q_a[1]
q_a[2] <= altsyncram_pm03:altsyncram1.q_a[2]
q_a[3] <= altsyncram_pm03:altsyncram1.q_a[3]
q_a[4] <= altsyncram_pm03:altsyncram1.q_a[4]
q_a[5] <= altsyncram_pm03:altsyncram1.q_a[5]
q_a[6] <= altsyncram_pm03:altsyncram1.q_a[6]
q_a[7] <= altsyncram_pm03:altsyncram1.q_a[7]
q_a[8] <= altsyncram_pm03:altsyncram1.q_a[8]
q_a[9] <= altsyncram_pm03:altsyncram1.q_a[9]
q_a[10] <= altsyncram_pm03:altsyncram1.q_a[10]
q_a[11] <= altsyncram_pm03:altsyncram1.q_a[11]
q_a[12] <= altsyncram_pm03:altsyncram1.q_a[12]
q_a[13] <= altsyncram_pm03:altsyncram1.q_a[13]
q_a[14] <= altsyncram_pm03:altsyncram1.q_a[14]
q_a[15] <= altsyncram_pm03:altsyncram1.q_a[15]
q_a[16] <= altsyncram_pm03:altsyncram1.q_a[16]
q_a[17] <= altsyncram_pm03:altsyncram1.q_a[17]
q_a[18] <= altsyncram_pm03:altsyncram1.q_a[18]
q_a[19] <= altsyncram_pm03:altsyncram1.q_a[19]
q_a[20] <= altsyncram_pm03:altsyncram1.q_a[20]
q_a[21] <= altsyncram_pm03:altsyncram1.q_a[21]
q_a[22] <= altsyncram_pm03:altsyncram1.q_a[22]
q_a[23] <= altsyncram_pm03:altsyncram1.q_a[23]
q_a[24] <= altsyncram_pm03:altsyncram1.q_a[24]
q_a[25] <= altsyncram_pm03:altsyncram1.q_a[25]
q_a[26] <= altsyncram_pm03:altsyncram1.q_a[26]
q_a[27] <= altsyncram_pm03:altsyncram1.q_a[27]
q_a[28] <= altsyncram_pm03:altsyncram1.q_a[28]
q_a[29] <= altsyncram_pm03:altsyncram1.q_a[29]
q_a[30] <= altsyncram_pm03:altsyncram1.q_a[30]
q_a[31] <= altsyncram_pm03:altsyncram1.q_a[31]


|ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|ProcessadorPipeline|IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|IF_STAGE:inst|ProgramCounter:inst1
clk => currentPC[0]~reg0.CLK
clk => currentPC[1]~reg0.CLK
clk => currentPC[2]~reg0.CLK
clk => currentPC[3]~reg0.CLK
clk => currentPC[4]~reg0.CLK
clk => currentPC[5]~reg0.CLK
clk => currentPC[6]~reg0.CLK
clk => currentPC[7]~reg0.CLK
rst => currentPC.OUTPUTSELECT
rst => currentPC.OUTPUTSELECT
rst => currentPC.OUTPUTSELECT
rst => currentPC.OUTPUTSELECT
rst => currentPC.OUTPUTSELECT
rst => currentPC.OUTPUTSELECT
rst => currentPC.OUTPUTSELECT
rst => currentPC.OUTPUTSELECT
nextPC[0] => currentPC.DATAA
nextPC[1] => currentPC.DATAA
nextPC[2] => currentPC.DATAA
nextPC[3] => currentPC.DATAA
nextPC[4] => currentPC.DATAA
nextPC[5] => currentPC.DATAA
nextPC[6] => currentPC.DATAA
nextPC[7] => currentPC.DATAA
currentPC[0] <= currentPC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentPC[1] <= currentPC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentPC[2] <= currentPC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentPC[3] <= currentPC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentPC[4] <= currentPC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentPC[5] <= currentPC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentPC[6] <= currentPC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentPC[7] <= currentPC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|IF_STAGE:inst|Mux2to1:inst4
in0[0] => out.DATAB
in0[1] => out.DATAB
in0[2] => out.DATAB
in0[3] => out.DATAB
in0[4] => out.DATAB
in0[5] => out.DATAB
in0[6] => out.DATAB
in0[7] => out.DATAB
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|IF_STAGE:inst|PCAdder:inst2
inPC[0] => Add0.IN16
inPC[1] => Add0.IN15
inPC[2] => Add0.IN14
inPC[3] => Add0.IN13
inPC[4] => Add0.IN12
inPC[5] => Add0.IN11
inPC[6] => Add0.IN10
inPC[7] => Add0.IN9
outPC[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
outPC[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
outPC[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
outPC[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
outPC[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
outPC[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
outPC[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
outPC[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|EX_STAGE:inst3
ID_EX_ALUSrc => ID_EX_ALUSrc.IN1
rst => rst.IN1
clk => clk.IN1
ID_EX_RegWrite => ID_EX_RegWrite.IN1
ID_EX_MemtoReg => ID_EX_MemtoReg.IN1
ID_EX_MemWrite => ID_EX_MemWrite.IN1
ID_EX_MemRead => ID_EX_MemRead.IN1
ID_EX_Branch => SYNTHESIZED_WIRE_1.IN1
ID_EX_RegDst => ID_EX_RegDst.IN1
ID_EX_ALUOp[0] => ID_EX_ALUOp[0].IN1
ID_EX_ALUOp[1] => ID_EX_ALUOp[1].IN1
ID_EX_ALUOp[2] => ID_EX_ALUOp[2].IN1
ID_EX_ALUOp[3] => ID_EX_ALUOp[3].IN1
ID_EX_ALUOp[4] => ID_EX_ALUOp[4].IN1
ID_EX_PC[0] => ID_EX_PC[0].IN1
ID_EX_PC[1] => ID_EX_PC[1].IN1
ID_EX_PC[2] => ID_EX_PC[2].IN1
ID_EX_PC[3] => ID_EX_PC[3].IN1
ID_EX_PC[4] => ID_EX_PC[4].IN1
ID_EX_PC[5] => ID_EX_PC[5].IN1
ID_EX_PC[6] => ID_EX_PC[6].IN1
ID_EX_PC[7] => ID_EX_PC[7].IN1
ID_EX_Rb[0] => ID_EX_Rb[0].IN1
ID_EX_Rb[1] => ID_EX_Rb[1].IN1
ID_EX_Rb[2] => ID_EX_Rb[2].IN1
ID_EX_Rb[3] => ID_EX_Rb[3].IN1
ID_EX_Rb[4] => ID_EX_Rb[4].IN1
ID_EX_Rd[0] => ID_EX_Rd[0].IN1
ID_EX_Rd[1] => ID_EX_Rd[1].IN1
ID_EX_Rd[2] => ID_EX_Rd[2].IN1
ID_EX_Rd[3] => ID_EX_Rd[3].IN1
ID_EX_Rd[4] => ID_EX_Rd[4].IN1
ID_EX_ReadData1[0] => ID_EX_ReadData1[0].IN1
ID_EX_ReadData1[1] => ID_EX_ReadData1[1].IN1
ID_EX_ReadData1[2] => ID_EX_ReadData1[2].IN1
ID_EX_ReadData1[3] => ID_EX_ReadData1[3].IN1
ID_EX_ReadData1[4] => ID_EX_ReadData1[4].IN1
ID_EX_ReadData1[5] => ID_EX_ReadData1[5].IN1
ID_EX_ReadData1[6] => ID_EX_ReadData1[6].IN1
ID_EX_ReadData1[7] => ID_EX_ReadData1[7].IN1
ID_EX_ReadData1[8] => ID_EX_ReadData1[8].IN1
ID_EX_ReadData1[9] => ID_EX_ReadData1[9].IN1
ID_EX_ReadData1[10] => ID_EX_ReadData1[10].IN1
ID_EX_ReadData1[11] => ID_EX_ReadData1[11].IN1
ID_EX_ReadData1[12] => ID_EX_ReadData1[12].IN1
ID_EX_ReadData1[13] => ID_EX_ReadData1[13].IN1
ID_EX_ReadData1[14] => ID_EX_ReadData1[14].IN1
ID_EX_ReadData1[15] => ID_EX_ReadData1[15].IN1
ID_EX_ReadData1[16] => ID_EX_ReadData1[16].IN1
ID_EX_ReadData1[17] => ID_EX_ReadData1[17].IN1
ID_EX_ReadData1[18] => ID_EX_ReadData1[18].IN1
ID_EX_ReadData1[19] => ID_EX_ReadData1[19].IN1
ID_EX_ReadData1[20] => ID_EX_ReadData1[20].IN1
ID_EX_ReadData1[21] => ID_EX_ReadData1[21].IN1
ID_EX_ReadData1[22] => ID_EX_ReadData1[22].IN1
ID_EX_ReadData1[23] => ID_EX_ReadData1[23].IN1
ID_EX_ReadData1[24] => ID_EX_ReadData1[24].IN1
ID_EX_ReadData1[25] => ID_EX_ReadData1[25].IN1
ID_EX_ReadData1[26] => ID_EX_ReadData1[26].IN1
ID_EX_ReadData1[27] => ID_EX_ReadData1[27].IN1
ID_EX_ReadData1[28] => ID_EX_ReadData1[28].IN1
ID_EX_ReadData1[29] => ID_EX_ReadData1[29].IN1
ID_EX_ReadData1[30] => ID_EX_ReadData1[30].IN1
ID_EX_ReadData1[31] => ID_EX_ReadData1[31].IN1
ID_EX_ReadData2[0] => ID_EX_ReadData2[0].IN1
ID_EX_ReadData2[1] => ID_EX_ReadData2[1].IN1
ID_EX_ReadData2[2] => ID_EX_ReadData2[2].IN1
ID_EX_ReadData2[3] => ID_EX_ReadData2[3].IN1
ID_EX_ReadData2[4] => ID_EX_ReadData2[4].IN1
ID_EX_ReadData2[5] => ID_EX_ReadData2[5].IN1
ID_EX_ReadData2[6] => ID_EX_ReadData2[6].IN1
ID_EX_ReadData2[7] => ID_EX_ReadData2[7].IN1
ID_EX_ReadData2[8] => ID_EX_ReadData2[8].IN1
ID_EX_ReadData2[9] => ID_EX_ReadData2[9].IN1
ID_EX_ReadData2[10] => ID_EX_ReadData2[10].IN1
ID_EX_ReadData2[11] => ID_EX_ReadData2[11].IN1
ID_EX_ReadData2[12] => ID_EX_ReadData2[12].IN1
ID_EX_ReadData2[13] => ID_EX_ReadData2[13].IN1
ID_EX_ReadData2[14] => ID_EX_ReadData2[14].IN1
ID_EX_ReadData2[15] => ID_EX_ReadData2[15].IN1
ID_EX_ReadData2[16] => ID_EX_ReadData2[16].IN1
ID_EX_ReadData2[17] => ID_EX_ReadData2[17].IN1
ID_EX_ReadData2[18] => ID_EX_ReadData2[18].IN1
ID_EX_ReadData2[19] => ID_EX_ReadData2[19].IN1
ID_EX_ReadData2[20] => ID_EX_ReadData2[20].IN1
ID_EX_ReadData2[21] => ID_EX_ReadData2[21].IN1
ID_EX_ReadData2[22] => ID_EX_ReadData2[22].IN1
ID_EX_ReadData2[23] => ID_EX_ReadData2[23].IN1
ID_EX_ReadData2[24] => ID_EX_ReadData2[24].IN1
ID_EX_ReadData2[25] => ID_EX_ReadData2[25].IN1
ID_EX_ReadData2[26] => ID_EX_ReadData2[26].IN1
ID_EX_ReadData2[27] => ID_EX_ReadData2[27].IN1
ID_EX_ReadData2[28] => ID_EX_ReadData2[28].IN1
ID_EX_ReadData2[29] => ID_EX_ReadData2[29].IN1
ID_EX_ReadData2[30] => ID_EX_ReadData2[30].IN1
ID_EX_ReadData2[31] => ID_EX_ReadData2[31].IN1
ID_EX_SignExtImm[0] => ID_EX_SignExtImm[0].IN3
ID_EX_SignExtImm[1] => ID_EX_SignExtImm[1].IN3
ID_EX_SignExtImm[2] => ID_EX_SignExtImm[2].IN3
ID_EX_SignExtImm[3] => ID_EX_SignExtImm[3].IN3
ID_EX_SignExtImm[4] => ID_EX_SignExtImm[4].IN3
ID_EX_SignExtImm[5] => ID_EX_SignExtImm[5].IN3
ID_EX_SignExtImm[6] => ID_EX_SignExtImm[6].IN3
ID_EX_SignExtImm[7] => ID_EX_SignExtImm[7].IN3
ID_EX_SignExtImm[8] => ID_EX_SignExtImm[8].IN3
ID_EX_SignExtImm[9] => ID_EX_SignExtImm[9].IN3
ID_EX_SignExtImm[10] => ID_EX_SignExtImm[10].IN3
ID_EX_SignExtImm[11] => ID_EX_SignExtImm[11].IN3
ID_EX_SignExtImm[12] => ID_EX_SignExtImm[12].IN3
ID_EX_SignExtImm[13] => ID_EX_SignExtImm[13].IN3
ID_EX_SignExtImm[14] => ID_EX_SignExtImm[14].IN3
ID_EX_SignExtImm[15] => ID_EX_SignExtImm[15].IN3
ID_EX_SignExtImm[16] => ID_EX_SignExtImm[16].IN3
ID_EX_SignExtImm[17] => ID_EX_SignExtImm[17].IN3
ID_EX_SignExtImm[18] => ID_EX_SignExtImm[18].IN3
ID_EX_SignExtImm[19] => ID_EX_SignExtImm[19].IN3
ID_EX_SignExtImm[20] => ID_EX_SignExtImm[20].IN3
ID_EX_SignExtImm[21] => ID_EX_SignExtImm[21].IN3
ID_EX_SignExtImm[22] => ID_EX_SignExtImm[22].IN3
ID_EX_SignExtImm[23] => ID_EX_SignExtImm[23].IN3
ID_EX_SignExtImm[24] => ID_EX_SignExtImm[24].IN3
ID_EX_SignExtImm[25] => ID_EX_SignExtImm[25].IN3
ID_EX_SignExtImm[26] => ID_EX_SignExtImm[26].IN3
ID_EX_SignExtImm[27] => ID_EX_SignExtImm[27].IN3
ID_EX_SignExtImm[28] => ID_EX_SignExtImm[28].IN3
ID_EX_SignExtImm[29] => ID_EX_SignExtImm[29].IN3
ID_EX_SignExtImm[30] => ID_EX_SignExtImm[30].IN3
ID_EX_SignExtImm[31] => ID_EX_SignExtImm[31].IN3
EX_MEM_MemtoRegOut <= EX_MEM_REGISTER:b2v_inst12.MemtoRegOut
EX_MEM_MemWriteOut <= EX_MEM_REGISTER:b2v_inst12.MemWriteOut
EX_MEM_MemReadOut <= EX_MEM_REGISTER:b2v_inst12.MemReadOut
EX_MEM_Branch <= EX_MEM_REGISTER:b2v_inst12.outBranchTaken
EX_MEM_RegWrite <= EX_MEM_REGISTER:b2v_inst12.RegWriteOut
EX_MEM_ALUResult[0] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[1] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[2] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[3] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[4] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[5] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[6] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[7] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[8] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[9] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[10] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[11] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[12] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[13] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[14] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[15] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[16] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[17] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[18] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[19] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[20] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[21] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[22] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[23] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[24] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[25] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[26] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[27] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[28] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[29] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[30] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_ALUResult[31] <= EX_MEM_REGISTER:b2v_inst12.outALUResult
EX_MEM_BranchTarget[0] <= EX_MEM_REGISTER:b2v_inst12.outBranchTarget
EX_MEM_BranchTarget[1] <= EX_MEM_REGISTER:b2v_inst12.outBranchTarget
EX_MEM_BranchTarget[2] <= EX_MEM_REGISTER:b2v_inst12.outBranchTarget
EX_MEM_BranchTarget[3] <= EX_MEM_REGISTER:b2v_inst12.outBranchTarget
EX_MEM_BranchTarget[4] <= EX_MEM_REGISTER:b2v_inst12.outBranchTarget
EX_MEM_BranchTarget[5] <= EX_MEM_REGISTER:b2v_inst12.outBranchTarget
EX_MEM_BranchTarget[6] <= EX_MEM_REGISTER:b2v_inst12.outBranchTarget
EX_MEM_BranchTarget[7] <= EX_MEM_REGISTER:b2v_inst12.outBranchTarget
EX_MEM_WriteData[0] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[1] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[2] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[3] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[4] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[5] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[6] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[7] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[8] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[9] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[10] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[11] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[12] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[13] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[14] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[15] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[16] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[17] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[18] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[19] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[20] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[21] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[22] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[23] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[24] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[25] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[26] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[27] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[28] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[29] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[30] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteData[31] <= EX_MEM_REGISTER:b2v_inst12.writedataOut
EX_MEM_WriteReg[0] <= EX_MEM_REGISTER:b2v_inst12.writeRegOut
EX_MEM_WriteReg[1] <= EX_MEM_REGISTER:b2v_inst12.writeRegOut
EX_MEM_WriteReg[2] <= EX_MEM_REGISTER:b2v_inst12.writeRegOut
EX_MEM_WriteReg[3] <= EX_MEM_REGISTER:b2v_inst12.writeRegOut
EX_MEM_WriteReg[4] <= EX_MEM_REGISTER:b2v_inst12.writeRegOut


|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst
data1[0] => Add1.IN32
data1[0] => Add2.IN64
data1[0] => Mult0.IN31
data1[0] => Div0.IN31
data1[0] => ALUResult.IN0
data1[0] => ALUResult.IN0
data1[0] => ShiftLeft0.IN32
data1[0] => Equal8.IN31
data1[0] => LessThan0.IN32
data1[0] => ALUResult.DATAB
data1[0] => Mux33.IN24
data1[0] => Mux33.IN25
data1[0] => Mux33.IN26
data1[0] => Mux33.IN27
data1[0] => Mux33.IN28
data1[0] => Mux33.IN29
data1[0] => Mux33.IN30
data1[0] => Mux28.IN31
data1[0] => Mux33.IN21
data1[1] => Add1.IN31
data1[1] => Add2.IN63
data1[1] => Mult0.IN30
data1[1] => Div0.IN30
data1[1] => ALUResult.IN0
data1[1] => ALUResult.IN0
data1[1] => ShiftLeft0.IN31
data1[1] => Equal8.IN30
data1[1] => LessThan0.IN31
data1[1] => ALUResult.DATAB
data1[1] => Mux32.IN24
data1[1] => Mux32.IN25
data1[1] => Mux32.IN26
data1[1] => Mux32.IN27
data1[1] => Mux32.IN28
data1[1] => Mux32.IN29
data1[1] => Mux32.IN30
data1[1] => Mux27.IN31
data1[1] => Mux32.IN21
data1[2] => Add1.IN30
data1[2] => Add2.IN62
data1[2] => Mult0.IN29
data1[2] => Div0.IN29
data1[2] => ALUResult.IN0
data1[2] => ALUResult.IN0
data1[2] => ShiftLeft0.IN30
data1[2] => Equal8.IN29
data1[2] => LessThan0.IN30
data1[2] => ALUResult.DATAB
data1[2] => Mux31.IN24
data1[2] => Mux31.IN25
data1[2] => Mux31.IN26
data1[2] => Mux31.IN27
data1[2] => Mux31.IN28
data1[2] => Mux31.IN29
data1[2] => Mux31.IN30
data1[2] => Mux26.IN31
data1[2] => Mux31.IN21
data1[3] => Add0.IN58
data1[3] => Add1.IN29
data1[3] => Add2.IN61
data1[3] => Mult0.IN28
data1[3] => Div0.IN28
data1[3] => ALUResult.IN0
data1[3] => ALUResult.IN0
data1[3] => ShiftLeft0.IN29
data1[3] => Equal8.IN28
data1[3] => LessThan0.IN29
data1[3] => ALUResult.DATAB
data1[3] => Mux30.IN26
data1[3] => Mux30.IN27
data1[3] => Mux30.IN28
data1[3] => Mux30.IN29
data1[3] => Mux30.IN30
data1[3] => Mux25.IN31
data1[3] => Mux30.IN23
data1[4] => Add0.IN57
data1[4] => Add1.IN28
data1[4] => Add2.IN60
data1[4] => Mult0.IN27
data1[4] => Div0.IN27
data1[4] => ALUResult.IN0
data1[4] => ALUResult.IN0
data1[4] => ShiftLeft0.IN28
data1[4] => Equal8.IN27
data1[4] => LessThan0.IN28
data1[4] => ALUResult.DATAB
data1[4] => Mux29.IN26
data1[4] => Mux29.IN27
data1[4] => Mux29.IN28
data1[4] => Mux29.IN29
data1[4] => Mux29.IN30
data1[4] => Mux24.IN31
data1[4] => Mux29.IN23
data1[5] => Add0.IN56
data1[5] => Add1.IN27
data1[5] => Add2.IN59
data1[5] => Mult0.IN26
data1[5] => Div0.IN26
data1[5] => ALUResult.IN0
data1[5] => ALUResult.IN0
data1[5] => ShiftLeft0.IN27
data1[5] => Equal8.IN26
data1[5] => LessThan0.IN27
data1[5] => ALUResult.DATAB
data1[5] => Mux28.IN26
data1[5] => Mux28.IN27
data1[5] => Mux28.IN28
data1[5] => Mux28.IN29
data1[5] => Mux28.IN30
data1[5] => Mux28.IN23
data1[6] => Add0.IN55
data1[6] => Add1.IN26
data1[6] => Add2.IN58
data1[6] => Mult0.IN25
data1[6] => Div0.IN25
data1[6] => ALUResult.IN0
data1[6] => ALUResult.IN0
data1[6] => ShiftLeft0.IN26
data1[6] => Equal8.IN25
data1[6] => LessThan0.IN26
data1[6] => ALUResult.DATAB
data1[6] => Mux27.IN26
data1[6] => Mux27.IN27
data1[6] => Mux27.IN28
data1[6] => Mux27.IN29
data1[6] => Mux27.IN30
data1[6] => Mux27.IN23
data1[7] => Add0.IN54
data1[7] => Add1.IN25
data1[7] => Add2.IN57
data1[7] => Mult0.IN24
data1[7] => Div0.IN24
data1[7] => ALUResult.IN0
data1[7] => ALUResult.IN0
data1[7] => ShiftLeft0.IN25
data1[7] => Equal8.IN24
data1[7] => LessThan0.IN25
data1[7] => ALUResult.DATAB
data1[7] => Mux26.IN26
data1[7] => Mux26.IN27
data1[7] => Mux26.IN28
data1[7] => Mux26.IN29
data1[7] => Mux26.IN30
data1[7] => Mux26.IN23
data1[8] => Add0.IN53
data1[8] => Add1.IN24
data1[8] => Add2.IN56
data1[8] => Mult0.IN23
data1[8] => Div0.IN23
data1[8] => ALUResult.IN0
data1[8] => ALUResult.IN0
data1[8] => ShiftLeft0.IN24
data1[8] => Equal8.IN23
data1[8] => LessThan0.IN24
data1[8] => ALUResult.DATAB
data1[8] => Mux25.IN26
data1[8] => Mux25.IN27
data1[8] => Mux25.IN28
data1[8] => Mux25.IN29
data1[8] => Mux25.IN30
data1[8] => Mux25.IN23
data1[9] => Add0.IN52
data1[9] => Add1.IN23
data1[9] => Add2.IN55
data1[9] => Mult0.IN22
data1[9] => Div0.IN22
data1[9] => ALUResult.IN0
data1[9] => ALUResult.IN0
data1[9] => ShiftLeft0.IN23
data1[9] => Equal8.IN22
data1[9] => LessThan0.IN23
data1[9] => ALUResult.DATAB
data1[9] => Mux24.IN26
data1[9] => Mux24.IN27
data1[9] => Mux24.IN28
data1[9] => Mux24.IN29
data1[9] => Mux24.IN30
data1[9] => Mux24.IN23
data1[10] => Add0.IN51
data1[10] => Add1.IN22
data1[10] => Add2.IN54
data1[10] => Mult0.IN21
data1[10] => Div0.IN21
data1[10] => ALUResult.IN0
data1[10] => ALUResult.IN0
data1[10] => ShiftLeft0.IN22
data1[10] => Equal8.IN21
data1[10] => LessThan0.IN22
data1[10] => ALUResult.DATAB
data1[10] => Mux23.IN27
data1[10] => Mux23.IN28
data1[10] => Mux23.IN29
data1[10] => Mux23.IN30
data1[10] => Mux23.IN31
data1[10] => Mux23.IN24
data1[11] => Add0.IN50
data1[11] => Add1.IN21
data1[11] => Add2.IN53
data1[11] => Mult0.IN20
data1[11] => Div0.IN20
data1[11] => ALUResult.IN0
data1[11] => ALUResult.IN0
data1[11] => ShiftLeft0.IN21
data1[11] => Equal8.IN20
data1[11] => LessThan0.IN21
data1[11] => ALUResult.DATAB
data1[11] => Mux22.IN27
data1[11] => Mux22.IN28
data1[11] => Mux22.IN29
data1[11] => Mux22.IN30
data1[11] => Mux22.IN31
data1[11] => Mux22.IN24
data1[12] => Add0.IN49
data1[12] => Add1.IN20
data1[12] => Add2.IN52
data1[12] => Mult0.IN19
data1[12] => Div0.IN19
data1[12] => ALUResult.IN0
data1[12] => ALUResult.IN0
data1[12] => ShiftLeft0.IN20
data1[12] => Equal8.IN19
data1[12] => LessThan0.IN20
data1[12] => ALUResult.DATAB
data1[12] => Mux21.IN27
data1[12] => Mux21.IN28
data1[12] => Mux21.IN29
data1[12] => Mux21.IN30
data1[12] => Mux21.IN31
data1[12] => Mux21.IN24
data1[13] => Add0.IN48
data1[13] => Add1.IN19
data1[13] => Add2.IN51
data1[13] => Mult0.IN18
data1[13] => Div0.IN18
data1[13] => ALUResult.IN0
data1[13] => ALUResult.IN0
data1[13] => ShiftLeft0.IN19
data1[13] => Equal8.IN18
data1[13] => LessThan0.IN19
data1[13] => ALUResult.DATAB
data1[13] => Mux20.IN27
data1[13] => Mux20.IN28
data1[13] => Mux20.IN29
data1[13] => Mux20.IN30
data1[13] => Mux20.IN31
data1[13] => Mux20.IN24
data1[14] => Add0.IN47
data1[14] => Add1.IN18
data1[14] => Add2.IN50
data1[14] => Mult0.IN17
data1[14] => Div0.IN17
data1[14] => ALUResult.IN0
data1[14] => ALUResult.IN0
data1[14] => ShiftLeft0.IN18
data1[14] => Equal8.IN17
data1[14] => LessThan0.IN18
data1[14] => ALUResult.DATAB
data1[14] => Mux19.IN27
data1[14] => Mux19.IN28
data1[14] => Mux19.IN29
data1[14] => Mux19.IN30
data1[14] => Mux19.IN31
data1[14] => Mux19.IN24
data1[15] => Add0.IN46
data1[15] => Add1.IN17
data1[15] => Add2.IN49
data1[15] => Mult0.IN16
data1[15] => Div0.IN16
data1[15] => ALUResult.IN0
data1[15] => ALUResult.IN0
data1[15] => ShiftLeft0.IN17
data1[15] => Equal8.IN16
data1[15] => LessThan0.IN17
data1[15] => ALUResult.DATAB
data1[15] => Mux18.IN27
data1[15] => Mux18.IN28
data1[15] => Mux18.IN29
data1[15] => Mux18.IN30
data1[15] => Mux18.IN31
data1[15] => Mux18.IN24
data1[16] => Add0.IN45
data1[16] => Add1.IN16
data1[16] => Add2.IN48
data1[16] => Mult0.IN15
data1[16] => Div0.IN15
data1[16] => ALUResult.IN0
data1[16] => ALUResult.IN0
data1[16] => ShiftLeft0.IN16
data1[16] => Equal8.IN15
data1[16] => LessThan0.IN16
data1[16] => ALUResult.DATAB
data1[16] => Mux17.IN27
data1[16] => Mux17.IN28
data1[16] => Mux17.IN29
data1[16] => Mux17.IN30
data1[16] => Mux17.IN31
data1[16] => Mux17.IN24
data1[17] => Add0.IN44
data1[17] => Add1.IN15
data1[17] => Add2.IN47
data1[17] => Mult0.IN14
data1[17] => Div0.IN14
data1[17] => ALUResult.IN0
data1[17] => ALUResult.IN0
data1[17] => ShiftLeft0.IN15
data1[17] => Equal8.IN14
data1[17] => LessThan0.IN15
data1[17] => ALUResult.DATAB
data1[17] => Mux16.IN27
data1[17] => Mux16.IN28
data1[17] => Mux16.IN29
data1[17] => Mux16.IN30
data1[17] => Mux16.IN31
data1[17] => Mux16.IN24
data1[18] => Add0.IN43
data1[18] => Add1.IN14
data1[18] => Add2.IN46
data1[18] => Mult0.IN13
data1[18] => Div0.IN13
data1[18] => ALUResult.IN0
data1[18] => ALUResult.IN0
data1[18] => ShiftLeft0.IN14
data1[18] => Equal8.IN13
data1[18] => LessThan0.IN14
data1[18] => ALUResult.DATAB
data1[18] => Mux15.IN27
data1[18] => Mux15.IN28
data1[18] => Mux15.IN29
data1[18] => Mux15.IN30
data1[18] => Mux15.IN31
data1[18] => Mux15.IN24
data1[19] => Add0.IN42
data1[19] => Add1.IN13
data1[19] => Add2.IN45
data1[19] => Mult0.IN12
data1[19] => Div0.IN12
data1[19] => ALUResult.IN0
data1[19] => ALUResult.IN0
data1[19] => ShiftLeft0.IN13
data1[19] => Equal8.IN12
data1[19] => LessThan0.IN13
data1[19] => ALUResult.DATAB
data1[19] => Mux14.IN27
data1[19] => Mux14.IN28
data1[19] => Mux14.IN29
data1[19] => Mux14.IN30
data1[19] => Mux14.IN31
data1[19] => Mux14.IN24
data1[20] => Add0.IN41
data1[20] => Add1.IN12
data1[20] => Add2.IN44
data1[20] => Mult0.IN11
data1[20] => Div0.IN11
data1[20] => ALUResult.IN0
data1[20] => ALUResult.IN0
data1[20] => ShiftLeft0.IN12
data1[20] => Equal8.IN11
data1[20] => LessThan0.IN12
data1[20] => ALUResult.DATAB
data1[20] => Mux13.IN27
data1[20] => Mux13.IN28
data1[20] => Mux13.IN29
data1[20] => Mux13.IN30
data1[20] => Mux13.IN31
data1[20] => Mux13.IN24
data1[21] => Add0.IN40
data1[21] => Add1.IN11
data1[21] => Add2.IN43
data1[21] => Mult0.IN10
data1[21] => Div0.IN10
data1[21] => ALUResult.IN0
data1[21] => ALUResult.IN0
data1[21] => ShiftLeft0.IN11
data1[21] => Equal8.IN10
data1[21] => LessThan0.IN11
data1[21] => ALUResult.DATAB
data1[21] => Mux12.IN27
data1[21] => Mux12.IN28
data1[21] => Mux12.IN29
data1[21] => Mux12.IN30
data1[21] => Mux12.IN31
data1[21] => Mux12.IN24
data1[22] => Add0.IN39
data1[22] => Add1.IN10
data1[22] => Add2.IN42
data1[22] => Mult0.IN9
data1[22] => Div0.IN9
data1[22] => ALUResult.IN0
data1[22] => ALUResult.IN0
data1[22] => ShiftLeft0.IN10
data1[22] => Equal8.IN9
data1[22] => LessThan0.IN10
data1[22] => ALUResult.DATAB
data1[22] => Mux11.IN27
data1[22] => Mux11.IN28
data1[22] => Mux11.IN29
data1[22] => Mux11.IN30
data1[22] => Mux11.IN31
data1[22] => Mux11.IN24
data1[23] => Add0.IN38
data1[23] => Add1.IN9
data1[23] => Add2.IN41
data1[23] => Mult0.IN8
data1[23] => Div0.IN8
data1[23] => ALUResult.IN0
data1[23] => ALUResult.IN0
data1[23] => ShiftLeft0.IN9
data1[23] => Equal8.IN8
data1[23] => LessThan0.IN9
data1[23] => ALUResult.DATAB
data1[23] => Mux10.IN27
data1[23] => Mux10.IN28
data1[23] => Mux10.IN29
data1[23] => Mux10.IN30
data1[23] => Mux10.IN31
data1[23] => Mux10.IN24
data1[24] => Add0.IN37
data1[24] => Add1.IN8
data1[24] => Add2.IN40
data1[24] => Mult0.IN7
data1[24] => Div0.IN7
data1[24] => ALUResult.IN0
data1[24] => ALUResult.IN0
data1[24] => ShiftLeft0.IN8
data1[24] => Equal8.IN7
data1[24] => LessThan0.IN8
data1[24] => ALUResult.DATAB
data1[24] => Mux9.IN27
data1[24] => Mux9.IN28
data1[24] => Mux9.IN29
data1[24] => Mux9.IN30
data1[24] => Mux9.IN31
data1[24] => Mux9.IN24
data1[25] => Add0.IN36
data1[25] => Add1.IN7
data1[25] => Add2.IN39
data1[25] => Mult0.IN6
data1[25] => Div0.IN6
data1[25] => ALUResult.IN0
data1[25] => ALUResult.IN0
data1[25] => ShiftLeft0.IN7
data1[25] => Equal8.IN6
data1[25] => LessThan0.IN7
data1[25] => ALUResult.DATAB
data1[25] => Mux8.IN27
data1[25] => Mux8.IN28
data1[25] => Mux8.IN29
data1[25] => Mux8.IN30
data1[25] => Mux8.IN31
data1[25] => Mux8.IN24
data1[26] => Add0.IN35
data1[26] => Add1.IN6
data1[26] => Add2.IN38
data1[26] => Mult0.IN5
data1[26] => Div0.IN5
data1[26] => ALUResult.IN0
data1[26] => ALUResult.IN0
data1[26] => ShiftLeft0.IN6
data1[26] => Equal8.IN5
data1[26] => LessThan0.IN6
data1[26] => ALUResult.DATAB
data1[26] => Mux7.IN27
data1[26] => Mux7.IN28
data1[26] => Mux7.IN29
data1[26] => Mux7.IN30
data1[26] => Mux7.IN31
data1[26] => Mux7.IN24
data1[27] => Add0.IN34
data1[27] => Add1.IN5
data1[27] => Add2.IN37
data1[27] => Mult0.IN4
data1[27] => Div0.IN4
data1[27] => ALUResult.IN0
data1[27] => ALUResult.IN0
data1[27] => ShiftLeft0.IN5
data1[27] => Equal8.IN4
data1[27] => LessThan0.IN5
data1[27] => ALUResult.DATAB
data1[27] => Mux6.IN27
data1[27] => Mux6.IN28
data1[27] => Mux6.IN29
data1[27] => Mux6.IN30
data1[27] => Mux6.IN31
data1[27] => Mux6.IN24
data1[28] => Add0.IN33
data1[28] => Add1.IN4
data1[28] => Add2.IN36
data1[28] => Mult0.IN3
data1[28] => Div0.IN3
data1[28] => ALUResult.IN0
data1[28] => ALUResult.IN0
data1[28] => ShiftLeft0.IN4
data1[28] => Equal8.IN3
data1[28] => LessThan0.IN4
data1[28] => ALUResult.DATAB
data1[28] => Mux5.IN27
data1[28] => Mux5.IN28
data1[28] => Mux5.IN29
data1[28] => Mux5.IN30
data1[28] => Mux5.IN31
data1[28] => Mux5.IN24
data1[29] => Add0.IN32
data1[29] => Add1.IN3
data1[29] => Add2.IN35
data1[29] => Mult0.IN2
data1[29] => Div0.IN2
data1[29] => ALUResult.IN0
data1[29] => ALUResult.IN0
data1[29] => ShiftLeft0.IN3
data1[29] => Equal8.IN2
data1[29] => LessThan0.IN3
data1[29] => ALUResult.DATAB
data1[29] => Mux4.IN27
data1[29] => Mux4.IN28
data1[29] => Mux4.IN29
data1[29] => Mux4.IN30
data1[29] => Mux4.IN31
data1[29] => Mux4.IN24
data1[30] => Add0.IN31
data1[30] => Add1.IN2
data1[30] => Add2.IN34
data1[30] => Mult0.IN1
data1[30] => Div0.IN1
data1[30] => ALUResult.IN0
data1[30] => ALUResult.IN0
data1[30] => ShiftLeft0.IN2
data1[30] => Equal8.IN1
data1[30] => LessThan0.IN2
data1[30] => ALUResult.DATAB
data1[30] => Mux3.IN27
data1[30] => Mux3.IN28
data1[30] => Mux3.IN29
data1[30] => Mux3.IN30
data1[30] => Mux3.IN31
data1[30] => Mux3.IN24
data1[31] => Add0.IN30
data1[31] => Add1.IN1
data1[31] => always0.IN1
data1[31] => Add2.IN33
data1[31] => always0.IN0
data1[31] => always0.IN1
data1[31] => Mult0.IN0
data1[31] => Div0.IN0
data1[31] => ALUResult.IN0
data1[31] => ALUResult.IN0
data1[31] => ShiftLeft0.IN1
data1[31] => Equal8.IN0
data1[31] => LessThan0.IN1
data1[31] => ALUResult.DATAB
data1[31] => Mux2.IN27
data1[31] => Mux2.IN28
data1[31] => Mux2.IN29
data1[31] => Mux2.IN30
data1[31] => Mux2.IN31
data1[31] => Mux2.IN24
data2[0] => Add1.IN64
data2[0] => Mult0.IN63
data2[0] => Div0.IN63
data2[0] => ALUResult.IN1
data2[0] => ALUResult.IN1
data2[0] => ShiftLeft0.IN64
data2[0] => ShiftRight0.IN63
data2[0] => ShiftRight0.IN64
data2[0] => Equal8.IN63
data2[0] => LessThan0.IN64
data2[0] => Equal9.IN4
data2[0] => Mux33.IN31
data2[0] => Add2.IN32
data2[0] => Equal4.IN31
data2[1] => Add1.IN63
data2[1] => Mult0.IN62
data2[1] => Div0.IN62
data2[1] => ALUResult.IN1
data2[1] => ALUResult.IN1
data2[1] => ShiftLeft0.IN63
data2[1] => ShiftRight0.IN61
data2[1] => ShiftRight0.IN62
data2[1] => Equal8.IN62
data2[1] => LessThan0.IN63
data2[1] => Equal9.IN3
data2[1] => Mux32.IN31
data2[1] => Add2.IN31
data2[1] => Equal4.IN30
data2[2] => Add1.IN62
data2[2] => Mult0.IN61
data2[2] => Div0.IN61
data2[2] => ALUResult.IN1
data2[2] => ALUResult.IN1
data2[2] => ShiftLeft0.IN62
data2[2] => ShiftRight0.IN59
data2[2] => ShiftRight0.IN60
data2[2] => Equal8.IN61
data2[2] => LessThan0.IN62
data2[2] => Equal9.IN2
data2[2] => Mux31.IN31
data2[2] => Add2.IN30
data2[2] => Equal4.IN29
data2[3] => Add1.IN61
data2[3] => Mult0.IN60
data2[3] => Div0.IN60
data2[3] => ALUResult.IN1
data2[3] => ALUResult.IN1
data2[3] => ShiftLeft0.IN61
data2[3] => ShiftRight0.IN57
data2[3] => ShiftRight0.IN58
data2[3] => Equal8.IN60
data2[3] => LessThan0.IN61
data2[3] => Equal9.IN1
data2[3] => Mux30.IN31
data2[3] => Add2.IN29
data2[3] => Equal4.IN28
data2[4] => Add1.IN60
data2[4] => Mult0.IN59
data2[4] => Div0.IN59
data2[4] => ALUResult.IN1
data2[4] => ALUResult.IN1
data2[4] => ShiftLeft0.IN60
data2[4] => ShiftRight0.IN55
data2[4] => ShiftRight0.IN56
data2[4] => Equal8.IN59
data2[4] => LessThan0.IN60
data2[4] => Equal9.IN0
data2[4] => Mux29.IN31
data2[4] => Add2.IN28
data2[4] => Equal4.IN27
data2[5] => Add1.IN59
data2[5] => Mult0.IN58
data2[5] => Div0.IN58
data2[5] => ALUResult.IN1
data2[5] => ALUResult.IN1
data2[5] => ShiftLeft0.IN59
data2[5] => ShiftRight0.IN53
data2[5] => ShiftRight0.IN54
data2[5] => Equal8.IN58
data2[5] => LessThan0.IN59
data2[5] => Add2.IN27
data2[5] => Equal4.IN26
data2[6] => Add1.IN58
data2[6] => Mult0.IN57
data2[6] => Div0.IN57
data2[6] => ALUResult.IN1
data2[6] => ALUResult.IN1
data2[6] => ShiftLeft0.IN58
data2[6] => ShiftRight0.IN51
data2[6] => ShiftRight0.IN52
data2[6] => Equal8.IN57
data2[6] => LessThan0.IN58
data2[6] => Add2.IN26
data2[6] => Equal4.IN25
data2[7] => Add1.IN57
data2[7] => Mult0.IN56
data2[7] => Div0.IN56
data2[7] => ALUResult.IN1
data2[7] => ALUResult.IN1
data2[7] => ShiftLeft0.IN57
data2[7] => ShiftRight0.IN49
data2[7] => ShiftRight0.IN50
data2[7] => Equal8.IN56
data2[7] => LessThan0.IN57
data2[7] => Add2.IN25
data2[7] => Equal4.IN24
data2[8] => Add1.IN56
data2[8] => Mult0.IN55
data2[8] => Div0.IN55
data2[8] => ALUResult.IN1
data2[8] => ALUResult.IN1
data2[8] => ShiftLeft0.IN56
data2[8] => ShiftRight0.IN47
data2[8] => ShiftRight0.IN48
data2[8] => Equal8.IN55
data2[8] => LessThan0.IN56
data2[8] => Add2.IN24
data2[8] => Equal4.IN23
data2[9] => Add1.IN55
data2[9] => Mult0.IN54
data2[9] => Div0.IN54
data2[9] => ALUResult.IN1
data2[9] => ALUResult.IN1
data2[9] => ShiftLeft0.IN55
data2[9] => ShiftRight0.IN45
data2[9] => ShiftRight0.IN46
data2[9] => Equal8.IN54
data2[9] => LessThan0.IN55
data2[9] => Add2.IN23
data2[9] => Equal4.IN22
data2[10] => Add1.IN54
data2[10] => Mult0.IN53
data2[10] => Div0.IN53
data2[10] => ALUResult.IN1
data2[10] => ALUResult.IN1
data2[10] => ShiftLeft0.IN54
data2[10] => ShiftRight0.IN43
data2[10] => ShiftRight0.IN44
data2[10] => Equal8.IN53
data2[10] => LessThan0.IN54
data2[10] => Add2.IN22
data2[10] => Equal4.IN21
data2[11] => Add1.IN53
data2[11] => Mult0.IN52
data2[11] => Div0.IN52
data2[11] => ALUResult.IN1
data2[11] => ALUResult.IN1
data2[11] => ShiftLeft0.IN53
data2[11] => ShiftRight0.IN41
data2[11] => ShiftRight0.IN42
data2[11] => Equal8.IN52
data2[11] => LessThan0.IN53
data2[11] => Add2.IN21
data2[11] => Equal4.IN20
data2[12] => Add1.IN52
data2[12] => Mult0.IN51
data2[12] => Div0.IN51
data2[12] => ALUResult.IN1
data2[12] => ALUResult.IN1
data2[12] => ShiftLeft0.IN52
data2[12] => ShiftRight0.IN39
data2[12] => ShiftRight0.IN40
data2[12] => Equal8.IN51
data2[12] => LessThan0.IN52
data2[12] => Add2.IN20
data2[12] => Equal4.IN19
data2[13] => Add1.IN51
data2[13] => Mult0.IN50
data2[13] => Div0.IN50
data2[13] => ALUResult.IN1
data2[13] => ALUResult.IN1
data2[13] => ShiftLeft0.IN51
data2[13] => ShiftRight0.IN37
data2[13] => ShiftRight0.IN38
data2[13] => Equal8.IN50
data2[13] => LessThan0.IN51
data2[13] => Add2.IN19
data2[13] => Equal4.IN18
data2[14] => Add1.IN50
data2[14] => Mult0.IN49
data2[14] => Div0.IN49
data2[14] => ALUResult.IN1
data2[14] => ALUResult.IN1
data2[14] => ShiftLeft0.IN50
data2[14] => ShiftRight0.IN35
data2[14] => ShiftRight0.IN36
data2[14] => Equal8.IN49
data2[14] => LessThan0.IN50
data2[14] => Add2.IN18
data2[14] => Equal4.IN17
data2[15] => Add1.IN49
data2[15] => Mult0.IN48
data2[15] => Div0.IN48
data2[15] => ALUResult.IN1
data2[15] => ALUResult.IN1
data2[15] => ShiftLeft0.IN49
data2[15] => ShiftRight0.IN33
data2[15] => ShiftRight0.IN34
data2[15] => Equal8.IN48
data2[15] => LessThan0.IN49
data2[15] => Add2.IN17
data2[15] => Equal4.IN16
data2[16] => Add1.IN48
data2[16] => Mult0.IN47
data2[16] => Div0.IN47
data2[16] => ALUResult.IN1
data2[16] => ALUResult.IN1
data2[16] => ShiftLeft0.IN48
data2[16] => ShiftRight0.IN31
data2[16] => ShiftRight0.IN32
data2[16] => Equal8.IN47
data2[16] => LessThan0.IN48
data2[16] => Add2.IN16
data2[16] => Equal4.IN15
data2[17] => Add1.IN47
data2[17] => Mult0.IN46
data2[17] => Div0.IN46
data2[17] => ALUResult.IN1
data2[17] => ALUResult.IN1
data2[17] => ShiftLeft0.IN47
data2[17] => ShiftRight0.IN29
data2[17] => ShiftRight0.IN30
data2[17] => Equal8.IN46
data2[17] => LessThan0.IN47
data2[17] => Add2.IN15
data2[17] => Equal4.IN14
data2[18] => Add1.IN46
data2[18] => Mult0.IN45
data2[18] => Div0.IN45
data2[18] => ALUResult.IN1
data2[18] => ALUResult.IN1
data2[18] => ShiftLeft0.IN46
data2[18] => ShiftRight0.IN27
data2[18] => ShiftRight0.IN28
data2[18] => Equal8.IN45
data2[18] => LessThan0.IN46
data2[18] => Add2.IN14
data2[18] => Equal4.IN13
data2[19] => Add1.IN45
data2[19] => Mult0.IN44
data2[19] => Div0.IN44
data2[19] => ALUResult.IN1
data2[19] => ALUResult.IN1
data2[19] => ShiftLeft0.IN45
data2[19] => ShiftRight0.IN25
data2[19] => ShiftRight0.IN26
data2[19] => Equal8.IN44
data2[19] => LessThan0.IN45
data2[19] => Add2.IN13
data2[19] => Equal4.IN12
data2[20] => Add1.IN44
data2[20] => Mult0.IN43
data2[20] => Div0.IN43
data2[20] => ALUResult.IN1
data2[20] => ALUResult.IN1
data2[20] => ShiftLeft0.IN44
data2[20] => ShiftRight0.IN23
data2[20] => ShiftRight0.IN24
data2[20] => Equal8.IN43
data2[20] => LessThan0.IN44
data2[20] => Add2.IN12
data2[20] => Equal4.IN11
data2[21] => Add1.IN43
data2[21] => Mult0.IN42
data2[21] => Div0.IN42
data2[21] => ALUResult.IN1
data2[21] => ALUResult.IN1
data2[21] => ShiftLeft0.IN43
data2[21] => ShiftRight0.IN21
data2[21] => ShiftRight0.IN22
data2[21] => Equal8.IN42
data2[21] => LessThan0.IN43
data2[21] => Add2.IN11
data2[21] => Equal4.IN10
data2[22] => Add1.IN42
data2[22] => Mult0.IN41
data2[22] => Div0.IN41
data2[22] => ALUResult.IN1
data2[22] => ALUResult.IN1
data2[22] => ShiftLeft0.IN42
data2[22] => ShiftRight0.IN19
data2[22] => ShiftRight0.IN20
data2[22] => Equal8.IN41
data2[22] => LessThan0.IN42
data2[22] => Add2.IN10
data2[22] => Equal4.IN9
data2[23] => Add1.IN41
data2[23] => Mult0.IN40
data2[23] => Div0.IN40
data2[23] => ALUResult.IN1
data2[23] => ALUResult.IN1
data2[23] => ShiftLeft0.IN41
data2[23] => ShiftRight0.IN17
data2[23] => ShiftRight0.IN18
data2[23] => Equal8.IN40
data2[23] => LessThan0.IN41
data2[23] => Add2.IN9
data2[23] => Equal4.IN8
data2[24] => Add1.IN40
data2[24] => Mult0.IN39
data2[24] => Div0.IN39
data2[24] => ALUResult.IN1
data2[24] => ALUResult.IN1
data2[24] => ShiftLeft0.IN40
data2[24] => ShiftRight0.IN15
data2[24] => ShiftRight0.IN16
data2[24] => Equal8.IN39
data2[24] => LessThan0.IN40
data2[24] => Add2.IN8
data2[24] => Equal4.IN7
data2[25] => Add1.IN39
data2[25] => Mult0.IN38
data2[25] => Div0.IN38
data2[25] => ALUResult.IN1
data2[25] => ALUResult.IN1
data2[25] => ShiftLeft0.IN39
data2[25] => ShiftRight0.IN13
data2[25] => ShiftRight0.IN14
data2[25] => Equal8.IN38
data2[25] => LessThan0.IN39
data2[25] => Add2.IN7
data2[25] => Equal4.IN6
data2[26] => Add1.IN38
data2[26] => Mult0.IN37
data2[26] => Div0.IN37
data2[26] => ALUResult.IN1
data2[26] => ALUResult.IN1
data2[26] => ShiftLeft0.IN38
data2[26] => ShiftRight0.IN11
data2[26] => ShiftRight0.IN12
data2[26] => Equal8.IN37
data2[26] => LessThan0.IN38
data2[26] => Add2.IN6
data2[26] => Equal4.IN5
data2[27] => Add1.IN37
data2[27] => Mult0.IN36
data2[27] => Div0.IN36
data2[27] => ALUResult.IN1
data2[27] => ALUResult.IN1
data2[27] => ShiftLeft0.IN37
data2[27] => ShiftRight0.IN9
data2[27] => ShiftRight0.IN10
data2[27] => Equal8.IN36
data2[27] => LessThan0.IN37
data2[27] => Add2.IN5
data2[27] => Equal4.IN4
data2[28] => Add1.IN36
data2[28] => Mult0.IN35
data2[28] => Div0.IN35
data2[28] => ALUResult.IN1
data2[28] => ALUResult.IN1
data2[28] => ShiftLeft0.IN36
data2[28] => ShiftRight0.IN7
data2[28] => ShiftRight0.IN8
data2[28] => Equal8.IN35
data2[28] => LessThan0.IN36
data2[28] => Add2.IN4
data2[28] => Equal4.IN3
data2[29] => Add1.IN35
data2[29] => Mult0.IN34
data2[29] => Div0.IN34
data2[29] => ALUResult.IN1
data2[29] => ALUResult.IN1
data2[29] => ShiftLeft0.IN35
data2[29] => ShiftRight0.IN5
data2[29] => ShiftRight0.IN6
data2[29] => Equal8.IN34
data2[29] => LessThan0.IN35
data2[29] => Add2.IN3
data2[29] => Equal4.IN2
data2[30] => Add1.IN34
data2[30] => Mult0.IN33
data2[30] => Div0.IN33
data2[30] => ALUResult.IN1
data2[30] => ALUResult.IN1
data2[30] => ShiftLeft0.IN34
data2[30] => ShiftRight0.IN3
data2[30] => ShiftRight0.IN4
data2[30] => Equal8.IN33
data2[30] => LessThan0.IN34
data2[30] => Add2.IN2
data2[30] => Equal4.IN1
data2[31] => Add1.IN33
data2[31] => always0.IN1
data2[31] => Mult0.IN32
data2[31] => Div0.IN32
data2[31] => ALUResult.IN1
data2[31] => ALUResult.IN1
data2[31] => ShiftLeft0.IN33
data2[31] => ShiftRight0.IN1
data2[31] => ShiftRight0.IN2
data2[31] => Equal8.IN32
data2[31] => LessThan0.IN33
data2[31] => Add2.IN1
data2[31] => Equal4.IN0
ALUControl[0] => Mux0.IN36
ALUControl[0] => Decoder0.IN4
ALUControl[0] => Mux33.IN36
ALUControl[0] => Mux32.IN36
ALUControl[0] => Mux31.IN36
ALUControl[0] => Mux30.IN36
ALUControl[0] => Mux29.IN36
ALUControl[0] => Mux28.IN36
ALUControl[0] => Mux27.IN36
ALUControl[0] => Mux26.IN36
ALUControl[0] => Mux25.IN36
ALUControl[0] => Mux24.IN36
ALUControl[0] => Mux23.IN36
ALUControl[0] => Mux22.IN36
ALUControl[0] => Mux21.IN36
ALUControl[0] => Mux20.IN36
ALUControl[0] => Mux19.IN36
ALUControl[0] => Mux18.IN36
ALUControl[0] => Mux17.IN36
ALUControl[0] => Mux16.IN36
ALUControl[0] => Mux15.IN36
ALUControl[0] => Mux14.IN36
ALUControl[0] => Mux13.IN36
ALUControl[0] => Mux12.IN36
ALUControl[0] => Mux11.IN36
ALUControl[0] => Mux10.IN36
ALUControl[0] => Mux9.IN36
ALUControl[0] => Mux8.IN36
ALUControl[0] => Mux7.IN36
ALUControl[0] => Mux6.IN36
ALUControl[0] => Mux5.IN36
ALUControl[0] => Mux4.IN36
ALUControl[0] => Mux3.IN36
ALUControl[0] => Mux2.IN36
ALUControl[0] => Mux1.IN36
ALUControl[1] => Mux0.IN35
ALUControl[1] => Decoder0.IN3
ALUControl[1] => Mux33.IN35
ALUControl[1] => Mux32.IN35
ALUControl[1] => Mux31.IN35
ALUControl[1] => Mux30.IN35
ALUControl[1] => Mux29.IN35
ALUControl[1] => Mux28.IN35
ALUControl[1] => Mux27.IN35
ALUControl[1] => Mux26.IN35
ALUControl[1] => Mux25.IN35
ALUControl[1] => Mux24.IN35
ALUControl[1] => Mux23.IN35
ALUControl[1] => Mux22.IN35
ALUControl[1] => Mux21.IN35
ALUControl[1] => Mux20.IN35
ALUControl[1] => Mux19.IN35
ALUControl[1] => Mux18.IN35
ALUControl[1] => Mux17.IN35
ALUControl[1] => Mux16.IN35
ALUControl[1] => Mux15.IN35
ALUControl[1] => Mux14.IN35
ALUControl[1] => Mux13.IN35
ALUControl[1] => Mux12.IN35
ALUControl[1] => Mux11.IN35
ALUControl[1] => Mux10.IN35
ALUControl[1] => Mux9.IN35
ALUControl[1] => Mux8.IN35
ALUControl[1] => Mux7.IN35
ALUControl[1] => Mux6.IN35
ALUControl[1] => Mux5.IN35
ALUControl[1] => Mux4.IN35
ALUControl[1] => Mux3.IN35
ALUControl[1] => Mux2.IN35
ALUControl[1] => Mux1.IN35
ALUControl[2] => Mux0.IN34
ALUControl[2] => Decoder0.IN2
ALUControl[2] => Mux33.IN34
ALUControl[2] => Mux32.IN34
ALUControl[2] => Mux31.IN34
ALUControl[2] => Mux30.IN34
ALUControl[2] => Mux29.IN34
ALUControl[2] => Mux28.IN34
ALUControl[2] => Mux27.IN34
ALUControl[2] => Mux26.IN34
ALUControl[2] => Mux25.IN34
ALUControl[2] => Mux24.IN34
ALUControl[2] => Mux23.IN34
ALUControl[2] => Mux22.IN34
ALUControl[2] => Mux21.IN34
ALUControl[2] => Mux20.IN34
ALUControl[2] => Mux19.IN34
ALUControl[2] => Mux18.IN34
ALUControl[2] => Mux17.IN34
ALUControl[2] => Mux16.IN34
ALUControl[2] => Mux15.IN34
ALUControl[2] => Mux14.IN34
ALUControl[2] => Mux13.IN34
ALUControl[2] => Mux12.IN34
ALUControl[2] => Mux11.IN34
ALUControl[2] => Mux10.IN34
ALUControl[2] => Mux9.IN34
ALUControl[2] => Mux8.IN34
ALUControl[2] => Mux7.IN34
ALUControl[2] => Mux6.IN34
ALUControl[2] => Mux5.IN34
ALUControl[2] => Mux4.IN34
ALUControl[2] => Mux3.IN34
ALUControl[2] => Mux2.IN34
ALUControl[2] => Mux1.IN34
ALUControl[3] => Mux0.IN33
ALUControl[3] => Decoder0.IN1
ALUControl[3] => Mux33.IN33
ALUControl[3] => Mux32.IN33
ALUControl[3] => Mux31.IN33
ALUControl[3] => Mux30.IN33
ALUControl[3] => Mux29.IN33
ALUControl[3] => Mux28.IN33
ALUControl[3] => Mux27.IN33
ALUControl[3] => Mux26.IN33
ALUControl[3] => Mux25.IN33
ALUControl[3] => Mux24.IN33
ALUControl[3] => Mux23.IN33
ALUControl[3] => Mux22.IN33
ALUControl[3] => Mux21.IN33
ALUControl[3] => Mux20.IN33
ALUControl[3] => Mux19.IN33
ALUControl[3] => Mux18.IN33
ALUControl[3] => Mux17.IN33
ALUControl[3] => Mux16.IN33
ALUControl[3] => Mux15.IN33
ALUControl[3] => Mux14.IN33
ALUControl[3] => Mux13.IN33
ALUControl[3] => Mux12.IN33
ALUControl[3] => Mux11.IN33
ALUControl[3] => Mux10.IN33
ALUControl[3] => Mux9.IN33
ALUControl[3] => Mux8.IN33
ALUControl[3] => Mux7.IN33
ALUControl[3] => Mux6.IN33
ALUControl[3] => Mux5.IN33
ALUControl[3] => Mux4.IN33
ALUControl[3] => Mux3.IN33
ALUControl[3] => Mux2.IN33
ALUControl[3] => Mux1.IN33
ALUControl[4] => Mux0.IN32
ALUControl[4] => Decoder0.IN0
ALUControl[4] => Mux33.IN32
ALUControl[4] => Mux32.IN32
ALUControl[4] => Mux31.IN32
ALUControl[4] => Mux30.IN32
ALUControl[4] => Mux29.IN32
ALUControl[4] => Mux28.IN32
ALUControl[4] => Mux27.IN32
ALUControl[4] => Mux26.IN32
ALUControl[4] => Mux25.IN32
ALUControl[4] => Mux24.IN32
ALUControl[4] => Mux23.IN32
ALUControl[4] => Mux22.IN32
ALUControl[4] => Mux21.IN32
ALUControl[4] => Mux20.IN32
ALUControl[4] => Mux19.IN32
ALUControl[4] => Mux18.IN32
ALUControl[4] => Mux17.IN32
ALUControl[4] => Mux16.IN32
ALUControl[4] => Mux15.IN32
ALUControl[4] => Mux14.IN32
ALUControl[4] => Mux13.IN32
ALUControl[4] => Mux12.IN32
ALUControl[4] => Mux11.IN32
ALUControl[4] => Mux10.IN32
ALUControl[4] => Mux9.IN32
ALUControl[4] => Mux8.IN32
ALUControl[4] => Mux7.IN32
ALUControl[4] => Mux6.IN32
ALUControl[4] => Mux5.IN32
ALUControl[4] => Mux4.IN32
ALUControl[4] => Mux3.IN32
ALUControl[4] => Mux2.IN32
ALUControl[4] => Mux1.IN32
zero <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[0] <= ALUResult[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= ALUResult[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= ALUResult[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= ALUResult[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= ALUResult[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= ALUResult[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= ALUResult[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= ALUResult[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= ALUResult[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= ALUResult[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= ALUResult[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= ALUResult[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= ALUResult[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= ALUResult[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= ALUResult[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= ALUResult[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= ALUResult[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= ALUResult[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= ALUResult[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= ALUResult[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= ALUResult[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= ALUResult[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= ALUResult[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= ALUResult[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= ALUResult[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= ALUResult[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= ALUResult[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= ALUResult[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= ALUResult[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= ALUResult[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= ALUResult[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= ALUResult[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|EX_STAGE:inst3|Somador:b2v_inst11
entrada1[0] => Add0.IN32
entrada1[1] => Add0.IN31
entrada1[2] => Add0.IN30
entrada1[3] => Add0.IN29
entrada1[4] => Add0.IN28
entrada1[5] => Add0.IN27
entrada1[6] => Add0.IN26
entrada1[7] => Add0.IN25
entrada2[0] => Add0.IN64
entrada2[1] => Add0.IN63
entrada2[2] => Add0.IN62
entrada2[3] => Add0.IN61
entrada2[4] => Add0.IN60
entrada2[5] => Add0.IN59
entrada2[6] => Add0.IN58
entrada2[7] => Add0.IN57
entrada2[8] => Add0.IN56
entrada2[9] => Add0.IN55
entrada2[10] => Add0.IN54
entrada2[11] => Add0.IN53
entrada2[12] => Add0.IN52
entrada2[13] => Add0.IN51
entrada2[14] => Add0.IN50
entrada2[15] => Add0.IN49
entrada2[16] => Add0.IN48
entrada2[17] => Add0.IN47
entrada2[18] => Add0.IN46
entrada2[19] => Add0.IN45
entrada2[20] => Add0.IN44
entrada2[21] => Add0.IN43
entrada2[22] => Add0.IN42
entrada2[23] => Add0.IN41
entrada2[24] => Add0.IN40
entrada2[25] => Add0.IN39
entrada2[26] => Add0.IN38
entrada2[27] => Add0.IN37
entrada2[28] => Add0.IN36
entrada2[29] => Add0.IN35
entrada2[30] => Add0.IN34
entrada2[31] => Add0.IN33
saida[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12
clk => outBranchTarget[0]~reg0.CLK
clk => outBranchTarget[1]~reg0.CLK
clk => outBranchTarget[2]~reg0.CLK
clk => outBranchTarget[3]~reg0.CLK
clk => outBranchTarget[4]~reg0.CLK
clk => outBranchTarget[5]~reg0.CLK
clk => outBranchTarget[6]~reg0.CLK
clk => outBranchTarget[7]~reg0.CLK
clk => outBranchTaken~reg0.CLK
clk => outALUResult[0]~reg0.CLK
clk => outALUResult[1]~reg0.CLK
clk => outALUResult[2]~reg0.CLK
clk => outALUResult[3]~reg0.CLK
clk => outALUResult[4]~reg0.CLK
clk => outALUResult[5]~reg0.CLK
clk => outALUResult[6]~reg0.CLK
clk => outALUResult[7]~reg0.CLK
clk => outALUResult[8]~reg0.CLK
clk => outALUResult[9]~reg0.CLK
clk => outALUResult[10]~reg0.CLK
clk => outALUResult[11]~reg0.CLK
clk => outALUResult[12]~reg0.CLK
clk => outALUResult[13]~reg0.CLK
clk => outALUResult[14]~reg0.CLK
clk => outALUResult[15]~reg0.CLK
clk => outALUResult[16]~reg0.CLK
clk => outALUResult[17]~reg0.CLK
clk => outALUResult[18]~reg0.CLK
clk => outALUResult[19]~reg0.CLK
clk => outALUResult[20]~reg0.CLK
clk => outALUResult[21]~reg0.CLK
clk => outALUResult[22]~reg0.CLK
clk => outALUResult[23]~reg0.CLK
clk => outALUResult[24]~reg0.CLK
clk => outALUResult[25]~reg0.CLK
clk => outALUResult[26]~reg0.CLK
clk => outALUResult[27]~reg0.CLK
clk => outALUResult[28]~reg0.CLK
clk => outALUResult[29]~reg0.CLK
clk => outALUResult[30]~reg0.CLK
clk => outALUResult[31]~reg0.CLK
clk => writeRegOut[0]~reg0.CLK
clk => writeRegOut[1]~reg0.CLK
clk => writeRegOut[2]~reg0.CLK
clk => writeRegOut[3]~reg0.CLK
clk => writeRegOut[4]~reg0.CLK
clk => writedataOut[0]~reg0.CLK
clk => writedataOut[1]~reg0.CLK
clk => writedataOut[2]~reg0.CLK
clk => writedataOut[3]~reg0.CLK
clk => writedataOut[4]~reg0.CLK
clk => writedataOut[5]~reg0.CLK
clk => writedataOut[6]~reg0.CLK
clk => writedataOut[7]~reg0.CLK
clk => writedataOut[8]~reg0.CLK
clk => writedataOut[9]~reg0.CLK
clk => writedataOut[10]~reg0.CLK
clk => writedataOut[11]~reg0.CLK
clk => writedataOut[12]~reg0.CLK
clk => writedataOut[13]~reg0.CLK
clk => writedataOut[14]~reg0.CLK
clk => writedataOut[15]~reg0.CLK
clk => writedataOut[16]~reg0.CLK
clk => writedataOut[17]~reg0.CLK
clk => writedataOut[18]~reg0.CLK
clk => writedataOut[19]~reg0.CLK
clk => writedataOut[20]~reg0.CLK
clk => writedataOut[21]~reg0.CLK
clk => writedataOut[22]~reg0.CLK
clk => writedataOut[23]~reg0.CLK
clk => writedataOut[24]~reg0.CLK
clk => writedataOut[25]~reg0.CLK
clk => writedataOut[26]~reg0.CLK
clk => writedataOut[27]~reg0.CLK
clk => writedataOut[28]~reg0.CLK
clk => writedataOut[29]~reg0.CLK
clk => writedataOut[30]~reg0.CLK
clk => writedataOut[31]~reg0.CLK
clk => MemReadOut~reg0.CLK
clk => MemWriteOut~reg0.CLK
clk => MemtoRegOut~reg0.CLK
clk => RegWriteOut~reg0.CLK
reset => RegWriteOut.OUTPUTSELECT
reset => MemtoRegOut.OUTPUTSELECT
reset => MemWriteOut.OUTPUTSELECT
reset => MemReadOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writedataOut.OUTPUTSELECT
reset => writeRegOut.OUTPUTSELECT
reset => writeRegOut.OUTPUTSELECT
reset => writeRegOut.OUTPUTSELECT
reset => writeRegOut.OUTPUTSELECT
reset => writeRegOut.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outALUResult.OUTPUTSELECT
reset => outBranchTaken.OUTPUTSELECT
reset => outBranchTarget.OUTPUTSELECT
reset => outBranchTarget.OUTPUTSELECT
reset => outBranchTarget.OUTPUTSELECT
reset => outBranchTarget.OUTPUTSELECT
reset => outBranchTarget.OUTPUTSELECT
reset => outBranchTarget.OUTPUTSELECT
reset => outBranchTarget.OUTPUTSELECT
reset => outBranchTarget.OUTPUTSELECT
RegWrite => RegWriteOut.DATAA
MemtoReg => MemtoRegOut.DATAA
MemWrite => MemWriteOut.DATAA
MemRead => MemReadOut.DATAA
ALUresult[0] => outALUResult.DATAA
ALUresult[1] => outALUResult.DATAA
ALUresult[2] => outALUResult.DATAA
ALUresult[3] => outALUResult.DATAA
ALUresult[4] => outALUResult.DATAA
ALUresult[5] => outALUResult.DATAA
ALUresult[6] => outALUResult.DATAA
ALUresult[7] => outALUResult.DATAA
ALUresult[8] => outALUResult.DATAA
ALUresult[9] => outALUResult.DATAA
ALUresult[10] => outALUResult.DATAA
ALUresult[11] => outALUResult.DATAA
ALUresult[12] => outALUResult.DATAA
ALUresult[13] => outALUResult.DATAA
ALUresult[14] => outALUResult.DATAA
ALUresult[15] => outALUResult.DATAA
ALUresult[16] => outALUResult.DATAA
ALUresult[17] => outALUResult.DATAA
ALUresult[18] => outALUResult.DATAA
ALUresult[19] => outALUResult.DATAA
ALUresult[20] => outALUResult.DATAA
ALUresult[21] => outALUResult.DATAA
ALUresult[22] => outALUResult.DATAA
ALUresult[23] => outALUResult.DATAA
ALUresult[24] => outALUResult.DATAA
ALUresult[25] => outALUResult.DATAA
ALUresult[26] => outALUResult.DATAA
ALUresult[27] => outALUResult.DATAA
ALUresult[28] => outALUResult.DATAA
ALUresult[29] => outALUResult.DATAA
ALUresult[30] => outALUResult.DATAA
ALUresult[31] => outALUResult.DATAA
writedata[0] => writedataOut.DATAA
writedata[1] => writedataOut.DATAA
writedata[2] => writedataOut.DATAA
writedata[3] => writedataOut.DATAA
writedata[4] => writedataOut.DATAA
writedata[5] => writedataOut.DATAA
writedata[6] => writedataOut.DATAA
writedata[7] => writedataOut.DATAA
writedata[8] => writedataOut.DATAA
writedata[9] => writedataOut.DATAA
writedata[10] => writedataOut.DATAA
writedata[11] => writedataOut.DATAA
writedata[12] => writedataOut.DATAA
writedata[13] => writedataOut.DATAA
writedata[14] => writedataOut.DATAA
writedata[15] => writedataOut.DATAA
writedata[16] => writedataOut.DATAA
writedata[17] => writedataOut.DATAA
writedata[18] => writedataOut.DATAA
writedata[19] => writedataOut.DATAA
writedata[20] => writedataOut.DATAA
writedata[21] => writedataOut.DATAA
writedata[22] => writedataOut.DATAA
writedata[23] => writedataOut.DATAA
writedata[24] => writedataOut.DATAA
writedata[25] => writedataOut.DATAA
writedata[26] => writedataOut.DATAA
writedata[27] => writedataOut.DATAA
writedata[28] => writedataOut.DATAA
writedata[29] => writedataOut.DATAA
writedata[30] => writedataOut.DATAA
writedata[31] => writedataOut.DATAA
writeReg[0] => writeRegOut.DATAA
writeReg[1] => writeRegOut.DATAA
writeReg[2] => writeRegOut.DATAA
writeReg[3] => writeRegOut.DATAA
writeReg[4] => writeRegOut.DATAA
inBranchTaken => outBranchTaken.DATAA
inBranchTarget[0] => outBranchTarget.DATAA
inBranchTarget[1] => outBranchTarget.DATAA
inBranchTarget[2] => outBranchTarget.DATAA
inBranchTarget[3] => outBranchTarget.DATAA
inBranchTarget[4] => outBranchTarget.DATAA
inBranchTarget[5] => outBranchTarget.DATAA
inBranchTarget[6] => outBranchTarget.DATAA
inBranchTarget[7] => outBranchTarget.DATAA
inBranchTarget[8] => ~NO_FANOUT~
inBranchTarget[9] => ~NO_FANOUT~
inBranchTarget[10] => ~NO_FANOUT~
inBranchTarget[11] => ~NO_FANOUT~
inBranchTarget[12] => ~NO_FANOUT~
inBranchTarget[13] => ~NO_FANOUT~
inBranchTarget[14] => ~NO_FANOUT~
inBranchTarget[15] => ~NO_FANOUT~
inBranchTarget[16] => ~NO_FANOUT~
inBranchTarget[17] => ~NO_FANOUT~
inBranchTarget[18] => ~NO_FANOUT~
inBranchTarget[19] => ~NO_FANOUT~
inBranchTarget[20] => ~NO_FANOUT~
inBranchTarget[21] => ~NO_FANOUT~
inBranchTarget[22] => ~NO_FANOUT~
inBranchTarget[23] => ~NO_FANOUT~
inBranchTarget[24] => ~NO_FANOUT~
inBranchTarget[25] => ~NO_FANOUT~
inBranchTarget[26] => ~NO_FANOUT~
inBranchTarget[27] => ~NO_FANOUT~
inBranchTarget[28] => ~NO_FANOUT~
inBranchTarget[29] => ~NO_FANOUT~
inBranchTarget[30] => ~NO_FANOUT~
inBranchTarget[31] => ~NO_FANOUT~
outALUResult[0] <= outALUResult[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[1] <= outALUResult[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[2] <= outALUResult[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[3] <= outALUResult[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[4] <= outALUResult[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[5] <= outALUResult[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[6] <= outALUResult[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[7] <= outALUResult[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[8] <= outALUResult[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[9] <= outALUResult[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[10] <= outALUResult[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[11] <= outALUResult[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[12] <= outALUResult[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[13] <= outALUResult[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[14] <= outALUResult[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[15] <= outALUResult[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[16] <= outALUResult[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[17] <= outALUResult[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[18] <= outALUResult[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[19] <= outALUResult[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[20] <= outALUResult[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[21] <= outALUResult[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[22] <= outALUResult[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[23] <= outALUResult[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[24] <= outALUResult[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[25] <= outALUResult[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[26] <= outALUResult[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[27] <= outALUResult[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[28] <= outALUResult[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[29] <= outALUResult[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[30] <= outALUResult[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[31] <= outALUResult[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[0] <= writedataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[1] <= writedataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[2] <= writedataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[3] <= writedataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[4] <= writedataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[5] <= writedataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[6] <= writedataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[7] <= writedataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[8] <= writedataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[9] <= writedataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[10] <= writedataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[11] <= writedataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[12] <= writedataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[13] <= writedataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[14] <= writedataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[15] <= writedataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[16] <= writedataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[17] <= writedataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[18] <= writedataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[19] <= writedataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[20] <= writedataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[21] <= writedataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[22] <= writedataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[23] <= writedataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[24] <= writedataOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[25] <= writedataOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[26] <= writedataOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[27] <= writedataOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[28] <= writedataOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[29] <= writedataOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[30] <= writedataOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedataOut[31] <= writedataOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteOut <= MemWriteOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut[0] <= writeRegOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut[1] <= writeRegOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut[2] <= writeRegOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut[3] <= writeRegOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut[4] <= writeRegOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegOut <= MemtoRegOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteOut <= RegWriteOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemReadOut <= MemReadOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBranchTaken <= outBranchTaken~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBranchTarget[0] <= outBranchTarget[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBranchTarget[1] <= outBranchTarget[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBranchTarget[2] <= outBranchTarget[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBranchTarget[3] <= outBranchTarget[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBranchTarget[4] <= outBranchTarget[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBranchTarget[5] <= outBranchTarget[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBranchTarget[6] <= outBranchTarget[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBranchTarget[7] <= outBranchTarget[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|EX_STAGE:inst3|Mux2to1_5bits:b2v_inst13
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
select => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|EX_STAGE:inst3|Mux2to1_32bits:b2v_inst8
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in0[16] => out.DATAA
in0[17] => out.DATAA
in0[18] => out.DATAA
in0[19] => out.DATAA
in0[20] => out.DATAA
in0[21] => out.DATAA
in0[22] => out.DATAA
in0[23] => out.DATAA
in0[24] => out.DATAA
in0[25] => out.DATAA
in0[26] => out.DATAA
in0[27] => out.DATAA
in0[28] => out.DATAA
in0[29] => out.DATAA
in0[30] => out.DATAA
in0[31] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
select => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|ID_STAGE:inst1
RegWrite => RegWrite.IN1
clk => clk.IN3
rst => rst.IN2
IF_ID_Instruction1[0] => IF_ID_Instruction1[0].IN1
IF_ID_Instruction1[1] => IF_ID_Instruction1[1].IN1
IF_ID_Instruction1[2] => IF_ID_Instruction1[2].IN1
IF_ID_Instruction1[3] => IF_ID_Instruction1[3].IN1
IF_ID_Instruction1[4] => IF_ID_Instruction1[4].IN1
IF_ID_Instruction1[5] => IF_ID_Instruction1[5].IN1
IF_ID_Instruction1[6] => IF_ID_Instruction1[6].IN1
IF_ID_Instruction1[7] => IF_ID_Instruction1[7].IN1
IF_ID_Instruction1[8] => IF_ID_Instruction1[8].IN1
IF_ID_Instruction1[9] => IF_ID_Instruction1[9].IN1
IF_ID_Instruction1[10] => IF_ID_Instruction1[10].IN1
IF_ID_Instruction1[11] => IF_ID_Instruction1[11].IN1
IF_ID_Instruction1[12] => IF_ID_Instruction1[12].IN1
IF_ID_Instruction1[13] => IF_ID_Instruction1[13].IN1
IF_ID_Instruction1[14] => IF_ID_Instruction1[14].IN1
IF_ID_Instruction1[15] => IF_ID_Instruction1[15].IN1
IF_ID_Instruction1[16] => IF_ID_Instruction1[16].IN1
IF_ID_Instruction1[17] => IF_ID_Instruction1[17].IN1
IF_ID_Instruction1[18] => IF_ID_Instruction1[18].IN1
IF_ID_Instruction1[19] => IF_ID_Instruction1[19].IN1
IF_ID_Instruction1[20] => IF_ID_Instruction1[20].IN1
IF_ID_Instruction1[21] => IF_ID_Instruction1[21].IN1
IF_ID_Instruction1[22] => IF_ID_Instruction1[22].IN1
IF_ID_Instruction1[23] => IF_ID_Instruction1[23].IN1
IF_ID_Instruction1[24] => IF_ID_Instruction1[24].IN1
IF_ID_Instruction1[25] => IF_ID_Instruction1[25].IN1
IF_ID_Instruction1[26] => IF_ID_Instruction1[26].IN1
IF_ID_Instruction1[27] => IF_ID_Instruction1[27].IN1
IF_ID_Instruction1[28] => IF_ID_Instruction1[28].IN1
IF_ID_Instruction1[29] => IF_ID_Instruction1[29].IN1
IF_ID_Instruction1[30] => IF_ID_Instruction1[30].IN1
IF_ID_Instruction1[31] => IF_ID_Instruction1[31].IN1
IF_ID_PC4[0] => IF_ID_PC4[0].IN1
IF_ID_PC4[1] => IF_ID_PC4[1].IN1
IF_ID_PC4[2] => IF_ID_PC4[2].IN1
IF_ID_PC4[3] => IF_ID_PC4[3].IN1
IF_ID_PC4[4] => IF_ID_PC4[4].IN1
IF_ID_PC4[5] => IF_ID_PC4[5].IN1
IF_ID_PC4[6] => IF_ID_PC4[6].IN1
IF_ID_PC4[7] => IF_ID_PC4[7].IN1
writeData[0] => writeData[0].IN1
writeData[1] => writeData[1].IN1
writeData[2] => writeData[2].IN1
writeData[3] => writeData[3].IN1
writeData[4] => writeData[4].IN1
writeData[5] => writeData[5].IN1
writeData[6] => writeData[6].IN1
writeData[7] => writeData[7].IN1
writeData[8] => writeData[8].IN1
writeData[9] => writeData[9].IN1
writeData[10] => writeData[10].IN1
writeData[11] => writeData[11].IN1
writeData[12] => writeData[12].IN1
writeData[13] => writeData[13].IN1
writeData[14] => writeData[14].IN1
writeData[15] => writeData[15].IN1
writeData[16] => writeData[16].IN1
writeData[17] => writeData[17].IN1
writeData[18] => writeData[18].IN1
writeData[19] => writeData[19].IN1
writeData[20] => writeData[20].IN1
writeData[21] => writeData[21].IN1
writeData[22] => writeData[22].IN1
writeData[23] => writeData[23].IN1
writeData[24] => writeData[24].IN1
writeData[25] => writeData[25].IN1
writeData[26] => writeData[26].IN1
writeData[27] => writeData[27].IN1
writeData[28] => writeData[28].IN1
writeData[29] => writeData[29].IN1
writeData[30] => writeData[30].IN1
writeData[31] => writeData[31].IN1
writeReg[0] => writeReg[0].IN1
writeReg[1] => writeReg[1].IN1
writeReg[2] => writeReg[2].IN1
writeReg[3] => writeReg[3].IN1
writeReg[4] => writeReg[4].IN1
ID_EX_RegDst <= ID_EX_Register:b2v_inst5.outRegDst
ID_EX_ALUSrc <= ID_EX_Register:b2v_inst5.outALUSrc
ID_EX_MemToReg <= ID_EX_Register:b2v_inst5.outMemToReg
ID_EX_RegWrite <= ID_EX_Register:b2v_inst5.outRegWrite
ID_EX_MemRead <= ID_EX_Register:b2v_inst5.outMemRead
ID_EX_MemWrite <= ID_EX_Register:b2v_inst5.outMemWrite
ID_EX_Branch <= ID_EX_Register:b2v_inst5.outBranch
ID_EX_ALUOp[0] <= ID_EX_Register:b2v_inst5.outALUOp
ID_EX_ALUOp[1] <= ID_EX_Register:b2v_inst5.outALUOp
ID_EX_ALUOp[2] <= ID_EX_Register:b2v_inst5.outALUOp
ID_EX_ALUOp[3] <= ID_EX_Register:b2v_inst5.outALUOp
ID_EX_ALUOp[4] <= ID_EX_Register:b2v_inst5.outALUOp
ID_EX_PC[0] <= ID_EX_Register:b2v_inst5.outPc
ID_EX_PC[1] <= ID_EX_Register:b2v_inst5.outPc
ID_EX_PC[2] <= ID_EX_Register:b2v_inst5.outPc
ID_EX_PC[3] <= ID_EX_Register:b2v_inst5.outPc
ID_EX_PC[4] <= ID_EX_Register:b2v_inst5.outPc
ID_EX_PC[5] <= ID_EX_Register:b2v_inst5.outPc
ID_EX_PC[6] <= ID_EX_Register:b2v_inst5.outPc
ID_EX_PC[7] <= ID_EX_Register:b2v_inst5.outPc
ID_EX_Rb[0] <= ID_EX_Register:b2v_inst5.outRb
ID_EX_Rb[1] <= ID_EX_Register:b2v_inst5.outRb
ID_EX_Rb[2] <= ID_EX_Register:b2v_inst5.outRb
ID_EX_Rb[3] <= ID_EX_Register:b2v_inst5.outRb
ID_EX_Rb[4] <= ID_EX_Register:b2v_inst5.outRb
ID_EX_Rd[0] <= ID_EX_Register:b2v_inst5.outRd
ID_EX_Rd[1] <= ID_EX_Register:b2v_inst5.outRd
ID_EX_Rd[2] <= ID_EX_Register:b2v_inst5.outRd
ID_EX_Rd[3] <= ID_EX_Register:b2v_inst5.outRd
ID_EX_Rd[4] <= ID_EX_Register:b2v_inst5.outRd
ID_EX_ReadData1[0] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[1] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[2] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[3] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[4] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[5] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[6] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[7] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[8] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[9] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[10] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[11] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[12] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[13] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[14] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[15] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[16] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[17] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[18] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[19] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[20] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[21] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[22] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[23] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[24] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[25] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[26] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[27] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[28] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[29] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[30] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData1[31] <= ID_EX_Register:b2v_inst5.outReadData1
ID_EX_ReadData2[0] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[1] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[2] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[3] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[4] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[5] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[6] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[7] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[8] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[9] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[10] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[11] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[12] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[13] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[14] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[15] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[16] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[17] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[18] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[19] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[20] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[21] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[22] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[23] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[24] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[25] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[26] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[27] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[28] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[29] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[30] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_ReadData2[31] <= ID_EX_Register:b2v_inst5.outReadData2
ID_EX_SignExtImm[0] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[1] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[2] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[3] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[4] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[5] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[6] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[7] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[8] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[9] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[10] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[11] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[12] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[13] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[14] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[15] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[16] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[17] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[18] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[19] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[20] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[21] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[22] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[23] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[24] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[25] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[26] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[27] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[28] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[29] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[30] <= ID_EX_Register:b2v_inst5.outSignExtImm
ID_EX_SignExtImm[31] <= ID_EX_Register:b2v_inst5.outSignExtImm


|ProcessadorPipeline|ID_STAGE:inst1|ID_EX_Register:b2v_inst5
clk => outALUOp[0]~reg0.CLK
clk => outALUOp[1]~reg0.CLK
clk => outALUOp[2]~reg0.CLK
clk => outALUOp[3]~reg0.CLK
clk => outALUOp[4]~reg0.CLK
clk => outBranch~reg0.CLK
clk => outMemWrite~reg0.CLK
clk => outMemRead~reg0.CLK
clk => outRegWrite~reg0.CLK
clk => outMemToReg~reg0.CLK
clk => outALUSrc~reg0.CLK
clk => outRegDst~reg0.CLK
clk => outPc[0]~reg0.CLK
clk => outPc[1]~reg0.CLK
clk => outPc[2]~reg0.CLK
clk => outPc[3]~reg0.CLK
clk => outPc[4]~reg0.CLK
clk => outPc[5]~reg0.CLK
clk => outPc[6]~reg0.CLK
clk => outPc[7]~reg0.CLK
clk => outRd[0]~reg0.CLK
clk => outRd[1]~reg0.CLK
clk => outRd[2]~reg0.CLK
clk => outRd[3]~reg0.CLK
clk => outRd[4]~reg0.CLK
clk => outRb[0]~reg0.CLK
clk => outRb[1]~reg0.CLK
clk => outRb[2]~reg0.CLK
clk => outRb[3]~reg0.CLK
clk => outRb[4]~reg0.CLK
clk => outSignExtImm[0]~reg0.CLK
clk => outSignExtImm[1]~reg0.CLK
clk => outSignExtImm[2]~reg0.CLK
clk => outSignExtImm[3]~reg0.CLK
clk => outSignExtImm[4]~reg0.CLK
clk => outSignExtImm[5]~reg0.CLK
clk => outSignExtImm[6]~reg0.CLK
clk => outSignExtImm[7]~reg0.CLK
clk => outSignExtImm[8]~reg0.CLK
clk => outSignExtImm[9]~reg0.CLK
clk => outSignExtImm[10]~reg0.CLK
clk => outSignExtImm[11]~reg0.CLK
clk => outSignExtImm[12]~reg0.CLK
clk => outSignExtImm[13]~reg0.CLK
clk => outSignExtImm[14]~reg0.CLK
clk => outSignExtImm[15]~reg0.CLK
clk => outSignExtImm[16]~reg0.CLK
clk => outSignExtImm[17]~reg0.CLK
clk => outSignExtImm[18]~reg0.CLK
clk => outSignExtImm[19]~reg0.CLK
clk => outSignExtImm[20]~reg0.CLK
clk => outSignExtImm[21]~reg0.CLK
clk => outSignExtImm[22]~reg0.CLK
clk => outSignExtImm[23]~reg0.CLK
clk => outSignExtImm[24]~reg0.CLK
clk => outSignExtImm[25]~reg0.CLK
clk => outSignExtImm[26]~reg0.CLK
clk => outSignExtImm[27]~reg0.CLK
clk => outSignExtImm[28]~reg0.CLK
clk => outSignExtImm[29]~reg0.CLK
clk => outSignExtImm[30]~reg0.CLK
clk => outSignExtImm[31]~reg0.CLK
clk => outReadData2[0]~reg0.CLK
clk => outReadData2[1]~reg0.CLK
clk => outReadData2[2]~reg0.CLK
clk => outReadData2[3]~reg0.CLK
clk => outReadData2[4]~reg0.CLK
clk => outReadData2[5]~reg0.CLK
clk => outReadData2[6]~reg0.CLK
clk => outReadData2[7]~reg0.CLK
clk => outReadData2[8]~reg0.CLK
clk => outReadData2[9]~reg0.CLK
clk => outReadData2[10]~reg0.CLK
clk => outReadData2[11]~reg0.CLK
clk => outReadData2[12]~reg0.CLK
clk => outReadData2[13]~reg0.CLK
clk => outReadData2[14]~reg0.CLK
clk => outReadData2[15]~reg0.CLK
clk => outReadData2[16]~reg0.CLK
clk => outReadData2[17]~reg0.CLK
clk => outReadData2[18]~reg0.CLK
clk => outReadData2[19]~reg0.CLK
clk => outReadData2[20]~reg0.CLK
clk => outReadData2[21]~reg0.CLK
clk => outReadData2[22]~reg0.CLK
clk => outReadData2[23]~reg0.CLK
clk => outReadData2[24]~reg0.CLK
clk => outReadData2[25]~reg0.CLK
clk => outReadData2[26]~reg0.CLK
clk => outReadData2[27]~reg0.CLK
clk => outReadData2[28]~reg0.CLK
clk => outReadData2[29]~reg0.CLK
clk => outReadData2[30]~reg0.CLK
clk => outReadData2[31]~reg0.CLK
clk => outReadData1[0]~reg0.CLK
clk => outReadData1[1]~reg0.CLK
clk => outReadData1[2]~reg0.CLK
clk => outReadData1[3]~reg0.CLK
clk => outReadData1[4]~reg0.CLK
clk => outReadData1[5]~reg0.CLK
clk => outReadData1[6]~reg0.CLK
clk => outReadData1[7]~reg0.CLK
clk => outReadData1[8]~reg0.CLK
clk => outReadData1[9]~reg0.CLK
clk => outReadData1[10]~reg0.CLK
clk => outReadData1[11]~reg0.CLK
clk => outReadData1[12]~reg0.CLK
clk => outReadData1[13]~reg0.CLK
clk => outReadData1[14]~reg0.CLK
clk => outReadData1[15]~reg0.CLK
clk => outReadData1[16]~reg0.CLK
clk => outReadData1[17]~reg0.CLK
clk => outReadData1[18]~reg0.CLK
clk => outReadData1[19]~reg0.CLK
clk => outReadData1[20]~reg0.CLK
clk => outReadData1[21]~reg0.CLK
clk => outReadData1[22]~reg0.CLK
clk => outReadData1[23]~reg0.CLK
clk => outReadData1[24]~reg0.CLK
clk => outReadData1[25]~reg0.CLK
clk => outReadData1[26]~reg0.CLK
clk => outReadData1[27]~reg0.CLK
clk => outReadData1[28]~reg0.CLK
clk => outReadData1[29]~reg0.CLK
clk => outReadData1[30]~reg0.CLK
clk => outReadData1[31]~reg0.CLK
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData1.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outReadData2.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outSignExtImm.OUTPUTSELECT
rst => outRb.OUTPUTSELECT
rst => outRb.OUTPUTSELECT
rst => outRb.OUTPUTSELECT
rst => outRb.OUTPUTSELECT
rst => outRb.OUTPUTSELECT
rst => outRd.OUTPUTSELECT
rst => outRd.OUTPUTSELECT
rst => outRd.OUTPUTSELECT
rst => outRd.OUTPUTSELECT
rst => outRd.OUTPUTSELECT
rst => outPc.OUTPUTSELECT
rst => outPc.OUTPUTSELECT
rst => outPc.OUTPUTSELECT
rst => outPc.OUTPUTSELECT
rst => outPc.OUTPUTSELECT
rst => outPc.OUTPUTSELECT
rst => outPc.OUTPUTSELECT
rst => outPc.OUTPUTSELECT
rst => outRegDst.OUTPUTSELECT
rst => outALUSrc.OUTPUTSELECT
rst => outMemToReg.OUTPUTSELECT
rst => outRegWrite.OUTPUTSELECT
rst => outMemRead.OUTPUTSELECT
rst => outMemWrite.OUTPUTSELECT
rst => outBranch.OUTPUTSELECT
rst => outALUOp.OUTPUTSELECT
rst => outALUOp.OUTPUTSELECT
rst => outALUOp.OUTPUTSELECT
rst => outALUOp.OUTPUTSELECT
rst => outALUOp.OUTPUTSELECT
inPc[0] => outPc.DATAA
inPc[1] => outPc.DATAA
inPc[2] => outPc.DATAA
inPc[3] => outPc.DATAA
inPc[4] => outPc.DATAA
inPc[5] => outPc.DATAA
inPc[6] => outPc.DATAA
inPc[7] => outPc.DATAA
inReadData1[0] => outReadData1.DATAA
inReadData1[1] => outReadData1.DATAA
inReadData1[2] => outReadData1.DATAA
inReadData1[3] => outReadData1.DATAA
inReadData1[4] => outReadData1.DATAA
inReadData1[5] => outReadData1.DATAA
inReadData1[6] => outReadData1.DATAA
inReadData1[7] => outReadData1.DATAA
inReadData1[8] => outReadData1.DATAA
inReadData1[9] => outReadData1.DATAA
inReadData1[10] => outReadData1.DATAA
inReadData1[11] => outReadData1.DATAA
inReadData1[12] => outReadData1.DATAA
inReadData1[13] => outReadData1.DATAA
inReadData1[14] => outReadData1.DATAA
inReadData1[15] => outReadData1.DATAA
inReadData1[16] => outReadData1.DATAA
inReadData1[17] => outReadData1.DATAA
inReadData1[18] => outReadData1.DATAA
inReadData1[19] => outReadData1.DATAA
inReadData1[20] => outReadData1.DATAA
inReadData1[21] => outReadData1.DATAA
inReadData1[22] => outReadData1.DATAA
inReadData1[23] => outReadData1.DATAA
inReadData1[24] => outReadData1.DATAA
inReadData1[25] => outReadData1.DATAA
inReadData1[26] => outReadData1.DATAA
inReadData1[27] => outReadData1.DATAA
inReadData1[28] => outReadData1.DATAA
inReadData1[29] => outReadData1.DATAA
inReadData1[30] => outReadData1.DATAA
inReadData1[31] => outReadData1.DATAA
inReadData2[0] => outReadData2.DATAA
inReadData2[1] => outReadData2.DATAA
inReadData2[2] => outReadData2.DATAA
inReadData2[3] => outReadData2.DATAA
inReadData2[4] => outReadData2.DATAA
inReadData2[5] => outReadData2.DATAA
inReadData2[6] => outReadData2.DATAA
inReadData2[7] => outReadData2.DATAA
inReadData2[8] => outReadData2.DATAA
inReadData2[9] => outReadData2.DATAA
inReadData2[10] => outReadData2.DATAA
inReadData2[11] => outReadData2.DATAA
inReadData2[12] => outReadData2.DATAA
inReadData2[13] => outReadData2.DATAA
inReadData2[14] => outReadData2.DATAA
inReadData2[15] => outReadData2.DATAA
inReadData2[16] => outReadData2.DATAA
inReadData2[17] => outReadData2.DATAA
inReadData2[18] => outReadData2.DATAA
inReadData2[19] => outReadData2.DATAA
inReadData2[20] => outReadData2.DATAA
inReadData2[21] => outReadData2.DATAA
inReadData2[22] => outReadData2.DATAA
inReadData2[23] => outReadData2.DATAA
inReadData2[24] => outReadData2.DATAA
inReadData2[25] => outReadData2.DATAA
inReadData2[26] => outReadData2.DATAA
inReadData2[27] => outReadData2.DATAA
inReadData2[28] => outReadData2.DATAA
inReadData2[29] => outReadData2.DATAA
inReadData2[30] => outReadData2.DATAA
inReadData2[31] => outReadData2.DATAA
inSignExtImm[0] => outSignExtImm.DATAA
inSignExtImm[1] => outSignExtImm.DATAA
inSignExtImm[2] => outSignExtImm.DATAA
inSignExtImm[3] => outSignExtImm.DATAA
inSignExtImm[4] => outSignExtImm.DATAA
inSignExtImm[5] => outSignExtImm.DATAA
inSignExtImm[6] => outSignExtImm.DATAA
inSignExtImm[7] => outSignExtImm.DATAA
inSignExtImm[8] => outSignExtImm.DATAA
inSignExtImm[9] => outSignExtImm.DATAA
inSignExtImm[10] => outSignExtImm.DATAA
inSignExtImm[11] => outSignExtImm.DATAA
inSignExtImm[12] => outSignExtImm.DATAA
inSignExtImm[13] => outSignExtImm.DATAA
inSignExtImm[14] => outSignExtImm.DATAA
inSignExtImm[15] => outSignExtImm.DATAA
inSignExtImm[16] => outSignExtImm.DATAA
inSignExtImm[17] => outSignExtImm.DATAA
inSignExtImm[18] => outSignExtImm.DATAA
inSignExtImm[19] => outSignExtImm.DATAA
inSignExtImm[20] => outSignExtImm.DATAA
inSignExtImm[21] => outSignExtImm.DATAA
inSignExtImm[22] => outSignExtImm.DATAA
inSignExtImm[23] => outSignExtImm.DATAA
inSignExtImm[24] => outSignExtImm.DATAA
inSignExtImm[25] => outSignExtImm.DATAA
inSignExtImm[26] => outSignExtImm.DATAA
inSignExtImm[27] => outSignExtImm.DATAA
inSignExtImm[28] => outSignExtImm.DATAA
inSignExtImm[29] => outSignExtImm.DATAA
inSignExtImm[30] => outSignExtImm.DATAA
inSignExtImm[31] => outSignExtImm.DATAA
inRb[0] => outRb.DATAA
inRb[1] => outRb.DATAA
inRb[2] => outRb.DATAA
inRb[3] => outRb.DATAA
inRb[4] => outRb.DATAA
inRd[0] => outRd.DATAA
inRd[1] => outRd.DATAA
inRd[2] => outRd.DATAA
inRd[3] => outRd.DATAA
inRd[4] => outRd.DATAA
inRegDst => outRegDst.DATAA
inALUSrc => outALUSrc.DATAA
inMemToReg => outMemToReg.DATAA
inRegWrite => outRegWrite.DATAA
inMemRead => outMemRead.DATAA
inMemWrite => outMemWrite.DATAA
inBranch => outBranch.DATAA
inALUOp[0] => outALUOp.DATAA
inALUOp[1] => outALUOp.DATAA
inALUOp[2] => outALUOp.DATAA
inALUOp[3] => outALUOp.DATAA
inALUOp[4] => outALUOp.DATAA
outReadData1[0] <= outReadData1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[1] <= outReadData1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[2] <= outReadData1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[3] <= outReadData1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[4] <= outReadData1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[5] <= outReadData1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[6] <= outReadData1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[7] <= outReadData1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[8] <= outReadData1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[9] <= outReadData1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[10] <= outReadData1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[11] <= outReadData1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[12] <= outReadData1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[13] <= outReadData1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[14] <= outReadData1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[15] <= outReadData1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[16] <= outReadData1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[17] <= outReadData1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[18] <= outReadData1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[19] <= outReadData1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[20] <= outReadData1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[21] <= outReadData1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[22] <= outReadData1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[23] <= outReadData1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[24] <= outReadData1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[25] <= outReadData1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[26] <= outReadData1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[27] <= outReadData1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[28] <= outReadData1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[29] <= outReadData1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[30] <= outReadData1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData1[31] <= outReadData1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[0] <= outReadData2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[1] <= outReadData2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[2] <= outReadData2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[3] <= outReadData2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[4] <= outReadData2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[5] <= outReadData2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[6] <= outReadData2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[7] <= outReadData2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[8] <= outReadData2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[9] <= outReadData2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[10] <= outReadData2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[11] <= outReadData2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[12] <= outReadData2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[13] <= outReadData2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[14] <= outReadData2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[15] <= outReadData2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[16] <= outReadData2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[17] <= outReadData2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[18] <= outReadData2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[19] <= outReadData2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[20] <= outReadData2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[21] <= outReadData2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[22] <= outReadData2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[23] <= outReadData2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[24] <= outReadData2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[25] <= outReadData2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[26] <= outReadData2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[27] <= outReadData2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[28] <= outReadData2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[29] <= outReadData2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[30] <= outReadData2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData2[31] <= outReadData2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[0] <= outSignExtImm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[1] <= outSignExtImm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[2] <= outSignExtImm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[3] <= outSignExtImm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[4] <= outSignExtImm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[5] <= outSignExtImm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[6] <= outSignExtImm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[7] <= outSignExtImm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[8] <= outSignExtImm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[9] <= outSignExtImm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[10] <= outSignExtImm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[11] <= outSignExtImm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[12] <= outSignExtImm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[13] <= outSignExtImm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[14] <= outSignExtImm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[15] <= outSignExtImm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[16] <= outSignExtImm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[17] <= outSignExtImm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[18] <= outSignExtImm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[19] <= outSignExtImm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[20] <= outSignExtImm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[21] <= outSignExtImm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[22] <= outSignExtImm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[23] <= outSignExtImm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[24] <= outSignExtImm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[25] <= outSignExtImm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[26] <= outSignExtImm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[27] <= outSignExtImm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[28] <= outSignExtImm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[29] <= outSignExtImm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[30] <= outSignExtImm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outSignExtImm[31] <= outSignExtImm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRb[0] <= outRb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRb[1] <= outRb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRb[2] <= outRb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRb[3] <= outRb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRb[4] <= outRb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRd[0] <= outRd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRd[1] <= outRd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRd[2] <= outRd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRd[3] <= outRd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRd[4] <= outRd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPc[0] <= outPc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPc[1] <= outPc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPc[2] <= outPc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPc[3] <= outPc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPc[4] <= outPc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPc[5] <= outPc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPc[6] <= outPc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPc[7] <= outPc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRegDst <= outRegDst~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUSrc <= outALUSrc~reg0.DB_MAX_OUTPUT_PORT_TYPE
outMemToReg <= outMemToReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRegWrite <= outRegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
outMemRead <= outMemRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
outMemWrite <= outMemWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBranch <= outBranch~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUOp[0] <= outALUOp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUOp[1] <= outALUOp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUOp[2] <= outALUOp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUOp[3] <= outALUOp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUOp[4] <= outALUOp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|ID_STAGE:inst1|SignExtend:b2v_inst6
immediate[0] => signExtImm[0].DATAIN
immediate[1] => signExtImm[1].DATAIN
immediate[2] => signExtImm[2].DATAIN
immediate[3] => signExtImm[3].DATAIN
immediate[4] => signExtImm[4].DATAIN
immediate[5] => signExtImm[5].DATAIN
immediate[6] => signExtImm[6].DATAIN
immediate[7] => signExtImm[7].DATAIN
immediate[8] => signExtImm[8].DATAIN
immediate[9] => signExtImm[9].DATAIN
immediate[10] => signExtImm[10].DATAIN
immediate[11] => signExtImm[11].DATAIN
immediate[12] => signExtImm[12].DATAIN
immediate[13] => signExtImm[13].DATAIN
immediate[14] => signExtImm[14].DATAIN
immediate[15] => signExtImm[15].DATAIN
immediate[15] => signExtImm[31].DATAIN
immediate[15] => signExtImm[30].DATAIN
immediate[15] => signExtImm[29].DATAIN
immediate[15] => signExtImm[28].DATAIN
immediate[15] => signExtImm[27].DATAIN
immediate[15] => signExtImm[26].DATAIN
immediate[15] => signExtImm[25].DATAIN
immediate[15] => signExtImm[24].DATAIN
immediate[15] => signExtImm[23].DATAIN
immediate[15] => signExtImm[22].DATAIN
immediate[15] => signExtImm[21].DATAIN
immediate[15] => signExtImm[20].DATAIN
immediate[15] => signExtImm[19].DATAIN
immediate[15] => signExtImm[18].DATAIN
immediate[15] => signExtImm[17].DATAIN
immediate[15] => signExtImm[16].DATAIN
signExtImm[0] <= immediate[0].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[1] <= immediate[1].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[2] <= immediate[2].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[3] <= immediate[3].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[4] <= immediate[4].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[5] <= immediate[5].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[6] <= immediate[6].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[7] <= immediate[7].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[8] <= immediate[8].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[9] <= immediate[9].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[10] <= immediate[10].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[11] <= immediate[11].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[12] <= immediate[12].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[13] <= immediate[13].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[14] <= immediate[14].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[15] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[16] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[17] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[18] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[19] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[20] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[21] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[22] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[23] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[24] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[25] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[26] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[27] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[28] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[29] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[30] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
signExtImm[31] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|ID_STAGE:inst1|RegisterFile:b2v_inst7
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[0][8].CLK
clk => registers[0][9].CLK
clk => registers[0][10].CLK
clk => registers[0][11].CLK
clk => registers[0][12].CLK
clk => registers[0][13].CLK
clk => registers[0][14].CLK
clk => registers[0][15].CLK
clk => registers[0][16].CLK
clk => registers[0][17].CLK
clk => registers[0][18].CLK
clk => registers[0][19].CLK
clk => registers[0][20].CLK
clk => registers[0][21].CLK
clk => registers[0][22].CLK
clk => registers[0][23].CLK
clk => registers[0][24].CLK
clk => registers[0][25].CLK
clk => registers[0][26].CLK
clk => registers[0][27].CLK
clk => registers[0][28].CLK
clk => registers[0][29].CLK
clk => registers[0][30].CLK
clk => registers[0][31].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[1][16].CLK
clk => registers[1][17].CLK
clk => registers[1][18].CLK
clk => registers[1][19].CLK
clk => registers[1][20].CLK
clk => registers[1][21].CLK
clk => registers[1][22].CLK
clk => registers[1][23].CLK
clk => registers[1][24].CLK
clk => registers[1][25].CLK
clk => registers[1][26].CLK
clk => registers[1][27].CLK
clk => registers[1][28].CLK
clk => registers[1][29].CLK
clk => registers[1][30].CLK
clk => registers[1][31].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[2][16].CLK
clk => registers[2][17].CLK
clk => registers[2][18].CLK
clk => registers[2][19].CLK
clk => registers[2][20].CLK
clk => registers[2][21].CLK
clk => registers[2][22].CLK
clk => registers[2][23].CLK
clk => registers[2][24].CLK
clk => registers[2][25].CLK
clk => registers[2][26].CLK
clk => registers[2][27].CLK
clk => registers[2][28].CLK
clk => registers[2][29].CLK
clk => registers[2][30].CLK
clk => registers[2][31].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[3][16].CLK
clk => registers[3][17].CLK
clk => registers[3][18].CLK
clk => registers[3][19].CLK
clk => registers[3][20].CLK
clk => registers[3][21].CLK
clk => registers[3][22].CLK
clk => registers[3][23].CLK
clk => registers[3][24].CLK
clk => registers[3][25].CLK
clk => registers[3][26].CLK
clk => registers[3][27].CLK
clk => registers[3][28].CLK
clk => registers[3][29].CLK
clk => registers[3][30].CLK
clk => registers[3][31].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[4][16].CLK
clk => registers[4][17].CLK
clk => registers[4][18].CLK
clk => registers[4][19].CLK
clk => registers[4][20].CLK
clk => registers[4][21].CLK
clk => registers[4][22].CLK
clk => registers[4][23].CLK
clk => registers[4][24].CLK
clk => registers[4][25].CLK
clk => registers[4][26].CLK
clk => registers[4][27].CLK
clk => registers[4][28].CLK
clk => registers[4][29].CLK
clk => registers[4][30].CLK
clk => registers[4][31].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[5][16].CLK
clk => registers[5][17].CLK
clk => registers[5][18].CLK
clk => registers[5][19].CLK
clk => registers[5][20].CLK
clk => registers[5][21].CLK
clk => registers[5][22].CLK
clk => registers[5][23].CLK
clk => registers[5][24].CLK
clk => registers[5][25].CLK
clk => registers[5][26].CLK
clk => registers[5][27].CLK
clk => registers[5][28].CLK
clk => registers[5][29].CLK
clk => registers[5][30].CLK
clk => registers[5][31].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[6][16].CLK
clk => registers[6][17].CLK
clk => registers[6][18].CLK
clk => registers[6][19].CLK
clk => registers[6][20].CLK
clk => registers[6][21].CLK
clk => registers[6][22].CLK
clk => registers[6][23].CLK
clk => registers[6][24].CLK
clk => registers[6][25].CLK
clk => registers[6][26].CLK
clk => registers[6][27].CLK
clk => registers[6][28].CLK
clk => registers[6][29].CLK
clk => registers[6][30].CLK
clk => registers[6][31].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK
clk => registers[7][16].CLK
clk => registers[7][17].CLK
clk => registers[7][18].CLK
clk => registers[7][19].CLK
clk => registers[7][20].CLK
clk => registers[7][21].CLK
clk => registers[7][22].CLK
clk => registers[7][23].CLK
clk => registers[7][24].CLK
clk => registers[7][25].CLK
clk => registers[7][26].CLK
clk => registers[7][27].CLK
clk => registers[7][28].CLK
clk => registers[7][29].CLK
clk => registers[7][30].CLK
clk => registers[7][31].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[8][8].CLK
clk => registers[8][9].CLK
clk => registers[8][10].CLK
clk => registers[8][11].CLK
clk => registers[8][12].CLK
clk => registers[8][13].CLK
clk => registers[8][14].CLK
clk => registers[8][15].CLK
clk => registers[8][16].CLK
clk => registers[8][17].CLK
clk => registers[8][18].CLK
clk => registers[8][19].CLK
clk => registers[8][20].CLK
clk => registers[8][21].CLK
clk => registers[8][22].CLK
clk => registers[8][23].CLK
clk => registers[8][24].CLK
clk => registers[8][25].CLK
clk => registers[8][26].CLK
clk => registers[8][27].CLK
clk => registers[8][28].CLK
clk => registers[8][29].CLK
clk => registers[8][30].CLK
clk => registers[8][31].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[9][8].CLK
clk => registers[9][9].CLK
clk => registers[9][10].CLK
clk => registers[9][11].CLK
clk => registers[9][12].CLK
clk => registers[9][13].CLK
clk => registers[9][14].CLK
clk => registers[9][15].CLK
clk => registers[9][16].CLK
clk => registers[9][17].CLK
clk => registers[9][18].CLK
clk => registers[9][19].CLK
clk => registers[9][20].CLK
clk => registers[9][21].CLK
clk => registers[9][22].CLK
clk => registers[9][23].CLK
clk => registers[9][24].CLK
clk => registers[9][25].CLK
clk => registers[9][26].CLK
clk => registers[9][27].CLK
clk => registers[9][28].CLK
clk => registers[9][29].CLK
clk => registers[9][30].CLK
clk => registers[9][31].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[10][8].CLK
clk => registers[10][9].CLK
clk => registers[10][10].CLK
clk => registers[10][11].CLK
clk => registers[10][12].CLK
clk => registers[10][13].CLK
clk => registers[10][14].CLK
clk => registers[10][15].CLK
clk => registers[10][16].CLK
clk => registers[10][17].CLK
clk => registers[10][18].CLK
clk => registers[10][19].CLK
clk => registers[10][20].CLK
clk => registers[10][21].CLK
clk => registers[10][22].CLK
clk => registers[10][23].CLK
clk => registers[10][24].CLK
clk => registers[10][25].CLK
clk => registers[10][26].CLK
clk => registers[10][27].CLK
clk => registers[10][28].CLK
clk => registers[10][29].CLK
clk => registers[10][30].CLK
clk => registers[10][31].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[11][8].CLK
clk => registers[11][9].CLK
clk => registers[11][10].CLK
clk => registers[11][11].CLK
clk => registers[11][12].CLK
clk => registers[11][13].CLK
clk => registers[11][14].CLK
clk => registers[11][15].CLK
clk => registers[11][16].CLK
clk => registers[11][17].CLK
clk => registers[11][18].CLK
clk => registers[11][19].CLK
clk => registers[11][20].CLK
clk => registers[11][21].CLK
clk => registers[11][22].CLK
clk => registers[11][23].CLK
clk => registers[11][24].CLK
clk => registers[11][25].CLK
clk => registers[11][26].CLK
clk => registers[11][27].CLK
clk => registers[11][28].CLK
clk => registers[11][29].CLK
clk => registers[11][30].CLK
clk => registers[11][31].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[12][8].CLK
clk => registers[12][9].CLK
clk => registers[12][10].CLK
clk => registers[12][11].CLK
clk => registers[12][12].CLK
clk => registers[12][13].CLK
clk => registers[12][14].CLK
clk => registers[12][15].CLK
clk => registers[12][16].CLK
clk => registers[12][17].CLK
clk => registers[12][18].CLK
clk => registers[12][19].CLK
clk => registers[12][20].CLK
clk => registers[12][21].CLK
clk => registers[12][22].CLK
clk => registers[12][23].CLK
clk => registers[12][24].CLK
clk => registers[12][25].CLK
clk => registers[12][26].CLK
clk => registers[12][27].CLK
clk => registers[12][28].CLK
clk => registers[12][29].CLK
clk => registers[12][30].CLK
clk => registers[12][31].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[13][8].CLK
clk => registers[13][9].CLK
clk => registers[13][10].CLK
clk => registers[13][11].CLK
clk => registers[13][12].CLK
clk => registers[13][13].CLK
clk => registers[13][14].CLK
clk => registers[13][15].CLK
clk => registers[13][16].CLK
clk => registers[13][17].CLK
clk => registers[13][18].CLK
clk => registers[13][19].CLK
clk => registers[13][20].CLK
clk => registers[13][21].CLK
clk => registers[13][22].CLK
clk => registers[13][23].CLK
clk => registers[13][24].CLK
clk => registers[13][25].CLK
clk => registers[13][26].CLK
clk => registers[13][27].CLK
clk => registers[13][28].CLK
clk => registers[13][29].CLK
clk => registers[13][30].CLK
clk => registers[13][31].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[14][8].CLK
clk => registers[14][9].CLK
clk => registers[14][10].CLK
clk => registers[14][11].CLK
clk => registers[14][12].CLK
clk => registers[14][13].CLK
clk => registers[14][14].CLK
clk => registers[14][15].CLK
clk => registers[14][16].CLK
clk => registers[14][17].CLK
clk => registers[14][18].CLK
clk => registers[14][19].CLK
clk => registers[14][20].CLK
clk => registers[14][21].CLK
clk => registers[14][22].CLK
clk => registers[14][23].CLK
clk => registers[14][24].CLK
clk => registers[14][25].CLK
clk => registers[14][26].CLK
clk => registers[14][27].CLK
clk => registers[14][28].CLK
clk => registers[14][29].CLK
clk => registers[14][30].CLK
clk => registers[14][31].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => registers[15][8].CLK
clk => registers[15][9].CLK
clk => registers[15][10].CLK
clk => registers[15][11].CLK
clk => registers[15][12].CLK
clk => registers[15][13].CLK
clk => registers[15][14].CLK
clk => registers[15][15].CLK
clk => registers[15][16].CLK
clk => registers[15][17].CLK
clk => registers[15][18].CLK
clk => registers[15][19].CLK
clk => registers[15][20].CLK
clk => registers[15][21].CLK
clk => registers[15][22].CLK
clk => registers[15][23].CLK
clk => registers[15][24].CLK
clk => registers[15][25].CLK
clk => registers[15][26].CLK
clk => registers[15][27].CLK
clk => registers[15][28].CLK
clk => registers[15][29].CLK
clk => registers[15][30].CLK
clk => registers[15][31].CLK
clk => registers[16][0].CLK
clk => registers[16][1].CLK
clk => registers[16][2].CLK
clk => registers[16][3].CLK
clk => registers[16][4].CLK
clk => registers[16][5].CLK
clk => registers[16][6].CLK
clk => registers[16][7].CLK
clk => registers[16][8].CLK
clk => registers[16][9].CLK
clk => registers[16][10].CLK
clk => registers[16][11].CLK
clk => registers[16][12].CLK
clk => registers[16][13].CLK
clk => registers[16][14].CLK
clk => registers[16][15].CLK
clk => registers[16][16].CLK
clk => registers[16][17].CLK
clk => registers[16][18].CLK
clk => registers[16][19].CLK
clk => registers[16][20].CLK
clk => registers[16][21].CLK
clk => registers[16][22].CLK
clk => registers[16][23].CLK
clk => registers[16][24].CLK
clk => registers[16][25].CLK
clk => registers[16][26].CLK
clk => registers[16][27].CLK
clk => registers[16][28].CLK
clk => registers[16][29].CLK
clk => registers[16][30].CLK
clk => registers[16][31].CLK
clk => registers[17][0].CLK
clk => registers[17][1].CLK
clk => registers[17][2].CLK
clk => registers[17][3].CLK
clk => registers[17][4].CLK
clk => registers[17][5].CLK
clk => registers[17][6].CLK
clk => registers[17][7].CLK
clk => registers[17][8].CLK
clk => registers[17][9].CLK
clk => registers[17][10].CLK
clk => registers[17][11].CLK
clk => registers[17][12].CLK
clk => registers[17][13].CLK
clk => registers[17][14].CLK
clk => registers[17][15].CLK
clk => registers[17][16].CLK
clk => registers[17][17].CLK
clk => registers[17][18].CLK
clk => registers[17][19].CLK
clk => registers[17][20].CLK
clk => registers[17][21].CLK
clk => registers[17][22].CLK
clk => registers[17][23].CLK
clk => registers[17][24].CLK
clk => registers[17][25].CLK
clk => registers[17][26].CLK
clk => registers[17][27].CLK
clk => registers[17][28].CLK
clk => registers[17][29].CLK
clk => registers[17][30].CLK
clk => registers[17][31].CLK
clk => registers[18][0].CLK
clk => registers[18][1].CLK
clk => registers[18][2].CLK
clk => registers[18][3].CLK
clk => registers[18][4].CLK
clk => registers[18][5].CLK
clk => registers[18][6].CLK
clk => registers[18][7].CLK
clk => registers[18][8].CLK
clk => registers[18][9].CLK
clk => registers[18][10].CLK
clk => registers[18][11].CLK
clk => registers[18][12].CLK
clk => registers[18][13].CLK
clk => registers[18][14].CLK
clk => registers[18][15].CLK
clk => registers[18][16].CLK
clk => registers[18][17].CLK
clk => registers[18][18].CLK
clk => registers[18][19].CLK
clk => registers[18][20].CLK
clk => registers[18][21].CLK
clk => registers[18][22].CLK
clk => registers[18][23].CLK
clk => registers[18][24].CLK
clk => registers[18][25].CLK
clk => registers[18][26].CLK
clk => registers[18][27].CLK
clk => registers[18][28].CLK
clk => registers[18][29].CLK
clk => registers[18][30].CLK
clk => registers[18][31].CLK
clk => registers[19][0].CLK
clk => registers[19][1].CLK
clk => registers[19][2].CLK
clk => registers[19][3].CLK
clk => registers[19][4].CLK
clk => registers[19][5].CLK
clk => registers[19][6].CLK
clk => registers[19][7].CLK
clk => registers[19][8].CLK
clk => registers[19][9].CLK
clk => registers[19][10].CLK
clk => registers[19][11].CLK
clk => registers[19][12].CLK
clk => registers[19][13].CLK
clk => registers[19][14].CLK
clk => registers[19][15].CLK
clk => registers[19][16].CLK
clk => registers[19][17].CLK
clk => registers[19][18].CLK
clk => registers[19][19].CLK
clk => registers[19][20].CLK
clk => registers[19][21].CLK
clk => registers[19][22].CLK
clk => registers[19][23].CLK
clk => registers[19][24].CLK
clk => registers[19][25].CLK
clk => registers[19][26].CLK
clk => registers[19][27].CLK
clk => registers[19][28].CLK
clk => registers[19][29].CLK
clk => registers[19][30].CLK
clk => registers[19][31].CLK
clk => registers[20][0].CLK
clk => registers[20][1].CLK
clk => registers[20][2].CLK
clk => registers[20][3].CLK
clk => registers[20][4].CLK
clk => registers[20][5].CLK
clk => registers[20][6].CLK
clk => registers[20][7].CLK
clk => registers[20][8].CLK
clk => registers[20][9].CLK
clk => registers[20][10].CLK
clk => registers[20][11].CLK
clk => registers[20][12].CLK
clk => registers[20][13].CLK
clk => registers[20][14].CLK
clk => registers[20][15].CLK
clk => registers[20][16].CLK
clk => registers[20][17].CLK
clk => registers[20][18].CLK
clk => registers[20][19].CLK
clk => registers[20][20].CLK
clk => registers[20][21].CLK
clk => registers[20][22].CLK
clk => registers[20][23].CLK
clk => registers[20][24].CLK
clk => registers[20][25].CLK
clk => registers[20][26].CLK
clk => registers[20][27].CLK
clk => registers[20][28].CLK
clk => registers[20][29].CLK
clk => registers[20][30].CLK
clk => registers[20][31].CLK
clk => registers[21][0].CLK
clk => registers[21][1].CLK
clk => registers[21][2].CLK
clk => registers[21][3].CLK
clk => registers[21][4].CLK
clk => registers[21][5].CLK
clk => registers[21][6].CLK
clk => registers[21][7].CLK
clk => registers[21][8].CLK
clk => registers[21][9].CLK
clk => registers[21][10].CLK
clk => registers[21][11].CLK
clk => registers[21][12].CLK
clk => registers[21][13].CLK
clk => registers[21][14].CLK
clk => registers[21][15].CLK
clk => registers[21][16].CLK
clk => registers[21][17].CLK
clk => registers[21][18].CLK
clk => registers[21][19].CLK
clk => registers[21][20].CLK
clk => registers[21][21].CLK
clk => registers[21][22].CLK
clk => registers[21][23].CLK
clk => registers[21][24].CLK
clk => registers[21][25].CLK
clk => registers[21][26].CLK
clk => registers[21][27].CLK
clk => registers[21][28].CLK
clk => registers[21][29].CLK
clk => registers[21][30].CLK
clk => registers[21][31].CLK
clk => registers[22][0].CLK
clk => registers[22][1].CLK
clk => registers[22][2].CLK
clk => registers[22][3].CLK
clk => registers[22][4].CLK
clk => registers[22][5].CLK
clk => registers[22][6].CLK
clk => registers[22][7].CLK
clk => registers[22][8].CLK
clk => registers[22][9].CLK
clk => registers[22][10].CLK
clk => registers[22][11].CLK
clk => registers[22][12].CLK
clk => registers[22][13].CLK
clk => registers[22][14].CLK
clk => registers[22][15].CLK
clk => registers[22][16].CLK
clk => registers[22][17].CLK
clk => registers[22][18].CLK
clk => registers[22][19].CLK
clk => registers[22][20].CLK
clk => registers[22][21].CLK
clk => registers[22][22].CLK
clk => registers[22][23].CLK
clk => registers[22][24].CLK
clk => registers[22][25].CLK
clk => registers[22][26].CLK
clk => registers[22][27].CLK
clk => registers[22][28].CLK
clk => registers[22][29].CLK
clk => registers[22][30].CLK
clk => registers[22][31].CLK
clk => registers[23][0].CLK
clk => registers[23][1].CLK
clk => registers[23][2].CLK
clk => registers[23][3].CLK
clk => registers[23][4].CLK
clk => registers[23][5].CLK
clk => registers[23][6].CLK
clk => registers[23][7].CLK
clk => registers[23][8].CLK
clk => registers[23][9].CLK
clk => registers[23][10].CLK
clk => registers[23][11].CLK
clk => registers[23][12].CLK
clk => registers[23][13].CLK
clk => registers[23][14].CLK
clk => registers[23][15].CLK
clk => registers[23][16].CLK
clk => registers[23][17].CLK
clk => registers[23][18].CLK
clk => registers[23][19].CLK
clk => registers[23][20].CLK
clk => registers[23][21].CLK
clk => registers[23][22].CLK
clk => registers[23][23].CLK
clk => registers[23][24].CLK
clk => registers[23][25].CLK
clk => registers[23][26].CLK
clk => registers[23][27].CLK
clk => registers[23][28].CLK
clk => registers[23][29].CLK
clk => registers[23][30].CLK
clk => registers[23][31].CLK
clk => registers[24][0].CLK
clk => registers[24][1].CLK
clk => registers[24][2].CLK
clk => registers[24][3].CLK
clk => registers[24][4].CLK
clk => registers[24][5].CLK
clk => registers[24][6].CLK
clk => registers[24][7].CLK
clk => registers[24][8].CLK
clk => registers[24][9].CLK
clk => registers[24][10].CLK
clk => registers[24][11].CLK
clk => registers[24][12].CLK
clk => registers[24][13].CLK
clk => registers[24][14].CLK
clk => registers[24][15].CLK
clk => registers[24][16].CLK
clk => registers[24][17].CLK
clk => registers[24][18].CLK
clk => registers[24][19].CLK
clk => registers[24][20].CLK
clk => registers[24][21].CLK
clk => registers[24][22].CLK
clk => registers[24][23].CLK
clk => registers[24][24].CLK
clk => registers[24][25].CLK
clk => registers[24][26].CLK
clk => registers[24][27].CLK
clk => registers[24][28].CLK
clk => registers[24][29].CLK
clk => registers[24][30].CLK
clk => registers[24][31].CLK
clk => registers[25][0].CLK
clk => registers[25][1].CLK
clk => registers[25][2].CLK
clk => registers[25][3].CLK
clk => registers[25][4].CLK
clk => registers[25][5].CLK
clk => registers[25][6].CLK
clk => registers[25][7].CLK
clk => registers[25][8].CLK
clk => registers[25][9].CLK
clk => registers[25][10].CLK
clk => registers[25][11].CLK
clk => registers[25][12].CLK
clk => registers[25][13].CLK
clk => registers[25][14].CLK
clk => registers[25][15].CLK
clk => registers[25][16].CLK
clk => registers[25][17].CLK
clk => registers[25][18].CLK
clk => registers[25][19].CLK
clk => registers[25][20].CLK
clk => registers[25][21].CLK
clk => registers[25][22].CLK
clk => registers[25][23].CLK
clk => registers[25][24].CLK
clk => registers[25][25].CLK
clk => registers[25][26].CLK
clk => registers[25][27].CLK
clk => registers[25][28].CLK
clk => registers[25][29].CLK
clk => registers[25][30].CLK
clk => registers[25][31].CLK
clk => registers[26][0].CLK
clk => registers[26][1].CLK
clk => registers[26][2].CLK
clk => registers[26][3].CLK
clk => registers[26][4].CLK
clk => registers[26][5].CLK
clk => registers[26][6].CLK
clk => registers[26][7].CLK
clk => registers[26][8].CLK
clk => registers[26][9].CLK
clk => registers[26][10].CLK
clk => registers[26][11].CLK
clk => registers[26][12].CLK
clk => registers[26][13].CLK
clk => registers[26][14].CLK
clk => registers[26][15].CLK
clk => registers[26][16].CLK
clk => registers[26][17].CLK
clk => registers[26][18].CLK
clk => registers[26][19].CLK
clk => registers[26][20].CLK
clk => registers[26][21].CLK
clk => registers[26][22].CLK
clk => registers[26][23].CLK
clk => registers[26][24].CLK
clk => registers[26][25].CLK
clk => registers[26][26].CLK
clk => registers[26][27].CLK
clk => registers[26][28].CLK
clk => registers[26][29].CLK
clk => registers[26][30].CLK
clk => registers[26][31].CLK
clk => registers[27][0].CLK
clk => registers[27][1].CLK
clk => registers[27][2].CLK
clk => registers[27][3].CLK
clk => registers[27][4].CLK
clk => registers[27][5].CLK
clk => registers[27][6].CLK
clk => registers[27][7].CLK
clk => registers[27][8].CLK
clk => registers[27][9].CLK
clk => registers[27][10].CLK
clk => registers[27][11].CLK
clk => registers[27][12].CLK
clk => registers[27][13].CLK
clk => registers[27][14].CLK
clk => registers[27][15].CLK
clk => registers[27][16].CLK
clk => registers[27][17].CLK
clk => registers[27][18].CLK
clk => registers[27][19].CLK
clk => registers[27][20].CLK
clk => registers[27][21].CLK
clk => registers[27][22].CLK
clk => registers[27][23].CLK
clk => registers[27][24].CLK
clk => registers[27][25].CLK
clk => registers[27][26].CLK
clk => registers[27][27].CLK
clk => registers[27][28].CLK
clk => registers[27][29].CLK
clk => registers[27][30].CLK
clk => registers[27][31].CLK
clk => registers[28][0].CLK
clk => registers[28][1].CLK
clk => registers[28][2].CLK
clk => registers[28][3].CLK
clk => registers[28][4].CLK
clk => registers[28][5].CLK
clk => registers[28][6].CLK
clk => registers[28][7].CLK
clk => registers[28][8].CLK
clk => registers[28][9].CLK
clk => registers[28][10].CLK
clk => registers[28][11].CLK
clk => registers[28][12].CLK
clk => registers[28][13].CLK
clk => registers[28][14].CLK
clk => registers[28][15].CLK
clk => registers[28][16].CLK
clk => registers[28][17].CLK
clk => registers[28][18].CLK
clk => registers[28][19].CLK
clk => registers[28][20].CLK
clk => registers[28][21].CLK
clk => registers[28][22].CLK
clk => registers[28][23].CLK
clk => registers[28][24].CLK
clk => registers[28][25].CLK
clk => registers[28][26].CLK
clk => registers[28][27].CLK
clk => registers[28][28].CLK
clk => registers[28][29].CLK
clk => registers[28][30].CLK
clk => registers[28][31].CLK
clk => registers[29][0].CLK
clk => registers[29][1].CLK
clk => registers[29][2].CLK
clk => registers[29][3].CLK
clk => registers[29][4].CLK
clk => registers[29][5].CLK
clk => registers[29][6].CLK
clk => registers[29][7].CLK
clk => registers[29][8].CLK
clk => registers[29][9].CLK
clk => registers[29][10].CLK
clk => registers[29][11].CLK
clk => registers[29][12].CLK
clk => registers[29][13].CLK
clk => registers[29][14].CLK
clk => registers[29][15].CLK
clk => registers[29][16].CLK
clk => registers[29][17].CLK
clk => registers[29][18].CLK
clk => registers[29][19].CLK
clk => registers[29][20].CLK
clk => registers[29][21].CLK
clk => registers[29][22].CLK
clk => registers[29][23].CLK
clk => registers[29][24].CLK
clk => registers[29][25].CLK
clk => registers[29][26].CLK
clk => registers[29][27].CLK
clk => registers[29][28].CLK
clk => registers[29][29].CLK
clk => registers[29][30].CLK
clk => registers[29][31].CLK
clk => registers[30][0].CLK
clk => registers[30][1].CLK
clk => registers[30][2].CLK
clk => registers[30][3].CLK
clk => registers[30][4].CLK
clk => registers[30][5].CLK
clk => registers[30][6].CLK
clk => registers[30][7].CLK
clk => registers[30][8].CLK
clk => registers[30][9].CLK
clk => registers[30][10].CLK
clk => registers[30][11].CLK
clk => registers[30][12].CLK
clk => registers[30][13].CLK
clk => registers[30][14].CLK
clk => registers[30][15].CLK
clk => registers[30][16].CLK
clk => registers[30][17].CLK
clk => registers[30][18].CLK
clk => registers[30][19].CLK
clk => registers[30][20].CLK
clk => registers[30][21].CLK
clk => registers[30][22].CLK
clk => registers[30][23].CLK
clk => registers[30][24].CLK
clk => registers[30][25].CLK
clk => registers[30][26].CLK
clk => registers[30][27].CLK
clk => registers[30][28].CLK
clk => registers[30][29].CLK
clk => registers[30][30].CLK
clk => registers[30][31].CLK
clk => registers[31][0].CLK
clk => registers[31][1].CLK
clk => registers[31][2].CLK
clk => registers[31][3].CLK
clk => registers[31][4].CLK
clk => registers[31][5].CLK
clk => registers[31][6].CLK
clk => registers[31][7].CLK
clk => registers[31][8].CLK
clk => registers[31][9].CLK
clk => registers[31][10].CLK
clk => registers[31][11].CLK
clk => registers[31][12].CLK
clk => registers[31][13].CLK
clk => registers[31][14].CLK
clk => registers[31][15].CLK
clk => registers[31][16].CLK
clk => registers[31][17].CLK
clk => registers[31][18].CLK
clk => registers[31][19].CLK
clk => registers[31][20].CLK
clk => registers[31][21].CLK
clk => registers[31][22].CLK
clk => registers[31][23].CLK
clk => registers[31][24].CLK
clk => registers[31][25].CLK
clk => registers[31][26].CLK
clk => registers[31][27].CLK
clk => registers[31][28].CLK
clk => registers[31][29].CLK
clk => registers[31][30].CLK
clk => registers[31][31].CLK
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
readReg1[0] => Mux0.IN4
readReg1[0] => Mux1.IN4
readReg1[0] => Mux2.IN4
readReg1[0] => Mux3.IN4
readReg1[0] => Mux4.IN4
readReg1[0] => Mux5.IN4
readReg1[0] => Mux6.IN4
readReg1[0] => Mux7.IN4
readReg1[0] => Mux8.IN4
readReg1[0] => Mux9.IN4
readReg1[0] => Mux10.IN4
readReg1[0] => Mux11.IN4
readReg1[0] => Mux12.IN4
readReg1[0] => Mux13.IN4
readReg1[0] => Mux14.IN4
readReg1[0] => Mux15.IN4
readReg1[0] => Mux16.IN4
readReg1[0] => Mux17.IN4
readReg1[0] => Mux18.IN4
readReg1[0] => Mux19.IN4
readReg1[0] => Mux20.IN4
readReg1[0] => Mux21.IN4
readReg1[0] => Mux22.IN4
readReg1[0] => Mux23.IN4
readReg1[0] => Mux24.IN4
readReg1[0] => Mux25.IN4
readReg1[0] => Mux26.IN4
readReg1[0] => Mux27.IN4
readReg1[0] => Mux28.IN4
readReg1[0] => Mux29.IN4
readReg1[0] => Mux30.IN4
readReg1[0] => Mux31.IN4
readReg1[1] => Mux0.IN3
readReg1[1] => Mux1.IN3
readReg1[1] => Mux2.IN3
readReg1[1] => Mux3.IN3
readReg1[1] => Mux4.IN3
readReg1[1] => Mux5.IN3
readReg1[1] => Mux6.IN3
readReg1[1] => Mux7.IN3
readReg1[1] => Mux8.IN3
readReg1[1] => Mux9.IN3
readReg1[1] => Mux10.IN3
readReg1[1] => Mux11.IN3
readReg1[1] => Mux12.IN3
readReg1[1] => Mux13.IN3
readReg1[1] => Mux14.IN3
readReg1[1] => Mux15.IN3
readReg1[1] => Mux16.IN3
readReg1[1] => Mux17.IN3
readReg1[1] => Mux18.IN3
readReg1[1] => Mux19.IN3
readReg1[1] => Mux20.IN3
readReg1[1] => Mux21.IN3
readReg1[1] => Mux22.IN3
readReg1[1] => Mux23.IN3
readReg1[1] => Mux24.IN3
readReg1[1] => Mux25.IN3
readReg1[1] => Mux26.IN3
readReg1[1] => Mux27.IN3
readReg1[1] => Mux28.IN3
readReg1[1] => Mux29.IN3
readReg1[1] => Mux30.IN3
readReg1[1] => Mux31.IN3
readReg1[2] => Mux0.IN2
readReg1[2] => Mux1.IN2
readReg1[2] => Mux2.IN2
readReg1[2] => Mux3.IN2
readReg1[2] => Mux4.IN2
readReg1[2] => Mux5.IN2
readReg1[2] => Mux6.IN2
readReg1[2] => Mux7.IN2
readReg1[2] => Mux8.IN2
readReg1[2] => Mux9.IN2
readReg1[2] => Mux10.IN2
readReg1[2] => Mux11.IN2
readReg1[2] => Mux12.IN2
readReg1[2] => Mux13.IN2
readReg1[2] => Mux14.IN2
readReg1[2] => Mux15.IN2
readReg1[2] => Mux16.IN2
readReg1[2] => Mux17.IN2
readReg1[2] => Mux18.IN2
readReg1[2] => Mux19.IN2
readReg1[2] => Mux20.IN2
readReg1[2] => Mux21.IN2
readReg1[2] => Mux22.IN2
readReg1[2] => Mux23.IN2
readReg1[2] => Mux24.IN2
readReg1[2] => Mux25.IN2
readReg1[2] => Mux26.IN2
readReg1[2] => Mux27.IN2
readReg1[2] => Mux28.IN2
readReg1[2] => Mux29.IN2
readReg1[2] => Mux30.IN2
readReg1[2] => Mux31.IN2
readReg1[3] => Mux0.IN1
readReg1[3] => Mux1.IN1
readReg1[3] => Mux2.IN1
readReg1[3] => Mux3.IN1
readReg1[3] => Mux4.IN1
readReg1[3] => Mux5.IN1
readReg1[3] => Mux6.IN1
readReg1[3] => Mux7.IN1
readReg1[3] => Mux8.IN1
readReg1[3] => Mux9.IN1
readReg1[3] => Mux10.IN1
readReg1[3] => Mux11.IN1
readReg1[3] => Mux12.IN1
readReg1[3] => Mux13.IN1
readReg1[3] => Mux14.IN1
readReg1[3] => Mux15.IN1
readReg1[3] => Mux16.IN1
readReg1[3] => Mux17.IN1
readReg1[3] => Mux18.IN1
readReg1[3] => Mux19.IN1
readReg1[3] => Mux20.IN1
readReg1[3] => Mux21.IN1
readReg1[3] => Mux22.IN1
readReg1[3] => Mux23.IN1
readReg1[3] => Mux24.IN1
readReg1[3] => Mux25.IN1
readReg1[3] => Mux26.IN1
readReg1[3] => Mux27.IN1
readReg1[3] => Mux28.IN1
readReg1[3] => Mux29.IN1
readReg1[3] => Mux30.IN1
readReg1[3] => Mux31.IN1
readReg1[4] => Mux0.IN0
readReg1[4] => Mux1.IN0
readReg1[4] => Mux2.IN0
readReg1[4] => Mux3.IN0
readReg1[4] => Mux4.IN0
readReg1[4] => Mux5.IN0
readReg1[4] => Mux6.IN0
readReg1[4] => Mux7.IN0
readReg1[4] => Mux8.IN0
readReg1[4] => Mux9.IN0
readReg1[4] => Mux10.IN0
readReg1[4] => Mux11.IN0
readReg1[4] => Mux12.IN0
readReg1[4] => Mux13.IN0
readReg1[4] => Mux14.IN0
readReg1[4] => Mux15.IN0
readReg1[4] => Mux16.IN0
readReg1[4] => Mux17.IN0
readReg1[4] => Mux18.IN0
readReg1[4] => Mux19.IN0
readReg1[4] => Mux20.IN0
readReg1[4] => Mux21.IN0
readReg1[4] => Mux22.IN0
readReg1[4] => Mux23.IN0
readReg1[4] => Mux24.IN0
readReg1[4] => Mux25.IN0
readReg1[4] => Mux26.IN0
readReg1[4] => Mux27.IN0
readReg1[4] => Mux28.IN0
readReg1[4] => Mux29.IN0
readReg1[4] => Mux30.IN0
readReg1[4] => Mux31.IN0
readReg2[0] => Mux32.IN4
readReg2[0] => Mux33.IN4
readReg2[0] => Mux34.IN4
readReg2[0] => Mux35.IN4
readReg2[0] => Mux36.IN4
readReg2[0] => Mux37.IN4
readReg2[0] => Mux38.IN4
readReg2[0] => Mux39.IN4
readReg2[0] => Mux40.IN4
readReg2[0] => Mux41.IN4
readReg2[0] => Mux42.IN4
readReg2[0] => Mux43.IN4
readReg2[0] => Mux44.IN4
readReg2[0] => Mux45.IN4
readReg2[0] => Mux46.IN4
readReg2[0] => Mux47.IN4
readReg2[0] => Mux48.IN4
readReg2[0] => Mux49.IN4
readReg2[0] => Mux50.IN4
readReg2[0] => Mux51.IN4
readReg2[0] => Mux52.IN4
readReg2[0] => Mux53.IN4
readReg2[0] => Mux54.IN4
readReg2[0] => Mux55.IN4
readReg2[0] => Mux56.IN4
readReg2[0] => Mux57.IN4
readReg2[0] => Mux58.IN4
readReg2[0] => Mux59.IN4
readReg2[0] => Mux60.IN4
readReg2[0] => Mux61.IN4
readReg2[0] => Mux62.IN4
readReg2[0] => Mux63.IN4
readReg2[1] => Mux32.IN3
readReg2[1] => Mux33.IN3
readReg2[1] => Mux34.IN3
readReg2[1] => Mux35.IN3
readReg2[1] => Mux36.IN3
readReg2[1] => Mux37.IN3
readReg2[1] => Mux38.IN3
readReg2[1] => Mux39.IN3
readReg2[1] => Mux40.IN3
readReg2[1] => Mux41.IN3
readReg2[1] => Mux42.IN3
readReg2[1] => Mux43.IN3
readReg2[1] => Mux44.IN3
readReg2[1] => Mux45.IN3
readReg2[1] => Mux46.IN3
readReg2[1] => Mux47.IN3
readReg2[1] => Mux48.IN3
readReg2[1] => Mux49.IN3
readReg2[1] => Mux50.IN3
readReg2[1] => Mux51.IN3
readReg2[1] => Mux52.IN3
readReg2[1] => Mux53.IN3
readReg2[1] => Mux54.IN3
readReg2[1] => Mux55.IN3
readReg2[1] => Mux56.IN3
readReg2[1] => Mux57.IN3
readReg2[1] => Mux58.IN3
readReg2[1] => Mux59.IN3
readReg2[1] => Mux60.IN3
readReg2[1] => Mux61.IN3
readReg2[1] => Mux62.IN3
readReg2[1] => Mux63.IN3
readReg2[2] => Mux32.IN2
readReg2[2] => Mux33.IN2
readReg2[2] => Mux34.IN2
readReg2[2] => Mux35.IN2
readReg2[2] => Mux36.IN2
readReg2[2] => Mux37.IN2
readReg2[2] => Mux38.IN2
readReg2[2] => Mux39.IN2
readReg2[2] => Mux40.IN2
readReg2[2] => Mux41.IN2
readReg2[2] => Mux42.IN2
readReg2[2] => Mux43.IN2
readReg2[2] => Mux44.IN2
readReg2[2] => Mux45.IN2
readReg2[2] => Mux46.IN2
readReg2[2] => Mux47.IN2
readReg2[2] => Mux48.IN2
readReg2[2] => Mux49.IN2
readReg2[2] => Mux50.IN2
readReg2[2] => Mux51.IN2
readReg2[2] => Mux52.IN2
readReg2[2] => Mux53.IN2
readReg2[2] => Mux54.IN2
readReg2[2] => Mux55.IN2
readReg2[2] => Mux56.IN2
readReg2[2] => Mux57.IN2
readReg2[2] => Mux58.IN2
readReg2[2] => Mux59.IN2
readReg2[2] => Mux60.IN2
readReg2[2] => Mux61.IN2
readReg2[2] => Mux62.IN2
readReg2[2] => Mux63.IN2
readReg2[3] => Mux32.IN1
readReg2[3] => Mux33.IN1
readReg2[3] => Mux34.IN1
readReg2[3] => Mux35.IN1
readReg2[3] => Mux36.IN1
readReg2[3] => Mux37.IN1
readReg2[3] => Mux38.IN1
readReg2[3] => Mux39.IN1
readReg2[3] => Mux40.IN1
readReg2[3] => Mux41.IN1
readReg2[3] => Mux42.IN1
readReg2[3] => Mux43.IN1
readReg2[3] => Mux44.IN1
readReg2[3] => Mux45.IN1
readReg2[3] => Mux46.IN1
readReg2[3] => Mux47.IN1
readReg2[3] => Mux48.IN1
readReg2[3] => Mux49.IN1
readReg2[3] => Mux50.IN1
readReg2[3] => Mux51.IN1
readReg2[3] => Mux52.IN1
readReg2[3] => Mux53.IN1
readReg2[3] => Mux54.IN1
readReg2[3] => Mux55.IN1
readReg2[3] => Mux56.IN1
readReg2[3] => Mux57.IN1
readReg2[3] => Mux58.IN1
readReg2[3] => Mux59.IN1
readReg2[3] => Mux60.IN1
readReg2[3] => Mux61.IN1
readReg2[3] => Mux62.IN1
readReg2[3] => Mux63.IN1
readReg2[4] => Mux32.IN0
readReg2[4] => Mux33.IN0
readReg2[4] => Mux34.IN0
readReg2[4] => Mux35.IN0
readReg2[4] => Mux36.IN0
readReg2[4] => Mux37.IN0
readReg2[4] => Mux38.IN0
readReg2[4] => Mux39.IN0
readReg2[4] => Mux40.IN0
readReg2[4] => Mux41.IN0
readReg2[4] => Mux42.IN0
readReg2[4] => Mux43.IN0
readReg2[4] => Mux44.IN0
readReg2[4] => Mux45.IN0
readReg2[4] => Mux46.IN0
readReg2[4] => Mux47.IN0
readReg2[4] => Mux48.IN0
readReg2[4] => Mux49.IN0
readReg2[4] => Mux50.IN0
readReg2[4] => Mux51.IN0
readReg2[4] => Mux52.IN0
readReg2[4] => Mux53.IN0
readReg2[4] => Mux54.IN0
readReg2[4] => Mux55.IN0
readReg2[4] => Mux56.IN0
readReg2[4] => Mux57.IN0
readReg2[4] => Mux58.IN0
readReg2[4] => Mux59.IN0
readReg2[4] => Mux60.IN0
readReg2[4] => Mux61.IN0
readReg2[4] => Mux62.IN0
readReg2[4] => Mux63.IN0
writeReg[0] => Decoder0.IN4
writeReg[0] => Equal0.IN4
writeReg[1] => Decoder0.IN3
writeReg[1] => Equal0.IN3
writeReg[2] => Decoder0.IN2
writeReg[2] => Equal0.IN2
writeReg[3] => Decoder0.IN1
writeReg[3] => Equal0.IN1
writeReg[4] => Decoder0.IN0
writeReg[4] => Equal0.IN0
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
RegWrite => always1.IN1
readData1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
readData1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
readData1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
readData1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
readData1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
readData1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
readData1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
readData1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
readData1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
readData1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
readData1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
readData1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
readData1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
readData1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
readData1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
readData1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
readData1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
readData1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
readData1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
readData1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
readData1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
readData1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
readData1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
readData1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
readData1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
readData1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
readData1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
readData1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
readData1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
readData1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
readData1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
readData1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
readData2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
readData2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
readData2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
readData2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
readData2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
readData2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
readData2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
readData2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
readData2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
readData2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
readData2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
readData2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
readData2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
readData2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
readData2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
readData2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
readData2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
readData2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
readData2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
readData2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
readData2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
readData2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
readData2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
readData2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
readData2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
readData2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
readData2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
readData2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
readData2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
readData2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
readData2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
readData2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|ID_STAGE:inst1|Control:b2v_inst8
clk => ALUOp[0]~reg0.CLK
clk => ALUOp[1]~reg0.CLK
clk => ALUOp[2]~reg0.CLK
clk => ALUOp[3]~reg0.CLK
clk => ALUOp[4]~reg0.CLK
clk => Branch~reg0.CLK
clk => MemWrite~reg0.CLK
clk => MemRead~reg0.CLK
clk => RegWrite~reg0.CLK
clk => MemToReg~reg0.CLK
clk => ALUSrc~reg0.CLK
clk => RegDst~reg0.CLK
opcode[0] => Decoder0.IN4
opcode[1] => Decoder0.IN3
opcode[1] => Decoder1.IN3
opcode[1] => Decoder3.IN2
opcode[2] => Decoder0.IN2
opcode[2] => Decoder1.IN2
opcode[2] => Decoder2.IN2
opcode[3] => Decoder0.IN1
opcode[3] => Decoder1.IN1
opcode[3] => Decoder2.IN1
opcode[3] => Decoder3.IN1
opcode[4] => Decoder0.IN0
opcode[4] => Decoder1.IN0
opcode[4] => Decoder2.IN0
opcode[4] => Decoder3.IN0
opcode[4] => ALUOp[4]~reg0.DATAIN
RegDst <= RegDst~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= MemToReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Branch~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= ALUOp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= ALUOp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[4] <= ALUOp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|ID_STAGE:inst1|InstructionDecoder:b2v_inst9
IF_ID_Instruction[0] => immediate[0].DATAIN
IF_ID_Instruction[1] => immediate[1].DATAIN
IF_ID_Instruction[2] => immediate[2].DATAIN
IF_ID_Instruction[3] => immediate[3].DATAIN
IF_ID_Instruction[4] => immediate[4].DATAIN
IF_ID_Instruction[5] => immediate[5].DATAIN
IF_ID_Instruction[6] => immediate[6].DATAIN
IF_ID_Instruction[7] => immediate[7].DATAIN
IF_ID_Instruction[8] => immediate[8].DATAIN
IF_ID_Instruction[9] => immediate[9].DATAIN
IF_ID_Instruction[10] => immediate[10].DATAIN
IF_ID_Instruction[11] => immediate[11].DATAIN
IF_ID_Instruction[12] => immediate[12].DATAIN
IF_ID_Instruction[13] => immediate[13].DATAIN
IF_ID_Instruction[14] => immediate[14].DATAIN
IF_ID_Instruction[15] => immediate[15].DATAIN
IF_ID_Instruction[16] => ~NO_FANOUT~
IF_ID_Instruction[17] => rd[0].DATAIN
IF_ID_Instruction[18] => rd[1].DATAIN
IF_ID_Instruction[19] => rd[2].DATAIN
IF_ID_Instruction[20] => rd[3].DATAIN
IF_ID_Instruction[21] => rd[4].DATAIN
IF_ID_Instruction[22] => rb[0].DATAIN
IF_ID_Instruction[23] => rb[1].DATAIN
IF_ID_Instruction[24] => rb[2].DATAIN
IF_ID_Instruction[25] => rb[3].DATAIN
IF_ID_Instruction[26] => rb[4].DATAIN
IF_ID_Instruction[27] => opcode[0].DATAIN
IF_ID_Instruction[28] => opcode[1].DATAIN
IF_ID_Instruction[29] => opcode[2].DATAIN
IF_ID_Instruction[30] => opcode[3].DATAIN
IF_ID_Instruction[31] => opcode[4].DATAIN
opcode[0] <= IF_ID_Instruction[27].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= IF_ID_Instruction[28].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= IF_ID_Instruction[29].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= IF_ID_Instruction[30].DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= IF_ID_Instruction[31].DB_MAX_OUTPUT_PORT_TYPE
rb[0] <= IF_ID_Instruction[22].DB_MAX_OUTPUT_PORT_TYPE
rb[1] <= IF_ID_Instruction[23].DB_MAX_OUTPUT_PORT_TYPE
rb[2] <= IF_ID_Instruction[24].DB_MAX_OUTPUT_PORT_TYPE
rb[3] <= IF_ID_Instruction[25].DB_MAX_OUTPUT_PORT_TYPE
rb[4] <= IF_ID_Instruction[26].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= IF_ID_Instruction[17].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= IF_ID_Instruction[18].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= IF_ID_Instruction[19].DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= IF_ID_Instruction[20].DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= IF_ID_Instruction[21].DB_MAX_OUTPUT_PORT_TYPE
immediate[0] <= IF_ID_Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= IF_ID_Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= IF_ID_Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= IF_ID_Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= IF_ID_Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= IF_ID_Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= IF_ID_Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= IF_ID_Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= IF_ID_Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= IF_ID_Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
immediate[10] <= IF_ID_Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
immediate[11] <= IF_ID_Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
immediate[12] <= IF_ID_Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
immediate[13] <= IF_ID_Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
immediate[14] <= IF_ID_Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
immediate[15] <= IF_ID_Instruction[15].DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|WB_Stage:inst5
ALUResult[0] => WriteData.DATAA
ALUResult[1] => WriteData.DATAA
ALUResult[2] => WriteData.DATAA
ALUResult[3] => WriteData.DATAA
ALUResult[4] => WriteData.DATAA
ALUResult[5] => WriteData.DATAA
ALUResult[6] => WriteData.DATAA
ALUResult[7] => WriteData.DATAA
ALUResult[8] => WriteData.DATAA
ALUResult[9] => WriteData.DATAA
ALUResult[10] => WriteData.DATAA
ALUResult[11] => WriteData.DATAA
ALUResult[12] => WriteData.DATAA
ALUResult[13] => WriteData.DATAA
ALUResult[14] => WriteData.DATAA
ALUResult[15] => WriteData.DATAA
ALUResult[16] => WriteData.DATAA
ALUResult[17] => WriteData.DATAA
ALUResult[18] => WriteData.DATAA
ALUResult[19] => WriteData.DATAA
ALUResult[20] => WriteData.DATAA
ALUResult[21] => WriteData.DATAA
ALUResult[22] => WriteData.DATAA
ALUResult[23] => WriteData.DATAA
ALUResult[24] => WriteData.DATAA
ALUResult[25] => WriteData.DATAA
ALUResult[26] => WriteData.DATAA
ALUResult[27] => WriteData.DATAA
ALUResult[28] => WriteData.DATAA
ALUResult[29] => WriteData.DATAA
ALUResult[30] => WriteData.DATAA
ALUResult[31] => WriteData.DATAA
MemData[0] => WriteData.DATAB
MemData[1] => WriteData.DATAB
MemData[2] => WriteData.DATAB
MemData[3] => WriteData.DATAB
MemData[4] => WriteData.DATAB
MemData[5] => WriteData.DATAB
MemData[6] => WriteData.DATAB
MemData[7] => WriteData.DATAB
MemData[8] => WriteData.DATAB
MemData[9] => WriteData.DATAB
MemData[10] => WriteData.DATAB
MemData[11] => WriteData.DATAB
MemData[12] => WriteData.DATAB
MemData[13] => WriteData.DATAB
MemData[14] => WriteData.DATAB
MemData[15] => WriteData.DATAB
MemData[16] => WriteData.DATAB
MemData[17] => WriteData.DATAB
MemData[18] => WriteData.DATAB
MemData[19] => WriteData.DATAB
MemData[20] => WriteData.DATAB
MemData[21] => WriteData.DATAB
MemData[22] => WriteData.DATAB
MemData[23] => WriteData.DATAB
MemData[24] => WriteData.DATAB
MemData[25] => WriteData.DATAB
MemData[26] => WriteData.DATAB
MemData[27] => WriteData.DATAB
MemData[28] => WriteData.DATAB
MemData[29] => WriteData.DATAB
MemData[30] => WriteData.DATAB
MemData[31] => WriteData.DATAB
WriteReg[0] => WriteRegOut[0].DATAIN
WriteReg[1] => WriteRegOut[1].DATAIN
WriteReg[2] => WriteRegOut[2].DATAIN
WriteReg[3] => WriteRegOut[3].DATAIN
WriteReg[4] => WriteRegOut[4].DATAIN
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
RegWrite => RegWriteOut.DATAIN
WriteData[0] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[1] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[2] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[3] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[4] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[5] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[6] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[7] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[8] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[9] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[10] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[11] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[12] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[13] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[14] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[15] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[16] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[17] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[18] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[19] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[20] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[21] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[22] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[23] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[24] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[25] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[26] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[27] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[28] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[29] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[30] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[31] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteRegOut[0] <= WriteReg[0].DB_MAX_OUTPUT_PORT_TYPE
WriteRegOut[1] <= WriteReg[1].DB_MAX_OUTPUT_PORT_TYPE
WriteRegOut[2] <= WriteReg[2].DB_MAX_OUTPUT_PORT_TYPE
WriteRegOut[3] <= WriteReg[3].DB_MAX_OUTPUT_PORT_TYPE
WriteRegOut[4] <= WriteReg[4].DB_MAX_OUTPUT_PORT_TYPE
RegWriteOut <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|MEM_STAGE:inst4
clk => clk.IN2
EX_MEM_MemWrite => EX_MEM_MemWrite.IN1
rst => rst.IN1
EX_MEM_MemToReg => EX_MEM_MemToReg.IN1
EX_MEM_RegWrite => EX_MEM_RegWrite.IN1
EX_MEM_MemRead => EX_MEM_MemRead.IN1
EX_MEM_ALUResult[0] => EX_MEM_ALUResult[0].IN2
EX_MEM_ALUResult[1] => EX_MEM_ALUResult[1].IN2
EX_MEM_ALUResult[2] => EX_MEM_ALUResult[2].IN2
EX_MEM_ALUResult[3] => EX_MEM_ALUResult[3].IN2
EX_MEM_ALUResult[4] => EX_MEM_ALUResult[4].IN2
EX_MEM_ALUResult[5] => EX_MEM_ALUResult[5].IN2
EX_MEM_ALUResult[6] => EX_MEM_ALUResult[6].IN2
EX_MEM_ALUResult[7] => EX_MEM_ALUResult[7].IN2
EX_MEM_ALUResult[8] => EX_MEM_ALUResult[8].IN2
EX_MEM_ALUResult[9] => EX_MEM_ALUResult[9].IN2
EX_MEM_ALUResult[10] => EX_MEM_ALUResult[10].IN2
EX_MEM_ALUResult[11] => EX_MEM_ALUResult[11].IN2
EX_MEM_ALUResult[12] => EX_MEM_ALUResult[12].IN2
EX_MEM_ALUResult[13] => EX_MEM_ALUResult[13].IN2
EX_MEM_ALUResult[14] => EX_MEM_ALUResult[14].IN2
EX_MEM_ALUResult[15] => EX_MEM_ALUResult[15].IN2
EX_MEM_ALUResult[16] => EX_MEM_ALUResult[16].IN2
EX_MEM_ALUResult[17] => EX_MEM_ALUResult[17].IN2
EX_MEM_ALUResult[18] => EX_MEM_ALUResult[18].IN2
EX_MEM_ALUResult[19] => EX_MEM_ALUResult[19].IN2
EX_MEM_ALUResult[20] => EX_MEM_ALUResult[20].IN2
EX_MEM_ALUResult[21] => EX_MEM_ALUResult[21].IN2
EX_MEM_ALUResult[22] => EX_MEM_ALUResult[22].IN2
EX_MEM_ALUResult[23] => EX_MEM_ALUResult[23].IN2
EX_MEM_ALUResult[24] => EX_MEM_ALUResult[24].IN2
EX_MEM_ALUResult[25] => EX_MEM_ALUResult[25].IN2
EX_MEM_ALUResult[26] => EX_MEM_ALUResult[26].IN2
EX_MEM_ALUResult[27] => EX_MEM_ALUResult[27].IN2
EX_MEM_ALUResult[28] => EX_MEM_ALUResult[28].IN2
EX_MEM_ALUResult[29] => EX_MEM_ALUResult[29].IN2
EX_MEM_ALUResult[30] => EX_MEM_ALUResult[30].IN2
EX_MEM_ALUResult[31] => EX_MEM_ALUResult[31].IN2
EX_MEM_Data[0] => EX_MEM_Data[0].IN1
EX_MEM_Data[1] => EX_MEM_Data[1].IN1
EX_MEM_Data[2] => EX_MEM_Data[2].IN1
EX_MEM_Data[3] => EX_MEM_Data[3].IN1
EX_MEM_Data[4] => EX_MEM_Data[4].IN1
EX_MEM_Data[5] => EX_MEM_Data[5].IN1
EX_MEM_Data[6] => EX_MEM_Data[6].IN1
EX_MEM_Data[7] => EX_MEM_Data[7].IN1
EX_MEM_Data[8] => EX_MEM_Data[8].IN1
EX_MEM_Data[9] => EX_MEM_Data[9].IN1
EX_MEM_Data[10] => EX_MEM_Data[10].IN1
EX_MEM_Data[11] => EX_MEM_Data[11].IN1
EX_MEM_Data[12] => EX_MEM_Data[12].IN1
EX_MEM_Data[13] => EX_MEM_Data[13].IN1
EX_MEM_Data[14] => EX_MEM_Data[14].IN1
EX_MEM_Data[15] => EX_MEM_Data[15].IN1
EX_MEM_Data[16] => EX_MEM_Data[16].IN1
EX_MEM_Data[17] => EX_MEM_Data[17].IN1
EX_MEM_Data[18] => EX_MEM_Data[18].IN1
EX_MEM_Data[19] => EX_MEM_Data[19].IN1
EX_MEM_Data[20] => EX_MEM_Data[20].IN1
EX_MEM_Data[21] => EX_MEM_Data[21].IN1
EX_MEM_Data[22] => EX_MEM_Data[22].IN1
EX_MEM_Data[23] => EX_MEM_Data[23].IN1
EX_MEM_Data[24] => EX_MEM_Data[24].IN1
EX_MEM_Data[25] => EX_MEM_Data[25].IN1
EX_MEM_Data[26] => EX_MEM_Data[26].IN1
EX_MEM_Data[27] => EX_MEM_Data[27].IN1
EX_MEM_Data[28] => EX_MEM_Data[28].IN1
EX_MEM_Data[29] => EX_MEM_Data[29].IN1
EX_MEM_Data[30] => EX_MEM_Data[30].IN1
EX_MEM_Data[31] => EX_MEM_Data[31].IN1
EX_MEM_WriteReg[0] => EX_MEM_WriteReg[0].IN1
EX_MEM_WriteReg[1] => EX_MEM_WriteReg[1].IN1
EX_MEM_WriteReg[2] => EX_MEM_WriteReg[2].IN1
EX_MEM_WriteReg[3] => EX_MEM_WriteReg[3].IN1
EX_MEM_WriteReg[4] => EX_MEM_WriteReg[4].IN1
MEM_WB_MemToReg <= MEM_WB_Register:b2v_inst.outMemToReg
MEM_WB_RegWrite <= MEM_WB_Register:b2v_inst.outRegWrite
MEM_WB_ALUResult[0] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[1] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[2] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[3] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[4] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[5] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[6] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[7] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[8] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[9] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[10] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[11] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[12] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[13] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[14] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[15] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[16] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[17] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[18] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[19] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[20] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[21] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[22] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[23] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[24] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[25] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[26] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[27] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[28] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[29] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[30] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ALUResult[31] <= MEM_WB_Register:b2v_inst.outALUResult
MEM_WB_ReadData[0] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[1] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[2] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[3] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[4] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[5] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[6] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[7] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[8] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[9] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[10] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[11] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[12] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[13] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[14] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[15] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[16] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[17] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[18] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[19] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[20] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[21] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[22] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[23] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[24] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[25] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[26] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[27] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[28] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[29] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[30] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_ReadData[31] <= MEM_WB_Register:b2v_inst.outReadData
MEM_WB_WriteReg[0] <= MEM_WB_Register:b2v_inst.outWriteReg
MEM_WB_WriteReg[1] <= MEM_WB_Register:b2v_inst.outWriteReg
MEM_WB_WriteReg[2] <= MEM_WB_Register:b2v_inst.outWriteReg
MEM_WB_WriteReg[3] <= MEM_WB_Register:b2v_inst.outWriteReg
MEM_WB_WriteReg[4] <= MEM_WB_Register:b2v_inst.outWriteReg


|ProcessadorPipeline|MEM_STAGE:inst4|MEM_WB_Register:b2v_inst
clk => outRegWrite~reg0.CLK
clk => outMemToReg~reg0.CLK
clk => outWriteReg[0]~reg0.CLK
clk => outWriteReg[1]~reg0.CLK
clk => outWriteReg[2]~reg0.CLK
clk => outWriteReg[3]~reg0.CLK
clk => outWriteReg[4]~reg0.CLK
clk => outReadData[0]~reg0.CLK
clk => outReadData[1]~reg0.CLK
clk => outReadData[2]~reg0.CLK
clk => outReadData[3]~reg0.CLK
clk => outReadData[4]~reg0.CLK
clk => outReadData[5]~reg0.CLK
clk => outReadData[6]~reg0.CLK
clk => outReadData[7]~reg0.CLK
clk => outReadData[8]~reg0.CLK
clk => outReadData[9]~reg0.CLK
clk => outReadData[10]~reg0.CLK
clk => outReadData[11]~reg0.CLK
clk => outReadData[12]~reg0.CLK
clk => outReadData[13]~reg0.CLK
clk => outReadData[14]~reg0.CLK
clk => outReadData[15]~reg0.CLK
clk => outReadData[16]~reg0.CLK
clk => outReadData[17]~reg0.CLK
clk => outReadData[18]~reg0.CLK
clk => outReadData[19]~reg0.CLK
clk => outReadData[20]~reg0.CLK
clk => outReadData[21]~reg0.CLK
clk => outReadData[22]~reg0.CLK
clk => outReadData[23]~reg0.CLK
clk => outReadData[24]~reg0.CLK
clk => outReadData[25]~reg0.CLK
clk => outReadData[26]~reg0.CLK
clk => outReadData[27]~reg0.CLK
clk => outReadData[28]~reg0.CLK
clk => outReadData[29]~reg0.CLK
clk => outReadData[30]~reg0.CLK
clk => outReadData[31]~reg0.CLK
clk => outALUResult[0]~reg0.CLK
clk => outALUResult[1]~reg0.CLK
clk => outALUResult[2]~reg0.CLK
clk => outALUResult[3]~reg0.CLK
clk => outALUResult[4]~reg0.CLK
clk => outALUResult[5]~reg0.CLK
clk => outALUResult[6]~reg0.CLK
clk => outALUResult[7]~reg0.CLK
clk => outALUResult[8]~reg0.CLK
clk => outALUResult[9]~reg0.CLK
clk => outALUResult[10]~reg0.CLK
clk => outALUResult[11]~reg0.CLK
clk => outALUResult[12]~reg0.CLK
clk => outALUResult[13]~reg0.CLK
clk => outALUResult[14]~reg0.CLK
clk => outALUResult[15]~reg0.CLK
clk => outALUResult[16]~reg0.CLK
clk => outALUResult[17]~reg0.CLK
clk => outALUResult[18]~reg0.CLK
clk => outALUResult[19]~reg0.CLK
clk => outALUResult[20]~reg0.CLK
clk => outALUResult[21]~reg0.CLK
clk => outALUResult[22]~reg0.CLK
clk => outALUResult[23]~reg0.CLK
clk => outALUResult[24]~reg0.CLK
clk => outALUResult[25]~reg0.CLK
clk => outALUResult[26]~reg0.CLK
clk => outALUResult[27]~reg0.CLK
clk => outALUResult[28]~reg0.CLK
clk => outALUResult[29]~reg0.CLK
clk => outALUResult[30]~reg0.CLK
clk => outALUResult[31]~reg0.CLK
rst => outRegWrite~reg0.ACLR
rst => outMemToReg~reg0.ACLR
rst => outWriteReg[0]~reg0.ACLR
rst => outWriteReg[1]~reg0.ACLR
rst => outWriteReg[2]~reg0.ACLR
rst => outWriteReg[3]~reg0.ACLR
rst => outWriteReg[4]~reg0.ACLR
rst => outReadData[0]~reg0.ACLR
rst => outReadData[1]~reg0.ACLR
rst => outReadData[2]~reg0.ACLR
rst => outReadData[3]~reg0.ACLR
rst => outReadData[4]~reg0.ACLR
rst => outReadData[5]~reg0.ACLR
rst => outReadData[6]~reg0.ACLR
rst => outReadData[7]~reg0.ACLR
rst => outReadData[8]~reg0.ACLR
rst => outReadData[9]~reg0.ACLR
rst => outReadData[10]~reg0.ACLR
rst => outReadData[11]~reg0.ACLR
rst => outReadData[12]~reg0.ACLR
rst => outReadData[13]~reg0.ACLR
rst => outReadData[14]~reg0.ACLR
rst => outReadData[15]~reg0.ACLR
rst => outReadData[16]~reg0.ACLR
rst => outReadData[17]~reg0.ACLR
rst => outReadData[18]~reg0.ACLR
rst => outReadData[19]~reg0.ACLR
rst => outReadData[20]~reg0.ACLR
rst => outReadData[21]~reg0.ACLR
rst => outReadData[22]~reg0.ACLR
rst => outReadData[23]~reg0.ACLR
rst => outReadData[24]~reg0.ACLR
rst => outReadData[25]~reg0.ACLR
rst => outReadData[26]~reg0.ACLR
rst => outReadData[27]~reg0.ACLR
rst => outReadData[28]~reg0.ACLR
rst => outReadData[29]~reg0.ACLR
rst => outReadData[30]~reg0.ACLR
rst => outReadData[31]~reg0.ACLR
rst => outALUResult[0]~reg0.ACLR
rst => outALUResult[1]~reg0.ACLR
rst => outALUResult[2]~reg0.ACLR
rst => outALUResult[3]~reg0.ACLR
rst => outALUResult[4]~reg0.ACLR
rst => outALUResult[5]~reg0.ACLR
rst => outALUResult[6]~reg0.ACLR
rst => outALUResult[7]~reg0.ACLR
rst => outALUResult[8]~reg0.ACLR
rst => outALUResult[9]~reg0.ACLR
rst => outALUResult[10]~reg0.ACLR
rst => outALUResult[11]~reg0.ACLR
rst => outALUResult[12]~reg0.ACLR
rst => outALUResult[13]~reg0.ACLR
rst => outALUResult[14]~reg0.ACLR
rst => outALUResult[15]~reg0.ACLR
rst => outALUResult[16]~reg0.ACLR
rst => outALUResult[17]~reg0.ACLR
rst => outALUResult[18]~reg0.ACLR
rst => outALUResult[19]~reg0.ACLR
rst => outALUResult[20]~reg0.ACLR
rst => outALUResult[21]~reg0.ACLR
rst => outALUResult[22]~reg0.ACLR
rst => outALUResult[23]~reg0.ACLR
rst => outALUResult[24]~reg0.ACLR
rst => outALUResult[25]~reg0.ACLR
rst => outALUResult[26]~reg0.ACLR
rst => outALUResult[27]~reg0.ACLR
rst => outALUResult[28]~reg0.ACLR
rst => outALUResult[29]~reg0.ACLR
rst => outALUResult[30]~reg0.ACLR
rst => outALUResult[31]~reg0.ACLR
inALUResult[0] => outALUResult[0]~reg0.DATAIN
inALUResult[1] => outALUResult[1]~reg0.DATAIN
inALUResult[2] => outALUResult[2]~reg0.DATAIN
inALUResult[3] => outALUResult[3]~reg0.DATAIN
inALUResult[4] => outALUResult[4]~reg0.DATAIN
inALUResult[5] => outALUResult[5]~reg0.DATAIN
inALUResult[6] => outALUResult[6]~reg0.DATAIN
inALUResult[7] => outALUResult[7]~reg0.DATAIN
inALUResult[8] => outALUResult[8]~reg0.DATAIN
inALUResult[9] => outALUResult[9]~reg0.DATAIN
inALUResult[10] => outALUResult[10]~reg0.DATAIN
inALUResult[11] => outALUResult[11]~reg0.DATAIN
inALUResult[12] => outALUResult[12]~reg0.DATAIN
inALUResult[13] => outALUResult[13]~reg0.DATAIN
inALUResult[14] => outALUResult[14]~reg0.DATAIN
inALUResult[15] => outALUResult[15]~reg0.DATAIN
inALUResult[16] => outALUResult[16]~reg0.DATAIN
inALUResult[17] => outALUResult[17]~reg0.DATAIN
inALUResult[18] => outALUResult[18]~reg0.DATAIN
inALUResult[19] => outALUResult[19]~reg0.DATAIN
inALUResult[20] => outALUResult[20]~reg0.DATAIN
inALUResult[21] => outALUResult[21]~reg0.DATAIN
inALUResult[22] => outALUResult[22]~reg0.DATAIN
inALUResult[23] => outALUResult[23]~reg0.DATAIN
inALUResult[24] => outALUResult[24]~reg0.DATAIN
inALUResult[25] => outALUResult[25]~reg0.DATAIN
inALUResult[26] => outALUResult[26]~reg0.DATAIN
inALUResult[27] => outALUResult[27]~reg0.DATAIN
inALUResult[28] => outALUResult[28]~reg0.DATAIN
inALUResult[29] => outALUResult[29]~reg0.DATAIN
inALUResult[30] => outALUResult[30]~reg0.DATAIN
inALUResult[31] => outALUResult[31]~reg0.DATAIN
inReadData[0] => outReadData[0]~reg0.DATAIN
inReadData[1] => outReadData[1]~reg0.DATAIN
inReadData[2] => outReadData[2]~reg0.DATAIN
inReadData[3] => outReadData[3]~reg0.DATAIN
inReadData[4] => outReadData[4]~reg0.DATAIN
inReadData[5] => outReadData[5]~reg0.DATAIN
inReadData[6] => outReadData[6]~reg0.DATAIN
inReadData[7] => outReadData[7]~reg0.DATAIN
inReadData[8] => outReadData[8]~reg0.DATAIN
inReadData[9] => outReadData[9]~reg0.DATAIN
inReadData[10] => outReadData[10]~reg0.DATAIN
inReadData[11] => outReadData[11]~reg0.DATAIN
inReadData[12] => outReadData[12]~reg0.DATAIN
inReadData[13] => outReadData[13]~reg0.DATAIN
inReadData[14] => outReadData[14]~reg0.DATAIN
inReadData[15] => outReadData[15]~reg0.DATAIN
inReadData[16] => outReadData[16]~reg0.DATAIN
inReadData[17] => outReadData[17]~reg0.DATAIN
inReadData[18] => outReadData[18]~reg0.DATAIN
inReadData[19] => outReadData[19]~reg0.DATAIN
inReadData[20] => outReadData[20]~reg0.DATAIN
inReadData[21] => outReadData[21]~reg0.DATAIN
inReadData[22] => outReadData[22]~reg0.DATAIN
inReadData[23] => outReadData[23]~reg0.DATAIN
inReadData[24] => outReadData[24]~reg0.DATAIN
inReadData[25] => outReadData[25]~reg0.DATAIN
inReadData[26] => outReadData[26]~reg0.DATAIN
inReadData[27] => outReadData[27]~reg0.DATAIN
inReadData[28] => outReadData[28]~reg0.DATAIN
inReadData[29] => outReadData[29]~reg0.DATAIN
inReadData[30] => outReadData[30]~reg0.DATAIN
inReadData[31] => outReadData[31]~reg0.DATAIN
inWriteReg[0] => outWriteReg[0]~reg0.DATAIN
inWriteReg[1] => outWriteReg[1]~reg0.DATAIN
inWriteReg[2] => outWriteReg[2]~reg0.DATAIN
inWriteReg[3] => outWriteReg[3]~reg0.DATAIN
inWriteReg[4] => outWriteReg[4]~reg0.DATAIN
inMemToReg => outMemToReg~reg0.DATAIN
inRegWrite => outRegWrite~reg0.DATAIN
outALUResult[0] <= outALUResult[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[1] <= outALUResult[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[2] <= outALUResult[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[3] <= outALUResult[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[4] <= outALUResult[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[5] <= outALUResult[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[6] <= outALUResult[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[7] <= outALUResult[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[8] <= outALUResult[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[9] <= outALUResult[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[10] <= outALUResult[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[11] <= outALUResult[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[12] <= outALUResult[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[13] <= outALUResult[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[14] <= outALUResult[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[15] <= outALUResult[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[16] <= outALUResult[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[17] <= outALUResult[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[18] <= outALUResult[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[19] <= outALUResult[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[20] <= outALUResult[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[21] <= outALUResult[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[22] <= outALUResult[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[23] <= outALUResult[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[24] <= outALUResult[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[25] <= outALUResult[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[26] <= outALUResult[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[27] <= outALUResult[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[28] <= outALUResult[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[29] <= outALUResult[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[30] <= outALUResult[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[31] <= outALUResult[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[0] <= outReadData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[1] <= outReadData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[2] <= outReadData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[3] <= outReadData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[4] <= outReadData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[5] <= outReadData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[6] <= outReadData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[7] <= outReadData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[8] <= outReadData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[9] <= outReadData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[10] <= outReadData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[11] <= outReadData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[12] <= outReadData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[13] <= outReadData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[14] <= outReadData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[15] <= outReadData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[16] <= outReadData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[17] <= outReadData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[18] <= outReadData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[19] <= outReadData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[20] <= outReadData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[21] <= outReadData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[22] <= outReadData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[23] <= outReadData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[24] <= outReadData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[25] <= outReadData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[26] <= outReadData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[27] <= outReadData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[28] <= outReadData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[29] <= outReadData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[30] <= outReadData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outReadData[31] <= outReadData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outWriteReg[0] <= outWriteReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outWriteReg[1] <= outWriteReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outWriteReg[2] <= outWriteReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outWriteReg[3] <= outWriteReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outWriteReg[4] <= outWriteReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outMemToReg <= outMemToReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRegWrite <= outRegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|MEM_STAGE:inst4|RAM:b2v_inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|ProcessadorPipeline|MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_g4v3:auto_generated.wren_a
rden_a => altsyncram_g4v3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_g4v3:auto_generated.data_a[0]
data_a[1] => altsyncram_g4v3:auto_generated.data_a[1]
data_a[2] => altsyncram_g4v3:auto_generated.data_a[2]
data_a[3] => altsyncram_g4v3:auto_generated.data_a[3]
data_a[4] => altsyncram_g4v3:auto_generated.data_a[4]
data_a[5] => altsyncram_g4v3:auto_generated.data_a[5]
data_a[6] => altsyncram_g4v3:auto_generated.data_a[6]
data_a[7] => altsyncram_g4v3:auto_generated.data_a[7]
data_a[8] => altsyncram_g4v3:auto_generated.data_a[8]
data_a[9] => altsyncram_g4v3:auto_generated.data_a[9]
data_a[10] => altsyncram_g4v3:auto_generated.data_a[10]
data_a[11] => altsyncram_g4v3:auto_generated.data_a[11]
data_a[12] => altsyncram_g4v3:auto_generated.data_a[12]
data_a[13] => altsyncram_g4v3:auto_generated.data_a[13]
data_a[14] => altsyncram_g4v3:auto_generated.data_a[14]
data_a[15] => altsyncram_g4v3:auto_generated.data_a[15]
data_a[16] => altsyncram_g4v3:auto_generated.data_a[16]
data_a[17] => altsyncram_g4v3:auto_generated.data_a[17]
data_a[18] => altsyncram_g4v3:auto_generated.data_a[18]
data_a[19] => altsyncram_g4v3:auto_generated.data_a[19]
data_a[20] => altsyncram_g4v3:auto_generated.data_a[20]
data_a[21] => altsyncram_g4v3:auto_generated.data_a[21]
data_a[22] => altsyncram_g4v3:auto_generated.data_a[22]
data_a[23] => altsyncram_g4v3:auto_generated.data_a[23]
data_a[24] => altsyncram_g4v3:auto_generated.data_a[24]
data_a[25] => altsyncram_g4v3:auto_generated.data_a[25]
data_a[26] => altsyncram_g4v3:auto_generated.data_a[26]
data_a[27] => altsyncram_g4v3:auto_generated.data_a[27]
data_a[28] => altsyncram_g4v3:auto_generated.data_a[28]
data_a[29] => altsyncram_g4v3:auto_generated.data_a[29]
data_a[30] => altsyncram_g4v3:auto_generated.data_a[30]
data_a[31] => altsyncram_g4v3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g4v3:auto_generated.address_a[0]
address_a[1] => altsyncram_g4v3:auto_generated.address_a[1]
address_a[2] => altsyncram_g4v3:auto_generated.address_a[2]
address_a[3] => altsyncram_g4v3:auto_generated.address_a[3]
address_a[4] => altsyncram_g4v3:auto_generated.address_a[4]
address_a[5] => altsyncram_g4v3:auto_generated.address_a[5]
address_a[6] => altsyncram_g4v3:auto_generated.address_a[6]
address_a[7] => altsyncram_g4v3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g4v3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g4v3:auto_generated.q_a[0]
q_a[1] <= altsyncram_g4v3:auto_generated.q_a[1]
q_a[2] <= altsyncram_g4v3:auto_generated.q_a[2]
q_a[3] <= altsyncram_g4v3:auto_generated.q_a[3]
q_a[4] <= altsyncram_g4v3:auto_generated.q_a[4]
q_a[5] <= altsyncram_g4v3:auto_generated.q_a[5]
q_a[6] <= altsyncram_g4v3:auto_generated.q_a[6]
q_a[7] <= altsyncram_g4v3:auto_generated.q_a[7]
q_a[8] <= altsyncram_g4v3:auto_generated.q_a[8]
q_a[9] <= altsyncram_g4v3:auto_generated.q_a[9]
q_a[10] <= altsyncram_g4v3:auto_generated.q_a[10]
q_a[11] <= altsyncram_g4v3:auto_generated.q_a[11]
q_a[12] <= altsyncram_g4v3:auto_generated.q_a[12]
q_a[13] <= altsyncram_g4v3:auto_generated.q_a[13]
q_a[14] <= altsyncram_g4v3:auto_generated.q_a[14]
q_a[15] <= altsyncram_g4v3:auto_generated.q_a[15]
q_a[16] <= altsyncram_g4v3:auto_generated.q_a[16]
q_a[17] <= altsyncram_g4v3:auto_generated.q_a[17]
q_a[18] <= altsyncram_g4v3:auto_generated.q_a[18]
q_a[19] <= altsyncram_g4v3:auto_generated.q_a[19]
q_a[20] <= altsyncram_g4v3:auto_generated.q_a[20]
q_a[21] <= altsyncram_g4v3:auto_generated.q_a[21]
q_a[22] <= altsyncram_g4v3:auto_generated.q_a[22]
q_a[23] <= altsyncram_g4v3:auto_generated.q_a[23]
q_a[24] <= altsyncram_g4v3:auto_generated.q_a[24]
q_a[25] <= altsyncram_g4v3:auto_generated.q_a[25]
q_a[26] <= altsyncram_g4v3:auto_generated.q_a[26]
q_a[27] <= altsyncram_g4v3:auto_generated.q_a[27]
q_a[28] <= altsyncram_g4v3:auto_generated.q_a[28]
q_a[29] <= altsyncram_g4v3:auto_generated.q_a[29]
q_a[30] <= altsyncram_g4v3:auto_generated.q_a[30]
q_a[31] <= altsyncram_g4v3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ProcessadorPipeline|MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated
address_a[0] => altsyncram_eks2:altsyncram1.address_a[0]
address_a[1] => altsyncram_eks2:altsyncram1.address_a[1]
address_a[2] => altsyncram_eks2:altsyncram1.address_a[2]
address_a[3] => altsyncram_eks2:altsyncram1.address_a[3]
address_a[4] => altsyncram_eks2:altsyncram1.address_a[4]
address_a[5] => altsyncram_eks2:altsyncram1.address_a[5]
address_a[6] => altsyncram_eks2:altsyncram1.address_a[6]
address_a[7] => altsyncram_eks2:altsyncram1.address_a[7]
clock0 => altsyncram_eks2:altsyncram1.clock0
data_a[0] => altsyncram_eks2:altsyncram1.data_a[0]
data_a[1] => altsyncram_eks2:altsyncram1.data_a[1]
data_a[2] => altsyncram_eks2:altsyncram1.data_a[2]
data_a[3] => altsyncram_eks2:altsyncram1.data_a[3]
data_a[4] => altsyncram_eks2:altsyncram1.data_a[4]
data_a[5] => altsyncram_eks2:altsyncram1.data_a[5]
data_a[6] => altsyncram_eks2:altsyncram1.data_a[6]
data_a[7] => altsyncram_eks2:altsyncram1.data_a[7]
data_a[8] => altsyncram_eks2:altsyncram1.data_a[8]
data_a[9] => altsyncram_eks2:altsyncram1.data_a[9]
data_a[10] => altsyncram_eks2:altsyncram1.data_a[10]
data_a[11] => altsyncram_eks2:altsyncram1.data_a[11]
data_a[12] => altsyncram_eks2:altsyncram1.data_a[12]
data_a[13] => altsyncram_eks2:altsyncram1.data_a[13]
data_a[14] => altsyncram_eks2:altsyncram1.data_a[14]
data_a[15] => altsyncram_eks2:altsyncram1.data_a[15]
data_a[16] => altsyncram_eks2:altsyncram1.data_a[16]
data_a[17] => altsyncram_eks2:altsyncram1.data_a[17]
data_a[18] => altsyncram_eks2:altsyncram1.data_a[18]
data_a[19] => altsyncram_eks2:altsyncram1.data_a[19]
data_a[20] => altsyncram_eks2:altsyncram1.data_a[20]
data_a[21] => altsyncram_eks2:altsyncram1.data_a[21]
data_a[22] => altsyncram_eks2:altsyncram1.data_a[22]
data_a[23] => altsyncram_eks2:altsyncram1.data_a[23]
data_a[24] => altsyncram_eks2:altsyncram1.data_a[24]
data_a[25] => altsyncram_eks2:altsyncram1.data_a[25]
data_a[26] => altsyncram_eks2:altsyncram1.data_a[26]
data_a[27] => altsyncram_eks2:altsyncram1.data_a[27]
data_a[28] => altsyncram_eks2:altsyncram1.data_a[28]
data_a[29] => altsyncram_eks2:altsyncram1.data_a[29]
data_a[30] => altsyncram_eks2:altsyncram1.data_a[30]
data_a[31] => altsyncram_eks2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_eks2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_eks2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_eks2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_eks2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_eks2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_eks2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_eks2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_eks2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_eks2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_eks2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_eks2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_eks2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_eks2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_eks2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_eks2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_eks2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_eks2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_eks2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_eks2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_eks2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_eks2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_eks2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_eks2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_eks2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_eks2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_eks2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_eks2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_eks2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_eks2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_eks2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_eks2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_eks2:altsyncram1.q_a[31]
rden_a => altsyncram_eks2:altsyncram1.rden_a
wren_a => altsyncram_eks2:altsyncram1.wren_a


|ProcessadorPipeline|MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|ProcessadorPipeline|MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ProcessadorPipeline|MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|ProcessadorPipeline|MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|ProcessadorPipeline|MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ProcessadorPipeline|MEM_STAGE:inst4|ExtractMSB:b2v_inst2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => ~NO_FANOUT~
data_in[13] => ~NO_FANOUT~
data_in[14] => ~NO_FANOUT~
data_in[15] => ~NO_FANOUT~
data_in[16] => ~NO_FANOUT~
data_in[17] => ~NO_FANOUT~
data_in[18] => ~NO_FANOUT~
data_in[19] => ~NO_FANOUT~
data_in[20] => ~NO_FANOUT~
data_in[21] => ~NO_FANOUT~
data_in[22] => ~NO_FANOUT~
data_in[23] => ~NO_FANOUT~
data_in[24] => ~NO_FANOUT~
data_in[25] => ~NO_FANOUT~
data_in[26] => ~NO_FANOUT~
data_in[27] => ~NO_FANOUT~
data_in[28] => ~NO_FANOUT~
data_in[29] => ~NO_FANOUT~
data_in[30] => ~NO_FANOUT~
data_in[31] => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


