static bool T_1 F_1 ( void )\r\n{\r\n#ifdef F_2\r\nT_2 * V_1 = NULL ;\r\nunsigned int V_2 ;\r\nF_3 (cpu) {\r\nint V_3 = F_4 ( V_2 ) ;\r\nif ( F_5 ( V_3 ) && F_6 ( V_3 ) &&\r\nV_1 && V_1 != F_6 ( V_3 ) )\r\nreturn true ;\r\nV_1 = F_6 ( V_3 ) ;\r\n}\r\n#endif\r\nreturn false ;\r\n}\r\nstatic void * T_1 F_7 ( unsigned int V_2 , unsigned long V_4 ,\r\nunsigned long V_5 )\r\n{\r\nconst unsigned long V_6 = F_8 ( V_7 ) ;\r\n#ifdef F_2\r\nint V_3 = F_4 ( V_2 ) ;\r\nvoid * V_8 ;\r\nif ( ! F_5 ( V_3 ) || ! F_6 ( V_3 ) ) {\r\nV_8 = F_9 ( V_4 , V_5 , V_6 ) ;\r\nF_10 ( L_1 ,\r\nV_2 , V_3 ) ;\r\nF_11 ( L_2 ,\r\nV_2 , V_4 , F_8 ( V_8 ) ) ;\r\n} else {\r\nV_8 = F_12 ( F_6 ( V_3 ) ,\r\nV_4 , V_5 , V_6 ) ;\r\nF_11 ( L_3 ,\r\nV_2 , V_4 , V_3 , F_8 ( V_8 ) ) ;\r\n}\r\nreturn V_8 ;\r\n#else\r\nreturn F_9 ( V_4 , V_5 , V_6 ) ;\r\n#endif\r\n}\r\nstatic void * T_1 F_13 ( unsigned int V_2 , T_3 V_4 , T_3 V_5 )\r\n{\r\nreturn F_7 ( V_2 , V_4 , V_5 ) ;\r\n}\r\nstatic void T_1 F_14 ( void * V_8 , T_3 V_4 )\r\n{\r\nF_15 ( F_8 ( V_8 ) , V_4 ) ;\r\n}\r\nstatic int T_1 F_16 ( unsigned int V_9 , unsigned int V_10 )\r\n{\r\n#ifdef F_2\r\nif ( F_4 ( V_9 ) == F_4 ( V_10 ) )\r\nreturn V_11 ;\r\nelse\r\nreturn V_12 ;\r\n#else\r\nreturn V_11 ;\r\n#endif\r\n}\r\nstatic void T_1 F_17 ( unsigned long V_13 )\r\n{\r\nF_18 ( V_13 ) ;\r\n}\r\nstatic inline void F_19 ( int V_2 )\r\n{\r\n#ifdef F_20\r\nstruct V_14 V_15 ;\r\nF_21 ( & V_15 , F_22 ( V_2 ) , 0xFFFFF ,\r\n0x2 | V_16 , 0x8 ) ;\r\nV_15 . V_17 = 1 ;\r\nF_23 ( F_24 ( V_2 ) ,\r\nV_18 , & V_15 , V_16 ) ;\r\n#endif\r\n}\r\nvoid T_1 F_25 ( void )\r\n{\r\nunsigned int V_2 ;\r\nunsigned long V_19 ;\r\nint V_20 ;\r\nF_10 ( L_4 ,\r\nV_21 , V_22 , V_23 , V_24 ) ;\r\n#ifdef F_20\r\nif ( V_25 == V_26 && F_1 () )\r\nV_25 = V_27 ;\r\n#endif\r\nV_20 = - V_28 ;\r\nif ( V_25 != V_27 ) {\r\nconst T_3 V_29 = V_30 +\r\nV_31 - V_32 ;\r\nT_3 V_33 ;\r\n#ifdef F_26\r\nV_33 = V_34 ;\r\n#else\r\nV_33 = V_35 ;\r\n#endif\r\nV_20 = F_27 ( V_32 ,\r\nV_29 , V_33 ,\r\nF_16 ,\r\nF_13 , F_14 ) ;\r\nif ( V_20 < 0 )\r\nF_28 ( L_5 ,\r\nV_36 [ V_25 ] , V_20 ) ;\r\n}\r\nif ( V_20 < 0 )\r\nV_20 = F_29 ( V_32 ,\r\nF_13 , F_14 ,\r\nF_17 ) ;\r\nif ( V_20 < 0 )\r\nF_30 ( L_6 , V_20 ) ;\r\nV_19 = ( unsigned long ) V_37 - ( unsigned long ) V_38 ;\r\nF_3 (cpu) {\r\nF_22 ( V_2 ) = V_19 + V_39 [ V_2 ] ;\r\nF_31 ( V_40 , V_2 ) = F_22 ( V_2 ) ;\r\nF_31 ( V_41 , V_2 ) = V_2 ;\r\nF_19 ( V_2 ) ;\r\nF_32 ( V_2 ) ;\r\n#ifdef F_33\r\nF_31 ( V_42 , V_2 ) =\r\nF_34 ( V_42 , V_2 ) ;\r\nF_31 ( V_43 , V_2 ) =\r\nF_34 ( V_43 , V_2 ) ;\r\nF_31 ( V_44 , V_2 ) =\r\nF_34 ( V_44 , V_2 ) ;\r\n#endif\r\n#ifdef F_20\r\nF_31 ( V_45 , V_2 ) =\r\nF_34 ( V_45 , V_2 ) ;\r\n#endif\r\n#ifdef F_26\r\nF_31 ( V_46 , V_2 ) =\r\nF_31 ( V_47 . V_48 , V_2 ) +\r\nV_49 ;\r\n#endif\r\n#ifdef F_35\r\nF_31 ( V_50 , V_2 ) =\r\nF_34 ( V_50 , V_2 ) ;\r\nF_36 ( V_2 , F_4 ( V_2 ) ) ;\r\n#endif\r\nif ( ! V_2 )\r\nF_37 ( V_2 ) ;\r\n}\r\n#ifdef F_33\r\nF_38 ( V_42 ) = NULL ;\r\nF_38 ( V_43 ) = NULL ;\r\nF_38 ( V_44 ) = NULL ;\r\n#endif\r\n#ifdef F_20\r\nF_38 ( V_45 ) = NULL ;\r\n#endif\r\n#ifdef F_35\r\nF_38 ( V_50 ) = NULL ;\r\n#endif\r\nF_39 () ;\r\nF_40 () ;\r\n}
