$date
	Wed Nov 29 01:19:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 3 ! out [2:0] $end
$var wire 8 " hex [7:0] $end
$var reg 3 # a [2:0] $end
$var reg 3 $ b [2:0] $end
$var reg 3 % opcode [2:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b1 $
b0 #
bx "
bz !
$end
