/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for CAMERA_MIPI_CSI2
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_CAMERA_MIPI_CSI2.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for CAMERA_MIPI_CSI2
 *
 * CMSIS Peripheral Access Layer for CAMERA_MIPI_CSI2
 */

#if !defined(PERI_CAMERA_MIPI_CSI2_H_)
#define PERI_CAMERA_MIPI_CSI2_H_                 /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- CAMERA_MIPI_CSI2 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CAMERA_MIPI_CSI2_Peripheral_Access_Layer CAMERA_MIPI_CSI2 Peripheral Access Layer
 * @{
 */

/** CAMERA_MIPI_CSI2 - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERSION;                           /**< Core version., offset: 0x0 */
  __IO uint32_t N_LANES;                           /**< Number of lanes., offset: 0x4 */
  __IO uint32_t CSI2_RESETN;                       /**< Logic Reset., offset: 0x8 */
  __I  uint32_t INT_ST_MAIN;                       /**< Main interrupt status., offset: 0xC */
  __IO uint32_t DATA_IDS_1;                        /**< Data Type fields for Data ID Monitors 1., offset: 0x10 */
  __IO uint32_t DATA_IDS_2;                        /**< Data Type fields for Data ID Monitors 2., offset: 0x14 */
       uint8_t RESERVED_0[24];
  __IO uint32_t DATA_IDS_VC_1;                     /**< Virtual Channel fields for Data ID Monitors 1., offset: 0x30 */
  __IO uint32_t DATA_IDS_VC_2;                     /**< Virtual Channel fields for Data ID Monitors 2., offset: 0x34 */
       uint8_t RESERVED_1[8];
  __IO uint32_t PHY_SHUTDOWNZ;                     /**< PHY Shutdown., offset: 0x40 */
  __IO uint32_t DPHY_RSTZ;                         /**< DPHY reset., offset: 0x44 */
  __I  uint32_t PHY_RX;                            /**< RX PHY status., offset: 0x48 */
  __I  uint32_t PHY_STOPSTATE;                     /**< STOPSTATE PHY status., offset: 0x4C */
  __IO uint32_t PHY_TEST_CTRL0;                    /**< D-PHY Test and Control interface 0., offset: 0x50 */
  __IO uint32_t PHY_TEST_CTRL1;                    /**< D-PHY Test and Control interface 1., offset: 0x54 */
       uint8_t RESERVED_2[112];
  __IO uint32_t VC_EXTENSION;                      /**< Virtual Channel Extension., offset: 0xC8 */
  __I  uint32_t PHY_CAL;                           /**< PHY Calibration., offset: 0xCC */
       uint8_t RESERVED_3[16];
  __I  uint32_t INT_ST_PHY_FATAL;                  /**< Fatal interruption caused by PHY., offset: 0xE0 */
  __IO uint32_t INT_MSK_PHY_FATAL;                 /**< Mask for fatal interruption caused by PHY., offset: 0xE4 */
  __IO uint32_t INT_FORCE_PHY_FATAL;               /**< Force for fatal interruption caused by PHY., offset: 0xE8 */
       uint8_t RESERVED_4[4];
  __I  uint32_t INT_ST_PKT_FATAL;                  /**< Fatal interruption caused during Packet Construction., offset: 0xF0 */
  __IO uint32_t INT_MSK_PKT_FATAL;                 /**< Mask for fatal interruption caused during Packet Construction., offset: 0xF4 */
  __IO uint32_t INT_FORCE_PKT_FATAL;               /**< Force for fatal interruption caused during Packet Construction., offset: 0xF8 */
       uint8_t RESERVED_5[20];
  __I  uint32_t INT_ST_PHY;                        /**< Interruption caused by PHY., offset: 0x110 */
  __IO uint32_t INT_MSK_PHY;                       /**< Mask for interruption caused by PHY., offset: 0x114 */
  __IO uint32_t INT_FORCE_PHY;                     /**< Force for interruption caused by PHY., offset: 0x118 */
       uint8_t RESERVED_6[20];
  __I  uint32_t INT_ST_LINE;                       /**< Interruption occurred during Line construction., offset: 0x130 */
  __IO uint32_t INT_MSK_LINE;                      /**< Mask for interruption occurred during Line construction., offset: 0x134 */
  __IO uint32_t INT_FORCE_LINE;                    /**< Force for interruption occurred during Line construction., offset: 0x138 */
       uint8_t RESERVED_7[324];
  __I  uint32_t INT_ST_BNDRY_FRAME_FATAL;          /**< Fatal Interruption caused by Frame Boundaries., offset: 0x280 */
  __IO uint32_t INT_MSK_BNDRY_FRAME_FATAL;         /**< Mask for fatal interruption caused by Frame Boundaries., offset: 0x284 */
  __IO uint32_t INT_FORCE_BNDRY_FRAME_FATAL;       /**< Force for fatal interruption caused by Frame Boundaries., offset: 0x288 */
       uint8_t RESERVED_8[4];
  __I  uint32_t INT_ST_SEQ_FRAME_FATAL;            /**< Fatal Interruption caused by Frame Sequence., offset: 0x290 */
  __IO uint32_t INT_MSK_SEQ_FRAME_FATAL;           /**< Mask for fatal interruption caused by Frame Sequence., offset: 0x294 */
  __IO uint32_t INT_FORCE_SEQ_FRAME_FATAL;         /**< Force for fatal interruption caused by Frame Sequence., offset: 0x298 */
       uint8_t RESERVED_9[4];
  __I  uint32_t INT_ST_CRC_FRAME_FATAL;            /**< Fatal Interruption caused by Frame CRC., offset: 0x2A0 */
  __IO uint32_t INT_MSK_CRC_FRAME_FATAL;           /**< Mask for fatal interruption caused by Frame CRC., offset: 0x2A4 */
  __IO uint32_t INT_FORCE_CRC_FRAME_FATAL;         /**< Force for fatal interruption caused by Frame CRC., offset: 0x2A8 */
       uint8_t RESERVED_10[4];
  __I  uint32_t INT_ST_PLD_CRC_FATAL;              /**< Fatal Interruption caused by Payload CRC., offset: 0x2B0 */
  __IO uint32_t INT_MSK_PLD_CRC_FATAL;             /**< Mask for fatal interruption caused by Payload CRC., offset: 0x2B4 */
  __IO uint32_t INT_FORCE_PLD_CRC_FATAL;           /**< Force for fatal interruption caused by Payload CRC., offset: 0x2B8 */
       uint8_t RESERVED_11[4];
  __I  uint32_t INT_ST_DATA_ID;                    /**< Interruption caused by Data Type., offset: 0x2C0 */
  __IO uint32_t INT_MSK_DATA_ID;                   /**< Mask for interruption caused by Data Type., offset: 0x2C4 */
  __IO uint32_t INT_FORCE_DATA_ID;                 /**< Force for interruption caused by Data Type., offset: 0x2C8 */
       uint8_t RESERVED_12[4];
  __I  uint32_t INT_ST_ECC_CORRECTED;              /**< Interruption caused by Header single bit errors., offset: 0x2D0 */
  __IO uint32_t INT_MSK_ECC_CORRECTED;             /**< Mask for interruption caused by Header single bit errors., offset: 0x2D4 */
  __IO uint32_t INT_FORCE_ECC_CORRECTED;           /**< Force for interruption caused by Header single bit errors., offset: 0x2D8 */
       uint8_t RESERVED_13[36];
  __IO uint32_t SCRAMBLING;                        /**< Data De-Scrambling., offset: 0x300 */
  __IO uint32_t SCRAMBLING_SEED1;                  /**< De-scrambler seed for lane1., offset: 0x304 */
  __IO uint32_t SCRAMBLING_SEED2;                  /**< De-scrambler seed for lane2., offset: 0x308 */
  __IO uint32_t SCRAMBLING_SEED3;                  /**< De-scrambler seed for lane3., offset: 0x30C */
  __IO uint32_t SCRAMBLING_SEED4;                  /**< De-scrambler seed for lane4., offset: 0x310 */
} CAMERA_MIPI_CSI2_Type;

/* ----------------------------------------------------------------------------
   -- CAMERA_MIPI_CSI2 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CAMERA_MIPI_CSI2_Register_Masks CAMERA_MIPI_CSI2 Register Masks
 * @{
 */

/*! @name VERSION - Core version. */
/*! @{ */

#define CAMERA_MIPI_CSI2_VERSION_version_MASK    (0xFFFFFFFFU)
#define CAMERA_MIPI_CSI2_VERSION_version_SHIFT   (0U)
/*! version - This field indicates the version of the MIPI CSI-2 host controller. */
#define CAMERA_MIPI_CSI2_VERSION_version(x)      (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_VERSION_version_SHIFT)) & CAMERA_MIPI_CSI2_VERSION_version_MASK)
/*! @} */

/*! @name N_LANES - Number of lanes. */
/*! @{ */

#define CAMERA_MIPI_CSI2_N_LANES_n_lanes_MASK    (0x7U)
#define CAMERA_MIPI_CSI2_N_LANES_n_lanes_SHIFT   (0U)
/*! n_lanes - Number of active data lanes.
 *  0b000..1 Data Lane
 *  0b001..2 Data Lanes
 *  0b010..3 Data Lanes
 *  0b011..4 Data Lanes
 */
#define CAMERA_MIPI_CSI2_N_LANES_n_lanes(x)      (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_N_LANES_n_lanes_SHIFT)) & CAMERA_MIPI_CSI2_N_LANES_n_lanes_MASK)
/*! @} */

/*! @name CSI2_RESETN - Logic Reset. */
/*! @{ */

#define CAMERA_MIPI_CSI2_CSI2_RESETN_csi2_resetn_MASK (0x1U)
#define CAMERA_MIPI_CSI2_CSI2_RESETN_csi2_resetn_SHIFT (0U)
/*! csi2_resetn - MIPI CSI-2 host controller reset.
 *  0b0..Put the CSI-2 internal logic in the reset state.
 *  0b1..Release the CSI-2 internal logic from the reset state.
 */
#define CAMERA_MIPI_CSI2_CSI2_RESETN_csi2_resetn(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_CSI2_RESETN_csi2_resetn_SHIFT)) & CAMERA_MIPI_CSI2_CSI2_RESETN_csi2_resetn_MASK)
/*! @} */

/*! @name INT_ST_MAIN - Main interrupt status. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_phy_fatal_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_phy_fatal_SHIFT (0U)
/*! status_int_st_phy_fatal - Status of int_st_phy_fatal.
 *  0b0..No error.
 *  0b1..An interrupt source in INT_ST_PHY_FATAL is set.
 */
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_phy_fatal(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_phy_fatal_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_phy_fatal_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_pkt_fatal_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_pkt_fatal_SHIFT (1U)
/*! status_int_st_pkt_fatal - Status of int_st_pkt_fatal.
 *  0b0..No error.
 *  0b1..An interrupt source in INT_ST_PKT_FATAL is set.
 */
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_pkt_fatal(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_pkt_fatal_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_pkt_fatal_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_bndry_frame_fatal_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_bndry_frame_fatal_SHIFT (2U)
/*! status_int_st_bndry_frame_fatal - Status of int_st_bndry_frame_fatal.
 *  0b0..No error.
 *  0b1..An interrupt source in INT_ST_BNDRY_FRAME_FATAL is set.
 */
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_bndry_frame_fatal(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_bndry_frame_fatal_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_bndry_frame_fatal_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_seq_frame_fatal_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_seq_frame_fatal_SHIFT (3U)
/*! status_int_st_seq_frame_fatal - Status of int_st_seq_frame_fatal.
 *  0b0..No error.
 *  0b1..An interrupt source in INT_ST_SEQ_FRAME_FATAL is set.
 */
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_seq_frame_fatal(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_seq_frame_fatal_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_seq_frame_fatal_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_crc_frame_fatal_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_crc_frame_fatal_SHIFT (4U)
/*! status_int_st_crc_frame_fatal - Status of int_st_crc_frame_fatal.
 *  0b0..No error.
 *  0b1..An interrupt source in INT_ST_CRC_FRAME_FATAL is set.
 */
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_crc_frame_fatal(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_crc_frame_fatal_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_crc_frame_fatal_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_pld_crc_fatal_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_pld_crc_fatal_SHIFT (5U)
/*! status_int_st_pld_crc_fatal - Status of int_st_pld_crc_fatal.
 *  0b0..No error.
 *  0b1..An interrupt source in INT_ST_PLD_CRC_FATAL is set.
 */
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_pld_crc_fatal(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_pld_crc_fatal_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_pld_crc_fatal_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_data_id_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_data_id_SHIFT (6U)
/*! status_int_st_data_id - Status of int_st_data_id.
 *  0b0..No error.
 *  0b1..An interrupt source in INT_ST_DATA_ID is set.
 */
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_data_id(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_data_id_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_data_id_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_ecc_corrected_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_ecc_corrected_SHIFT (7U)
/*! status_int_st_ecc_corrected - Status of int_st_ecc_corrected.
 *  0b0..No error.
 *  0b1..An interrupt source in INT_ST_ECC_CORRECTED is set.
 */
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_ecc_corrected(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_ecc_corrected_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_ecc_corrected_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_phy_MASK (0x10000U)
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_phy_SHIFT (16U)
/*! status_int_st_phy - Status of int_st_phy.
 *  0b0..No error.
 *  0b1..An interrupt source in INT_ST_PHY is set.
 */
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_phy(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_phy_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_phy_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_line_MASK (0x20000U)
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_line_SHIFT (17U)
/*! status_int_st_line - Status of int_st_line
 *  0b0..No error.
 *  0b1..An interrupt source in INT_ST_LINE is set.
 */
#define CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_line(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_line_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_MAIN_status_int_st_line_MASK)
/*! @} */

/*! @name DATA_IDS_1 - Data Type fields for Data ID Monitors 1. */
/*! @{ */

#define CAMERA_MIPI_CSI2_DATA_IDS_1_di0_dt_MASK  (0x3FU)
#define CAMERA_MIPI_CSI2_DATA_IDS_1_di0_dt_SHIFT (0U)
/*! di0_dt - Data type for programmed data ID 0. */
#define CAMERA_MIPI_CSI2_DATA_IDS_1_di0_dt(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_1_di0_dt_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_1_di0_dt_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_1_di1_dt_MASK  (0x3F00U)
#define CAMERA_MIPI_CSI2_DATA_IDS_1_di1_dt_SHIFT (8U)
/*! di1_dt - Data type for programmed data ID 1. */
#define CAMERA_MIPI_CSI2_DATA_IDS_1_di1_dt(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_1_di1_dt_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_1_di1_dt_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_1_di2_dt_MASK  (0x3F0000U)
#define CAMERA_MIPI_CSI2_DATA_IDS_1_di2_dt_SHIFT (16U)
/*! di2_dt - Data type for programmed Data ID 2. */
#define CAMERA_MIPI_CSI2_DATA_IDS_1_di2_dt(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_1_di2_dt_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_1_di2_dt_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_1_di3_dt_MASK  (0x3F000000U)
#define CAMERA_MIPI_CSI2_DATA_IDS_1_di3_dt_SHIFT (24U)
/*! di3_dt - Data type for programmed data ID 3. */
#define CAMERA_MIPI_CSI2_DATA_IDS_1_di3_dt(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_1_di3_dt_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_1_di3_dt_MASK)
/*! @} */

/*! @name DATA_IDS_2 - Data Type fields for Data ID Monitors 2. */
/*! @{ */

#define CAMERA_MIPI_CSI2_DATA_IDS_2_di4_dt_MASK  (0x3FU)
#define CAMERA_MIPI_CSI2_DATA_IDS_2_di4_dt_SHIFT (0U)
/*! di4_dt - Data type for programmed data ID 4. */
#define CAMERA_MIPI_CSI2_DATA_IDS_2_di4_dt(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_2_di4_dt_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_2_di4_dt_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_2_di5_dt_MASK  (0x3F00U)
#define CAMERA_MIPI_CSI2_DATA_IDS_2_di5_dt_SHIFT (8U)
/*! di5_dt - Data type for programmed data ID 5. */
#define CAMERA_MIPI_CSI2_DATA_IDS_2_di5_dt(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_2_di5_dt_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_2_di5_dt_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_2_di6_dt_MASK  (0x3F0000U)
#define CAMERA_MIPI_CSI2_DATA_IDS_2_di6_dt_SHIFT (16U)
/*! di6_dt - Data type for programmed data ID 6. */
#define CAMERA_MIPI_CSI2_DATA_IDS_2_di6_dt(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_2_di6_dt_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_2_di6_dt_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_2_di7_dt_MASK  (0x3F000000U)
#define CAMERA_MIPI_CSI2_DATA_IDS_2_di7_dt_SHIFT (24U)
/*! di7_dt - Data type for programmed data ID 7. */
#define CAMERA_MIPI_CSI2_DATA_IDS_2_di7_dt(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_2_di7_dt_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_2_di7_dt_MASK)
/*! @} */

/*! @name DATA_IDS_VC_1 - Virtual Channel fields for Data ID Monitors 1. */
/*! @{ */

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di0_vc_MASK (0x3U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di0_vc_SHIFT (0U)
/*! di0_vc - Virtual channel for programmed data ID 0. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di0_vc(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di0_vc_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di0_vc_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di0_vcx_0_1_MASK (0xCU)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di0_vcx_0_1_SHIFT (2U)
/*! di0_vcx_0_1 - Virtual channel extension for programmed data ID 0. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di0_vcx_0_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di0_vcx_0_1_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di0_vcx_0_1_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di1_vc_MASK (0x300U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di1_vc_SHIFT (8U)
/*! di1_vc - Virtual channel for programmed data ID 1. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di1_vc(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di1_vc_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di1_vc_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di1_vcx_0_1_MASK (0xC00U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di1_vcx_0_1_SHIFT (10U)
/*! di1_vcx_0_1 - Virtual channel extension for programmed data ID 1. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di1_vcx_0_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di1_vcx_0_1_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di1_vcx_0_1_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di2_vc_MASK (0x30000U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di2_vc_SHIFT (16U)
/*! di2_vc - Virtual channel for programmed data ID 2. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di2_vc(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di2_vc_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di2_vc_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di2_vcx_0_1_MASK (0xC0000U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di2_vcx_0_1_SHIFT (18U)
/*! di2_vcx_0_1 - Virtual channel extension for programmed data ID 2. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di2_vcx_0_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di2_vcx_0_1_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di2_vcx_0_1_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di3_vc_MASK (0x3000000U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di3_vc_SHIFT (24U)
/*! di3_vc - Virtual channel for programmed data ID 3. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di3_vc(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di3_vc_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di3_vc_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di3_vcx_0_1_MASK (0xC000000U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di3_vcx_0_1_SHIFT (26U)
/*! di3_vcx_0_1 - Virtual channel extension for programmed data ID 3. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di3_vcx_0_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di3_vcx_0_1_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_1_di3_vcx_0_1_MASK)
/*! @} */

/*! @name DATA_IDS_VC_2 - Virtual Channel fields for Data ID Monitors 2. */
/*! @{ */

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di4_vc_MASK (0x3U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di4_vc_SHIFT (0U)
/*! di4_vc - Virtual channel for programmed data ID 4. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di4_vc(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di4_vc_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di4_vc_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di4_vcx_0_1_MASK (0xCU)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di4_vcx_0_1_SHIFT (2U)
/*! di4_vcx_0_1 - Virtual channel extension for programmed data ID 4. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di4_vcx_0_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di4_vcx_0_1_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di4_vcx_0_1_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di5_vc_MASK (0x300U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di5_vc_SHIFT (8U)
/*! di5_vc - Virtual channel for programmed data ID 5. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di5_vc(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di5_vc_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di5_vc_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di5_vcx_0_1_MASK (0xC00U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di5_vcx_0_1_SHIFT (10U)
/*! di5_vcx_0_1 - Virtual channel extension for programmed data ID 5. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di5_vcx_0_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di5_vcx_0_1_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di5_vcx_0_1_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di6_vc_MASK (0x30000U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di6_vc_SHIFT (16U)
/*! di6_vc - Virtual channel for programmed data ID 6. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di6_vc(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di6_vc_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di6_vc_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di6_vcx_0_1_MASK (0xC0000U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di6_vcx_0_1_SHIFT (18U)
/*! di6_vcx_0_1 - Virtual channel extension for programmed data ID 6. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di6_vcx_0_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di6_vcx_0_1_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di6_vcx_0_1_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di7_vc_MASK (0x3000000U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di7_vc_SHIFT (24U)
/*! di7_vc - Virtual channel for programmed data ID 7. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di7_vc(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di7_vc_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di7_vc_MASK)

#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di7_vcx_0_1_MASK (0xC000000U)
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di7_vcx_0_1_SHIFT (26U)
/*! di7_vcx_0_1 - Virtual channel extension for programmed data ID 7. */
#define CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di7_vcx_0_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di7_vcx_0_1_SHIFT)) & CAMERA_MIPI_CSI2_DATA_IDS_VC_2_di7_vcx_0_1_MASK)
/*! @} */

/*! @name PHY_SHUTDOWNZ - PHY Shutdown. */
/*! @{ */

#define CAMERA_MIPI_CSI2_PHY_SHUTDOWNZ_phy_shutdownz_MASK (0x1U)
#define CAMERA_MIPI_CSI2_PHY_SHUTDOWNZ_phy_shutdownz_SHIFT (0U)
/*! phy_shutdownz - Shutdown input.
 *  0b0..Enter power down mode.
 *  0b1..Exit from power down mode.
 */
#define CAMERA_MIPI_CSI2_PHY_SHUTDOWNZ_phy_shutdownz(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_SHUTDOWNZ_phy_shutdownz_SHIFT)) & CAMERA_MIPI_CSI2_PHY_SHUTDOWNZ_phy_shutdownz_MASK)
/*! @} */

/*! @name DPHY_RSTZ - DPHY reset. */
/*! @{ */

#define CAMERA_MIPI_CSI2_DPHY_RSTZ_dphy_rstz_MASK (0x1U)
#define CAMERA_MIPI_CSI2_DPHY_RSTZ_dphy_rstz_SHIFT (0U)
/*! dphy_rstz - PHY reset.
 *  0b0..Put PHY in reset.
 *  0b1..Release PHY from reset.
 */
#define CAMERA_MIPI_CSI2_DPHY_RSTZ_dphy_rstz(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_DPHY_RSTZ_dphy_rstz_SHIFT)) & CAMERA_MIPI_CSI2_DPHY_RSTZ_dphy_rstz_MASK)
/*! @} */

/*! @name PHY_RX - RX PHY status. */
/*! @{ */

#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_0_SHIFT (0U)
/*! phy_rxulpsesc_0 - Lane module 0 has entered the Ultra Low Power mode.
 *  0b0..Data lane is not in ULPM.
 *  0b1..Data lane has entered ULPM.
 */
#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_0_SHIFT)) & CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_0_MASK)

#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_1_SHIFT (1U)
/*! phy_rxulpsesc_1 - Lane module 1 has entered the Ultra Low Power mode
 *  0b0..Data lane is not in ULPM.
 *  0b1..Data lane has entered ULPM.
 */
#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_1_SHIFT)) & CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_1_MASK)

#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_2_SHIFT (2U)
/*! phy_rxulpsesc_2 - Lane module 2 has entered the Ultra Low Power mode
 *  0b0..Data lane is not in ULPM.
 *  0b1..Data lane has entered ULPM.
 */
#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_2_SHIFT)) & CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_2_MASK)

#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_3_SHIFT (3U)
/*! phy_rxulpsesc_3 - Lane module 3 has entered the Ultra Low Power mode
 *  0b0..Data lane is not in ULPM.
 *  0b1..Data lane has entered ULPM.
 */
#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_3_SHIFT)) & CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsesc_3_MASK)

#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsclknot_MASK (0x10000U)
#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsclknot_SHIFT (16U)
/*! phy_rxulpsclknot - Indicates that D-PHY Clock Lane module has entered the Ultra Low Power state.
 *  0b0..Clock lane is detected in ULPM.
 *  0b1..Clock lane is not in ULPM.
 */
#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsclknot(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsclknot_SHIFT)) & CAMERA_MIPI_CSI2_PHY_RX_phy_rxulpsclknot_MASK)

#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxclkactivehs_MASK (0x20000U)
#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxclkactivehs_SHIFT (17U)
/*! phy_rxclkactivehs - Indicates that D-PHY clock lane is actively receiving a DDR clock
 *  0b0..No clock signal is received in the clock lane.
 *  0b1..High-speed clock signal is received in clock lane.
 */
#define CAMERA_MIPI_CSI2_PHY_RX_phy_rxclkactivehs(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_RX_phy_rxclkactivehs_SHIFT)) & CAMERA_MIPI_CSI2_PHY_RX_phy_rxclkactivehs_MASK)
/*! @} */

/*! @name PHY_STOPSTATE - STOPSTATE PHY status. */
/*! @{ */

#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_0_SHIFT (0U)
/*! phy_stopstatedata_0 - Data lane 0 in Stop state.
 *  0b0..Data lane is not in Stop state.
 *  0b1..Data lane is in Stop state.
 */
#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_0_SHIFT)) & CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_0_MASK)

#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_1_SHIFT (1U)
/*! phy_stopstatedata_1 - Data lane 1 in Stop state
 *  0b0..Data lane is not in Stop state.
 *  0b1..Data lane is in Stop state.
 */
#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_1_SHIFT)) & CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_1_MASK)

#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_2_SHIFT (2U)
/*! phy_stopstatedata_2 - Data lane 2 in Stop state
 *  0b0..Data lane is not in Stop state.
 *  0b1..Data lane is in Stop state.
 */
#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_2_SHIFT)) & CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_2_MASK)

#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_3_SHIFT (3U)
/*! phy_stopstatedata_3 - Data lane 3 in Stop state
 *  0b0..Data lane is not in Stop state.
 *  0b1..Data lane is in Stop state.
 */
#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_3_SHIFT)) & CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstatedata_3_MASK)

#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstateclk_MASK (0x10000U)
#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstateclk_SHIFT (16U)
/*! phy_stopstateclk - D-PHY Clock lane in Stop state
 *  0b0..Clock lane is not in Stop state.
 *  0b1..Clock lane is in Stop state.
 */
#define CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstateclk(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstateclk_SHIFT)) & CAMERA_MIPI_CSI2_PHY_STOPSTATE_phy_stopstateclk_MASK)
/*! @} */

/*! @name PHY_TEST_CTRL0 - D-PHY Test and Control interface 0. */
/*! @{ */

#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL0_phy_testclr_MASK (0x1U)
#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL0_phy_testclr_SHIFT (0U)
/*! phy_testclr - Performs vendor specific interface initialization. */
#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL0_phy_testclr(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_TEST_CTRL0_phy_testclr_SHIFT)) & CAMERA_MIPI_CSI2_PHY_TEST_CTRL0_phy_testclr_MASK)

#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL0_phy_testclk_MASK (0x2U)
#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL0_phy_testclk_SHIFT (1U)
/*! phy_testclk - Clock to capture testdin bus contents into the module, with testen signal controlling the operation selection. */
#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL0_phy_testclk(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_TEST_CTRL0_phy_testclk_SHIFT)) & CAMERA_MIPI_CSI2_PHY_TEST_CTRL0_phy_testclk_MASK)
/*! @} */

/*! @name PHY_TEST_CTRL1 - D-PHY Test and Control interface 1. */
/*! @{ */

#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testdin_MASK (0xFFU)
#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testdin_SHIFT (0U)
/*! phy_testdin - Test interface 8-bit data input for programming internal registers and accessing test functionalities. */
#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testdin(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testdin_SHIFT)) & CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testdin_MASK)

#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testdout_MASK (0xFF00U)
#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testdout_SHIFT (8U)
/*! phy_testdout - Vendor-specific 8-bit data output for reading data and other probing functionalities. */
#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testdout(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testdout_SHIFT)) & CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testdout_MASK)

#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testen_MASK (0x10000U)
#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testen_SHIFT (16U)
/*! phy_testen - Data write on the rising edge of TESTCLK or address write on the falling edge of TESTCLK
 *  0b0..Configures a data write operation on the rising edge of TESTCLK.
 *  0b1..Configures an address write operation on the falling edge of TESTCLK
 */
#define CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testen(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testen_SHIFT)) & CAMERA_MIPI_CSI2_PHY_TEST_CTRL1_phy_testen_MASK)
/*! @} */

/*! @name VC_EXTENSION - Virtual Channel Extension. */
/*! @{ */

#define CAMERA_MIPI_CSI2_VC_EXTENSION_vcx_MASK   (0x1U)
#define CAMERA_MIPI_CSI2_VC_EXTENSION_vcx_SHIFT  (0U)
/*! vcx - Virtual channel extension
 *  0b0..Virtual channel extension is enabled.
 *  0b1..Legacy mode. Virtual channel extension is disabled.
 */
#define CAMERA_MIPI_CSI2_VC_EXTENSION_vcx(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_VC_EXTENSION_vcx_SHIFT)) & CAMERA_MIPI_CSI2_VC_EXTENSION_vcx_MASK)
/*! @} */

/*! @name PHY_CAL - PHY Calibration. */
/*! @{ */

#define CAMERA_MIPI_CSI2_PHY_CAL_rxskewcalhs_MASK (0x1U)
#define CAMERA_MIPI_CSI2_PHY_CAL_rxskewcalhs_SHIFT (0U)
/*! rxskewcalhs - A low-to-high transition on rxskewcalhs signal means that the PHY has initiated the de-skew calibration.
 *  0b0..No calibration.
 *  0b1..PHY has initiated the de-skew calibration.
 */
#define CAMERA_MIPI_CSI2_PHY_CAL_rxskewcalhs(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_PHY_CAL_rxskewcalhs_SHIFT)) & CAMERA_MIPI_CSI2_PHY_CAL_rxskewcalhs_MASK)
/*! @} */

/*! @name INT_ST_PHY_FATAL - Fatal interruption caused by PHY. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_0_SHIFT (0U)
/*! phy_errsotsynchs_0 - Start of transmission error on data lane 0 (no synchronization achieved).
 *  0b0..No error
 *  0b1..Start of transmission error on data lane 0
 */
#define CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_0_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_0_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_1_SHIFT (1U)
/*! phy_errsotsynchs_1 - Start of transmission error on data lane 1 (no synchronization achieved)
 *  0b0..No error
 *  0b1..Start of transmission error on data lane 1
 */
#define CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_1_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_1_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_2_SHIFT (2U)
/*! phy_errsotsynchs_2 - Start of transmission error on data lane 2 (no synchronization achieved)
 *  0b0..No error
 *  0b1..Start of transmission error on data lane 2
 */
#define CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_2_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_2_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_3_SHIFT (3U)
/*! phy_errsotsynchs_3 - Start of transmission error on data lane 3 (no synchronization achieved)
 *  0b0..No error
 *  0b1..Start of transmission error on data lane 3
 */
#define CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_3_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PHY_FATAL_phy_errsotsynchs_3_MASK)
/*! @} */

/*! @name INT_MSK_PHY_FATAL - Mask for fatal interruption caused by PHY. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_0_SHIFT (0U)
/*! mask_phy_errsotsynchs_0 - Mask for phy_errsotsynchs_0.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_0_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_0_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_1_SHIFT (1U)
/*! mask_phy_errsotsynchs_1 - Mask for phy_errsotsynchs_1
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_1_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_1_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_2_SHIFT (2U)
/*! mask_phy_errsotsynchs_2 - Mask for phy_errsotsynchs_2
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_2_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_2_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_3_SHIFT (3U)
/*! mask_phy_errsotsynchs_3 - Mask for phy_errsotsynchs_3
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_3_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PHY_FATAL_mask_phy_errsotsynchs_3_MASK)
/*! @} */

/*! @name INT_FORCE_PHY_FATAL - Force for fatal interruption caused by PHY. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_0_SHIFT (0U)
/*! force_phy_errsotsynchs_0 - Force phy_errsotsynchs_0.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_0_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_0_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_1_SHIFT (1U)
/*! force_phy_errsotsynchs_1 - Force phy_errsotsynchs_1
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_1_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_1_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_2_SHIFT (2U)
/*! force_phy_errsotsynchs_2 - Force phy_errsotsynchs_2
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_2_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_2_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_3_SHIFT (3U)
/*! force_phy_errsotsynchs_3 - Force phy_errsotsynchs_3
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_3_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PHY_FATAL_force_phy_errsotsynchs_3_MASK)
/*! @} */

/*! @name INT_ST_PKT_FATAL - Fatal interruption caused during Packet Construction. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_ST_PKT_FATAL_err_ecc_double_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_ST_PKT_FATAL_err_ecc_double_SHIFT (0U)
/*! err_ecc_double - Header ECC contains at least 2 errors, unrecoverable.
 *  0b0..No error.
 *  0b1..Header ECC contains at least 2 errors, unrecoverable.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PKT_FATAL_err_ecc_double(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PKT_FATAL_err_ecc_double_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PKT_FATAL_err_ecc_double_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PKT_FATAL_shorter_payload_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_ST_PKT_FATAL_shorter_payload_SHIFT (1U)
/*! shorter_payload - Reported greater WC than received, unrecoverable.
 *  0b0..No error.
 *  0b1..Reported greater Word Count than received, unrecoverable.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PKT_FATAL_shorter_payload(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PKT_FATAL_shorter_payload_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PKT_FATAL_shorter_payload_MASK)
/*! @} */

/*! @name INT_MSK_PKT_FATAL - Mask for fatal interruption caused during Packet Construction. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_MSK_PKT_FATAL_mask_err_ecc_double_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_MSK_PKT_FATAL_mask_err_ecc_double_SHIFT (0U)
/*! mask_err_ecc_double - Mask for err_ecc_double.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PKT_FATAL_mask_err_ecc_double(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PKT_FATAL_mask_err_ecc_double_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PKT_FATAL_mask_err_ecc_double_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PKT_FATAL_mask_shorter_payload_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_MSK_PKT_FATAL_mask_shorter_payload_SHIFT (1U)
/*! mask_shorter_payload - Mask for shorter_payload.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PKT_FATAL_mask_shorter_payload(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PKT_FATAL_mask_shorter_payload_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PKT_FATAL_mask_shorter_payload_MASK)
/*! @} */

/*! @name INT_FORCE_PKT_FATAL - Force for fatal interruption caused during Packet Construction. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_FORCE_PKT_FATAL_force_err_ecc_double_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PKT_FATAL_force_err_ecc_double_SHIFT (0U)
/*! force_err_ecc_double - Force err_ecc_double.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PKT_FATAL_force_err_ecc_double(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PKT_FATAL_force_err_ecc_double_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PKT_FATAL_force_err_ecc_double_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PKT_FATAL_force_shorter_payload_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PKT_FATAL_force_shorter_payload_SHIFT (1U)
/*! force_shorter_payload - Force shorter_payload.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PKT_FATAL_force_shorter_payload(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PKT_FATAL_force_shorter_payload_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PKT_FATAL_force_shorter_payload_MASK)
/*! @} */

/*! @name INT_ST_PHY - Interruption caused by PHY. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_0_SHIFT (0U)
/*! phy_errsoths_0 - Start of transmission error on data lane 0 (synchronization can still be achieved).
 *  0b0..No error
 *  0b1..Start of transmission error on data lane 0
 */
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_0_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_0_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_1_SHIFT (1U)
/*! phy_errsoths_1 - Start of transmission error on data lane 1 (synchronization can still be achieved)
 *  0b0..No error
 *  0b1..Start of transmission error on data lane 1
 */
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_1_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_1_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_2_SHIFT (2U)
/*! phy_errsoths_2 - Start of transmission error on data lane 2 (synchronization can still be achieved)
 *  0b0..No error
 *  0b1..Start of transmission error on data lane 2
 */
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_2_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_2_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_3_SHIFT (3U)
/*! phy_errsoths_3 - Start of transmission error on data lane 3 (synchronization can still be achieved)
 *  0b0..No error
 *  0b1..Start of transmission error on data lane 3
 */
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_3_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PHY_phy_errsoths_3_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_0_MASK (0x10000U)
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_0_SHIFT (16U)
/*! phy_erresc_0 - Escape Entry Error on data lane 0.
 *  0b0..No error
 *  0b1..Escape entry error on data lane 0
 */
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_0_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_0_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_1_MASK (0x20000U)
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_1_SHIFT (17U)
/*! phy_erresc_1 - Escape Entry Error on data lane 1
 *  0b0..No error
 *  0b1..Escape entry error on data lane 1
 */
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_1_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_1_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_2_MASK (0x40000U)
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_2_SHIFT (18U)
/*! phy_erresc_2 - Escape Entry Error on data lane 2
 *  0b0..No error
 *  0b1..Escape entry error on data lane 2
 */
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_2_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_2_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_3_MASK (0x80000U)
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_3_SHIFT (19U)
/*! phy_erresc_3 - Escape Entry Error on data lane 3
 *  0b0..No error
 *  0b1..Escape entry error on data lane 3
 */
#define CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_3_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PHY_phy_erresc_3_MASK)
/*! @} */

/*! @name INT_MSK_PHY - Mask for interruption caused by PHY. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_0_SHIFT (0U)
/*! mask_phy_errsoths_0 - Mask for phy_errsoths_0.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_0_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_0_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_1_SHIFT (1U)
/*! mask_phy_errsoths_1 - Mask for phy_errsoths_1
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_1_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_1_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_2_SHIFT (2U)
/*! mask_phy_errsoths_2 - Mask for phy_errsoths_2
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_2_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_2_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_3_SHIFT (3U)
/*! mask_phy_errsoths_3 - Mask for phy_errsoths_3
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_3_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_errsoths_3_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_0_MASK (0x10000U)
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_0_SHIFT (16U)
/*! mask_phy_erresc_0 - Mask for phy_erresc_0.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_0_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_0_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_1_MASK (0x20000U)
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_1_SHIFT (17U)
/*! mask_phy_erresc_1 - Mask for phy_erresc_1
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_1_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_1_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_2_MASK (0x40000U)
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_2_SHIFT (18U)
/*! mask_phy_erresc_2 - Mask for phy_erresc_2
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_2_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_2_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_3_MASK (0x80000U)
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_3_SHIFT (19U)
/*! mask_phy_erresc_3 - Mask for phy_erresc_3
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_3_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PHY_mask_phy_erresc_3_MASK)
/*! @} */

/*! @name INT_FORCE_PHY - Force for interruption caused by PHY. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_0_SHIFT (0U)
/*! force_phy_errsoths_0 - Force phy_errsoths_0.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_0_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_0_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_1_SHIFT (1U)
/*! force_phy_errsoths_1 - Force phy_errsoths_1
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_1_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_1_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_2_SHIFT (2U)
/*! force_phy_errsoths_2 - Force phy_errsoths_2
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_2_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_2_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_3_SHIFT (3U)
/*! force_phy_errsoths_3 - Force phy_errsoths_3
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_3_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_errsoths_3_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_0_MASK (0x10000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_0_SHIFT (16U)
/*! force_phy_erresc_0 - Force phy_erresc_0
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_0_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_0_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_1_MASK (0x20000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_1_SHIFT (17U)
/*! force_phy_erresc_1 - Force phy_erresc_1
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_1_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_1_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_2_MASK (0x40000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_2_SHIFT (18U)
/*! force_phy_erresc_2 - Force phy_erresc_2
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_2_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_2_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_3_MASK (0x80000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_3_SHIFT (19U)
/*! force_phy_erresc_3 - Force phy_erresc_3
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_3_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PHY_force_phy_erresc_3_MASK)
/*! @} */

/*! @name INT_ST_LINE - Interruption occurred during Line construction. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di0_SHIFT (0U)
/*! err_l_bndry_match_di0 - Error matching line start with line end for vc0 and dt0
 *  0b0..No error.
 *  0b1..Line start and line end mismatch error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di0_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di0_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di1_SHIFT (1U)
/*! err_l_bndry_match_di1 - Error matching line start with line end for vc1 and dt1
 *  0b0..No error.
 *  0b1..Line start and line end mismatch error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di1_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di1_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di2_SHIFT (2U)
/*! err_l_bndry_match_di2 - Error matching line start with line end for vc2 and dt2
 *  0b0..No error.
 *  0b1..Line start and line end mismatch error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di2_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di2_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di3_SHIFT (3U)
/*! err_l_bndry_match_di3 - Error matching line start with line end for vc3 and dt3
 *  0b0..No error.
 *  0b1..Line start and line end mismatch error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di3_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di3_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di4_SHIFT (4U)
/*! err_l_bndry_match_di4 - Error matching line start with line end for vc4 and dt4
 *  0b0..No error.
 *  0b1..Line start and line end mismatch error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di4_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di4_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di5_SHIFT (5U)
/*! err_l_bndry_match_di5 - Error matching line start with line end for vc5 and dt5
 *  0b0..No error.
 *  0b1..Line start and line end mismatch error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di5_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di5_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di6_SHIFT (6U)
/*! err_l_bndry_match_di6 - Error matching line start with line end for vc6 and dt6
 *  0b0..No error.
 *  0b1..Line start and line end mismatch error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di6_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di6_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di7_SHIFT (7U)
/*! err_l_bndry_match_di7 - Error matching line start with line end for vc7 and dt7
 *  0b0..No error.
 *  0b1..Line start and line end mismatch error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di7_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_bndry_match_di7_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di0_MASK (0x10000U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di0_SHIFT (16U)
/*! err_l_seq_di0 - Error in the sequence of lines for vc0 and dt0
 *  0b0..No error.
 *  0b1..Line sequence error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di0_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di0_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di1_MASK (0x20000U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di1_SHIFT (17U)
/*! err_l_seq_di1 - Error in the sequence of lines for vc1 and dt1
 *  0b0..No error.
 *  0b1..Line sequence error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di1_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di1_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di2_MASK (0x40000U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di2_SHIFT (18U)
/*! err_l_seq_di2 - Error in the sequence of lines for vc2 and dt2
 *  0b0..No error.
 *  0b1..Line sequence error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di2_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di2_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di3_MASK (0x80000U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di3_SHIFT (19U)
/*! err_l_seq_di3 - Error in the sequence of lines for vc3 and dt3
 *  0b0..No error.
 *  0b1..Line sequence error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di3_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di3_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di4_MASK (0x100000U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di4_SHIFT (20U)
/*! err_l_seq_di4 - Error in the sequence of lines for vc4 and dt4
 *  0b0..No error.
 *  0b1..Line sequence error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di4_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di4_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di5_MASK (0x200000U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di5_SHIFT (21U)
/*! err_l_seq_di5 - Error in the sequence of lines for vc5 and dt5
 *  0b0..No error.
 *  0b1..Line sequence error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di5_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di5_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di6_MASK (0x400000U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di6_SHIFT (22U)
/*! err_l_seq_di6 - Error in the sequence of lines for vc6 and dt6
 *  0b0..No error.
 *  0b1..Line sequence error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di6_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di6_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di7_MASK (0x800000U)
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di7_SHIFT (23U)
/*! err_l_seq_di7 - Error in the sequence of lines for vc7 and dt7
 *  0b0..No error.
 *  0b1..Line sequence error occurred.
 */
#define CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di7_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_LINE_err_l_seq_di7_MASK)
/*! @} */

/*! @name INT_MSK_LINE - Mask for interruption occurred during Line construction. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di0_SHIFT (0U)
/*! mask_err_l_bndry_match_di0 - Mask for err_l_bndry_match_di0
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di0_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di0_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di1_SHIFT (1U)
/*! mask_err_l_bndry_match_di1 - Mask for err_l_bndry_match_di1
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di1_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di1_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di2_SHIFT (2U)
/*! mask_err_l_bndry_match_di2 - Mask for err_l_bndry_match_di2
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di2_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di2_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di3_SHIFT (3U)
/*! mask_err_l_bndry_match_di3 - Mask for err_l_bndry_match_di3
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di3_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di3_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di4_SHIFT (4U)
/*! mask_err_l_bndry_match_di4 - Mask for err_l_bndry_match_di4
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di4_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di4_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di5_SHIFT (5U)
/*! mask_err_l_bndry_match_di5 - Mask for err_l_bndry_match_di5
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di5_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di5_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di6_SHIFT (6U)
/*! mask_err_l_bndry_match_di6 - Mask for err_l_bndry_match_di6
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di6_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di6_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di7_SHIFT (7U)
/*! mask_err_l_bndry_match_di7 - Mask for err_l_bndry_match_di7
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di7_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_bndry_match_di7_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di0_MASK (0x10000U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di0_SHIFT (16U)
/*! mask_err_l_seq_di0 - Mask for err_l_seq_di0
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di0_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di0_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di1_MASK (0x20000U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di1_SHIFT (17U)
/*! mask_err_l_seq_di1 - Mask for err_l_seq_di1
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di1_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di1_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di2_MASK (0x40000U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di2_SHIFT (18U)
/*! mask_err_l_seq_di2 - Mask for err_l_seq_di2
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di2_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di2_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di3_MASK (0x80000U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di3_SHIFT (19U)
/*! mask_err_l_seq_di3 - Mask for err_l_seq_di3
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di3_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di3_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di4_MASK (0x100000U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di4_SHIFT (20U)
/*! mask_err_l_seq_di4 - Mask for err_l_seq_di4
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di4_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di4_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di5_MASK (0x200000U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di5_SHIFT (21U)
/*! mask_err_l_seq_di5 - Mask for err_l_seq_di5
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di5_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di5_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di6_MASK (0x400000U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di6_SHIFT (22U)
/*! mask_err_l_seq_di6 - Mask for err_l_seq_di6
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di6_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di6_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di7_MASK (0x800000U)
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di7_SHIFT (23U)
/*! mask_err_l_seq_di7 - Mask for err_l_seq_di7
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di7_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_LINE_mask_err_l_seq_di7_MASK)
/*! @} */

/*! @name INT_FORCE_LINE - Force for interruption occurred during Line construction. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di0_SHIFT (0U)
/*! force_err_l_bndry_match_di0 - Force err_l_bndry_match_di0
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di0_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di0_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di1_SHIFT (1U)
/*! force_err_l_bndry_match_di1 - Force err_l_bndry_match_di1
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di1_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di1_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di2_SHIFT (2U)
/*! force_err_l_bndry_match_di2 - Force err_l_bndry_match_di2
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di2_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di2_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di3_SHIFT (3U)
/*! force_err_l_bndry_match_di3 - Force err_l_bndry_match_di3
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di3_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di3_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di4_SHIFT (4U)
/*! force_err_l_bndry_match_di4 - Force err_l_bndry_match_di4
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di4_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di4_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di5_SHIFT (5U)
/*! force_err_l_bndry_match_di5 - Force err_l_bndry_match_di5
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di5_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di5_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di6_SHIFT (6U)
/*! force_err_l_bndry_match_di6 - Force err_l_bndry_match_di6
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di6_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di6_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di7_SHIFT (7U)
/*! force_err_l_bndry_match_di7 - Force err_l_bndry_match_di7
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di7_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_bndry_match_di7_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di0_MASK (0x10000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di0_SHIFT (16U)
/*! force_err_l_seq_di0 - Force err_l_seq_di0
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di0_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di0_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di1_MASK (0x20000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di1_SHIFT (17U)
/*! force_err_l_seq_di1 - Force err_l_seq_di1
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di1_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di1_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di2_MASK (0x40000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di2_SHIFT (18U)
/*! force_err_l_seq_di2 - Force err_l_seq_di2
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di2_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di2_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di3_MASK (0x80000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di3_SHIFT (19U)
/*! force_err_l_seq_di3 - Force err_l_seq_di3
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di3_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di3_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di4_MASK (0x100000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di4_SHIFT (20U)
/*! force_err_l_seq_di4 - Force err_l_seq_di4
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di4_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di4_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di5_MASK (0x200000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di5_SHIFT (21U)
/*! force_err_l_seq_di5 - Force err_l_seq_di5
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di5_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di5_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di6_MASK (0x400000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di6_SHIFT (22U)
/*! force_err_l_seq_di6 - Force err_l_seq_di6
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di6_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di6_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di7_MASK (0x800000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di7_SHIFT (23U)
/*! force_err_l_seq_di7 - Force err_l_seq_di7
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di7_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_LINE_force_err_l_seq_di7_MASK)
/*! @} */

/*! @name INT_ST_BNDRY_FRAME_FATAL - Fatal Interruption caused by Frame Boundaries. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0_SHIFT (0U)
/*! err_f_bndry_match_vc0 - Error matching Frame Start with Frame End for virtual channel 0.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1_SHIFT (1U)
/*! err_f_bndry_match_vc1 - Error matching Frame Start with Frame End for virtual channel 1.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2_SHIFT (2U)
/*! err_f_bndry_match_vc2 - Error matching Frame Start with Frame End for virtual channel 2.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3_SHIFT (3U)
/*! err_f_bndry_match_vc3 - Error matching Frame Start with Frame End for virtual channel 3.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4_SHIFT (4U)
/*! err_f_bndry_match_vc4 - Error matching Frame Start with Frame End for virtual channel 4.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5_SHIFT (5U)
/*! err_f_bndry_match_vc5 - Error matching Frame Start with Frame End for virtual channel 5.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6_SHIFT (6U)
/*! err_f_bndry_match_vc6 - Error matching Frame Start with Frame End for virtual channel 6.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7_SHIFT (7U)
/*! err_f_bndry_match_vc7 - Error matching Frame Start with Frame End for virtual channel 7.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8_SHIFT (8U)
/*! err_f_bndry_match_vc8 - Error matching Frame Start with Frame End for virtual channel 8.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9_SHIFT (9U)
/*! err_f_bndry_match_vc9 - Error matching Frame Start with Frame End for virtual channel 9.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10_SHIFT (10U)
/*! err_f_bndry_match_vc10 - Error matching Frame Start with Frame End for virtual channel 10.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11_SHIFT (11U)
/*! err_f_bndry_match_vc11 - Error matching Frame Start with Frame End for virtual channel 11.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12_SHIFT (12U)
/*! err_f_bndry_match_vc12 - Error matching Frame Start with Frame End for virtual channel 12.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13_SHIFT (13U)
/*! err_f_bndry_match_vc13 - Error matching Frame Start with Frame End for virtual channel 13.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14_SHIFT (14U)
/*! err_f_bndry_match_vc14 - Error matching Frame Start with Frame End for virtual channel 14.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15_SHIFT (15U)
/*! err_f_bndry_match_vc15 - Error matching Frame Start with Frame End for virtual channel 15.
 *  0b0..No error.
 *  0b1..Matching frame start with frame end error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15_MASK)
/*! @} */

/*! @name INT_MSK_BNDRY_FRAME_FATAL - Mask for fatal interruption caused by Frame Boundaries. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0_SHIFT (0U)
/*! err_f_bndry_match_vc0 - Mask for err_f_bndry_match_vc0.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1_SHIFT (1U)
/*! err_f_bndry_match_vc1 - Mask for err_f_bndry_match_vc1.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2_SHIFT (2U)
/*! err_f_bndry_match_vc2 - Mask for err_f_bndry_match_vc2.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3_SHIFT (3U)
/*! err_f_bndry_match_vc3 - Mask for err_f_bndry_match_vc3.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4_SHIFT (4U)
/*! err_f_bndry_match_vc4 - Mask for err_f_bndry_match_vc4.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5_SHIFT (5U)
/*! err_f_bndry_match_vc5 - Mask for err_f_bndry_match_vc5.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6_SHIFT (6U)
/*! err_f_bndry_match_vc6 - Mask for err_f_bndry_match_vc6.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7_SHIFT (7U)
/*! err_f_bndry_match_vc7 - Mask for err_f_bndry_match_vc7.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8_SHIFT (8U)
/*! err_f_bndry_match_vc8 - Mask for err_f_bndry_match_vc8.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9_SHIFT (9U)
/*! err_f_bndry_match_vc9 - Mask for err_f_bndry_match_vc9.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10_SHIFT (10U)
/*! err_f_bndry_match_vc10 - Mask for err_f_bndry_match_vc10.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11_SHIFT (11U)
/*! err_f_bndry_match_vc11 - Mask for err_f_bndry_match_vc11.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12_SHIFT (12U)
/*! err_f_bndry_match_vc12 - Mask for err_f_bndry_match_vc12.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13_SHIFT (13U)
/*! err_f_bndry_match_vc13 - Mask for err_f_bndry_match_vc13.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14_SHIFT (14U)
/*! err_f_bndry_match_vc14 - Mask for err_f_bndry_match_vc14.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15_SHIFT (15U)
/*! err_f_bndry_match_vc15 - Mask for err_f_bndry_match_vc15.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15_MASK)
/*! @} */

/*! @name INT_FORCE_BNDRY_FRAME_FATAL - Force for fatal interruption caused by Frame Boundaries. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0_SHIFT (0U)
/*! err_f_bndry_match_vc0 - Force err_f_bndry_match_vc0.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1_SHIFT (1U)
/*! err_f_bndry_match_vc1 - Force err_f_bndry_match_vc1.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2_SHIFT (2U)
/*! err_f_bndry_match_vc2 - Force err_f_bndry_match_vc2.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3_SHIFT (3U)
/*! err_f_bndry_match_vc3 - Force err_f_bndry_match_vc3.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4_SHIFT (4U)
/*! err_f_bndry_match_vc4 - Force err_f_bndry_match_vc4.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5_SHIFT (5U)
/*! err_f_bndry_match_vc5 - Force err_f_bndry_match_vc5.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6_SHIFT (6U)
/*! err_f_bndry_match_vc6 - Force err_f_bndry_match_vc6.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7_SHIFT (7U)
/*! err_f_bndry_match_vc7 - Force err_f_bndry_match_vc7.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8_SHIFT (8U)
/*! err_f_bndry_match_vc8 - Force err_f_bndry_match_vc8.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9_SHIFT (9U)
/*! err_f_bndry_match_vc9 - Force err_f_bndry_match_vc9.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10_SHIFT (10U)
/*! err_f_bndry_match_vc10 - Force err_f_bndry_match_vc10.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11_SHIFT (11U)
/*! err_f_bndry_match_vc11 - Force err_f_bndry_match_vc11.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12_SHIFT (12U)
/*! err_f_bndry_match_vc12 - Force err_f_bndry_match_vc12.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13_SHIFT (13U)
/*! err_f_bndry_match_vc13 - Force err_f_bndry_match_vc13.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14_SHIFT (14U)
/*! err_f_bndry_match_vc14 - Force err_f_bndry_match_vc14.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15_SHIFT (15U)
/*! err_f_bndry_match_vc15 - Force err_f_bndry_match_vc15.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_BNDRY_FRAME_FATAL_err_f_bndry_match_vc15_MASK)
/*! @} */

/*! @name INT_ST_SEQ_FRAME_FATAL - Fatal Interruption caused by Frame Sequence. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc0_SHIFT (0U)
/*! err_f_seq_vc0 - Incorrect Frame sequence detected in virtual channel 0.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc1_SHIFT (1U)
/*! err_f_seq_vc1 - Incorrect Frame sequence detected in virtual channel 1.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc2_SHIFT (2U)
/*! err_f_seq_vc2 - Incorrect Frame sequence detected in virtual channel 2.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc3_SHIFT (3U)
/*! err_f_seq_vc3 - Incorrect Frame sequence detected in virtual channel 3.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc4_SHIFT (4U)
/*! err_f_seq_vc4 - Incorrect Frame sequence detected in virtual channel 4.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc5_SHIFT (5U)
/*! err_f_seq_vc5 - Incorrect Frame sequence detected in virtual channel 5.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc6_SHIFT (6U)
/*! err_f_seq_vc6 - Incorrect Frame sequence detected in virtual channel 6.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc7_SHIFT (7U)
/*! err_f_seq_vc7 - Incorrect Frame sequence detected in virtual channel 7.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc8_SHIFT (8U)
/*! err_f_seq_vc8 - Incorrect Frame sequence detected in virtual channel 8.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc9_SHIFT (9U)
/*! err_f_seq_vc9 - Incorrect Frame sequence detected in virtual channel 9.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc10_SHIFT (10U)
/*! err_f_seq_vc10 - Incorrect Frame sequence detected in virtual channel 10.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc11_SHIFT (11U)
/*! err_f_seq_vc11 - Incorrect Frame sequence detected in virtual channel 11.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc12_SHIFT (12U)
/*! err_f_seq_vc12 - Incorrect Frame sequence detected in virtual channel 12.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc13_SHIFT (13U)
/*! err_f_seq_vc13 - Incorrect Frame sequence detected in virtual channel 13.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc14_SHIFT (14U)
/*! err_f_seq_vc14 - Incorrect Frame sequence detected in virtual channel 14.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc15_SHIFT (15U)
/*! err_f_seq_vc15 - Incorrect Frame sequence detected in virtual channel 15.
 *  0b0..No error.
 *  0b1..Incorrect frame sequence error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_SEQ_FRAME_FATAL_err_f_seq_vc15_MASK)
/*! @} */

/*! @name INT_MSK_SEQ_FRAME_FATAL - Mask for fatal interruption caused by Frame Sequence. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc0_SHIFT (0U)
/*! err_f_seq_vc0 - Mask for err_f_seq_vc0.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc1_SHIFT (1U)
/*! err_f_seq_vc1 - Mask for err_f_seq_vc1.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc2_SHIFT (2U)
/*! err_f_seq_vc2 - Mask for err_f_seq_vc2.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc3_SHIFT (3U)
/*! err_f_seq_vc3 - Mask for err_f_seq_vc3.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc4_SHIFT (4U)
/*! err_f_seq_vc4 - Mask for err_f_seq_vc4.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc5_SHIFT (5U)
/*! err_f_seq_vc5 - Mask for err_f_seq_vc5.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc6_SHIFT (6U)
/*! err_f_seq_vc6 - Mask for err_f_seq_vc6.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc7_SHIFT (7U)
/*! err_f_seq_vc7 - Mask for err_f_seq_vc7.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc8_SHIFT (8U)
/*! err_f_seq_vc8 - Mask for err_f_seq_vc8.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc9_SHIFT (9U)
/*! err_f_seq_vc9 - Mask for err_f_seq_vc9.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc10_SHIFT (10U)
/*! err_f_seq_vc10 - Mask for err_f_seq_vc10.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc11_SHIFT (11U)
/*! err_f_seq_vc11 - Mask for err_f_seq_vc11.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc12_SHIFT (12U)
/*! err_f_seq_vc12 - Mask for err_f_seq_vc12.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc13_SHIFT (13U)
/*! err_f_seq_vc13 - Mask for err_f_seq_vc13.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc14_SHIFT (14U)
/*! err_f_seq_vc14 - Mask for err_f_seq_vc14.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc15_SHIFT (15U)
/*! err_f_seq_vc15 - Mask for err_f_seq_vc15.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_SEQ_FRAME_FATAL_err_f_seq_vc15_MASK)
/*! @} */

/*! @name INT_FORCE_SEQ_FRAME_FATAL - Force for fatal interruption caused by Frame Sequence. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc0_SHIFT (0U)
/*! err_f_seq_vc0 - Force err_f_seq_vc0.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc1_SHIFT (1U)
/*! err_f_seq_vc1 - Force err_f_seq_vc1.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc2_SHIFT (2U)
/*! err_f_seq_vc2 - Force err_f_seq_vc2.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc3_SHIFT (3U)
/*! err_f_seq_vc3 - Force err_f_seq_vc3.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc4_SHIFT (4U)
/*! err_f_seq_vc4 - Force err_f_seq_vc4.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc5_SHIFT (5U)
/*! err_f_seq_vc5 - Force err_f_seq_vc5.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc6_SHIFT (6U)
/*! err_f_seq_vc6 - Force err_f_seq_vc6.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc7_SHIFT (7U)
/*! err_f_seq_vc7 - Force err_f_seq_vc7.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc8_SHIFT (8U)
/*! err_f_seq_vc8 - Force err_f_seq_vc8.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc9_SHIFT (9U)
/*! err_f_seq_vc9 - Force err_f_seq_vc9.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc10_SHIFT (10U)
/*! err_f_seq_vc10 - Force err_f_seq_vc10.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc11_SHIFT (11U)
/*! err_f_seq_vc11 - Force err_f_seq_vc11.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc12_SHIFT (12U)
/*! err_f_seq_vc12 - Force err_f_seq_vc12.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc13_SHIFT (13U)
/*! err_f_seq_vc13 - Force err_f_seq_vc13.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc14_SHIFT (14U)
/*! err_f_seq_vc14 - Force err_f_seq_vc14.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc15_SHIFT (15U)
/*! err_f_seq_vc15 - Force err_f_seq_vc15.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_SEQ_FRAME_FATAL_err_f_seq_vc15_MASK)
/*! @} */

/*! @name INT_ST_CRC_FRAME_FATAL - Fatal Interruption caused by Frame CRC. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc0_SHIFT (0U)
/*! err_frame_data_vc0 - Last received Frame in virtual channel 0, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc1_SHIFT (1U)
/*! err_frame_data_vc1 - Last received Frame in virtual channel 1, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc2_SHIFT (2U)
/*! err_frame_data_vc2 - Last received Frame in virtual channel 2, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc3_SHIFT (3U)
/*! err_frame_data_vc3 - Last received Frame in virtual channel 3, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc4_SHIFT (4U)
/*! err_frame_data_vc4 - Last received Frame in virtual channel 4, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc5_SHIFT (5U)
/*! err_frame_data_vc5 - Last received Frame in virtual channel 5, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc6_SHIFT (6U)
/*! err_frame_data_vc6 - Last received Frame in virtual channel 6, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc7_SHIFT (7U)
/*! err_frame_data_vc7 - Last received Frame in virtual channel 7, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc8_SHIFT (8U)
/*! err_frame_data_vc8 - Last received Frame in virtual channel 8, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc9_SHIFT (9U)
/*! err_frame_data_vc9 - Last received Frame in virtual channel 9, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc10_SHIFT (10U)
/*! err_frame_data_vc10 - Last received Frame in virtual channel 10, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc11_SHIFT (11U)
/*! err_frame_data_vc11 - Last received Frame in virtual channel 11, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc12_SHIFT (12U)
/*! err_frame_data_vc12 - Last received Frame in virtual channel 12, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc13_SHIFT (13U)
/*! err_frame_data_vc13 - Last received Frame in virtual channel 13, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc14_SHIFT (14U)
/*! err_frame_data_vc14 - Last received Frame in virtual channel 14, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc15_SHIFT (15U)
/*! err_frame_data_vc15 - Last received Frame in virtual channel 15, had at least one CRC error.
 *  0b0..No error.
 *  0b1..Frame CRC error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_CRC_FRAME_FATAL_err_frame_data_vc15_MASK)
/*! @} */

/*! @name INT_MSK_CRC_FRAME_FATAL - Mask for fatal interruption caused by Frame CRC. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc0_SHIFT (0U)
/*! err_frame_data_vc0 - Mask for err_frame_data_vc0.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc1_SHIFT (1U)
/*! err_frame_data_vc1 - Mask for err_frame_data_vc1.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc2_SHIFT (2U)
/*! err_frame_data_vc2 - Mask for err_frame_data_vc2.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc3_SHIFT (3U)
/*! err_frame_data_vc3 - Mask for err_frame_data_vc3.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc4_SHIFT (4U)
/*! err_frame_data_vc4 - Mask for err_frame_data_vc4.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc5_SHIFT (5U)
/*! err_frame_data_vc5 - Mask for err_frame_data_vc5.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc6_SHIFT (6U)
/*! err_frame_data_vc6 - Mask for err_frame_data_vc6.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc7_SHIFT (7U)
/*! err_frame_data_vc7 - Mask for err_frame_data_vc7.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc8_SHIFT (8U)
/*! err_frame_data_vc8 - Mask for err_frame_data_vc8.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc9_SHIFT (9U)
/*! err_frame_data_vc9 - Mask for err_frame_data_vc9.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc10_SHIFT (10U)
/*! err_frame_data_vc10 - Mask for err_frame_data_vc10.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc11_SHIFT (11U)
/*! err_frame_data_vc11 - Mask for err_frame_data_vc11.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc12_SHIFT (12U)
/*! err_frame_data_vc12 - Mask for err_frame_data_vc12.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc13_SHIFT (13U)
/*! err_frame_data_vc13 - Mask for err_frame_data_vc13.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc14_SHIFT (14U)
/*! err_frame_data_vc14 - Mask for err_frame_data_vc14.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc15_SHIFT (15U)
/*! err_frame_data_vc15 - Mask for err_frame_data_vc15.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_CRC_FRAME_FATAL_err_frame_data_vc15_MASK)
/*! @} */

/*! @name INT_FORCE_CRC_FRAME_FATAL - Force for fatal interruption caused by Frame CRC. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc0_SHIFT (0U)
/*! err_frame_data_vc0 - Force err_frame_data_vc0.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc1_SHIFT (1U)
/*! err_frame_data_vc1 - Force err_frame_data_vc1.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc2_SHIFT (2U)
/*! err_frame_data_vc2 - Force err_frame_data_vc2.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc3_SHIFT (3U)
/*! err_frame_data_vc3 - Force err_frame_data_vc3.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc4_SHIFT (4U)
/*! err_frame_data_vc4 - Force err_frame_data_vc4.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc5_SHIFT (5U)
/*! err_frame_data_vc5 - Force err_frame_data_vc5.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc6_SHIFT (6U)
/*! err_frame_data_vc6 - Force err_frame_data_vc6.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc7_SHIFT (7U)
/*! err_frame_data_vc7 - Force err_frame_data_vc7.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc8_SHIFT (8U)
/*! err_frame_data_vc8 - Force err_frame_data_vc8.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc9_SHIFT (9U)
/*! err_frame_data_vc9 - Force err_frame_data_vc9.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc10_SHIFT (10U)
/*! err_frame_data_vc10 - Force err_frame_data_vc10.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc11_SHIFT (11U)
/*! err_frame_data_vc11 - Force err_frame_data_vc11.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc12_SHIFT (12U)
/*! err_frame_data_vc12 - Force err_frame_data_vc12.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc13_SHIFT (13U)
/*! err_frame_data_vc13 - Force err_frame_data_vc13.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc14_SHIFT (14U)
/*! err_frame_data_vc14 - Force err_frame_data_vc14.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc15_SHIFT (15U)
/*! err_frame_data_vc15 - Force err_frame_data_vc15.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_CRC_FRAME_FATAL_err_frame_data_vc15_MASK)
/*! @} */

/*! @name INT_ST_PLD_CRC_FATAL - Fatal Interruption caused by Payload CRC. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc0_SHIFT (0U)
/*! err_crc_vc0 - Payload Checksum error detected on virtual channel 0.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc1_SHIFT (1U)
/*! err_crc_vc1 - Payload Checksum error detected on virtual channel 1.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc2_SHIFT (2U)
/*! err_crc_vc2 - Payload Checksum error detected on virtual channel 2.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc3_SHIFT (3U)
/*! err_crc_vc3 - Payload Checksum error detected on virtual channel 3.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc4_SHIFT (4U)
/*! err_crc_vc4 - Payload Checksum error detected on virtual channel 4.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc5_SHIFT (5U)
/*! err_crc_vc5 - Payload Checksum error detected on virtual channel 5.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc6_SHIFT (6U)
/*! err_crc_vc6 - Payload Checksum error detected on virtual channel 6.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc7_SHIFT (7U)
/*! err_crc_vc7 - Payload Checksum error detected on virtual channel 7.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc8_SHIFT (8U)
/*! err_crc_vc8 - Payload Checksum error detected on virtual channel 8.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc9_SHIFT (9U)
/*! err_crc_vc9 - Payload Checksum error detected on virtual channel 9.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc10_SHIFT (10U)
/*! err_crc_vc10 - Payload Checksum error detected on virtual channel 10.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc11_SHIFT (11U)
/*! err_crc_vc11 - Payload Checksum error detected on virtual channel 11.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc12_SHIFT (12U)
/*! err_crc_vc12 - Payload Checksum error detected on virtual channel 12.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc13_SHIFT (13U)
/*! err_crc_vc13 - Payload Checksum error detected on virtual channel 13.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc14_SHIFT (14U)
/*! err_crc_vc14 - Payload Checksum error detected on virtual channel 14.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc15_SHIFT (15U)
/*! err_crc_vc15 - Payload Checksum error detected on virtual channel 15.
 *  0b0..No error.
 *  0b1..Payload checksum error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_PLD_CRC_FATAL_err_crc_vc15_MASK)
/*! @} */

/*! @name INT_MSK_PLD_CRC_FATAL - Mask for fatal interruption caused by Payload CRC. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc0_SHIFT (0U)
/*! err_crc_vc0 - Mask for err_crc_vc0.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc1_SHIFT (1U)
/*! err_crc_vc1 - Mask for err_crc_vc1.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc2_SHIFT (2U)
/*! err_crc_vc2 - Mask for err_crc_vc2.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc3_SHIFT (3U)
/*! err_crc_vc3 - Mask for err_crc_vc3.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc4_SHIFT (4U)
/*! err_crc_vc4 - Mask for err_crc_vc4.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc5_SHIFT (5U)
/*! err_crc_vc5 - Mask for err_crc_vc5.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc6_SHIFT (6U)
/*! err_crc_vc6 - Mask for err_crc_vc6.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc7_SHIFT (7U)
/*! err_crc_vc7 - Mask for err_crc_vc7.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc8_SHIFT (8U)
/*! err_crc_vc8 - Mask for err_crc_vc8.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc9_SHIFT (9U)
/*! err_crc_vc9 - Mask for err_crc_vc9.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc10_SHIFT (10U)
/*! err_crc_vc10 - Mask for err_crc_vc10.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc11_SHIFT (11U)
/*! err_crc_vc11 - Mask for err_crc_vc11.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc12_SHIFT (12U)
/*! err_crc_vc12 - Mask for err_crc_vc12.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc13_SHIFT (13U)
/*! err_crc_vc13 - Mask for err_crc_vc13.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc14_SHIFT (14U)
/*! err_crc_vc14 - Mask for err_crc_vc14.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc15_SHIFT (15U)
/*! err_crc_vc15 - Mask for err_crc_vc15.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_PLD_CRC_FATAL_err_crc_vc15_MASK)
/*! @} */

/*! @name INT_FORCE_PLD_CRC_FATAL - Force for fatal interruption caused by Payload CRC. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc0_SHIFT (0U)
/*! err_crc_vc0 - Force err_crc_vc0.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc1_SHIFT (1U)
/*! err_crc_vc1 - Force err_crc_vc1.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc2_SHIFT (2U)
/*! err_crc_vc2 - Force err_crc_vc2.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc3_SHIFT (3U)
/*! err_crc_vc3 - Force err_crc_vc3.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc4_SHIFT (4U)
/*! err_crc_vc4 - Force err_crc_vc4.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc5_SHIFT (5U)
/*! err_crc_vc5 - Force err_crc_vc5.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc6_SHIFT (6U)
/*! err_crc_vc6 - Force err_crc_vc6.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc7_SHIFT (7U)
/*! err_crc_vc7 - Force err_crc_vc7.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc8_SHIFT (8U)
/*! err_crc_vc8 - Force err_crc_vc8.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc9_SHIFT (9U)
/*! err_crc_vc9 - Force err_crc_vc9.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc10_SHIFT (10U)
/*! err_crc_vc10 - Force err_crc_vc10.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc11_SHIFT (11U)
/*! err_crc_vc11 - Force err_crc_vc11.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc12_SHIFT (12U)
/*! err_crc_vc12 - Force err_crc_vc12.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc13_SHIFT (13U)
/*! err_crc_vc13 - Force err_crc_vc13.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc14_SHIFT (14U)
/*! err_crc_vc14 - Force err_crc_vc14.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc15_SHIFT (15U)
/*! err_crc_vc15 - Force err_crc_vc15.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_PLD_CRC_FATAL_err_crc_vc15_MASK)
/*! @} */

/*! @name INT_ST_DATA_ID - Interruption caused by Data Type. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc0_SHIFT (0U)
/*! err_id_vc0 - Unrecognized or unimplemented data type detected in virtual channel 0.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc1_SHIFT (1U)
/*! err_id_vc1 - Unrecognized or unimplemented data type detected in virtual channel 1.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc2_SHIFT (2U)
/*! err_id_vc2 - Unrecognized or unimplemented data type detected in virtual channel 2.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc3_SHIFT (3U)
/*! err_id_vc3 - Unrecognized or unimplemented data type detected in virtual channel 3.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc4_SHIFT (4U)
/*! err_id_vc4 - Unrecognized or unimplemented data type detected in virtual channel 4.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc5_SHIFT (5U)
/*! err_id_vc5 - Unrecognized or unimplemented data type detected in virtual channel 5.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc6_SHIFT (6U)
/*! err_id_vc6 - Unrecognized or unimplemented data type detected in virtual channel 6.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc7_SHIFT (7U)
/*! err_id_vc7 - Unrecognized or unimplemented data type detected in virtual channel 7.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc8_SHIFT (8U)
/*! err_id_vc8 - Unrecognized or unimplemented data type detected in virtual channel 8.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc9_SHIFT (9U)
/*! err_id_vc9 - Unrecognized or unimplemented data type detected in virtual channel 9.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc10_SHIFT (10U)
/*! err_id_vc10 - Unrecognized or unimplemented data type detected in virtual channel 10.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc11_SHIFT (11U)
/*! err_id_vc11 - Unrecognized or unimplemented data type detected in virtual channel 11.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc12_SHIFT (12U)
/*! err_id_vc12 - Unrecognized or unimplemented data type detected in virtual channel 12.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc13_SHIFT (13U)
/*! err_id_vc13 - Unrecognized or unimplemented data type detected in virtual channel 13.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc14_SHIFT (14U)
/*! err_id_vc14 - Unrecognized or unimplemented data type detected in virtual channel 14.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc15_SHIFT (15U)
/*! err_id_vc15 - Unrecognized or unimplemented data type detected in virtual channel 15.
 *  0b0..No error.
 *  0b1..Unrecognized or unimplemented data type error is detected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_DATA_ID_err_id_vc15_MASK)
/*! @} */

/*! @name INT_MSK_DATA_ID - Mask for interruption caused by Data Type. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc0_SHIFT (0U)
/*! err_id_vc0 - Mask for err_id_vc0.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc1_SHIFT (1U)
/*! err_id_vc1 - Mask for err_id_vc1.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc2_SHIFT (2U)
/*! err_id_vc2 - Mask for err_id_vc2.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc3_SHIFT (3U)
/*! err_id_vc3 - Mask for err_id_vc3.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc4_SHIFT (4U)
/*! err_id_vc4 - Mask for err_id_vc4.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc5_SHIFT (5U)
/*! err_id_vc5 - Mask for err_id_vc5.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc6_SHIFT (6U)
/*! err_id_vc6 - Mask for err_id_vc6.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc7_SHIFT (7U)
/*! err_id_vc7 - Mask for err_id_vc7.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc8_SHIFT (8U)
/*! err_id_vc8 - Mask for err_id_vc8.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc9_SHIFT (9U)
/*! err_id_vc9 - Mask for err_id_vc9.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc10_SHIFT (10U)
/*! err_id_vc10 - Mask for err_id_vc10.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc11_SHIFT (11U)
/*! err_id_vc11 - Mask for err_id_vc11.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc12_SHIFT (12U)
/*! err_id_vc12 - Mask for err_id_vc12.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc13_SHIFT (13U)
/*! err_id_vc13 - Mask for err_id_vc13.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc14_SHIFT (14U)
/*! err_id_vc14 - Mask for err_id_vc14.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc15_SHIFT (15U)
/*! err_id_vc15 - Mask for err_id_vc15.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_DATA_ID_err_id_vc15_MASK)
/*! @} */

/*! @name INT_FORCE_DATA_ID - Force for interruption caused by Data Type. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc0_SHIFT (0U)
/*! err_id_vc0 - Force err_id_vc0.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc1_SHIFT (1U)
/*! err_id_vc1 - Force err_id_vc1.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc2_SHIFT (2U)
/*! err_id_vc2 - Force err_id_vc2.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc3_SHIFT (3U)
/*! err_id_vc3 - Force err_id_vc3.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc4_SHIFT (4U)
/*! err_id_vc4 - Force err_id_vc4.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc5_SHIFT (5U)
/*! err_id_vc5 - Force err_id_vc5.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc6_SHIFT (6U)
/*! err_id_vc6 - Force err_id_vc6.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc7_SHIFT (7U)
/*! err_id_vc7 - Force err_id_vc7.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc8_SHIFT (8U)
/*! err_id_vc8 - Force err_id_vc8.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc9_SHIFT (9U)
/*! err_id_vc9 - Force err_id_vc9.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc10_SHIFT (10U)
/*! err_id_vc10 - Force err_id_vc10.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc11_SHIFT (11U)
/*! err_id_vc11 - Force err_id_vc11.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc12_SHIFT (12U)
/*! err_id_vc12 - Force err_id_vc12.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc13_SHIFT (13U)
/*! err_id_vc13 - Force err_id_vc13.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc14_SHIFT (14U)
/*! err_id_vc14 - Force err_id_vc14.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc15_SHIFT (15U)
/*! err_id_vc15 - Force err_id_vc15.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_DATA_ID_err_id_vc15_MASK)
/*! @} */

/*! @name INT_ST_ECC_CORRECTED - Interruption caused by Header single bit errors. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc0_SHIFT (0U)
/*! err_ecc_corrected_vc0 - D-PHY mode: Header error detected and corrected on virtual channel 0.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc1_SHIFT (1U)
/*! err_ecc_corrected_vc1 - D-PHY mode: Header error detected and corrected on virtual channel 1.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc2_SHIFT (2U)
/*! err_ecc_corrected_vc2 - D-PHY mode: Header error detected and corrected on virtual channel 2.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc3_SHIFT (3U)
/*! err_ecc_corrected_vc3 - D-PHY mode: Header error detected and corrected on virtual channel 3.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc4_SHIFT (4U)
/*! err_ecc_corrected_vc4 - D-PHY mode: Header error detected and corrected on virtual channel 4.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc5_SHIFT (5U)
/*! err_ecc_corrected_vc5 - D-PHY mode: Header error detected and corrected on virtual channel 5.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc6_SHIFT (6U)
/*! err_ecc_corrected_vc6 - D-PHY mode: Header error detected and corrected on virtual channel 6.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc7_SHIFT (7U)
/*! err_ecc_corrected_vc7 - D-PHY mode: Header error detected and corrected on virtual channel 7.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc8_SHIFT (8U)
/*! err_ecc_corrected_vc8 - D-PHY mode: Header error detected and corrected on virtual channel 8.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc9_SHIFT (9U)
/*! err_ecc_corrected_vc9 - D-PHY mode: Header error detected and corrected on virtual channel 9.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc10_SHIFT (10U)
/*! err_ecc_corrected_vc10 - D-PHY mode: Header error detected and corrected on virtual channel 10.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc11_SHIFT (11U)
/*! err_ecc_corrected_vc11 - D-PHY mode: Header error detected and corrected on virtual channel 11.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc12_SHIFT (12U)
/*! err_ecc_corrected_vc12 - D-PHY mode: Header error detected and corrected on virtual channel 12.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc13_SHIFT (13U)
/*! err_ecc_corrected_vc13 - D-PHY mode: Header error detected and corrected on virtual channel 13.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc14_SHIFT (14U)
/*! err_ecc_corrected_vc14 - D-PHY mode: Header error detected and corrected on virtual channel 14.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc15_SHIFT (15U)
/*! err_ecc_corrected_vc15 - D-PHY mode: Header error detected and corrected on virtual channel 15.
 *  0b0..No error.
 *  0b1..Header error detected and corrected.
 */
#define CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_ST_ECC_CORRECTED_err_ecc_corrected_vc15_MASK)
/*! @} */

/*! @name INT_MSK_ECC_CORRECTED - Mask for interruption caused by Header single bit errors. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc0_SHIFT (0U)
/*! err_ecc_corrected_vc0 - Mask for err_ecc_corrected_vc0.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc1_SHIFT (1U)
/*! err_ecc_corrected_vc1 - Mask for err_ecc_corrected_vc1.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc2_SHIFT (2U)
/*! err_ecc_corrected_vc2 - Mask for err_ecc_corrected_vc2.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc3_SHIFT (3U)
/*! err_ecc_corrected_vc3 - Mask for err_ecc_corrected_vc3.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc4_SHIFT (4U)
/*! err_ecc_corrected_vc4 - Mask for err_ecc_corrected_vc4.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc5_SHIFT (5U)
/*! err_ecc_corrected_vc5 - Mask for err_ecc_corrected_vc5.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc6_SHIFT (6U)
/*! err_ecc_corrected_vc6 - Mask for err_ecc_corrected_vc6.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc7_SHIFT (7U)
/*! err_ecc_corrected_vc7 - Mask for err_ecc_corrected_vc7.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc8_SHIFT (8U)
/*! err_ecc_corrected_vc8 - Mask for err_ecc_corrected_vc8.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc9_SHIFT (9U)
/*! err_ecc_corrected_vc9 - Mask for err_ecc_corrected_vc9.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc10_SHIFT (10U)
/*! err_ecc_corrected_vc10 - Mask for err_ecc_corrected_vc10.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc11_SHIFT (11U)
/*! err_ecc_corrected_vc11 - Mask for err_ecc_corrected_vc11.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc12_SHIFT (12U)
/*! err_ecc_corrected_vc12 - Mask for err_ecc_corrected_vc12.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc13_SHIFT (13U)
/*! err_ecc_corrected_vc13 - Mask for err_ecc_corrected_vc13.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc14_SHIFT (14U)
/*! err_ecc_corrected_vc14 - Mask for err_ecc_corrected_vc14.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc15_SHIFT (15U)
/*! err_ecc_corrected_vc15 - Mask for err_ecc_corrected_vc15.
 *  0b0..Interrupt source is masked.
 *  0b1..Enable the interrupt source.
 */
#define CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_MSK_ECC_CORRECTED_err_ecc_corrected_vc15_MASK)
/*! @} */

/*! @name INT_FORCE_ECC_CORRECTED - Force for interruption caused by Header single bit errors. */
/*! @{ */

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc0_MASK (0x1U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc0_SHIFT (0U)
/*! err_ecc_corrected_vc0 - Force err_ecc_corrected_vc0.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc0_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc0_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc1_MASK (0x2U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc1_SHIFT (1U)
/*! err_ecc_corrected_vc1 - Force err_ecc_corrected_vc1.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc1_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc1_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc2_MASK (0x4U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc2_SHIFT (2U)
/*! err_ecc_corrected_vc2 - Force err_ecc_corrected_vc2.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc2_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc2_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc3_MASK (0x8U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc3_SHIFT (3U)
/*! err_ecc_corrected_vc3 - Force err_ecc_corrected_vc3.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc3_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc3_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc4_MASK (0x10U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc4_SHIFT (4U)
/*! err_ecc_corrected_vc4 - Force err_ecc_corrected_vc4.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc4_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc4_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc5_MASK (0x20U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc5_SHIFT (5U)
/*! err_ecc_corrected_vc5 - Force err_ecc_corrected_vc5.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc5_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc5_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc6_MASK (0x40U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc6_SHIFT (6U)
/*! err_ecc_corrected_vc6 - Force err_ecc_corrected_vc6.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc6_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc6_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc7_MASK (0x80U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc7_SHIFT (7U)
/*! err_ecc_corrected_vc7 - Force err_ecc_corrected_vc7.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc7_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc7_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc8_MASK (0x100U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc8_SHIFT (8U)
/*! err_ecc_corrected_vc8 - Force err_ecc_corrected_vc8.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc8_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc8_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc9_MASK (0x200U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc9_SHIFT (9U)
/*! err_ecc_corrected_vc9 - Force err_ecc_corrected_vc9.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc9_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc9_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc10_MASK (0x400U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc10_SHIFT (10U)
/*! err_ecc_corrected_vc10 - Force err_ecc_corrected_vc10.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc10_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc10_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc11_MASK (0x800U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc11_SHIFT (11U)
/*! err_ecc_corrected_vc11 - Force err_ecc_corrected_vc11.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc11_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc11_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc12_MASK (0x1000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc12_SHIFT (12U)
/*! err_ecc_corrected_vc12 - Force err_ecc_corrected_vc12.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc12_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc12_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc13_MASK (0x2000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc13_SHIFT (13U)
/*! err_ecc_corrected_vc13 - Force err_ecc_corrected_vc13.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc13_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc13_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc14_MASK (0x4000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc14_SHIFT (14U)
/*! err_ecc_corrected_vc14 - Force err_ecc_corrected_vc14.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc14_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc14_MASK)

#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc15_MASK (0x8000U)
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc15_SHIFT (15U)
/*! err_ecc_corrected_vc15 - Force err_ecc_corrected_vc15.
 *  0b0..Do not force the error event.
 *  0b1..Force the error event to trigger.
 */
#define CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc15_SHIFT)) & CAMERA_MIPI_CSI2_INT_FORCE_ECC_CORRECTED_err_ecc_corrected_vc15_MASK)
/*! @} */

/*! @name SCRAMBLING - Data De-Scrambling. */
/*! @{ */

#define CAMERA_MIPI_CSI2_SCRAMBLING_scramble_enable_MASK (0x1U)
#define CAMERA_MIPI_CSI2_SCRAMBLING_scramble_enable_SHIFT (0U)
/*! scramble_enable - Enables data de-scrambling on the controller side.
 *  0b0..Disable data de-scrambling.
 *  0b1..Enable data de-scrambling.
 */
#define CAMERA_MIPI_CSI2_SCRAMBLING_scramble_enable(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_SCRAMBLING_scramble_enable_SHIFT)) & CAMERA_MIPI_CSI2_SCRAMBLING_scramble_enable_MASK)
/*! @} */

/*! @name SCRAMBLING_SEED1 - De-scrambler seed for lane1. */
/*! @{ */

#define CAMERA_MIPI_CSI2_SCRAMBLING_SEED1_scramble_seed_lane1_MASK (0xFFFFU)
#define CAMERA_MIPI_CSI2_SCRAMBLING_SEED1_scramble_seed_lane1_SHIFT (0U)
/*! scramble_seed_lane1 - Seed used by De-scrambler block for lane 1 */
#define CAMERA_MIPI_CSI2_SCRAMBLING_SEED1_scramble_seed_lane1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_SCRAMBLING_SEED1_scramble_seed_lane1_SHIFT)) & CAMERA_MIPI_CSI2_SCRAMBLING_SEED1_scramble_seed_lane1_MASK)
/*! @} */

/*! @name SCRAMBLING_SEED2 - De-scrambler seed for lane2. */
/*! @{ */

#define CAMERA_MIPI_CSI2_SCRAMBLING_SEED2_scramble_seed_lane2_MASK (0xFFFFU)
#define CAMERA_MIPI_CSI2_SCRAMBLING_SEED2_scramble_seed_lane2_SHIFT (0U)
/*! scramble_seed_lane2 - Seed used by De-scrambler block for lane 2 */
#define CAMERA_MIPI_CSI2_SCRAMBLING_SEED2_scramble_seed_lane2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_SCRAMBLING_SEED2_scramble_seed_lane2_SHIFT)) & CAMERA_MIPI_CSI2_SCRAMBLING_SEED2_scramble_seed_lane2_MASK)
/*! @} */

/*! @name SCRAMBLING_SEED3 - De-scrambler seed for lane3. */
/*! @{ */

#define CAMERA_MIPI_CSI2_SCRAMBLING_SEED3_scramble_seed_lane3_MASK (0xFFFFU)
#define CAMERA_MIPI_CSI2_SCRAMBLING_SEED3_scramble_seed_lane3_SHIFT (0U)
/*! scramble_seed_lane3 - Seed used by De-scrambler block for lane 3 */
#define CAMERA_MIPI_CSI2_SCRAMBLING_SEED3_scramble_seed_lane3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_SCRAMBLING_SEED3_scramble_seed_lane3_SHIFT)) & CAMERA_MIPI_CSI2_SCRAMBLING_SEED3_scramble_seed_lane3_MASK)
/*! @} */

/*! @name SCRAMBLING_SEED4 - De-scrambler seed for lane4. */
/*! @{ */

#define CAMERA_MIPI_CSI2_SCRAMBLING_SEED4_scramble_seed_lane4_MASK (0xFFFFU)
#define CAMERA_MIPI_CSI2_SCRAMBLING_SEED4_scramble_seed_lane4_SHIFT (0U)
/*! scramble_seed_lane4 - Seed used by De-scrambler block for lane 4 */
#define CAMERA_MIPI_CSI2_SCRAMBLING_SEED4_scramble_seed_lane4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_MIPI_CSI2_SCRAMBLING_SEED4_scramble_seed_lane4_SHIFT)) & CAMERA_MIPI_CSI2_SCRAMBLING_SEED4_scramble_seed_lane4_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group CAMERA_MIPI_CSI2_Register_Masks */


/*!
 * @}
 */ /* end of group CAMERA_MIPI_CSI2_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_CAMERA_MIPI_CSI2_H_ */

