<stg><name>store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="62" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %sext_ln77_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln77

]]></Node>
<StgValue><ssdm name="sext_ln77_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %A_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A_dram

]]></Node>
<StgValue><ssdm name="A_dram_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:5 %bound_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="62" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %sext_ln77_cast = sext i32 %sext_ln77_read

]]></Node>
<StgValue><ssdm name="sext_ln77_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_10, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i62 0, i62 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:10 %store_ln77 = store i31 0, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:11 %store_ln78 = store i31 0, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body6.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body6.i:0 %c_1 = load i31 %c

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="62" op_0_bw="62" op_1_bw="0">
<![CDATA[
for.body6.i:1 %indvar_flatten_load = load i62 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="31">
<![CDATA[
for.body6.i:2 %zext_ln78 = zext i31 %c_1

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body6.i:3 %icmp_ln78 = icmp_slt  i32 %zext_ln78, i32 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.body6.i:4 %icmp_ln77 = icmp_eq  i62 %indvar_flatten_load, i62 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.body6.i:5 %add_ln77_1 = add i62 %indvar_flatten_load, i62 1

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body6.i:6 %br_ln77 = br i1 %icmp_ln77, void %for.inc15.i, void %store_matrix_to_dram_safe.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc15.i:0 %r_load = load i31 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc15.i:1 %add_ln77 = add i31 %r_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc15.i:3 %select_ln77 = select i1 %icmp_ln78, i31 %c_1, i31 0

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc15.i:4 %select_ln77_1 = select i1 %icmp_ln78, i31 %r_load, i31 %add_ln77

]]></Node>
<StgValue><ssdm name="select_ln77_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="27" op_0_bw="31">
<![CDATA[
for.inc15.i:5 %trunc_ln82 = trunc i31 %select_ln77_1

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
for.inc15.i:6 %p_shl = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln82, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="29" op_0_bw="31">
<![CDATA[
for.inc15.i:7 %trunc_ln82_1 = trunc i31 %select_ln77_1

]]></Node>
<StgValue><ssdm name="trunc_ln82_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
for.inc15.i:8 %p_shl1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln82_1, i6 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
for.inc15.i:9 %add_ln82_2 = add i35 %p_shl, i35 %p_shl1

]]></Node>
<StgValue><ssdm name="add_ln82_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="35">
<![CDATA[
for.inc15.i:10 %trunc_ln82_2 = trunc i35 %add_ln82_2

]]></Node>
<StgValue><ssdm name="trunc_ln82_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="31">
<![CDATA[
for.inc15.i:13 %trunc_ln82_3 = trunc i31 %select_ln77

]]></Node>
<StgValue><ssdm name="trunc_ln82_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i:0 %add_ln78 = add i31 %select_ln77, i31 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="62" op_1_bw="62" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:1 %store_ln77 = store i62 %add_ln77_1, i62 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:2 %store_ln77 = store i31 %select_ln77_1, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:3 %store_ln78 = store i31 %add_ln78, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:4 %br_ln78 = br void %for.body6.i

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="62" op_0_bw="31">
<![CDATA[
for.inc15.i:11 %zext_ln77 = zext i31 %select_ln77_1

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc15.i:12 %empty = mul i62 %sext_ln77_cast, i62 %zext_ln77

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc15.i:14 %add_ln82_1 = add i17 %trunc_ln82_2, i17 %trunc_ln82_3

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_1_VITIS_LOOP_78_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="17">
<![CDATA[
for.inc15.i:15 %zext_ln82 = zext i17 %add_ln82_1

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i:16 %M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="M_e_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="62" op_0_bw="31">
<![CDATA[
for.inc15.i:17 %zext_ln78_1 = zext i31 %select_ln77

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc15.i:18 %specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln79"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc15.i:19 %add_ln80 = add i62 %empty, i62 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15.i:20 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i62.i32.i32, i62 %add_ln80, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc15.i:21 %icmp_ln81 = icmp_eq  i16 %tmp, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc15.i:22 %br_ln81 = br i1 %icmp_ln81, void %for.inc.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="17">
<![CDATA[
if.then.i:0 %M_e_load = load i17 %M_e_addr

]]></Node>
<StgValue><ssdm name="M_e_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
if.then.i:1 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln80, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i:2 %add_ln82 = add i64 %shl_ln, i64 %A_dram_read

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:3 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="62">
<![CDATA[
if.then.i:4 %sext_ln82 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln82"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then.i:5 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln82

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="17">
<![CDATA[
if.then.i:0 %M_e_load = load i17 %M_e_addr

]]></Node>
<StgValue><ssdm name="M_e_load"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
if.then.i:6 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
if.then.i:7 %write_ln82 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %M_e_load, i4 15

]]></Node>
<StgValue><ssdm name="write_ln82"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:8 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:8 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:8 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:8 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
store_matrix_to_dram_safe.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="74" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:8 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:9 %br_ln83 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="104" name="cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cols"/></StgValue>
</port>
<port id="105" name="bound" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bound"/></StgValue>
</port>
<port id="106" name="A_dram" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_dram"/></StgValue>
</port>
<port id="107" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="sext_ln77" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln77"/></StgValue>
</port>
<port id="109" name="M_e" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="M_e"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="111" from="StgValue_110" to="c" fromId="110" toId="13">
</dataflow>
<dataflow id="112" from="StgValue_110" to="r" fromId="110" toId="14">
</dataflow>
<dataflow id="113" from="StgValue_110" to="indvar_flatten" fromId="110" toId="15">
</dataflow>
<dataflow id="115" from="_ssdm_op_Read.ap_auto.i32" to="sext_ln77_read" fromId="114" toId="16">
</dataflow>
<dataflow id="116" from="sext_ln77" to="sext_ln77_read" fromId="108" toId="16">
</dataflow>
<dataflow id="118" from="_ssdm_op_Read.ap_auto.i64" to="A_dram_read" fromId="117" toId="17">
</dataflow>
<dataflow id="119" from="A_dram" to="A_dram_read" fromId="106" toId="17">
</dataflow>
<dataflow id="121" from="_ssdm_op_Read.ap_auto.i62" to="bound_read" fromId="120" toId="18">
</dataflow>
<dataflow id="122" from="bound" to="bound_read" fromId="105" toId="18">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.ap_auto.i32" to="cols_read" fromId="114" toId="19">
</dataflow>
<dataflow id="124" from="cols" to="cols_read" fromId="104" toId="19">
</dataflow>
<dataflow id="125" from="sext_ln77_read" to="sext_ln77_cast" fromId="16" toId="20">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="126" toId="21">
</dataflow>
<dataflow id="128" from="gmem" to="specinterface_ln0" fromId="107" toId="21">
</dataflow>
<dataflow id="130" from="empty_19" to="specinterface_ln0" fromId="129" toId="21">
</dataflow>
<dataflow id="132" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="133" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="135" from="empty_13" to="specinterface_ln0" fromId="134" toId="21">
</dataflow>
<dataflow id="136" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="138" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="21">
</dataflow>
<dataflow id="140" from="empty_10" to="specinterface_ln0" fromId="139" toId="21">
</dataflow>
<dataflow id="142" from="empty_14" to="specinterface_ln0" fromId="141" toId="21">
</dataflow>
<dataflow id="143" from="empty_13" to="specinterface_ln0" fromId="134" toId="21">
</dataflow>
<dataflow id="145" from="StgValue_144" to="specinterface_ln0" fromId="144" toId="21">
</dataflow>
<dataflow id="146" from="StgValue_144" to="specinterface_ln0" fromId="144" toId="21">
</dataflow>
<dataflow id="147" from="StgValue_144" to="specinterface_ln0" fromId="144" toId="21">
</dataflow>
<dataflow id="148" from="StgValue_144" to="specinterface_ln0" fromId="144" toId="21">
</dataflow>
<dataflow id="149" from="empty_13" to="specinterface_ln0" fromId="134" toId="21">
</dataflow>
<dataflow id="150" from="empty_13" to="specinterface_ln0" fromId="134" toId="21">
</dataflow>
<dataflow id="152" from="StgValue_151" to="specinterface_ln0" fromId="151" toId="21">
</dataflow>
<dataflow id="153" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="154" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="156" from="StgValue_155" to="store_ln0" fromId="155" toId="22">
</dataflow>
<dataflow id="157" from="indvar_flatten" to="store_ln0" fromId="15" toId="22">
</dataflow>
<dataflow id="159" from="StgValue_158" to="store_ln77" fromId="158" toId="23">
</dataflow>
<dataflow id="160" from="r" to="store_ln77" fromId="14" toId="23">
</dataflow>
<dataflow id="161" from="StgValue_158" to="store_ln78" fromId="158" toId="24">
</dataflow>
<dataflow id="162" from="c" to="store_ln78" fromId="13" toId="24">
</dataflow>
<dataflow id="163" from="c" to="c_1" fromId="13" toId="26">
</dataflow>
<dataflow id="164" from="indvar_flatten" to="indvar_flatten_load" fromId="15" toId="27">
</dataflow>
<dataflow id="165" from="c_1" to="zext_ln78" fromId="26" toId="28">
</dataflow>
<dataflow id="166" from="zext_ln78" to="icmp_ln78" fromId="28" toId="29">
</dataflow>
<dataflow id="167" from="cols_read" to="icmp_ln78" fromId="19" toId="29">
</dataflow>
<dataflow id="168" from="indvar_flatten_load" to="icmp_ln77" fromId="27" toId="30">
</dataflow>
<dataflow id="169" from="bound_read" to="icmp_ln77" fromId="18" toId="30">
</dataflow>
<dataflow id="170" from="indvar_flatten_load" to="add_ln77_1" fromId="27" toId="31">
</dataflow>
<dataflow id="172" from="StgValue_171" to="add_ln77_1" fromId="171" toId="31">
</dataflow>
<dataflow id="173" from="icmp_ln77" to="br_ln77" fromId="30" toId="32">
</dataflow>
<dataflow id="174" from="r" to="r_load" fromId="14" toId="33">
</dataflow>
<dataflow id="175" from="r_load" to="add_ln77" fromId="33" toId="34">
</dataflow>
<dataflow id="177" from="StgValue_176" to="add_ln77" fromId="176" toId="34">
</dataflow>
<dataflow id="178" from="icmp_ln78" to="select_ln77" fromId="29" toId="35">
</dataflow>
<dataflow id="179" from="c_1" to="select_ln77" fromId="26" toId="35">
</dataflow>
<dataflow id="180" from="StgValue_158" to="select_ln77" fromId="158" toId="35">
</dataflow>
<dataflow id="181" from="icmp_ln78" to="select_ln77_1" fromId="29" toId="36">
</dataflow>
<dataflow id="182" from="r_load" to="select_ln77_1" fromId="33" toId="36">
</dataflow>
<dataflow id="183" from="add_ln77" to="select_ln77_1" fromId="34" toId="36">
</dataflow>
<dataflow id="184" from="select_ln77_1" to="trunc_ln82" fromId="36" toId="37">
</dataflow>
<dataflow id="186" from="_ssdm_op_BitConcatenate.i35.i27.i8" to="p_shl" fromId="185" toId="38">
</dataflow>
<dataflow id="187" from="trunc_ln82" to="p_shl" fromId="37" toId="38">
</dataflow>
<dataflow id="189" from="StgValue_188" to="p_shl" fromId="188" toId="38">
</dataflow>
<dataflow id="190" from="select_ln77_1" to="trunc_ln82_1" fromId="36" toId="39">
</dataflow>
<dataflow id="192" from="_ssdm_op_BitConcatenate.i35.i29.i6" to="p_shl1" fromId="191" toId="40">
</dataflow>
<dataflow id="193" from="trunc_ln82_1" to="p_shl1" fromId="39" toId="40">
</dataflow>
<dataflow id="195" from="StgValue_194" to="p_shl1" fromId="194" toId="40">
</dataflow>
<dataflow id="196" from="p_shl" to="add_ln82_2" fromId="38" toId="41">
</dataflow>
<dataflow id="197" from="p_shl1" to="add_ln82_2" fromId="40" toId="41">
</dataflow>
<dataflow id="198" from="add_ln82_2" to="trunc_ln82_2" fromId="41" toId="42">
</dataflow>
<dataflow id="199" from="select_ln77" to="trunc_ln82_3" fromId="35" toId="43">
</dataflow>
<dataflow id="200" from="select_ln77" to="add_ln78" fromId="35" toId="44">
</dataflow>
<dataflow id="201" from="StgValue_176" to="add_ln78" fromId="176" toId="44">
</dataflow>
<dataflow id="202" from="add_ln77_1" to="store_ln77" fromId="31" toId="45">
</dataflow>
<dataflow id="203" from="indvar_flatten" to="store_ln77" fromId="15" toId="45">
</dataflow>
<dataflow id="204" from="select_ln77_1" to="store_ln77" fromId="36" toId="46">
</dataflow>
<dataflow id="205" from="r" to="store_ln77" fromId="14" toId="46">
</dataflow>
<dataflow id="206" from="add_ln78" to="store_ln78" fromId="44" toId="47">
</dataflow>
<dataflow id="207" from="c" to="store_ln78" fromId="13" toId="47">
</dataflow>
<dataflow id="208" from="select_ln77_1" to="zext_ln77" fromId="36" toId="49">
</dataflow>
<dataflow id="209" from="sext_ln77_cast" to="empty" fromId="20" toId="50">
</dataflow>
<dataflow id="210" from="zext_ln77" to="empty" fromId="49" toId="50">
</dataflow>
<dataflow id="211" from="trunc_ln82_2" to="add_ln82_1" fromId="42" toId="51">
</dataflow>
<dataflow id="212" from="trunc_ln82_3" to="add_ln82_1" fromId="43" toId="51">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="213" toId="52">
</dataflow>
<dataflow id="216" from="VITIS_LOOP_77_1_VITIS_LOOP_78_2_str" to="specloopname_ln0" fromId="215" toId="52">
</dataflow>
<dataflow id="217" from="add_ln82_1" to="zext_ln82" fromId="51" toId="53">
</dataflow>
<dataflow id="218" from="M_e" to="M_e_addr" fromId="109" toId="54">
</dataflow>
<dataflow id="220" from="StgValue_219" to="M_e_addr" fromId="219" toId="54">
</dataflow>
<dataflow id="221" from="zext_ln82" to="M_e_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="222" from="select_ln77" to="zext_ln78_1" fromId="35" toId="55">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecPipeline" to="specpipeline_ln79" fromId="223" toId="56">
</dataflow>
<dataflow id="225" from="StgValue_110" to="specpipeline_ln79" fromId="110" toId="56">
</dataflow>
<dataflow id="226" from="StgValue_131" to="specpipeline_ln79" fromId="131" toId="56">
</dataflow>
<dataflow id="227" from="StgValue_131" to="specpipeline_ln79" fromId="131" toId="56">
</dataflow>
<dataflow id="228" from="StgValue_131" to="specpipeline_ln79" fromId="131" toId="56">
</dataflow>
<dataflow id="229" from="empty_13" to="specpipeline_ln79" fromId="134" toId="56">
</dataflow>
<dataflow id="230" from="empty" to="add_ln80" fromId="50" toId="57">
</dataflow>
<dataflow id="231" from="zext_ln78_1" to="add_ln80" fromId="55" toId="57">
</dataflow>
<dataflow id="233" from="_ssdm_op_PartSelect.i16.i62.i32.i32" to="tmp" fromId="232" toId="58">
</dataflow>
<dataflow id="234" from="add_ln80" to="tmp" fromId="57" toId="58">
</dataflow>
<dataflow id="235" from="StgValue_144" to="tmp" fromId="144" toId="58">
</dataflow>
<dataflow id="237" from="StgValue_236" to="tmp" fromId="236" toId="58">
</dataflow>
<dataflow id="238" from="tmp" to="icmp_ln81" fromId="58" toId="59">
</dataflow>
<dataflow id="240" from="StgValue_239" to="icmp_ln81" fromId="239" toId="59">
</dataflow>
<dataflow id="241" from="icmp_ln81" to="br_ln81" fromId="59" toId="60">
</dataflow>
<dataflow id="242" from="M_e_addr" to="M_e_load" fromId="54" toId="61">
</dataflow>
<dataflow id="244" from="_ssdm_op_BitConcatenate.i64.i62.i2" to="shl_ln" fromId="243" toId="62">
</dataflow>
<dataflow id="245" from="add_ln80" to="shl_ln" fromId="57" toId="62">
</dataflow>
<dataflow id="247" from="StgValue_246" to="shl_ln" fromId="246" toId="62">
</dataflow>
<dataflow id="248" from="shl_ln" to="add_ln82" fromId="62" toId="63">
</dataflow>
<dataflow id="249" from="A_dram_read" to="add_ln82" fromId="17" toId="63">
</dataflow>
<dataflow id="251" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="250" toId="64">
</dataflow>
<dataflow id="252" from="add_ln82" to="trunc_ln1" fromId="63" toId="64">
</dataflow>
<dataflow id="254" from="StgValue_253" to="trunc_ln1" fromId="253" toId="64">
</dataflow>
<dataflow id="256" from="StgValue_255" to="trunc_ln1" fromId="255" toId="64">
</dataflow>
<dataflow id="257" from="trunc_ln1" to="sext_ln82" fromId="64" toId="65">
</dataflow>
<dataflow id="258" from="gmem" to="gmem_addr" fromId="107" toId="66">
</dataflow>
<dataflow id="259" from="sext_ln82" to="gmem_addr" fromId="65" toId="66">
</dataflow>
<dataflow id="260" from="M_e_addr" to="M_e_load" fromId="54" toId="67">
</dataflow>
<dataflow id="262" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_req" fromId="261" toId="68">
</dataflow>
<dataflow id="263" from="gmem_addr" to="gmem_addr_req" fromId="66" toId="68">
</dataflow>
<dataflow id="265" from="StgValue_264" to="gmem_addr_req" fromId="264" toId="68">
</dataflow>
<dataflow id="267" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln82" fromId="266" toId="69">
</dataflow>
<dataflow id="268" from="gmem_addr" to="write_ln82" fromId="66" toId="69">
</dataflow>
<dataflow id="269" from="M_e_load" to="write_ln82" fromId="67" toId="69">
</dataflow>
<dataflow id="271" from="StgValue_270" to="write_ln82" fromId="270" toId="69">
</dataflow>
<dataflow id="273" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="272" toId="70">
</dataflow>
<dataflow id="274" from="gmem_addr" to="gmem_addr_resp" fromId="66" toId="70">
</dataflow>
<dataflow id="275" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="272" toId="71">
</dataflow>
<dataflow id="276" from="gmem_addr" to="gmem_addr_resp" fromId="66" toId="71">
</dataflow>
<dataflow id="277" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="272" toId="72">
</dataflow>
<dataflow id="278" from="gmem_addr" to="gmem_addr_resp" fromId="66" toId="72">
</dataflow>
<dataflow id="279" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="272" toId="73">
</dataflow>
<dataflow id="280" from="gmem_addr" to="gmem_addr_resp" fromId="66" toId="73">
</dataflow>
<dataflow id="281" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="272" toId="74">
</dataflow>
<dataflow id="282" from="gmem_addr" to="gmem_addr_resp" fromId="66" toId="74">
</dataflow>
<dataflow id="283" from="icmp_ln77" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="284" from="icmp_ln81" to="StgValue_4" fromId="59" toId="4">
</dataflow>
<dataflow id="285" from="icmp_ln81" to="StgValue_5" fromId="59" toId="5">
</dataflow>
<dataflow id="286" from="icmp_ln81" to="StgValue_6" fromId="59" toId="6">
</dataflow>
<dataflow id="287" from="icmp_ln81" to="StgValue_7" fromId="59" toId="7">
</dataflow>
<dataflow id="288" from="icmp_ln81" to="StgValue_8" fromId="59" toId="8">
</dataflow>
<dataflow id="289" from="icmp_ln81" to="StgValue_9" fromId="59" toId="9">
</dataflow>
<dataflow id="290" from="icmp_ln81" to="StgValue_10" fromId="59" toId="10">
</dataflow>
<dataflow id="291" from="icmp_ln81" to="StgValue_11" fromId="59" toId="11">
</dataflow>
<dataflow id="292" from="icmp_ln77" to="StgValue_10" fromId="30" toId="10">
</dataflow>
</dataflows>


</stg>
