#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cc2bc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cc0270 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1cc0ef0 .functor NOT 1, L_0x1d39f00, C4<0>, C4<0>, C4<0>;
L_0x1cda3f0 .functor XOR 8, L_0x1d39a90, L_0x1d39c50, C4<00000000>, C4<00000000>;
L_0x1d10240 .functor XOR 8, L_0x1cda3f0, L_0x1d39d90, C4<00000000>, C4<00000000>;
v0x1d37670_0 .net *"_ivl_10", 7 0, L_0x1d39d90;  1 drivers
v0x1d37770_0 .net *"_ivl_12", 7 0, L_0x1d10240;  1 drivers
v0x1d37850_0 .net *"_ivl_2", 7 0, L_0x1d399f0;  1 drivers
v0x1d37910_0 .net *"_ivl_4", 7 0, L_0x1d39a90;  1 drivers
v0x1d379f0_0 .net *"_ivl_6", 7 0, L_0x1d39c50;  1 drivers
v0x1d37b20_0 .net *"_ivl_8", 7 0, L_0x1cda3f0;  1 drivers
v0x1d37c00_0 .net "areset", 0 0, L_0x1cc1300;  1 drivers
v0x1d37ca0_0 .var "clk", 0 0;
v0x1d37d40_0 .net "predict_history_dut", 6 0, v0x1d36a00_0;  1 drivers
v0x1d37e90_0 .net "predict_history_ref", 6 0, L_0x1d39860;  1 drivers
v0x1d37f30_0 .net "predict_pc", 6 0, L_0x1d38af0;  1 drivers
v0x1d37fd0_0 .net "predict_taken_dut", 0 0, v0x1d36c40_0;  1 drivers
v0x1d38070_0 .net "predict_taken_ref", 0 0, L_0x1d396a0;  1 drivers
v0x1d38110_0 .net "predict_valid", 0 0, v0x1d33740_0;  1 drivers
v0x1d381b0_0 .var/2u "stats1", 223 0;
v0x1d38250_0 .var/2u "strobe", 0 0;
v0x1d38310_0 .net "tb_match", 0 0, L_0x1d39f00;  1 drivers
v0x1d384c0_0 .net "tb_mismatch", 0 0, L_0x1cc0ef0;  1 drivers
v0x1d38560_0 .net "train_history", 6 0, L_0x1d390a0;  1 drivers
v0x1d38620_0 .net "train_mispredicted", 0 0, L_0x1d38f40;  1 drivers
v0x1d386c0_0 .net "train_pc", 6 0, L_0x1d39230;  1 drivers
v0x1d38780_0 .net "train_taken", 0 0, L_0x1d38d20;  1 drivers
v0x1d38820_0 .net "train_valid", 0 0, v0x1d340c0_0;  1 drivers
v0x1d388c0_0 .net "wavedrom_enable", 0 0, v0x1d34190_0;  1 drivers
v0x1d38960_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1d34230_0;  1 drivers
v0x1d38a00_0 .net "wavedrom_title", 511 0, v0x1d34310_0;  1 drivers
L_0x1d399f0 .concat [ 7 1 0 0], L_0x1d39860, L_0x1d396a0;
L_0x1d39a90 .concat [ 7 1 0 0], L_0x1d39860, L_0x1d396a0;
L_0x1d39c50 .concat [ 7 1 0 0], v0x1d36a00_0, v0x1d36c40_0;
L_0x1d39d90 .concat [ 7 1 0 0], L_0x1d39860, L_0x1d396a0;
L_0x1d39f00 .cmp/eeq 8, L_0x1d399f0, L_0x1d10240;
S_0x1cc4c30 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1cc0270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1d0eee0 .param/l "LNT" 0 3 22, C4<01>;
P_0x1d0ef20 .param/l "LT" 0 3 22, C4<10>;
P_0x1d0ef60 .param/l "SNT" 0 3 22, C4<00>;
P_0x1d0efa0 .param/l "ST" 0 3 22, C4<11>;
P_0x1d0efe0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1cc17e0 .functor XOR 7, v0x1d318e0_0, L_0x1d38af0, C4<0000000>, C4<0000000>;
L_0x1ceb680 .functor XOR 7, L_0x1d390a0, L_0x1d39230, C4<0000000>, C4<0000000>;
v0x1cfec40_0 .net *"_ivl_11", 0 0, L_0x1d395b0;  1 drivers
L_0x7f6b2e4cd1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1cfef10_0 .net *"_ivl_12", 0 0, L_0x7f6b2e4cd1c8;  1 drivers
L_0x7f6b2e4cd210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1cc0f60_0 .net *"_ivl_16", 6 0, L_0x7f6b2e4cd210;  1 drivers
v0x1cc11a0_0 .net *"_ivl_4", 1 0, L_0x1d393c0;  1 drivers
v0x1cc1370_0 .net *"_ivl_6", 8 0, L_0x1d394c0;  1 drivers
L_0x7f6b2e4cd180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1cc18d0_0 .net *"_ivl_9", 1 0, L_0x7f6b2e4cd180;  1 drivers
v0x1d315c0_0 .net "areset", 0 0, L_0x1cc1300;  alias, 1 drivers
v0x1d31680_0 .net "clk", 0 0, v0x1d37ca0_0;  1 drivers
v0x1d31740 .array "pht", 0 127, 1 0;
v0x1d31800_0 .net "predict_history", 6 0, L_0x1d39860;  alias, 1 drivers
v0x1d318e0_0 .var "predict_history_r", 6 0;
v0x1d319c0_0 .net "predict_index", 6 0, L_0x1cc17e0;  1 drivers
v0x1d31aa0_0 .net "predict_pc", 6 0, L_0x1d38af0;  alias, 1 drivers
v0x1d31b80_0 .net "predict_taken", 0 0, L_0x1d396a0;  alias, 1 drivers
v0x1d31c40_0 .net "predict_valid", 0 0, v0x1d33740_0;  alias, 1 drivers
v0x1d31d00_0 .net "train_history", 6 0, L_0x1d390a0;  alias, 1 drivers
v0x1d31de0_0 .net "train_index", 6 0, L_0x1ceb680;  1 drivers
v0x1d31ec0_0 .net "train_mispredicted", 0 0, L_0x1d38f40;  alias, 1 drivers
v0x1d31f80_0 .net "train_pc", 6 0, L_0x1d39230;  alias, 1 drivers
v0x1d32060_0 .net "train_taken", 0 0, L_0x1d38d20;  alias, 1 drivers
v0x1d32120_0 .net "train_valid", 0 0, v0x1d340c0_0;  alias, 1 drivers
E_0x1cd1070 .event posedge, v0x1d315c0_0, v0x1d31680_0;
L_0x1d393c0 .array/port v0x1d31740, L_0x1d394c0;
L_0x1d394c0 .concat [ 7 2 0 0], L_0x1cc17e0, L_0x7f6b2e4cd180;
L_0x1d395b0 .part L_0x1d393c0, 1, 1;
L_0x1d396a0 .functor MUXZ 1, L_0x7f6b2e4cd1c8, L_0x1d395b0, v0x1d33740_0, C4<>;
L_0x1d39860 .functor MUXZ 7, L_0x7f6b2e4cd210, v0x1d318e0_0, v0x1d33740_0, C4<>;
S_0x1cea9b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1cc4c30;
 .timescale -12 -12;
v0x1cfe820_0 .var/i "i", 31 0;
S_0x1d32340 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1cc0270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1d324f0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1cc1300 .functor BUFZ 1, v0x1d33810_0, C4<0>, C4<0>, C4<0>;
L_0x7f6b2e4cd0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d32fd0_0 .net *"_ivl_10", 0 0, L_0x7f6b2e4cd0a8;  1 drivers
L_0x7f6b2e4cd0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1d330b0_0 .net *"_ivl_14", 6 0, L_0x7f6b2e4cd0f0;  1 drivers
L_0x7f6b2e4cd138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1d33190_0 .net *"_ivl_18", 6 0, L_0x7f6b2e4cd138;  1 drivers
L_0x7f6b2e4cd018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1d33250_0 .net *"_ivl_2", 6 0, L_0x7f6b2e4cd018;  1 drivers
L_0x7f6b2e4cd060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d33330_0 .net *"_ivl_6", 0 0, L_0x7f6b2e4cd060;  1 drivers
v0x1d33460_0 .net "areset", 0 0, L_0x1cc1300;  alias, 1 drivers
v0x1d33500_0 .net "clk", 0 0, v0x1d37ca0_0;  alias, 1 drivers
v0x1d335d0_0 .net "predict_pc", 6 0, L_0x1d38af0;  alias, 1 drivers
v0x1d336a0_0 .var "predict_pc_r", 6 0;
v0x1d33740_0 .var "predict_valid", 0 0;
v0x1d33810_0 .var "reset", 0 0;
v0x1d338b0_0 .net "tb_match", 0 0, L_0x1d39f00;  alias, 1 drivers
v0x1d33970_0 .net "train_history", 6 0, L_0x1d390a0;  alias, 1 drivers
v0x1d33a60_0 .var "train_history_r", 6 0;
v0x1d33b20_0 .net "train_mispredicted", 0 0, L_0x1d38f40;  alias, 1 drivers
v0x1d33bf0_0 .var "train_mispredicted_r", 0 0;
v0x1d33c90_0 .net "train_pc", 6 0, L_0x1d39230;  alias, 1 drivers
v0x1d33e90_0 .var "train_pc_r", 6 0;
v0x1d33f50_0 .net "train_taken", 0 0, L_0x1d38d20;  alias, 1 drivers
v0x1d34020_0 .var "train_taken_r", 0 0;
v0x1d340c0_0 .var "train_valid", 0 0;
v0x1d34190_0 .var "wavedrom_enable", 0 0;
v0x1d34230_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1d34310_0 .var "wavedrom_title", 511 0;
E_0x1cd0510/0 .event negedge, v0x1d31680_0;
E_0x1cd0510/1 .event posedge, v0x1d31680_0;
E_0x1cd0510 .event/or E_0x1cd0510/0, E_0x1cd0510/1;
L_0x1d38af0 .functor MUXZ 7, L_0x7f6b2e4cd018, v0x1d336a0_0, v0x1d33740_0, C4<>;
L_0x1d38d20 .functor MUXZ 1, L_0x7f6b2e4cd060, v0x1d34020_0, v0x1d340c0_0, C4<>;
L_0x1d38f40 .functor MUXZ 1, L_0x7f6b2e4cd0a8, v0x1d33bf0_0, v0x1d340c0_0, C4<>;
L_0x1d390a0 .functor MUXZ 7, L_0x7f6b2e4cd0f0, v0x1d33a60_0, v0x1d340c0_0, C4<>;
L_0x1d39230 .functor MUXZ 7, L_0x7f6b2e4cd138, v0x1d33e90_0, v0x1d340c0_0, C4<>;
S_0x1d325b0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1d32340;
 .timescale -12 -12;
v0x1d32810_0 .var/2u "arfail", 0 0;
v0x1d328f0_0 .var "async", 0 0;
v0x1d329b0_0 .var/2u "datafail", 0 0;
v0x1d32a50_0 .var/2u "srfail", 0 0;
E_0x1cd02c0 .event posedge, v0x1d31680_0;
E_0x1cb29f0 .event negedge, v0x1d31680_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1cd02c0;
    %wait E_0x1cd02c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d33810_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cd02c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1cb29f0;
    %load/vec4 v0x1d338b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1d329b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d33810_0, 0;
    %wait E_0x1cd02c0;
    %load/vec4 v0x1d338b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1d32810_0, 0, 1;
    %wait E_0x1cd02c0;
    %load/vec4 v0x1d338b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1d32a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d33810_0, 0;
    %load/vec4 v0x1d32a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1d32810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1d328f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1d329b0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1d328f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1d32b10 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1d32340;
 .timescale -12 -12;
v0x1d32d10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d32df0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1d32340;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d34590 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1cc0270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1d34750 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x1d35680_0 .net "areset", 0 0, L_0x1cc1300;  alias, 1 drivers
v0x1d35790_0 .net "clk", 0 0, v0x1d37ca0_0;  alias, 1 drivers
v0x1d358a0_0 .var "global_history", 6 0;
v0x1d35940 .array "pht", 0 127, 1 0;
v0x1d36a00_0 .var "predict_history", 6 0;
v0x1d36b30_0 .net "predict_pc", 6 0, L_0x1d38af0;  alias, 1 drivers
v0x1d36c40_0 .var "predict_taken", 0 0;
v0x1d36d00_0 .net "predict_valid", 0 0, v0x1d33740_0;  alias, 1 drivers
v0x1d36df0_0 .net "train_history", 6 0, L_0x1d390a0;  alias, 1 drivers
v0x1d36eb0_0 .net "train_mispredicted", 0 0, L_0x1d38f40;  alias, 1 drivers
v0x1d36fa0_0 .net "train_pc", 6 0, L_0x1d39230;  alias, 1 drivers
v0x1d370b0_0 .net "train_taken", 0 0, L_0x1d38d20;  alias, 1 drivers
v0x1d371a0_0 .net "train_valid", 0 0, v0x1d340c0_0;  alias, 1 drivers
v0x1d35940_0 .array/port v0x1d35940, 0;
v0x1d35940_1 .array/port v0x1d35940, 1;
E_0x1d16ca0/0 .event anyedge, v0x1d31c40_0, v0x1d352b0_0, v0x1d35940_0, v0x1d35940_1;
v0x1d35940_2 .array/port v0x1d35940, 2;
v0x1d35940_3 .array/port v0x1d35940, 3;
v0x1d35940_4 .array/port v0x1d35940, 4;
v0x1d35940_5 .array/port v0x1d35940, 5;
E_0x1d16ca0/1 .event anyedge, v0x1d35940_2, v0x1d35940_3, v0x1d35940_4, v0x1d35940_5;
v0x1d35940_6 .array/port v0x1d35940, 6;
v0x1d35940_7 .array/port v0x1d35940, 7;
v0x1d35940_8 .array/port v0x1d35940, 8;
v0x1d35940_9 .array/port v0x1d35940, 9;
E_0x1d16ca0/2 .event anyedge, v0x1d35940_6, v0x1d35940_7, v0x1d35940_8, v0x1d35940_9;
v0x1d35940_10 .array/port v0x1d35940, 10;
v0x1d35940_11 .array/port v0x1d35940, 11;
v0x1d35940_12 .array/port v0x1d35940, 12;
v0x1d35940_13 .array/port v0x1d35940, 13;
E_0x1d16ca0/3 .event anyedge, v0x1d35940_10, v0x1d35940_11, v0x1d35940_12, v0x1d35940_13;
v0x1d35940_14 .array/port v0x1d35940, 14;
v0x1d35940_15 .array/port v0x1d35940, 15;
v0x1d35940_16 .array/port v0x1d35940, 16;
v0x1d35940_17 .array/port v0x1d35940, 17;
E_0x1d16ca0/4 .event anyedge, v0x1d35940_14, v0x1d35940_15, v0x1d35940_16, v0x1d35940_17;
v0x1d35940_18 .array/port v0x1d35940, 18;
v0x1d35940_19 .array/port v0x1d35940, 19;
v0x1d35940_20 .array/port v0x1d35940, 20;
v0x1d35940_21 .array/port v0x1d35940, 21;
E_0x1d16ca0/5 .event anyedge, v0x1d35940_18, v0x1d35940_19, v0x1d35940_20, v0x1d35940_21;
v0x1d35940_22 .array/port v0x1d35940, 22;
v0x1d35940_23 .array/port v0x1d35940, 23;
v0x1d35940_24 .array/port v0x1d35940, 24;
v0x1d35940_25 .array/port v0x1d35940, 25;
E_0x1d16ca0/6 .event anyedge, v0x1d35940_22, v0x1d35940_23, v0x1d35940_24, v0x1d35940_25;
v0x1d35940_26 .array/port v0x1d35940, 26;
v0x1d35940_27 .array/port v0x1d35940, 27;
v0x1d35940_28 .array/port v0x1d35940, 28;
v0x1d35940_29 .array/port v0x1d35940, 29;
E_0x1d16ca0/7 .event anyedge, v0x1d35940_26, v0x1d35940_27, v0x1d35940_28, v0x1d35940_29;
v0x1d35940_30 .array/port v0x1d35940, 30;
v0x1d35940_31 .array/port v0x1d35940, 31;
v0x1d35940_32 .array/port v0x1d35940, 32;
v0x1d35940_33 .array/port v0x1d35940, 33;
E_0x1d16ca0/8 .event anyedge, v0x1d35940_30, v0x1d35940_31, v0x1d35940_32, v0x1d35940_33;
v0x1d35940_34 .array/port v0x1d35940, 34;
v0x1d35940_35 .array/port v0x1d35940, 35;
v0x1d35940_36 .array/port v0x1d35940, 36;
v0x1d35940_37 .array/port v0x1d35940, 37;
E_0x1d16ca0/9 .event anyedge, v0x1d35940_34, v0x1d35940_35, v0x1d35940_36, v0x1d35940_37;
v0x1d35940_38 .array/port v0x1d35940, 38;
v0x1d35940_39 .array/port v0x1d35940, 39;
v0x1d35940_40 .array/port v0x1d35940, 40;
v0x1d35940_41 .array/port v0x1d35940, 41;
E_0x1d16ca0/10 .event anyedge, v0x1d35940_38, v0x1d35940_39, v0x1d35940_40, v0x1d35940_41;
v0x1d35940_42 .array/port v0x1d35940, 42;
v0x1d35940_43 .array/port v0x1d35940, 43;
v0x1d35940_44 .array/port v0x1d35940, 44;
v0x1d35940_45 .array/port v0x1d35940, 45;
E_0x1d16ca0/11 .event anyedge, v0x1d35940_42, v0x1d35940_43, v0x1d35940_44, v0x1d35940_45;
v0x1d35940_46 .array/port v0x1d35940, 46;
v0x1d35940_47 .array/port v0x1d35940, 47;
v0x1d35940_48 .array/port v0x1d35940, 48;
v0x1d35940_49 .array/port v0x1d35940, 49;
E_0x1d16ca0/12 .event anyedge, v0x1d35940_46, v0x1d35940_47, v0x1d35940_48, v0x1d35940_49;
v0x1d35940_50 .array/port v0x1d35940, 50;
v0x1d35940_51 .array/port v0x1d35940, 51;
v0x1d35940_52 .array/port v0x1d35940, 52;
v0x1d35940_53 .array/port v0x1d35940, 53;
E_0x1d16ca0/13 .event anyedge, v0x1d35940_50, v0x1d35940_51, v0x1d35940_52, v0x1d35940_53;
v0x1d35940_54 .array/port v0x1d35940, 54;
v0x1d35940_55 .array/port v0x1d35940, 55;
v0x1d35940_56 .array/port v0x1d35940, 56;
v0x1d35940_57 .array/port v0x1d35940, 57;
E_0x1d16ca0/14 .event anyedge, v0x1d35940_54, v0x1d35940_55, v0x1d35940_56, v0x1d35940_57;
v0x1d35940_58 .array/port v0x1d35940, 58;
v0x1d35940_59 .array/port v0x1d35940, 59;
v0x1d35940_60 .array/port v0x1d35940, 60;
v0x1d35940_61 .array/port v0x1d35940, 61;
E_0x1d16ca0/15 .event anyedge, v0x1d35940_58, v0x1d35940_59, v0x1d35940_60, v0x1d35940_61;
v0x1d35940_62 .array/port v0x1d35940, 62;
v0x1d35940_63 .array/port v0x1d35940, 63;
v0x1d35940_64 .array/port v0x1d35940, 64;
v0x1d35940_65 .array/port v0x1d35940, 65;
E_0x1d16ca0/16 .event anyedge, v0x1d35940_62, v0x1d35940_63, v0x1d35940_64, v0x1d35940_65;
v0x1d35940_66 .array/port v0x1d35940, 66;
v0x1d35940_67 .array/port v0x1d35940, 67;
v0x1d35940_68 .array/port v0x1d35940, 68;
v0x1d35940_69 .array/port v0x1d35940, 69;
E_0x1d16ca0/17 .event anyedge, v0x1d35940_66, v0x1d35940_67, v0x1d35940_68, v0x1d35940_69;
v0x1d35940_70 .array/port v0x1d35940, 70;
v0x1d35940_71 .array/port v0x1d35940, 71;
v0x1d35940_72 .array/port v0x1d35940, 72;
v0x1d35940_73 .array/port v0x1d35940, 73;
E_0x1d16ca0/18 .event anyedge, v0x1d35940_70, v0x1d35940_71, v0x1d35940_72, v0x1d35940_73;
v0x1d35940_74 .array/port v0x1d35940, 74;
v0x1d35940_75 .array/port v0x1d35940, 75;
v0x1d35940_76 .array/port v0x1d35940, 76;
v0x1d35940_77 .array/port v0x1d35940, 77;
E_0x1d16ca0/19 .event anyedge, v0x1d35940_74, v0x1d35940_75, v0x1d35940_76, v0x1d35940_77;
v0x1d35940_78 .array/port v0x1d35940, 78;
v0x1d35940_79 .array/port v0x1d35940, 79;
v0x1d35940_80 .array/port v0x1d35940, 80;
v0x1d35940_81 .array/port v0x1d35940, 81;
E_0x1d16ca0/20 .event anyedge, v0x1d35940_78, v0x1d35940_79, v0x1d35940_80, v0x1d35940_81;
v0x1d35940_82 .array/port v0x1d35940, 82;
v0x1d35940_83 .array/port v0x1d35940, 83;
v0x1d35940_84 .array/port v0x1d35940, 84;
v0x1d35940_85 .array/port v0x1d35940, 85;
E_0x1d16ca0/21 .event anyedge, v0x1d35940_82, v0x1d35940_83, v0x1d35940_84, v0x1d35940_85;
v0x1d35940_86 .array/port v0x1d35940, 86;
v0x1d35940_87 .array/port v0x1d35940, 87;
v0x1d35940_88 .array/port v0x1d35940, 88;
v0x1d35940_89 .array/port v0x1d35940, 89;
E_0x1d16ca0/22 .event anyedge, v0x1d35940_86, v0x1d35940_87, v0x1d35940_88, v0x1d35940_89;
v0x1d35940_90 .array/port v0x1d35940, 90;
v0x1d35940_91 .array/port v0x1d35940, 91;
v0x1d35940_92 .array/port v0x1d35940, 92;
v0x1d35940_93 .array/port v0x1d35940, 93;
E_0x1d16ca0/23 .event anyedge, v0x1d35940_90, v0x1d35940_91, v0x1d35940_92, v0x1d35940_93;
v0x1d35940_94 .array/port v0x1d35940, 94;
v0x1d35940_95 .array/port v0x1d35940, 95;
v0x1d35940_96 .array/port v0x1d35940, 96;
v0x1d35940_97 .array/port v0x1d35940, 97;
E_0x1d16ca0/24 .event anyedge, v0x1d35940_94, v0x1d35940_95, v0x1d35940_96, v0x1d35940_97;
v0x1d35940_98 .array/port v0x1d35940, 98;
v0x1d35940_99 .array/port v0x1d35940, 99;
v0x1d35940_100 .array/port v0x1d35940, 100;
v0x1d35940_101 .array/port v0x1d35940, 101;
E_0x1d16ca0/25 .event anyedge, v0x1d35940_98, v0x1d35940_99, v0x1d35940_100, v0x1d35940_101;
v0x1d35940_102 .array/port v0x1d35940, 102;
v0x1d35940_103 .array/port v0x1d35940, 103;
v0x1d35940_104 .array/port v0x1d35940, 104;
v0x1d35940_105 .array/port v0x1d35940, 105;
E_0x1d16ca0/26 .event anyedge, v0x1d35940_102, v0x1d35940_103, v0x1d35940_104, v0x1d35940_105;
v0x1d35940_106 .array/port v0x1d35940, 106;
v0x1d35940_107 .array/port v0x1d35940, 107;
v0x1d35940_108 .array/port v0x1d35940, 108;
v0x1d35940_109 .array/port v0x1d35940, 109;
E_0x1d16ca0/27 .event anyedge, v0x1d35940_106, v0x1d35940_107, v0x1d35940_108, v0x1d35940_109;
v0x1d35940_110 .array/port v0x1d35940, 110;
v0x1d35940_111 .array/port v0x1d35940, 111;
v0x1d35940_112 .array/port v0x1d35940, 112;
v0x1d35940_113 .array/port v0x1d35940, 113;
E_0x1d16ca0/28 .event anyedge, v0x1d35940_110, v0x1d35940_111, v0x1d35940_112, v0x1d35940_113;
v0x1d35940_114 .array/port v0x1d35940, 114;
v0x1d35940_115 .array/port v0x1d35940, 115;
v0x1d35940_116 .array/port v0x1d35940, 116;
v0x1d35940_117 .array/port v0x1d35940, 117;
E_0x1d16ca0/29 .event anyedge, v0x1d35940_114, v0x1d35940_115, v0x1d35940_116, v0x1d35940_117;
v0x1d35940_118 .array/port v0x1d35940, 118;
v0x1d35940_119 .array/port v0x1d35940, 119;
v0x1d35940_120 .array/port v0x1d35940, 120;
v0x1d35940_121 .array/port v0x1d35940, 121;
E_0x1d16ca0/30 .event anyedge, v0x1d35940_118, v0x1d35940_119, v0x1d35940_120, v0x1d35940_121;
v0x1d35940_122 .array/port v0x1d35940, 122;
v0x1d35940_123 .array/port v0x1d35940, 123;
v0x1d35940_124 .array/port v0x1d35940, 124;
v0x1d35940_125 .array/port v0x1d35940, 125;
E_0x1d16ca0/31 .event anyedge, v0x1d35940_122, v0x1d35940_123, v0x1d35940_124, v0x1d35940_125;
v0x1d35940_126 .array/port v0x1d35940, 126;
v0x1d35940_127 .array/port v0x1d35940, 127;
E_0x1d16ca0/32 .event anyedge, v0x1d35940_126, v0x1d35940_127, v0x1d358a0_0;
E_0x1d16ca0 .event/or E_0x1d16ca0/0, E_0x1d16ca0/1, E_0x1d16ca0/2, E_0x1d16ca0/3, E_0x1d16ca0/4, E_0x1d16ca0/5, E_0x1d16ca0/6, E_0x1d16ca0/7, E_0x1d16ca0/8, E_0x1d16ca0/9, E_0x1d16ca0/10, E_0x1d16ca0/11, E_0x1d16ca0/12, E_0x1d16ca0/13, E_0x1d16ca0/14, E_0x1d16ca0/15, E_0x1d16ca0/16, E_0x1d16ca0/17, E_0x1d16ca0/18, E_0x1d16ca0/19, E_0x1d16ca0/20, E_0x1d16ca0/21, E_0x1d16ca0/22, E_0x1d16ca0/23, E_0x1d16ca0/24, E_0x1d16ca0/25, E_0x1d16ca0/26, E_0x1d16ca0/27, E_0x1d16ca0/28, E_0x1d16ca0/29, E_0x1d16ca0/30, E_0x1d16ca0/31, E_0x1d16ca0/32;
S_0x1d34db0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 41, 4 41 0, S_0x1d34590;
 .timescale 0 0;
v0x1d34fb0_0 .var/i "i", 31 0;
S_0x1d350b0 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 23, 4 23 0, S_0x1d34590;
 .timescale 0 0;
v0x1d352b0_0 .var/i "index", 31 0;
S_0x1d35390 .scope begin, "$unm_blk_8" "$unm_blk_8" 4 45, 4 45 0, S_0x1d34590;
 .timescale 0 0;
v0x1d355a0_0 .var/i "index", 31 0;
S_0x1d37450 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1cc0270;
 .timescale -12 -12;
E_0x1d16f90 .event anyedge, v0x1d38250_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d38250_0;
    %nor/r;
    %assign/vec4 v0x1d38250_0, 0;
    %wait E_0x1d16f90;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d32340;
T_4 ;
    %wait E_0x1cd02c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d33810_0, 0;
    %wait E_0x1cd02c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d33810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d33740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d33bf0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1d33a60_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1d33e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d34020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d33740_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1d336a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d328f0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1d325b0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d32df0;
    %join;
    %wait E_0x1cd02c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d33810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d33740_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1d336a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d33740_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1d33a60_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1d33e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d34020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d33bf0_0, 0;
    %wait E_0x1cb29f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d33810_0, 0;
    %wait E_0x1cd02c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %wait E_0x1cd02c0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1d33a60_0, 0;
    %wait E_0x1cd02c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cd02c0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1d33a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d34020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %wait E_0x1cd02c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cd02c0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d32df0;
    %join;
    %wait E_0x1cd02c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d33810_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1d336a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d33740_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1d33a60_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1d33e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d34020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d33bf0_0, 0;
    %wait E_0x1cb29f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d33810_0, 0;
    %wait E_0x1cd02c0;
    %wait E_0x1cd02c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %wait E_0x1cd02c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %wait E_0x1cd02c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1d33a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d34020_0, 0;
    %wait E_0x1cd02c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cd02c0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1d33a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d34020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %wait E_0x1cd02c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %wait E_0x1cd02c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1d33a60_0, 0;
    %wait E_0x1cd02c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cd02c0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d32df0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cd0510;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1d340c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d34020_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1d33e90_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1d336a0_0, 0;
    %assign/vec4 v0x1d33740_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1d33a60_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1d33bf0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1cc4c30;
T_5 ;
    %wait E_0x1cd1070;
    %load/vec4 v0x1d315c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1cea9b0;
    %jmp t_0;
    .scope S_0x1cea9b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cfe820_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1cfe820_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1cfe820_0;
    %store/vec4a v0x1d31740, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1cfe820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1cfe820_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1cc4c30;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1d318e0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1d31c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1d318e0_0;
    %load/vec4 v0x1d31b80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1d318e0_0, 0;
T_5.5 ;
    %load/vec4 v0x1d32120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1d31de0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1d31740, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1d32060_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1d31de0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1d31740, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1d31de0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d31740, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1d31de0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1d31740, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1d32060_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1d31de0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1d31740, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1d31de0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d31740, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1d31ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1d31d00_0;
    %load/vec4 v0x1d32060_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1d318e0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1d350b0;
T_6 ;
    %load/vec4 v0x1d36b30_0;
    %pad/u 32;
    %load/vec4 v0x1d358a0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x1d352b0_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x1d34590;
T_7 ;
    %wait E_0x1d16ca0;
    %load/vec4 v0x1d36d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x1d350b0;
    %jmp t_2;
    .scope S_0x1d350b0;
t_3 ;
    %load/vec4 v0x1d352b0_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %store/vec4 v0x1d352b0_0, 0, 32;
    %ix/getv/s 4, v0x1d352b0_0;
    %load/vec4a v0x1d35940, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1d36c40_0, 0, 1;
    %load/vec4 v0x1d358a0_0;
    %store/vec4 v0x1d36a00_0, 0, 7;
    %end;
    .scope S_0x1d34590;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d36c40_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1d36a00_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1d35390;
T_8 ;
    %load/vec4 v0x1d36fa0_0;
    %pad/u 32;
    %load/vec4 v0x1d36df0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x1d355a0_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x1d34590;
T_9 ;
    %wait E_0x1cd1070;
    %load/vec4 v0x1d35680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1d358a0_0, 0;
    %fork t_5, S_0x1d34db0;
    %jmp t_4;
    .scope S_0x1d34db0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d34fb0_0, 0, 32;
T_9.2 ; Top of for-loop 
    %load/vec4 v0x1d34fb0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x1d34fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d35940, 0, 4;
T_9.4 ; for-loop step statement
    %load/vec4 v0x1d34fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d34fb0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ; for-loop exit label
    %end;
    .scope S_0x1d34590;
t_4 %join;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1d371a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %fork t_7, S_0x1d35390;
    %jmp t_6;
    .scope S_0x1d35390;
t_7 ;
    %load/vec4 v0x1d355a0_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %store/vec4 v0x1d355a0_0, 0, 32;
    %load/vec4 v0x1d370b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %ix/getv/s 4, v0x1d355a0_0;
    %load/vec4a v0x1d35940, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %ix/getv/s 4, v0x1d355a0_0;
    %load/vec4a v0x1d35940, 4;
    %addi 1, 0, 2;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %ix/getv/s 3, v0x1d355a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d35940, 0, 4;
    %jmp T_9.8;
T_9.7 ;
    %ix/getv/s 4, v0x1d355a0_0;
    %load/vec4a v0x1d35940, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %ix/getv/s 4, v0x1d355a0_0;
    %load/vec4a v0x1d35940, 4;
    %subi 1, 0, 2;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %ix/getv/s 3, v0x1d355a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d35940, 0, 4;
T_9.8 ;
    %load/vec4 v0x1d370b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.13, 8;
    %load/vec4 v0x1d358a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 1, 0, 7;
    %or;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %load/vec4 v0x1d358a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %assign/vec4 v0x1d358a0_0, 0;
    %load/vec4 v0x1d36eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %load/vec4 v0x1d36df0_0;
    %assign/vec4 v0x1d358a0_0, 0;
T_9.15 ;
    %end;
    .scope S_0x1d34590;
t_6 %join;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1cc0270;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d37ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d38250_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1cc0270;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d37ca0_0;
    %inv;
    %store/vec4 v0x1d37ca0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1cc0270;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d33500_0, v0x1d384c0_0, v0x1d37ca0_0, v0x1d37c00_0, v0x1d38110_0, v0x1d37f30_0, v0x1d38820_0, v0x1d38780_0, v0x1d38620_0, v0x1d38560_0, v0x1d386c0_0, v0x1d38070_0, v0x1d37fd0_0, v0x1d37e90_0, v0x1d37d40_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1cc0270;
T_13 ;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1cc0270;
T_14 ;
    %wait E_0x1cd0510;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d381b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d381b0_0, 4, 32;
    %load/vec4 v0x1d38310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d381b0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d381b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d381b0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1d38070_0;
    %load/vec4 v0x1d38070_0;
    %load/vec4 v0x1d37fd0_0;
    %xor;
    %load/vec4 v0x1d38070_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d381b0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d381b0_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x1d37e90_0;
    %load/vec4 v0x1d37e90_0;
    %load/vec4 v0x1d37d40_0;
    %xor;
    %load/vec4 v0x1d37e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d381b0_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x1d381b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d381b0_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/gshare/iter0/response13/top_module.sv";
