-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.1_2/1049935 Production Release                 
-- Build Date:               Sat Jun 10 10:53:51 PDT 2023                        
                                                                                 
-- Generated by:             lc4976@hansolo.poly.edu                             
-- Generated date:           Tue Apr 09 23:09:13 EDT 2024                        

Solution Settings: ShiftRows.v1
  Current state: schedule
  Project: Catapult_11

Design Input Files Specified
  $PROJECT_HOME/temp_dut.c

Processes/Blocks in Design
  Process         Real Operation(s) count Latency Throughput Reset Length II Comments 
  --------------- ----------------------- ------- ---------- ------------ -- --------
  /ShiftRows/core                       3       0          2            1  0          
  Design Total:                         3       0          2            1  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
  ------------ ------ ------ ----------------- ----------- ------------------------
  clk          rising 20.000             20.00    0.000000 /ShiftRows/core          
  
I/O Data Ranges
  Port            Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  --------------- ---- -------- --------- --------- ------- -------- --------
  clk             IN   Unsigned         1                                     
  rst_n           IN   Unsigned         1                                     
  state:rsc.zin   IN   Unsigned       128                                     
  state:rsc.zout  OUT  Unsigned       128                                     
  state:rsc.lzout OUT  Unsigned         1                                     
  state.triosy.lz OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /ShiftRows/state:rsc
    Memory Component: mgc_inout_prereg_en          Size:         1 x 128
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable         Indices Phys Memory Address     
    ---------------- ------- -----------------------
    /ShiftRows/state   0:127 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  C++ Field              Interface Range      Range Expression                       Expression Limits 
  ---------------------- -------------------- -------------------------------------- -----------------
  /ShiftRows/state[M][N] state_rsc_zin[127:0] state_rsc_zin[(4*M+N)*8+8-1:(4*M+N)*8] M<4 N<4           
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process         Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
  --------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
  /ShiftRows/core core:rlp           Infinite       1            3  60.00 ns                       
  /ShiftRows/core  main              Infinite       2            2  40.00 ns                       
  
Loop Execution Profile
  Process         Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  --------------- ---------------- ------------ -------------------------- ----------------- --------
  /ShiftRows/core core:rlp                   1                       33.33                2           
  /ShiftRows/core  main                      2                       66.67                2           
  
End of Report
