
Tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006690  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  08006830  08006830  00007830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069f8  080069f8  00008074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080069f8  080069f8  000079f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a00  08006a00  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a00  08006a00  00007a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a04  08006a04  00007a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08006a08  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  20000074  08006a7c  00008074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  08006a7c  00008364  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e66e  00000000  00000000  000080a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028d4  00000000  00000000  00016712  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  00018fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a72  00000000  00000000  00019d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001913d  00000000  00000000  0001a80a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000133d7  00000000  00000000  00033947  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097737  00000000  00000000  00046d1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000de455  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004258  00000000  00000000  000de498  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e26f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006818 	.word	0x08006818

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08006818 	.word	0x08006818

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005b2:	463b      	mov	r3, r7
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	609a      	str	r2, [r3, #8]
 80005bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005be:	4b21      	ldr	r3, [pc, #132]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005c0:	4a21      	ldr	r2, [pc, #132]	@ (8000648 <MX_ADC1_Init+0x9c>)
 80005c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80005c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005ca:	4b1e      	ldr	r3, [pc, #120]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005d8:	2200      	movs	r2, #0
 80005da:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005dc:	4b19      	ldr	r3, [pc, #100]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005de:	2200      	movs	r2, #0
 80005e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005e4:	4b17      	ldr	r3, [pc, #92]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005ea:	4b16      	ldr	r3, [pc, #88]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005ec:	4a17      	ldr	r2, [pc, #92]	@ (800064c <MX_ADC1_Init+0xa0>)
 80005ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005f0:	4b14      	ldr	r3, [pc, #80]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005f6:	4b13      	ldr	r3, [pc, #76]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005fc:	4b11      	ldr	r3, [pc, #68]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005fe:	2200      	movs	r2, #0
 8000600:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000604:	4b0f      	ldr	r3, [pc, #60]	@ (8000644 <MX_ADC1_Init+0x98>)
 8000606:	2201      	movs	r2, #1
 8000608:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800060a:	480e      	ldr	r0, [pc, #56]	@ (8000644 <MX_ADC1_Init+0x98>)
 800060c:	f001 fdb0 	bl	8002170 <HAL_ADC_Init>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000616:	f001 fb37 	bl	8001c88 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800061a:	2301      	movs	r3, #1
 800061c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800061e:	2301      	movs	r3, #1
 8000620:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000622:	2300      	movs	r3, #0
 8000624:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000626:	463b      	mov	r3, r7
 8000628:	4619      	mov	r1, r3
 800062a:	4806      	ldr	r0, [pc, #24]	@ (8000644 <MX_ADC1_Init+0x98>)
 800062c:	f001 ff64 	bl	80024f8 <HAL_ADC_ConfigChannel>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000636:	f001 fb27 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800063a:	bf00      	nop
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000090 	.word	0x20000090
 8000648:	40012000 	.word	0x40012000
 800064c:	0f000001 	.word	0x0f000001

08000650 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b08a      	sub	sp, #40	@ 0x28
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000658:	f107 0314 	add.w	r3, r7, #20
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a17      	ldr	r2, [pc, #92]	@ (80006cc <HAL_ADC_MspInit+0x7c>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d127      	bne.n	80006c2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]
 8000676:	4b16      	ldr	r3, [pc, #88]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 8000678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800067a:	4a15      	ldr	r2, [pc, #84]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 800067c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000680:	6453      	str	r3, [r2, #68]	@ 0x44
 8000682:	4b13      	ldr	r3, [pc, #76]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 8000684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800068a:	613b      	str	r3, [r7, #16]
 800068c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800068e:	2300      	movs	r3, #0
 8000690:	60fb      	str	r3, [r7, #12]
 8000692:	4b0f      	ldr	r3, [pc, #60]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	4a0e      	ldr	r2, [pc, #56]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	6313      	str	r3, [r2, #48]	@ 0x30
 800069e:	4b0c      	ldr	r3, [pc, #48]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80006aa:	2306      	movs	r3, #6
 80006ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ae:	2303      	movs	r3, #3
 80006b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b6:	f107 0314 	add.w	r3, r7, #20
 80006ba:	4619      	mov	r1, r3
 80006bc:	4805      	ldr	r0, [pc, #20]	@ (80006d4 <HAL_ADC_MspInit+0x84>)
 80006be:	f002 fa2f 	bl	8002b20 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006c2:	bf00      	nop
 80006c4:	3728      	adds	r7, #40	@ 0x28
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40012000 	.word	0x40012000
 80006d0:	40023800 	.word	0x40023800
 80006d4:	40020000 	.word	0x40020000

080006d8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b08a      	sub	sp, #40	@ 0x28
 80006dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006de:	f107 0314 	add.w	r3, r7, #20
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
 80006e6:	605a      	str	r2, [r3, #4]
 80006e8:	609a      	str	r2, [r3, #8]
 80006ea:	60da      	str	r2, [r3, #12]
 80006ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	613b      	str	r3, [r7, #16]
 80006f2:	4b47      	ldr	r3, [pc, #284]	@ (8000810 <MX_GPIO_Init+0x138>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	4a46      	ldr	r2, [pc, #280]	@ (8000810 <MX_GPIO_Init+0x138>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fe:	4b44      	ldr	r3, [pc, #272]	@ (8000810 <MX_GPIO_Init+0x138>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	f003 0301 	and.w	r3, r3, #1
 8000706:	613b      	str	r3, [r7, #16]
 8000708:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	60fb      	str	r3, [r7, #12]
 800070e:	4b40      	ldr	r3, [pc, #256]	@ (8000810 <MX_GPIO_Init+0x138>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000712:	4a3f      	ldr	r2, [pc, #252]	@ (8000810 <MX_GPIO_Init+0x138>)
 8000714:	f043 0310 	orr.w	r3, r3, #16
 8000718:	6313      	str	r3, [r2, #48]	@ 0x30
 800071a:	4b3d      	ldr	r3, [pc, #244]	@ (8000810 <MX_GPIO_Init+0x138>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071e:	f003 0310 	and.w	r3, r3, #16
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000726:	2300      	movs	r3, #0
 8000728:	60bb      	str	r3, [r7, #8]
 800072a:	4b39      	ldr	r3, [pc, #228]	@ (8000810 <MX_GPIO_Init+0x138>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	4a38      	ldr	r2, [pc, #224]	@ (8000810 <MX_GPIO_Init+0x138>)
 8000730:	f043 0304 	orr.w	r3, r3, #4
 8000734:	6313      	str	r3, [r2, #48]	@ 0x30
 8000736:	4b36      	ldr	r3, [pc, #216]	@ (8000810 <MX_GPIO_Init+0x138>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	f003 0304 	and.w	r3, r3, #4
 800073e:	60bb      	str	r3, [r7, #8]
 8000740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	4b32      	ldr	r3, [pc, #200]	@ (8000810 <MX_GPIO_Init+0x138>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	4a31      	ldr	r2, [pc, #196]	@ (8000810 <MX_GPIO_Init+0x138>)
 800074c:	f043 0308 	orr.w	r3, r3, #8
 8000750:	6313      	str	r3, [r2, #48]	@ 0x30
 8000752:	4b2f      	ldr	r3, [pc, #188]	@ (8000810 <MX_GPIO_Init+0x138>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	f003 0308 	and.w	r3, r3, #8
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	603b      	str	r3, [r7, #0]
 8000762:	4b2b      	ldr	r3, [pc, #172]	@ (8000810 <MX_GPIO_Init+0x138>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	4a2a      	ldr	r2, [pc, #168]	@ (8000810 <MX_GPIO_Init+0x138>)
 8000768:	f043 0302 	orr.w	r3, r3, #2
 800076c:	6313      	str	r3, [r2, #48]	@ 0x30
 800076e:	4b28      	ldr	r3, [pc, #160]	@ (8000810 <MX_GPIO_Init+0x138>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	f003 0302 	and.w	r3, r3, #2
 8000776:	603b      	str	r3, [r7, #0]
 8000778:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800077a:	2200      	movs	r2, #0
 800077c:	2140      	movs	r1, #64	@ 0x40
 800077e:	4825      	ldr	r0, [pc, #148]	@ (8000814 <MX_GPIO_Init+0x13c>)
 8000780:	f002 fb6a 	bl	8002e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000784:	2200      	movs	r2, #0
 8000786:	f44f 51fc 	mov.w	r1, #8064	@ 0x1f80
 800078a:	4823      	ldr	r0, [pc, #140]	@ (8000818 <MX_GPIO_Init+0x140>)
 800078c:	f002 fb64 	bl	8002e58 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8000790:	2200      	movs	r2, #0
 8000792:	2110      	movs	r1, #16
 8000794:	4821      	ldr	r0, [pc, #132]	@ (800081c <MX_GPIO_Init+0x144>)
 8000796:	f002 fb5f 	bl	8002e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800079a:	2308      	movs	r3, #8
 800079c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800079e:	2300      	movs	r3, #0
 80007a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007a2:	2301      	movs	r3, #1
 80007a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a6:	f107 0314 	add.w	r3, r7, #20
 80007aa:	4619      	mov	r1, r3
 80007ac:	4819      	ldr	r0, [pc, #100]	@ (8000814 <MX_GPIO_Init+0x13c>)
 80007ae:	f002 f9b7 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80007b2:	2340      	movs	r3, #64	@ 0x40
 80007b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b6:	2301      	movs	r3, #1
 80007b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ba:	2300      	movs	r3, #0
 80007bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007be:	2300      	movs	r3, #0
 80007c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c2:	f107 0314 	add.w	r3, r7, #20
 80007c6:	4619      	mov	r1, r3
 80007c8:	4812      	ldr	r0, [pc, #72]	@ (8000814 <MX_GPIO_Init+0x13c>)
 80007ca:	f002 f9a9 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80007ce:	f44f 53fc 	mov.w	r3, #8064	@ 0x1f80
 80007d2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d4:	2301      	movs	r3, #1
 80007d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d8:	2300      	movs	r3, #0
 80007da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007dc:	2300      	movs	r3, #0
 80007de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007e0:	f107 0314 	add.w	r3, r7, #20
 80007e4:	4619      	mov	r1, r3
 80007e6:	480c      	ldr	r0, [pc, #48]	@ (8000818 <MX_GPIO_Init+0x140>)
 80007e8:	f002 f99a 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80007ec:	2310      	movs	r3, #16
 80007ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f0:	2301      	movs	r3, #1
 80007f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f4:	2300      	movs	r3, #0
 80007f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f8:	2300      	movs	r3, #0
 80007fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4619      	mov	r1, r3
 8000802:	4806      	ldr	r0, [pc, #24]	@ (800081c <MX_GPIO_Init+0x144>)
 8000804:	f002 f98c 	bl	8002b20 <HAL_GPIO_Init>

}
 8000808:	bf00      	nop
 800080a:	3728      	adds	r7, #40	@ 0x28
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	40023800 	.word	0x40023800
 8000814:	40020000 	.word	0x40020000
 8000818:	40021000 	.word	0x40021000
 800081c:	40020c00 	.word	0x40020c00

08000820 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000824:	4b12      	ldr	r3, [pc, #72]	@ (8000870 <MX_I2C1_Init+0x50>)
 8000826:	4a13      	ldr	r2, [pc, #76]	@ (8000874 <MX_I2C1_Init+0x54>)
 8000828:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800082a:	4b11      	ldr	r3, [pc, #68]	@ (8000870 <MX_I2C1_Init+0x50>)
 800082c:	4a12      	ldr	r2, [pc, #72]	@ (8000878 <MX_I2C1_Init+0x58>)
 800082e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000830:	4b0f      	ldr	r3, [pc, #60]	@ (8000870 <MX_I2C1_Init+0x50>)
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000836:	4b0e      	ldr	r3, [pc, #56]	@ (8000870 <MX_I2C1_Init+0x50>)
 8000838:	2200      	movs	r2, #0
 800083a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800083c:	4b0c      	ldr	r3, [pc, #48]	@ (8000870 <MX_I2C1_Init+0x50>)
 800083e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000842:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000844:	4b0a      	ldr	r3, [pc, #40]	@ (8000870 <MX_I2C1_Init+0x50>)
 8000846:	2200      	movs	r2, #0
 8000848:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800084a:	4b09      	ldr	r3, [pc, #36]	@ (8000870 <MX_I2C1_Init+0x50>)
 800084c:	2200      	movs	r2, #0
 800084e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000850:	4b07      	ldr	r3, [pc, #28]	@ (8000870 <MX_I2C1_Init+0x50>)
 8000852:	2200      	movs	r2, #0
 8000854:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000856:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <MX_I2C1_Init+0x50>)
 8000858:	2200      	movs	r2, #0
 800085a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800085c:	4804      	ldr	r0, [pc, #16]	@ (8000870 <MX_I2C1_Init+0x50>)
 800085e:	f002 fb15 	bl	8002e8c <HAL_I2C_Init>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000868:	f001 fa0e 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800086c:	bf00      	nop
 800086e:	bd80      	pop	{r7, pc}
 8000870:	200000d8 	.word	0x200000d8
 8000874:	40005400 	.word	0x40005400
 8000878:	000186a0 	.word	0x000186a0

0800087c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b08a      	sub	sp, #40	@ 0x28
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000884:	f107 0314 	add.w	r3, r7, #20
 8000888:	2200      	movs	r2, #0
 800088a:	601a      	str	r2, [r3, #0]
 800088c:	605a      	str	r2, [r3, #4]
 800088e:	609a      	str	r2, [r3, #8]
 8000890:	60da      	str	r2, [r3, #12]
 8000892:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a19      	ldr	r2, [pc, #100]	@ (8000900 <HAL_I2C_MspInit+0x84>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d12c      	bne.n	80008f8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	613b      	str	r3, [r7, #16]
 80008a2:	4b18      	ldr	r3, [pc, #96]	@ (8000904 <HAL_I2C_MspInit+0x88>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a17      	ldr	r2, [pc, #92]	@ (8000904 <HAL_I2C_MspInit+0x88>)
 80008a8:	f043 0302 	orr.w	r3, r3, #2
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b15      	ldr	r3, [pc, #84]	@ (8000904 <HAL_I2C_MspInit+0x88>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0302 	and.w	r3, r3, #2
 80008b6:	613b      	str	r3, [r7, #16]
 80008b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80008ba:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80008be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008c0:	2312      	movs	r3, #18
 80008c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	2300      	movs	r3, #0
 80008c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008c8:	2303      	movs	r3, #3
 80008ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008cc:	2304      	movs	r3, #4
 80008ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d0:	f107 0314 	add.w	r3, r7, #20
 80008d4:	4619      	mov	r1, r3
 80008d6:	480c      	ldr	r0, [pc, #48]	@ (8000908 <HAL_I2C_MspInit+0x8c>)
 80008d8:	f002 f922 	bl	8002b20 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008dc:	2300      	movs	r3, #0
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	4b08      	ldr	r3, [pc, #32]	@ (8000904 <HAL_I2C_MspInit+0x88>)
 80008e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e4:	4a07      	ldr	r2, [pc, #28]	@ (8000904 <HAL_I2C_MspInit+0x88>)
 80008e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80008ec:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <HAL_I2C_MspInit+0x88>)
 80008ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80008f4:	60fb      	str	r3, [r7, #12]
 80008f6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80008f8:	bf00      	nop
 80008fa:	3728      	adds	r7, #40	@ 0x28
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40005400 	.word	0x40005400
 8000904:	40023800 	.word	0x40023800
 8000908:	40020400 	.word	0x40020400

0800090c <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000910:	4b13      	ldr	r3, [pc, #76]	@ (8000960 <MX_I2S3_Init+0x54>)
 8000912:	4a14      	ldr	r2, [pc, #80]	@ (8000964 <MX_I2S3_Init+0x58>)
 8000914:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000916:	4b12      	ldr	r3, [pc, #72]	@ (8000960 <MX_I2S3_Init+0x54>)
 8000918:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800091c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800091e:	4b10      	ldr	r3, [pc, #64]	@ (8000960 <MX_I2S3_Init+0x54>)
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 8000924:	4b0e      	ldr	r3, [pc, #56]	@ (8000960 <MX_I2S3_Init+0x54>)
 8000926:	2201      	movs	r2, #1
 8000928:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800092a:	4b0d      	ldr	r3, [pc, #52]	@ (8000960 <MX_I2S3_Init+0x54>)
 800092c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000930:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000932:	4b0b      	ldr	r3, [pc, #44]	@ (8000960 <MX_I2S3_Init+0x54>)
 8000934:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000938:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800093a:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <MX_I2S3_Init+0x54>)
 800093c:	2200      	movs	r2, #0
 800093e:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000940:	4b07      	ldr	r3, [pc, #28]	@ (8000960 <MX_I2S3_Init+0x54>)
 8000942:	2200      	movs	r2, #0
 8000944:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000946:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <MX_I2S3_Init+0x54>)
 8000948:	2200      	movs	r2, #0
 800094a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800094c:	4804      	ldr	r0, [pc, #16]	@ (8000960 <MX_I2S3_Init+0x54>)
 800094e:	f002 ff3b 	bl	80037c8 <HAL_I2S_Init>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8000958:	f001 f996 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800095c:	bf00      	nop
 800095e:	bd80      	pop	{r7, pc}
 8000960:	2000012c 	.word	0x2000012c
 8000964:	40003c00 	.word	0x40003c00

08000968 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b090      	sub	sp, #64	@ 0x40
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000970:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000974:	2200      	movs	r2, #0
 8000976:	601a      	str	r2, [r3, #0]
 8000978:	605a      	str	r2, [r3, #4]
 800097a:	609a      	str	r2, [r3, #8]
 800097c:	60da      	str	r2, [r3, #12]
 800097e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000980:	f107 0314 	add.w	r3, r7, #20
 8000984:	2200      	movs	r2, #0
 8000986:	601a      	str	r2, [r3, #0]
 8000988:	605a      	str	r2, [r3, #4]
 800098a:	609a      	str	r2, [r3, #8]
 800098c:	60da      	str	r2, [r3, #12]
 800098e:	611a      	str	r2, [r3, #16]
 8000990:	615a      	str	r2, [r3, #20]
  if(i2sHandle->Instance==SPI3)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a32      	ldr	r2, [pc, #200]	@ (8000a60 <HAL_I2S_MspInit+0xf8>)
 8000998:	4293      	cmp	r3, r2
 800099a:	d15c      	bne.n	8000a56 <HAL_I2S_MspInit+0xee>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800099c:	2301      	movs	r3, #1
 800099e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80009a0:	23c0      	movs	r3, #192	@ 0xc0
 80009a2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 80009a4:	2310      	movs	r3, #16
 80009a6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 4;
 80009a8:	2304      	movs	r3, #4
 80009aa:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009ac:	f107 0314 	add.w	r3, r7, #20
 80009b0:	4618      	mov	r0, r3
 80009b2:	f004 f953 	bl	8004c5c <HAL_RCCEx_PeriphCLKConfig>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 80009bc:	f001 f964 	bl	8001c88 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80009c0:	2300      	movs	r3, #0
 80009c2:	613b      	str	r3, [r7, #16]
 80009c4:	4b27      	ldr	r3, [pc, #156]	@ (8000a64 <HAL_I2S_MspInit+0xfc>)
 80009c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c8:	4a26      	ldr	r2, [pc, #152]	@ (8000a64 <HAL_I2S_MspInit+0xfc>)
 80009ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80009ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80009d0:	4b24      	ldr	r3, [pc, #144]	@ (8000a64 <HAL_I2S_MspInit+0xfc>)
 80009d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80009d8:	613b      	str	r3, [r7, #16]
 80009da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009dc:	2300      	movs	r3, #0
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	4b20      	ldr	r3, [pc, #128]	@ (8000a64 <HAL_I2S_MspInit+0xfc>)
 80009e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e4:	4a1f      	ldr	r2, [pc, #124]	@ (8000a64 <HAL_I2S_MspInit+0xfc>)
 80009e6:	f043 0301 	orr.w	r3, r3, #1
 80009ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000a64 <HAL_I2S_MspInit+0xfc>)
 80009ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f0:	f003 0301 	and.w	r3, r3, #1
 80009f4:	60fb      	str	r3, [r7, #12]
 80009f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009f8:	2300      	movs	r3, #0
 80009fa:	60bb      	str	r3, [r7, #8]
 80009fc:	4b19      	ldr	r3, [pc, #100]	@ (8000a64 <HAL_I2S_MspInit+0xfc>)
 80009fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a00:	4a18      	ldr	r2, [pc, #96]	@ (8000a64 <HAL_I2S_MspInit+0xfc>)
 8000a02:	f043 0304 	orr.w	r3, r3, #4
 8000a06:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a08:	4b16      	ldr	r3, [pc, #88]	@ (8000a64 <HAL_I2S_MspInit+0xfc>)
 8000a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0c:	f003 0304 	and.w	r3, r3, #4
 8000a10:	60bb      	str	r3, [r7, #8]
 8000a12:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000a14:	2310      	movs	r3, #16
 8000a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a20:	2300      	movs	r3, #0
 8000a22:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a24:	2306      	movs	r3, #6
 8000a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a28:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	480e      	ldr	r0, [pc, #56]	@ (8000a68 <HAL_I2S_MspInit+0x100>)
 8000a30:	f002 f876 	bl	8002b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8000a34:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	2300      	movs	r3, #0
 8000a44:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a46:	2306      	movs	r3, #6
 8000a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a4a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4806      	ldr	r0, [pc, #24]	@ (8000a6c <HAL_I2S_MspInit+0x104>)
 8000a52:	f002 f865 	bl	8002b20 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000a56:	bf00      	nop
 8000a58:	3740      	adds	r7, #64	@ 0x40
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40003c00 	.word	0x40003c00
 8000a64:	40023800 	.word	0x40023800
 8000a68:	40020000 	.word	0x40020000
 8000a6c:	40020800 	.word	0x40020800

08000a70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a70:	b590      	push	{r4, r7, lr}
 8000a72:	b089      	sub	sp, #36	@ 0x24
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a76:	f001 fae5 	bl	8002044 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a7a:	f000 fa67 	bl	8000f4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a7e:	f7ff fe2b 	bl	80006d8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000a82:	f001 f907 	bl	8001c94 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000a86:	f7ff fd91 	bl	80005ac <MX_ADC1_Init>
  MX_I2C1_Init();
 8000a8a:	f7ff fec9 	bl	8000820 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000a8e:	f7ff ff3d 	bl	800090c <MX_I2S3_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
    {
  	  // Emergency Stop Check (STM Blue and Black buttons pressed together)
  	  if (current_state != STATE_STOPPED && HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_SET && HAL_GPIO_ReadPin(BTN_PORT, BTN_ROT_PIN) == GPIO_PIN_SET) {
 8000a92:	4baf      	ldr	r3, [pc, #700]	@ (8000d50 <main+0x2e0>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	2b04      	cmp	r3, #4
 8000a98:	d01c      	beq.n	8000ad4 <main+0x64>
 8000a9a:	2101      	movs	r1, #1
 8000a9c:	48ad      	ldr	r0, [pc, #692]	@ (8000d54 <main+0x2e4>)
 8000a9e:	f002 f9c3 	bl	8002e28 <HAL_GPIO_ReadPin>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	d115      	bne.n	8000ad4 <main+0x64>
 8000aa8:	2110      	movs	r1, #16
 8000aaa:	48aa      	ldr	r0, [pc, #680]	@ (8000d54 <main+0x2e4>)
 8000aac:	f002 f9bc 	bl	8002e28 <HAL_GPIO_ReadPin>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d10e      	bne.n	8000ad4 <main+0x64>
  		  current_state = STATE_STOPPED;
 8000ab6:	4ba6      	ldr	r3, [pc, #664]	@ (8000d50 <main+0x2e0>)
 8000ab8:	2204      	movs	r2, #4
 8000aba:	701a      	strb	r2, [r3, #0]
  	      uint32_t stop_entry = HAL_GetTick();
 8000abc:	f001 fb28 	bl	8002110 <HAL_GetTick>
 8000ac0:	61b8      	str	r0, [r7, #24]
  	      while((HAL_GetTick() - stop_entry) < 500); // Long debounce for safety
 8000ac2:	bf00      	nop
 8000ac4:	f001 fb24 	bl	8002110 <HAL_GetTick>
 8000ac8:	4602      	mov	r2, r0
 8000aca:	69bb      	ldr	r3, [r7, #24]
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000ad2:	d3f7      	bcc.n	8000ac4 <main+0x54>
  	  }
      switch (current_state)
 8000ad4:	4b9e      	ldr	r3, [pc, #632]	@ (8000d50 <main+0x2e0>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b05      	cmp	r3, #5
 8000ada:	d8da      	bhi.n	8000a92 <main+0x22>
 8000adc:	a201      	add	r2, pc, #4	@ (adr r2, 8000ae4 <main+0x74>)
 8000ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ae2:	bf00      	nop
 8000ae4:	08000afd 	.word	0x08000afd
 8000ae8:	08000b7f 	.word	0x08000b7f
 8000aec:	08000bc7 	.word	0x08000bc7
 8000af0:	08000db5 	.word	0x08000db5
 8000af4:	08000e57 	.word	0x08000e57
 8000af8:	08000eaf 	.word	0x08000eaf
      {
          case STATE_INIT:
              Screen_Init();
 8000afc:	f000 fa90 	bl	8001020 <Screen_Init>
              Audio_Init();
 8000b00:	f000 fd00 	bl	8001504 <Audio_Init>
              LCD_Init();
 8000b04:	f000 ffee 	bl	8001ae4 <LCD_Init>

              MAX7219_Clear(locked_buffer);
 8000b08:	4893      	ldr	r0, [pc, #588]	@ (8000d58 <main+0x2e8>)
 8000b0a:	f000 fb45 	bl	8001198 <MAX7219_Clear>
              MAX7219_Clear(display_buffer);
 8000b0e:	4893      	ldr	r0, [pc, #588]	@ (8000d5c <main+0x2ec>)
 8000b10:	f000 fb42 	bl	8001198 <MAX7219_Clear>

              LCD_LoadCustomChars();
 8000b14:	f001 f820 	bl	8001b58 <LCD_LoadCustomChars>
              // Seed random with extra ADC noise, more noisy more random
              srand(HAL_GetTick() + Read_ADC_Channel(JS_RX_CHANNEL));
 8000b18:	f001 fafa 	bl	8002110 <HAL_GetTick>
 8000b1c:	4604      	mov	r4, r0
 8000b1e:	2001      	movs	r0, #1
 8000b20:	f000 fbfe 	bl	8001320 <Read_ADC_Channel>
 8000b24:	4603      	mov	r3, r0
 8000b26:	4423      	add	r3, r4
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f004 fc93 	bl	8005454 <srand>

              game_score = 0;
 8000b2e:	4b8c      	ldr	r3, [pc, #560]	@ (8000d60 <main+0x2f0>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
              game_level = 1;
 8000b34:	4b8b      	ldr	r3, [pc, #556]	@ (8000d64 <main+0x2f4>)
 8000b36:	2201      	movs	r2, #1
 8000b38:	701a      	strb	r2, [r3, #0]
              lines_cleared = 0;
 8000b3a:	4b8b      	ldr	r3, [pc, #556]	@ (8000d68 <main+0x2f8>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
              gravity_speed = 500;
 8000b40:	4b8a      	ldr	r3, [pc, #552]	@ (8000d6c <main+0x2fc>)
 8000b42:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000b46:	601a      	str	r2, [r3, #0]
              next_shape_id = rand() % NUM_SHAPES;
 8000b48:	f004 fcb2 	bl	80054b0 <rand>
 8000b4c:	4602      	mov	r2, r0
 8000b4e:	4b88      	ldr	r3, [pc, #544]	@ (8000d70 <main+0x300>)
 8000b50:	fb83 1302 	smull	r1, r3, r3, r2
 8000b54:	4413      	add	r3, r2
 8000b56:	1099      	asrs	r1, r3, #2
 8000b58:	17d3      	asrs	r3, r2, #31
 8000b5a:	1ac9      	subs	r1, r1, r3
 8000b5c:	460b      	mov	r3, r1
 8000b5e:	00db      	lsls	r3, r3, #3
 8000b60:	1a5b      	subs	r3, r3, r1
 8000b62:	1ad1      	subs	r1, r2, r3
 8000b64:	b2ca      	uxtb	r2, r1
 8000b66:	4b83      	ldr	r3, [pc, #524]	@ (8000d74 <main+0x304>)
 8000b68:	701a      	strb	r2, [r3, #0]

              Audio_Beep(350);
 8000b6a:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8000b6e:	f000 fd1f 	bl	80015b0 <Audio_Beep>
              LCD_UpdateStats();
 8000b72:	f001 f84d 	bl	8001c10 <LCD_UpdateStats>

              current_state = STATE_SPAWN;
 8000b76:	4b76      	ldr	r3, [pc, #472]	@ (8000d50 <main+0x2e0>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	701a      	strb	r2, [r3, #0]
              break;
 8000b7c:	e1c6      	b.n	8000f0c <main+0x49c>

          case STATE_SPAWN:
              Tetromino_Spawn(next_shape_id);
 8000b7e:	4b7d      	ldr	r3, [pc, #500]	@ (8000d74 <main+0x304>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	4618      	mov	r0, r3
 8000b86:	f000 fd99 	bl	80016bc <Tetromino_Spawn>

              if (Tetromino_CheckCollision(pivot_x, pivot_y)) {
 8000b8a:	4b7b      	ldr	r3, [pc, #492]	@ (8000d78 <main+0x308>)
 8000b8c:	f993 3000 	ldrsb.w	r3, [r3]
 8000b90:	4a7a      	ldr	r2, [pc, #488]	@ (8000d7c <main+0x30c>)
 8000b92:	f992 2000 	ldrsb.w	r2, [r2]
 8000b96:	4611      	mov	r1, r2
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f000 fdbb 	bl	8001714 <Tetromino_CheckCollision>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d007      	beq.n	8000bb4 <main+0x144>
            	  Audio_Beep(350);
 8000ba4:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8000ba8:	f000 fd02 	bl	80015b0 <Audio_Beep>
            	  current_state = STATE_GAMEOVER;
 8000bac:	4b68      	ldr	r3, [pc, #416]	@ (8000d50 <main+0x2e0>)
 8000bae:	2205      	movs	r2, #5
 8000bb0:	701a      	strb	r2, [r3, #0]
              } else {
                  last_gravity_time = HAL_GetTick();
                  current_state = STATE_PLAYING;
              }
              break;
 8000bb2:	e1ab      	b.n	8000f0c <main+0x49c>
                  last_gravity_time = HAL_GetTick();
 8000bb4:	f001 faac 	bl	8002110 <HAL_GetTick>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	4a71      	ldr	r2, [pc, #452]	@ (8000d80 <main+0x310>)
 8000bbc:	6013      	str	r3, [r2, #0]
                  current_state = STATE_PLAYING;
 8000bbe:	4b64      	ldr	r3, [pc, #400]	@ (8000d50 <main+0x2e0>)
 8000bc0:	2202      	movs	r2, #2
 8000bc2:	701a      	strb	r2, [r3, #0]
              break;
 8000bc4:	e1a2      	b.n	8000f0c <main+0x49c>

          case STATE_PLAYING:
          {
              uint32_t now = HAL_GetTick();
 8000bc6:	f001 faa3 	bl	8002110 <HAL_GetTick>
 8000bca:	60f8      	str	r0, [r7, #12]

              // Gravity Logic
              if (now - last_gravity_time > gravity_speed) {
 8000bcc:	4b6c      	ldr	r3, [pc, #432]	@ (8000d80 <main+0x310>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	68fa      	ldr	r2, [r7, #12]
 8000bd2:	1ad2      	subs	r2, r2, r3
 8000bd4:	4b65      	ldr	r3, [pc, #404]	@ (8000d6c <main+0x2fc>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d92a      	bls.n	8000c32 <main+0x1c2>
            	  if (!Tetromino_CheckCollision(pivot_x, pivot_y + 1)) {
 8000bdc:	4b66      	ldr	r3, [pc, #408]	@ (8000d78 <main+0x308>)
 8000bde:	f993 2000 	ldrsb.w	r2, [r3]
 8000be2:	4b66      	ldr	r3, [pc, #408]	@ (8000d7c <main+0x30c>)
 8000be4:	f993 3000 	ldrsb.w	r3, [r3]
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	3301      	adds	r3, #1
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	b25b      	sxtb	r3, r3
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4610      	mov	r0, r2
 8000bf4:	f000 fd8e 	bl	8001714 <Tetromino_CheckCollision>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d10e      	bne.n	8000c1c <main+0x1ac>
            		  pivot_y++;
 8000bfe:	4b5f      	ldr	r3, [pc, #380]	@ (8000d7c <main+0x30c>)
 8000c00:	f993 3000 	ldrsb.w	r3, [r3]
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	3301      	adds	r3, #1
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	b25a      	sxtb	r2, r3
 8000c0c:	4b5b      	ldr	r3, [pc, #364]	@ (8000d7c <main+0x30c>)
 8000c0e:	701a      	strb	r2, [r3, #0]
                      game_score += DROP_POINTS;
 8000c10:	4b53      	ldr	r3, [pc, #332]	@ (8000d60 <main+0x2f0>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	3301      	adds	r3, #1
 8000c16:	4a52      	ldr	r2, [pc, #328]	@ (8000d60 <main+0x2f0>)
 8000c18:	6013      	str	r3, [r2, #0]
 8000c1a:	e007      	b.n	8000c2c <main+0x1bc>
                  } else {
                	  // Lock Piece
                	  Tetromino_Lock();
 8000c1c:	f000 fdba 	bl	8001794 <Tetromino_Lock>
                	  Audio_Beep(100);
 8000c20:	2064      	movs	r0, #100	@ 0x64
 8000c22:	f000 fcc5 	bl	80015b0 <Audio_Beep>

                	  current_state = STATE_STATS;
 8000c26:	4b4a      	ldr	r3, [pc, #296]	@ (8000d50 <main+0x2e0>)
 8000c28:	2203      	movs	r2, #3
 8000c2a:	701a      	strb	r2, [r3, #0]
                  }
            	  last_gravity_time = now;
 8000c2c:	4a54      	ldr	r2, [pc, #336]	@ (8000d80 <main+0x310>)
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	6013      	str	r3, [r2, #0]
              }

              // Player Input
              if (now - last_input_time > INPUT_DELAY) {
 8000c32:	4b54      	ldr	r3, [pc, #336]	@ (8000d84 <main+0x314>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	68fa      	ldr	r2, [r7, #12]
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	2b64      	cmp	r3, #100	@ 0x64
 8000c3c:	f240 80ae 	bls.w	8000d9c <main+0x32c>
                  uint32_t val_x = Read_ADC_Channel(JS_RX_CHANNEL);
 8000c40:	2001      	movs	r0, #1
 8000c42:	f000 fb6d 	bl	8001320 <Read_ADC_Channel>
 8000c46:	60b8      	str	r0, [r7, #8]
                  uint32_t val_y = Read_ADC_Channel(JS_RY_CHANNEL);
 8000c48:	2002      	movs	r0, #2
 8000c4a:	f000 fb69 	bl	8001320 <Read_ADC_Channel>
 8000c4e:	6078      	str	r0, [r7, #4]
                  int8_t next_x = pivot_x;
 8000c50:	4b49      	ldr	r3, [pc, #292]	@ (8000d78 <main+0x308>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	77fb      	strb	r3, [r7, #31]

                  // X Movement
                  if (val_x < JS_LOW) next_x--;
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	2bc7      	cmp	r3, #199	@ 0xc7
 8000c5a:	d806      	bhi.n	8000c6a <main+0x1fa>
 8000c5c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	3b01      	subs	r3, #1
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	77fb      	strb	r3, [r7, #31]
 8000c68:	e00a      	b.n	8000c80 <main+0x210>
                  else if (val_x > JS_HIGH) next_x++;
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d905      	bls.n	8000c80 <main+0x210>
 8000c74:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	77fb      	strb	r3, [r7, #31]

                  if(next_x < 0) next_x = TOTAL_COLS - 1;
 8000c80:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	da01      	bge.n	8000c8c <main+0x21c>
 8000c88:	2307      	movs	r3, #7
 8000c8a:	77fb      	strb	r3, [r7, #31]
                  if(next_x >= TOTAL_COLS) next_x = 0;
 8000c8c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000c90:	2b07      	cmp	r3, #7
 8000c92:	dd01      	ble.n	8000c98 <main+0x228>
 8000c94:	2300      	movs	r3, #0
 8000c96:	77fb      	strb	r3, [r7, #31]

                  if (!Tetromino_CheckCollision(next_x, pivot_y)) pivot_x = next_x;
 8000c98:	4b38      	ldr	r3, [pc, #224]	@ (8000d7c <main+0x30c>)
 8000c9a:	f993 2000 	ldrsb.w	r2, [r3]
 8000c9e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000ca2:	4611      	mov	r1, r2
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f000 fd35 	bl	8001714 <Tetromino_CheckCollision>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d102      	bne.n	8000cb6 <main+0x246>
 8000cb0:	4a31      	ldr	r2, [pc, #196]	@ (8000d78 <main+0x308>)
 8000cb2:	7ffb      	ldrb	r3, [r7, #31]
 8000cb4:	7013      	strb	r3, [r2, #0]

                  // Drop
                  if (val_y > JS_HIGH) {
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d91e      	bls.n	8000cfe <main+0x28e>
                      if (!Tetromino_CheckCollision(pivot_x, pivot_y + 1)) {
 8000cc0:	4b2d      	ldr	r3, [pc, #180]	@ (8000d78 <main+0x308>)
 8000cc2:	f993 2000 	ldrsb.w	r2, [r3]
 8000cc6:	4b2d      	ldr	r3, [pc, #180]	@ (8000d7c <main+0x30c>)
 8000cc8:	f993 3000 	ldrsb.w	r3, [r3]
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	3301      	adds	r3, #1
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	b25b      	sxtb	r3, r3
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4610      	mov	r0, r2
 8000cd8:	f000 fd1c 	bl	8001714 <Tetromino_CheckCollision>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d10d      	bne.n	8000cfe <main+0x28e>
                          pivot_y++;
 8000ce2:	4b26      	ldr	r3, [pc, #152]	@ (8000d7c <main+0x30c>)
 8000ce4:	f993 3000 	ldrsb.w	r3, [r3]
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	3301      	adds	r3, #1
 8000cec:	b2db      	uxtb	r3, r3
 8000cee:	b25a      	sxtb	r2, r3
 8000cf0:	4b22      	ldr	r3, [pc, #136]	@ (8000d7c <main+0x30c>)
 8000cf2:	701a      	strb	r2, [r3, #0]
                          game_score += DROP_POINTS;
 8000cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d60 <main+0x2f0>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	4a19      	ldr	r2, [pc, #100]	@ (8000d60 <main+0x2f0>)
 8000cfc:	6013      	str	r3, [r2, #0]
                      }
                  }

                  // Anti-Clockwise Rotation
                  static uint8_t antirot_pressed = 0;
                  if (HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_SET) {
 8000cfe:	2101      	movs	r1, #1
 8000d00:	4814      	ldr	r0, [pc, #80]	@ (8000d54 <main+0x2e4>)
 8000d02:	f002 f891 	bl	8002e28 <HAL_GPIO_ReadPin>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b01      	cmp	r3, #1
 8000d0a:	d10b      	bne.n	8000d24 <main+0x2b4>
                	  if (antirot_pressed == 0) {
 8000d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000d88 <main+0x318>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d10a      	bne.n	8000d2a <main+0x2ba>
                		  Tetromino_Rotate(-1); // CCW
 8000d14:	f04f 30ff 	mov.w	r0, #4294967295
 8000d18:	f000 fdbe 	bl	8001898 <Tetromino_Rotate>
                          antirot_pressed = 1;
 8000d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d88 <main+0x318>)
 8000d1e:	2201      	movs	r2, #1
 8000d20:	701a      	strb	r2, [r3, #0]
 8000d22:	e002      	b.n	8000d2a <main+0x2ba>
                	  }
                  } else {
                	  antirot_pressed = 0;
 8000d24:	4b18      	ldr	r3, [pc, #96]	@ (8000d88 <main+0x318>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]
                  }

                  // Clockwise Rotation
                  static uint8_t rot_pressed = 0;
                  if (HAL_GPIO_ReadPin(BTN_PORT, BTN_ROT_PIN) == GPIO_PIN_SET) {
 8000d2a:	2110      	movs	r1, #16
 8000d2c:	4809      	ldr	r0, [pc, #36]	@ (8000d54 <main+0x2e4>)
 8000d2e:	f002 f87b 	bl	8002e28 <HAL_GPIO_ReadPin>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d12b      	bne.n	8000d90 <main+0x320>
                	  if (rot_pressed == 0) {
 8000d38:	4b14      	ldr	r3, [pc, #80]	@ (8000d8c <main+0x31c>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d12a      	bne.n	8000d96 <main+0x326>
                		  Tetromino_Rotate(1); // CW
 8000d40:	2001      	movs	r0, #1
 8000d42:	f000 fda9 	bl	8001898 <Tetromino_Rotate>
                          rot_pressed = 1;
 8000d46:	4b11      	ldr	r3, [pc, #68]	@ (8000d8c <main+0x31c>)
 8000d48:	2201      	movs	r2, #1
 8000d4a:	701a      	strb	r2, [r3, #0]
 8000d4c:	e023      	b.n	8000d96 <main+0x326>
 8000d4e:	bf00      	nop
 8000d50:	20000174 	.word	0x20000174
 8000d54:	40020000 	.word	0x40020000
 8000d58:	20000190 	.word	0x20000190
 8000d5c:	20000180 	.word	0x20000180
 8000d60:	200001ac 	.word	0x200001ac
 8000d64:	20000008 	.word	0x20000008
 8000d68:	200001b0 	.word	0x200001b0
 8000d6c:	20000004 	.word	0x20000004
 8000d70:	92492493 	.word	0x92492493
 8000d74:	200001a8 	.word	0x200001a8
 8000d78:	20000175 	.word	0x20000175
 8000d7c:	20000176 	.word	0x20000176
 8000d80:	200001a4 	.word	0x200001a4
 8000d84:	200001a0 	.word	0x200001a0
 8000d88:	200001b4 	.word	0x200001b4
 8000d8c:	200001b5 	.word	0x200001b5
                	  }
                  } else {
                	  rot_pressed = 0;
 8000d90:	4b5f      	ldr	r3, [pc, #380]	@ (8000f10 <main+0x4a0>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	701a      	strb	r2, [r3, #0]
                  }
                  last_input_time = now;
 8000d96:	4a5f      	ldr	r2, [pc, #380]	@ (8000f14 <main+0x4a4>)
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	6013      	str	r3, [r2, #0]
              }

              // Render
              memcpy(display_buffer, locked_buffer, sizeof(locked_buffer));
 8000d9c:	4a5e      	ldr	r2, [pc, #376]	@ (8000f18 <main+0x4a8>)
 8000d9e:	4b5f      	ldr	r3, [pc, #380]	@ (8000f1c <main+0x4ac>)
 8000da0:	4614      	mov	r4, r2
 8000da2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000da4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
              Tetromino_Draw(display_buffer);
 8000da8:	485b      	ldr	r0, [pc, #364]	@ (8000f18 <main+0x4a8>)
 8000daa:	f000 fd35 	bl	8001818 <Tetromino_Draw>
              MAX7219_Flush();
 8000dae:	f000 f979 	bl	80010a4 <MAX7219_Flush>
              break;
 8000db2:	e0ab      	b.n	8000f0c <main+0x49c>
          }

          case STATE_STATS:
          {
        	  uint8_t cleared_lines = Check_Full_Rows();
 8000db4:	f000 fb2e 	bl	8001414 <Check_Full_Rows>
 8000db8:	4603      	mov	r3, r0
 8000dba:	74fb      	strb	r3, [r7, #19]
        	  if (cleared_lines > 0) {
 8000dbc:	7cfb      	ldrb	r3, [r7, #19]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d032      	beq.n	8000e28 <main+0x3b8>
        		  game_score += (cleared_lines * FULLROW_POINTS * game_level);
 8000dc2:	7cfb      	ldrb	r3, [r7, #19]
 8000dc4:	4a56      	ldr	r2, [pc, #344]	@ (8000f20 <main+0x4b0>)
 8000dc6:	7812      	ldrb	r2, [r2, #0]
 8000dc8:	b2d2      	uxtb	r2, r2
 8000dca:	fb03 f202 	mul.w	r2, r3, r2
 8000dce:	4613      	mov	r3, r2
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	4413      	add	r3, r2
 8000dd4:	00db      	lsls	r3, r3, #3
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	4b52      	ldr	r3, [pc, #328]	@ (8000f24 <main+0x4b4>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4413      	add	r3, r2
 8000dde:	4a51      	ldr	r2, [pc, #324]	@ (8000f24 <main+0x4b4>)
 8000de0:	6013      	str	r3, [r2, #0]
        		  lines_cleared += cleared_lines;
 8000de2:	7cfa      	ldrb	r2, [r7, #19]
 8000de4:	4b50      	ldr	r3, [pc, #320]	@ (8000f28 <main+0x4b8>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4413      	add	r3, r2
 8000dea:	4a4f      	ldr	r2, [pc, #316]	@ (8000f28 <main+0x4b8>)
 8000dec:	6013      	str	r3, [r2, #0]

        		  // Level Up Logic
                  if (lines_cleared >= (game_level * LNS_CLR_NXT_LVL)) {
 8000dee:	4b4c      	ldr	r3, [pc, #304]	@ (8000f20 <main+0x4b0>)
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	461a      	mov	r2, r3
 8000df8:	4b4b      	ldr	r3, [pc, #300]	@ (8000f28 <main+0x4b8>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d80f      	bhi.n	8000e20 <main+0x3b0>
                	  game_level++;
 8000e00:	4b47      	ldr	r3, [pc, #284]	@ (8000f20 <main+0x4b0>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	3301      	adds	r3, #1
 8000e08:	b2da      	uxtb	r2, r3
 8000e0a:	4b45      	ldr	r3, [pc, #276]	@ (8000f20 <main+0x4b0>)
 8000e0c:	701a      	strb	r2, [r3, #0]
                	  if (gravity_speed > 100) gravity_speed -= 50;
 8000e0e:	4b47      	ldr	r3, [pc, #284]	@ (8000f2c <main+0x4bc>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	2b64      	cmp	r3, #100	@ 0x64
 8000e14:	d904      	bls.n	8000e20 <main+0x3b0>
 8000e16:	4b45      	ldr	r3, [pc, #276]	@ (8000f2c <main+0x4bc>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	3b32      	subs	r3, #50	@ 0x32
 8000e1c:	4a43      	ldr	r2, [pc, #268]	@ (8000f2c <main+0x4bc>)
 8000e1e:	6013      	str	r3, [r2, #0]
                  }
                  Audio_Beep(350);
 8000e20:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8000e24:	f000 fbc4 	bl	80015b0 <Audio_Beep>
        	  }
              // We update the 'next_shape_id' variable which LCD_UpdateStats reads
              next_shape_id = rand() % NUM_SHAPES;
 8000e28:	f004 fb42 	bl	80054b0 <rand>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	4b40      	ldr	r3, [pc, #256]	@ (8000f30 <main+0x4c0>)
 8000e30:	fb83 1302 	smull	r1, r3, r3, r2
 8000e34:	4413      	add	r3, r2
 8000e36:	1099      	asrs	r1, r3, #2
 8000e38:	17d3      	asrs	r3, r2, #31
 8000e3a:	1ac9      	subs	r1, r1, r3
 8000e3c:	460b      	mov	r3, r1
 8000e3e:	00db      	lsls	r3, r3, #3
 8000e40:	1a5b      	subs	r3, r3, r1
 8000e42:	1ad1      	subs	r1, r2, r3
 8000e44:	b2ca      	uxtb	r2, r1
 8000e46:	4b3b      	ldr	r3, [pc, #236]	@ (8000f34 <main+0x4c4>)
 8000e48:	701a      	strb	r2, [r3, #0]
              // Update the LCD with the new score, level and next shape
              LCD_UpdateStats();
 8000e4a:	f000 fee1 	bl	8001c10 <LCD_UpdateStats>

              current_state = STATE_SPAWN;
 8000e4e:	4b3a      	ldr	r3, [pc, #232]	@ (8000f38 <main+0x4c8>)
 8000e50:	2201      	movs	r2, #1
 8000e52:	701a      	strb	r2, [r3, #0]
              break;
 8000e54:	e05a      	b.n	8000f0c <main+0x49c>
          }

          case STATE_STOPPED:
        	  // Clears the display
        	  MAX7219_Clear(display_buffer);
 8000e56:	4830      	ldr	r0, [pc, #192]	@ (8000f18 <main+0x4a8>)
 8000e58:	f000 f99e 	bl	8001198 <MAX7219_Clear>
        	  MAX7219_Flush();
 8000e5c:	f000 f922 	bl	80010a4 <MAX7219_Flush>

              // Wait for Reset (Active LOW)
              static uint8_t stop_lock = 1;
              if (HAL_GPIO_ReadPin(BTN_PORT, BTN_RESET_PIN) == GPIO_PIN_SET) {
 8000e60:	2108      	movs	r1, #8
 8000e62:	4836      	ldr	r0, [pc, #216]	@ (8000f3c <main+0x4cc>)
 8000e64:	f001 ffe0 	bl	8002e28 <HAL_GPIO_ReadPin>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d102      	bne.n	8000e74 <main+0x404>
            	  stop_lock = 0; // Button released
 8000e6e:	4b34      	ldr	r3, [pc, #208]	@ (8000f40 <main+0x4d0>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	701a      	strb	r2, [r3, #0]
              }
              if (stop_lock == 0 && HAL_GPIO_ReadPin(BTN_PORT, BTN_RESET_PIN) == GPIO_PIN_RESET) {
 8000e74:	4b32      	ldr	r3, [pc, #200]	@ (8000f40 <main+0x4d0>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d143      	bne.n	8000f04 <main+0x494>
 8000e7c:	2108      	movs	r1, #8
 8000e7e:	482f      	ldr	r0, [pc, #188]	@ (8000f3c <main+0x4cc>)
 8000e80:	f001 ffd2 	bl	8002e28 <HAL_GPIO_ReadPin>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d13c      	bne.n	8000f04 <main+0x494>
                  uint32_t tick = HAL_GetTick();
 8000e8a:	f001 f941 	bl	8002110 <HAL_GetTick>
 8000e8e:	6178      	str	r0, [r7, #20]
                  while((HAL_GetTick() - tick) < 200); // Debounce
 8000e90:	bf00      	nop
 8000e92:	f001 f93d 	bl	8002110 <HAL_GetTick>
 8000e96:	4602      	mov	r2, r0
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	2bc7      	cmp	r3, #199	@ 0xc7
 8000e9e:	d9f8      	bls.n	8000e92 <main+0x422>

                  stop_lock = 1; // Reset latch
 8000ea0:	4b27      	ldr	r3, [pc, #156]	@ (8000f40 <main+0x4d0>)
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	701a      	strb	r2, [r3, #0]
                  current_state = STATE_INIT;
 8000ea6:	4b24      	ldr	r3, [pc, #144]	@ (8000f38 <main+0x4c8>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	701a      	strb	r2, [r3, #0]
              }
              break;
 8000eac:	e02a      	b.n	8000f04 <main+0x494>

          case STATE_GAMEOVER:
        	  // Loads the game over icon on the display
        	  memcpy(&display_buffer[0], GAME_OVER_ICON, 8);
 8000eae:	4b1a      	ldr	r3, [pc, #104]	@ (8000f18 <main+0x4a8>)
 8000eb0:	4a24      	ldr	r2, [pc, #144]	@ (8000f44 <main+0x4d4>)
 8000eb2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000eb6:	e883 0003 	stmia.w	r3, {r0, r1}
        	  memcpy(&display_buffer[8], GAME_OVER_ICON, 8);
 8000eba:	4b17      	ldr	r3, [pc, #92]	@ (8000f18 <main+0x4a8>)
 8000ebc:	4a21      	ldr	r2, [pc, #132]	@ (8000f44 <main+0x4d4>)
 8000ebe:	3308      	adds	r3, #8
 8000ec0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ec4:	e883 0003 	stmia.w	r3, {r0, r1}
        	  MAX7219_Flush();
 8000ec8:	f000 f8ec 	bl	80010a4 <MAX7219_Flush>

              // Waits for the reset button release to then be ready for the press
              static uint8_t restart_latch = 0;

              if (HAL_GPIO_ReadPin(BTN_PORT, BTN_RESET_PIN) == GPIO_PIN_SET) {
 8000ecc:	2108      	movs	r1, #8
 8000ece:	481b      	ldr	r0, [pc, #108]	@ (8000f3c <main+0x4cc>)
 8000ed0:	f001 ffaa 	bl	8002e28 <HAL_GPIO_ReadPin>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d102      	bne.n	8000ee0 <main+0x470>
            	  restart_latch = 1; // Ready for the reset press
 8000eda:	4b1b      	ldr	r3, [pc, #108]	@ (8000f48 <main+0x4d8>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	701a      	strb	r2, [r3, #0]
              }
              if (restart_latch && HAL_GPIO_ReadPin(BTN_PORT, BTN_RESET_PIN) == GPIO_PIN_RESET) {
 8000ee0:	4b19      	ldr	r3, [pc, #100]	@ (8000f48 <main+0x4d8>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d00f      	beq.n	8000f08 <main+0x498>
 8000ee8:	2108      	movs	r1, #8
 8000eea:	4814      	ldr	r0, [pc, #80]	@ (8000f3c <main+0x4cc>)
 8000eec:	f001 ff9c 	bl	8002e28 <HAL_GPIO_ReadPin>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d108      	bne.n	8000f08 <main+0x498>
            	  restart_latch = 0; // Reset flag
 8000ef6:	4b14      	ldr	r3, [pc, #80]	@ (8000f48 <main+0x4d8>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
                  current_state = STATE_INIT;
 8000efc:	4b0e      	ldr	r3, [pc, #56]	@ (8000f38 <main+0x4c8>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	701a      	strb	r2, [r3, #0]
              }
              break;
 8000f02:	e001      	b.n	8000f08 <main+0x498>
              break;
 8000f04:	bf00      	nop
 8000f06:	e5c4      	b.n	8000a92 <main+0x22>
              break;
 8000f08:	bf00      	nop
 8000f0a:	e5c2      	b.n	8000a92 <main+0x22>
  	  if (current_state != STATE_STOPPED && HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_SET && HAL_GPIO_ReadPin(BTN_PORT, BTN_ROT_PIN) == GPIO_PIN_SET) {
 8000f0c:	e5c1      	b.n	8000a92 <main+0x22>
 8000f0e:	bf00      	nop
 8000f10:	200001b5 	.word	0x200001b5
 8000f14:	200001a0 	.word	0x200001a0
 8000f18:	20000180 	.word	0x20000180
 8000f1c:	20000190 	.word	0x20000190
 8000f20:	20000008 	.word	0x20000008
 8000f24:	200001ac 	.word	0x200001ac
 8000f28:	200001b0 	.word	0x200001b0
 8000f2c:	20000004 	.word	0x20000004
 8000f30:	92492493 	.word	0x92492493
 8000f34:	200001a8 	.word	0x200001a8
 8000f38:	20000174 	.word	0x20000174
 8000f3c:	40020000 	.word	0x40020000
 8000f40:	20000009 	.word	0x20000009
 8000f44:	080068f8 	.word	0x080068f8
 8000f48:	200001b6 	.word	0x200001b6

08000f4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b094      	sub	sp, #80	@ 0x50
 8000f50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f52:	f107 0320 	add.w	r3, r7, #32
 8000f56:	2230      	movs	r2, #48	@ 0x30
 8000f58:	2100      	movs	r1, #0
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f004 fc0d 	bl	800577a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f60:	f107 030c 	add.w	r3, r7, #12
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f70:	2300      	movs	r3, #0
 8000f72:	60bb      	str	r3, [r7, #8]
 8000f74:	4b28      	ldr	r3, [pc, #160]	@ (8001018 <SystemClock_Config+0xcc>)
 8000f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f78:	4a27      	ldr	r2, [pc, #156]	@ (8001018 <SystemClock_Config+0xcc>)
 8000f7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f80:	4b25      	ldr	r3, [pc, #148]	@ (8001018 <SystemClock_Config+0xcc>)
 8000f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f88:	60bb      	str	r3, [r7, #8]
 8000f8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	607b      	str	r3, [r7, #4]
 8000f90:	4b22      	ldr	r3, [pc, #136]	@ (800101c <SystemClock_Config+0xd0>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a21      	ldr	r2, [pc, #132]	@ (800101c <SystemClock_Config+0xd0>)
 8000f96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f9a:	6013      	str	r3, [r2, #0]
 8000f9c:	4b1f      	ldr	r3, [pc, #124]	@ (800101c <SystemClock_Config+0xd0>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fa4:	607b      	str	r3, [r7, #4]
 8000fa6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fac:	2301      	movs	r3, #1
 8000fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fb0:	2310      	movs	r3, #16
 8000fb2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000fbc:	2310      	movs	r3, #16
 8000fbe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000fc0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000fc4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000fc6:	2304      	movs	r3, #4
 8000fc8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000fca:	2308      	movs	r3, #8
 8000fcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fce:	f107 0320 	add.w	r3, r7, #32
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f003 f9be 	bl	8004354 <HAL_RCC_OscConfig>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000fde:	f000 fe53 	bl	8001c88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe2:	230f      	movs	r3, #15
 8000fe4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fee:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000ff2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ff4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ff8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ffa:	f107 030c 	add.w	r3, r7, #12
 8000ffe:	2102      	movs	r1, #2
 8001000:	4618      	mov	r0, r3
 8001002:	f003 fc1f 	bl	8004844 <HAL_RCC_ClockConfig>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800100c:	f000 fe3c 	bl	8001c88 <Error_Handler>
  }
}
 8001010:	bf00      	nop
 8001012:	3750      	adds	r7, #80	@ 0x50
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40023800 	.word	0x40023800
 800101c:	40007000 	.word	0x40007000

08001020 <Screen_Init>:

/* USER CODE BEGIN 4 */

/* MAX7219 LED MATRIX DISPLAY FUNCTIONS */
void Screen_Init(void) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0
    uint8_t commands[][2] = {
 8001026:	4a1c      	ldr	r2, [pc, #112]	@ (8001098 <Screen_Init+0x78>)
 8001028:	1d3b      	adds	r3, r7, #4
 800102a:	ca07      	ldmia	r2, {r0, r1, r2}
 800102c:	c303      	stmia	r3!, {r0, r1}
 800102e:	801a      	strh	r2, [r3, #0]
		// 0x00} = Min.
		// 0x02} = Medium
		// 0x04} = High
        {REG_INTENSITY, 0x01} // Brightness level
    };
    for (int c = 0; c < 5; c++) {
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
 8001034:	e028      	b.n	8001088 <Screen_Init+0x68>
    	HAL_GPIO_WritePin(MTX_PORT, MTX_CS_PIN, GPIO_PIN_RESET);
 8001036:	2200      	movs	r2, #0
 8001038:	2140      	movs	r1, #64	@ 0x40
 800103a:	4818      	ldr	r0, [pc, #96]	@ (800109c <Screen_Init+0x7c>)
 800103c:	f001 ff0c 	bl	8002e58 <HAL_GPIO_WritePin>
        for(int m=0; m<NUM_MODULES; m++) {
 8001040:	2300      	movs	r3, #0
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	e015      	b.n	8001072 <Screen_Init+0x52>
            HAL_SPI_Transmit(&hspi1, &commands[c][0], 1, 10);
 8001046:	1d3a      	adds	r2, r7, #4
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	18d1      	adds	r1, r2, r3
 800104e:	230a      	movs	r3, #10
 8001050:	2201      	movs	r2, #1
 8001052:	4813      	ldr	r0, [pc, #76]	@ (80010a0 <Screen_Init+0x80>)
 8001054:	f003 ffdd 	bl	8005012 <HAL_SPI_Transmit>
            HAL_SPI_Transmit(&hspi1, &commands[c][1], 1, 10);
 8001058:	1d3a      	adds	r2, r7, #4
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	3301      	adds	r3, #1
 8001060:	18d1      	adds	r1, r2, r3
 8001062:	230a      	movs	r3, #10
 8001064:	2201      	movs	r2, #1
 8001066:	480e      	ldr	r0, [pc, #56]	@ (80010a0 <Screen_Init+0x80>)
 8001068:	f003 ffd3 	bl	8005012 <HAL_SPI_Transmit>
        for(int m=0; m<NUM_MODULES; m++) {
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	3301      	adds	r3, #1
 8001070:	613b      	str	r3, [r7, #16]
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	2b01      	cmp	r3, #1
 8001076:	dde6      	ble.n	8001046 <Screen_Init+0x26>
        }
        HAL_GPIO_WritePin(MTX_PORT, MTX_CS_PIN, GPIO_PIN_SET);
 8001078:	2201      	movs	r2, #1
 800107a:	2140      	movs	r1, #64	@ 0x40
 800107c:	4807      	ldr	r0, [pc, #28]	@ (800109c <Screen_Init+0x7c>)
 800107e:	f001 feeb 	bl	8002e58 <HAL_GPIO_WritePin>
    for (int c = 0; c < 5; c++) {
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	3301      	adds	r3, #1
 8001086:	617b      	str	r3, [r7, #20]
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	2b04      	cmp	r3, #4
 800108c:	ddd3      	ble.n	8001036 <Screen_Init+0x16>
    }
}
 800108e:	bf00      	nop
 8001090:	bf00      	nop
 8001092:	3718      	adds	r7, #24
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	08006830 	.word	0x08006830
 800109c:	40020000 	.word	0x40020000
 80010a0:	200001b8 	.word	0x200001b8

080010a4 <MAX7219_Flush>:

void MAX7219_Flush(void) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
    // Defines for readability
    uint8_t configs[][2] = {
 80010aa:	4a37      	ldr	r2, [pc, #220]	@ (8001188 <MAX7219_Flush+0xe4>)
 80010ac:	1d3b      	adds	r3, r7, #4
 80010ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010b2:	e883 0003 	stmia.w	r3, {r0, r1}
        {REG_DECODE_MODE,  0x00},
		{REG_SHUTDOWN,     0x01}
    };

    // Send Configs (Safety Refresh)
    for(int c=0; c<4; c++) {
 80010b6:	2300      	movs	r3, #0
 80010b8:	617b      	str	r3, [r7, #20]
 80010ba:	e028      	b.n	800110e <MAX7219_Flush+0x6a>
        HAL_GPIO_WritePin(MTX_PORT, MTX_CS_PIN, GPIO_PIN_RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	2140      	movs	r1, #64	@ 0x40
 80010c0:	4832      	ldr	r0, [pc, #200]	@ (800118c <MAX7219_Flush+0xe8>)
 80010c2:	f001 fec9 	bl	8002e58 <HAL_GPIO_WritePin>
        for(int m=0; m<NUM_MODULES; m++) {
 80010c6:	2300      	movs	r3, #0
 80010c8:	613b      	str	r3, [r7, #16]
 80010ca:	e015      	b.n	80010f8 <MAX7219_Flush+0x54>
            HAL_SPI_Transmit(&hspi1, &configs[c][0], 1, 10);
 80010cc:	1d3a      	adds	r2, r7, #4
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	18d1      	adds	r1, r2, r3
 80010d4:	230a      	movs	r3, #10
 80010d6:	2201      	movs	r2, #1
 80010d8:	482d      	ldr	r0, [pc, #180]	@ (8001190 <MAX7219_Flush+0xec>)
 80010da:	f003 ff9a 	bl	8005012 <HAL_SPI_Transmit>
            HAL_SPI_Transmit(&hspi1, &configs[c][1], 1, 10);
 80010de:	1d3a      	adds	r2, r7, #4
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	3301      	adds	r3, #1
 80010e6:	18d1      	adds	r1, r2, r3
 80010e8:	230a      	movs	r3, #10
 80010ea:	2201      	movs	r2, #1
 80010ec:	4828      	ldr	r0, [pc, #160]	@ (8001190 <MAX7219_Flush+0xec>)
 80010ee:	f003 ff90 	bl	8005012 <HAL_SPI_Transmit>
        for(int m=0; m<NUM_MODULES; m++) {
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	3301      	adds	r3, #1
 80010f6:	613b      	str	r3, [r7, #16]
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	dde6      	ble.n	80010cc <MAX7219_Flush+0x28>
        }
        HAL_GPIO_WritePin(MTX_PORT, MTX_CS_PIN, GPIO_PIN_SET);
 80010fe:	2201      	movs	r2, #1
 8001100:	2140      	movs	r1, #64	@ 0x40
 8001102:	4822      	ldr	r0, [pc, #136]	@ (800118c <MAX7219_Flush+0xe8>)
 8001104:	f001 fea8 	bl	8002e58 <HAL_GPIO_WritePin>
    for(int c=0; c<4; c++) {
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	3301      	adds	r3, #1
 800110c:	617b      	str	r3, [r7, #20]
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	2b03      	cmp	r3, #3
 8001112:	ddd3      	ble.n	80010bc <MAX7219_Flush+0x18>
    }

    // Send Pixels
    for (uint8_t i = 0; i < 8; i++) {
 8001114:	2300      	movs	r3, #0
 8001116:	73fb      	strb	r3, [r7, #15]
 8001118:	e02d      	b.n	8001176 <MAX7219_Flush+0xd2>
        uint8_t addr = i + 1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	3301      	adds	r3, #1
 800111e:	b2db      	uxtb	r3, r3
 8001120:	70fb      	strb	r3, [r7, #3]
        HAL_GPIO_WritePin(MTX_PORT, MTX_CS_PIN, GPIO_PIN_RESET);
 8001122:	2200      	movs	r2, #0
 8001124:	2140      	movs	r1, #64	@ 0x40
 8001126:	4819      	ldr	r0, [pc, #100]	@ (800118c <MAX7219_Flush+0xe8>)
 8001128:	f001 fe96 	bl	8002e58 <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&hspi1, &addr, 1, 10);
 800112c:	1cf9      	adds	r1, r7, #3
 800112e:	230a      	movs	r3, #10
 8001130:	2201      	movs	r2, #1
 8001132:	4817      	ldr	r0, [pc, #92]	@ (8001190 <MAX7219_Flush+0xec>)
 8001134:	f003 ff6d 	bl	8005012 <HAL_SPI_Transmit>
        HAL_SPI_Transmit(&hspi1, &display_buffer[8 + i], 1, 10);
 8001138:	7bfb      	ldrb	r3, [r7, #15]
 800113a:	3308      	adds	r3, #8
 800113c:	4a15      	ldr	r2, [pc, #84]	@ (8001194 <MAX7219_Flush+0xf0>)
 800113e:	1899      	adds	r1, r3, r2
 8001140:	230a      	movs	r3, #10
 8001142:	2201      	movs	r2, #1
 8001144:	4812      	ldr	r0, [pc, #72]	@ (8001190 <MAX7219_Flush+0xec>)
 8001146:	f003 ff64 	bl	8005012 <HAL_SPI_Transmit>
        HAL_SPI_Transmit(&hspi1, &addr, 1, 10);
 800114a:	1cf9      	adds	r1, r7, #3
 800114c:	230a      	movs	r3, #10
 800114e:	2201      	movs	r2, #1
 8001150:	480f      	ldr	r0, [pc, #60]	@ (8001190 <MAX7219_Flush+0xec>)
 8001152:	f003 ff5e 	bl	8005012 <HAL_SPI_Transmit>
        HAL_SPI_Transmit(&hspi1, &display_buffer[i], 1, 10);
 8001156:	7bfb      	ldrb	r3, [r7, #15]
 8001158:	4a0e      	ldr	r2, [pc, #56]	@ (8001194 <MAX7219_Flush+0xf0>)
 800115a:	1899      	adds	r1, r3, r2
 800115c:	230a      	movs	r3, #10
 800115e:	2201      	movs	r2, #1
 8001160:	480b      	ldr	r0, [pc, #44]	@ (8001190 <MAX7219_Flush+0xec>)
 8001162:	f003 ff56 	bl	8005012 <HAL_SPI_Transmit>
        HAL_GPIO_WritePin(MTX_PORT, MTX_CS_PIN, GPIO_PIN_SET);
 8001166:	2201      	movs	r2, #1
 8001168:	2140      	movs	r1, #64	@ 0x40
 800116a:	4808      	ldr	r0, [pc, #32]	@ (800118c <MAX7219_Flush+0xe8>)
 800116c:	f001 fe74 	bl	8002e58 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 8; i++) {
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	3301      	adds	r3, #1
 8001174:	73fb      	strb	r3, [r7, #15]
 8001176:	7bfb      	ldrb	r3, [r7, #15]
 8001178:	2b07      	cmp	r3, #7
 800117a:	d9ce      	bls.n	800111a <MAX7219_Flush+0x76>
    }
}
 800117c:	bf00      	nop
 800117e:	bf00      	nop
 8001180:	3718      	adds	r7, #24
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	0800683c 	.word	0x0800683c
 800118c:	40020000 	.word	0x40020000
 8001190:	200001b8 	.word	0x200001b8
 8001194:	20000180 	.word	0x20000180

08001198 <MAX7219_Clear>:

void MAX7219_Clear(uint8_t* buffer) { memset(buffer, 0, TOTAL_ROWS); }
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	2210      	movs	r2, #16
 80011a2:	2100      	movs	r1, #0
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f004 fae8 	bl	800577a <memset>
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <MAX7219_SetPixel>:

void MAX7219_SetPixel(uint8_t* buffer, int8_t x, int8_t y, uint8_t state) {
 80011b2:	b480      	push	{r7}
 80011b4:	b085      	sub	sp, #20
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
 80011ba:	4608      	mov	r0, r1
 80011bc:	4611      	mov	r1, r2
 80011be:	461a      	mov	r2, r3
 80011c0:	4603      	mov	r3, r0
 80011c2:	70fb      	strb	r3, [r7, #3]
 80011c4:	460b      	mov	r3, r1
 80011c6:	70bb      	strb	r3, [r7, #2]
 80011c8:	4613      	mov	r3, r2
 80011ca:	707b      	strb	r3, [r7, #1]
    if (x < 0 || x >= TOTAL_COLS || y < 0 || y >= TOTAL_ROWS) return;
 80011cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	db5a      	blt.n	800128a <MAX7219_SetPixel+0xd8>
 80011d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80011d8:	2b07      	cmp	r3, #7
 80011da:	dc56      	bgt.n	800128a <MAX7219_SetPixel+0xd8>
 80011dc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	db52      	blt.n	800128a <MAX7219_SetPixel+0xd8>
 80011e4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80011e8:	2b0f      	cmp	r3, #15
 80011ea:	dc4e      	bgt.n	800128a <MAX7219_SetPixel+0xd8>
    uint8_t module_offset = (y < 8) ? 8 : 0;
 80011ec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80011f0:	2b07      	cmp	r3, #7
 80011f2:	dc01      	bgt.n	80011f8 <MAX7219_SetPixel+0x46>
 80011f4:	2308      	movs	r3, #8
 80011f6:	e000      	b.n	80011fa <MAX7219_SetPixel+0x48>
 80011f8:	2300      	movs	r3, #0
 80011fa:	73fb      	strb	r3, [r7, #15]
    int8_t local_y = (y < 8) ? y : y - 8;
 80011fc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001200:	2b07      	cmp	r3, #7
 8001202:	dd04      	ble.n	800120e <MAX7219_SetPixel+0x5c>
 8001204:	78bb      	ldrb	r3, [r7, #2]
 8001206:	3b08      	subs	r3, #8
 8001208:	b2db      	uxtb	r3, r3
 800120a:	b25b      	sxtb	r3, r3
 800120c:	e001      	b.n	8001212 <MAX7219_SetPixel+0x60>
 800120e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001212:	73bb      	strb	r3, [r7, #14]
    if (state) buffer[module_offset + x] |= (1 << local_y);
 8001214:	787b      	ldrb	r3, [r7, #1]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d01a      	beq.n	8001250 <MAX7219_SetPixel+0x9e>
 800121a:	7bfa      	ldrb	r2, [r7, #15]
 800121c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001220:	4413      	add	r3, r2
 8001222:	461a      	mov	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	4413      	add	r3, r2
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	b25a      	sxtb	r2, r3
 800122c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001230:	2101      	movs	r1, #1
 8001232:	fa01 f303 	lsl.w	r3, r1, r3
 8001236:	b25b      	sxtb	r3, r3
 8001238:	4313      	orrs	r3, r2
 800123a:	b259      	sxtb	r1, r3
 800123c:	7bfa      	ldrb	r2, [r7, #15]
 800123e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001242:	4413      	add	r3, r2
 8001244:	461a      	mov	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4413      	add	r3, r2
 800124a:	b2ca      	uxtb	r2, r1
 800124c:	701a      	strb	r2, [r3, #0]
 800124e:	e01d      	b.n	800128c <MAX7219_SetPixel+0xda>
    else       buffer[module_offset + x] &= ~(1 << local_y);
 8001250:	7bfa      	ldrb	r2, [r7, #15]
 8001252:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001256:	4413      	add	r3, r2
 8001258:	461a      	mov	r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4413      	add	r3, r2
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	b25a      	sxtb	r2, r3
 8001262:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001266:	2101      	movs	r1, #1
 8001268:	fa01 f303 	lsl.w	r3, r1, r3
 800126c:	b25b      	sxtb	r3, r3
 800126e:	43db      	mvns	r3, r3
 8001270:	b25b      	sxtb	r3, r3
 8001272:	4013      	ands	r3, r2
 8001274:	b259      	sxtb	r1, r3
 8001276:	7bfa      	ldrb	r2, [r7, #15]
 8001278:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800127c:	4413      	add	r3, r2
 800127e:	461a      	mov	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4413      	add	r3, r2
 8001284:	b2ca      	uxtb	r2, r1
 8001286:	701a      	strb	r2, [r3, #0]
 8001288:	e000      	b.n	800128c <MAX7219_SetPixel+0xda>
    if (x < 0 || x >= TOTAL_COLS || y < 0 || y >= TOTAL_ROWS) return;
 800128a:	bf00      	nop
}
 800128c:	3714      	adds	r7, #20
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <MAX7219_GetPixel>:

uint8_t MAX7219_GetPixel(uint8_t* buffer, int8_t x, int8_t y) {
 8001296:	b480      	push	{r7}
 8001298:	b085      	sub	sp, #20
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
 800129e:	460b      	mov	r3, r1
 80012a0:	70fb      	strb	r3, [r7, #3]
 80012a2:	4613      	mov	r3, r2
 80012a4:	70bb      	strb	r3, [r7, #2]
    if (x < 0 || x >= TOTAL_COLS || y < 0 || y >= TOTAL_ROWS) return 0;
 80012a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	db0b      	blt.n	80012c6 <MAX7219_GetPixel+0x30>
 80012ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012b2:	2b07      	cmp	r3, #7
 80012b4:	dc07      	bgt.n	80012c6 <MAX7219_GetPixel+0x30>
 80012b6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	db03      	blt.n	80012c6 <MAX7219_GetPixel+0x30>
 80012be:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80012c2:	2b0f      	cmp	r3, #15
 80012c4:	dd01      	ble.n	80012ca <MAX7219_GetPixel+0x34>
 80012c6:	2300      	movs	r3, #0
 80012c8:	e024      	b.n	8001314 <MAX7219_GetPixel+0x7e>
    uint8_t module_offset = (y < 8) ? 8 : 0;
 80012ca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80012ce:	2b07      	cmp	r3, #7
 80012d0:	dc01      	bgt.n	80012d6 <MAX7219_GetPixel+0x40>
 80012d2:	2308      	movs	r3, #8
 80012d4:	e000      	b.n	80012d8 <MAX7219_GetPixel+0x42>
 80012d6:	2300      	movs	r3, #0
 80012d8:	73fb      	strb	r3, [r7, #15]
    int8_t local_y = (y < 8) ? y : y - 8;
 80012da:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80012de:	2b07      	cmp	r3, #7
 80012e0:	dd04      	ble.n	80012ec <MAX7219_GetPixel+0x56>
 80012e2:	78bb      	ldrb	r3, [r7, #2]
 80012e4:	3b08      	subs	r3, #8
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	b25b      	sxtb	r3, r3
 80012ea:	e001      	b.n	80012f0 <MAX7219_GetPixel+0x5a>
 80012ec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80012f0:	73bb      	strb	r3, [r7, #14]
    return (buffer[module_offset + x] & (1 << local_y)) ? 1 : 0;
 80012f2:	7bfa      	ldrb	r2, [r7, #15]
 80012f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012f8:	4413      	add	r3, r2
 80012fa:	461a      	mov	r2, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4413      	add	r3, r2
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	461a      	mov	r2, r3
 8001304:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001308:	fa42 f303 	asr.w	r3, r2, r3
 800130c:	b2db      	uxtb	r3, r3
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	b2db      	uxtb	r3, r3
}
 8001314:	4618      	mov	r0, r3
 8001316:	3714      	adds	r7, #20
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <Read_ADC_Channel>:

uint32_t Read_ADC_Channel(uint32_t channel) {
 8001320:	b580      	push	{r7, lr}
 8001322:	b088      	sub	sp, #32
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001328:	f107 030c 	add.w	r3, r7, #12
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
    sConfig.Channel = channel;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 800133a:	2301      	movs	r3, #1
 800133c:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) Error_Handler();
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	4619      	mov	r1, r3
 8001348:	4811      	ldr	r0, [pc, #68]	@ (8001390 <Read_ADC_Channel+0x70>)
 800134a:	f001 f8d5 	bl	80024f8 <HAL_ADC_ConfigChannel>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <Read_ADC_Channel+0x38>
 8001354:	f000 fc98 	bl	8001c88 <Error_Handler>
    HAL_ADC_Start(&hadc1);
 8001358:	480d      	ldr	r0, [pc, #52]	@ (8001390 <Read_ADC_Channel+0x70>)
 800135a:	f000 ff4d 	bl	80021f8 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 800135e:	210a      	movs	r1, #10
 8001360:	480b      	ldr	r0, [pc, #44]	@ (8001390 <Read_ADC_Channel+0x70>)
 8001362:	f001 f830 	bl	80023c6 <HAL_ADC_PollForConversion>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d108      	bne.n	800137e <Read_ADC_Channel+0x5e>
        uint32_t val = HAL_ADC_GetValue(&hadc1);
 800136c:	4808      	ldr	r0, [pc, #32]	@ (8001390 <Read_ADC_Channel+0x70>)
 800136e:	f001 f8b5 	bl	80024dc <HAL_ADC_GetValue>
 8001372:	61f8      	str	r0, [r7, #28]
        HAL_ADC_Stop(&hadc1);
 8001374:	4806      	ldr	r0, [pc, #24]	@ (8001390 <Read_ADC_Channel+0x70>)
 8001376:	f000 fff3 	bl	8002360 <HAL_ADC_Stop>
        return val;
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	e004      	b.n	8001388 <Read_ADC_Channel+0x68>
    }
    HAL_ADC_Stop(&hadc1);
 800137e:	4804      	ldr	r0, [pc, #16]	@ (8001390 <Read_ADC_Channel+0x70>)
 8001380:	f000 ffee 	bl	8002360 <HAL_ADC_Stop>
    return 2048;
 8001384:	f44f 6300 	mov.w	r3, #2048	@ 0x800
}
 8001388:	4618      	mov	r0, r3
 800138a:	3720      	adds	r7, #32
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000090 	.word	0x20000090

08001394 <Wrap_Coordinate>:

/* BASE GAME LOGIC FUNCTIONS */
int8_t Wrap_Coordinate(int8_t x) {
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
    return (x % TOTAL_COLS + TOTAL_COLS) % TOTAL_COLS;
 800139e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a2:	425a      	negs	r2, r3
 80013a4:	f003 0307 	and.w	r3, r3, #7
 80013a8:	f002 0207 	and.w	r2, r2, #7
 80013ac:	bf58      	it	pl
 80013ae:	4253      	negpl	r3, r2
 80013b0:	b25b      	sxtb	r3, r3
 80013b2:	3308      	adds	r3, #8
 80013b4:	425a      	negs	r2, r3
 80013b6:	f003 0307 	and.w	r3, r3, #7
 80013ba:	f002 0207 	and.w	r2, r2, #7
 80013be:	bf58      	it	pl
 80013c0:	4253      	negpl	r3, r2
 80013c2:	b25b      	sxtb	r3, r3
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <Check_Pixel_Collision>:

uint8_t Check_Pixel_Collision(int8_t x, int8_t y) {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	460a      	mov	r2, r1
 80013da:	71fb      	strb	r3, [r7, #7]
 80013dc:	4613      	mov	r3, r2
 80013de:	71bb      	strb	r3, [r7, #6]
    if (y >= TOTAL_ROWS) return 1;
 80013e0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80013e4:	2b0f      	cmp	r3, #15
 80013e6:	dd01      	ble.n	80013ec <Check_Pixel_Collision+0x1c>
 80013e8:	2301      	movs	r3, #1
 80013ea:	e00d      	b.n	8001408 <Check_Pixel_Collision+0x38>
    if (MAX7219_GetPixel(locked_buffer, x, y)) return 1;
 80013ec:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80013f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f4:	4619      	mov	r1, r3
 80013f6:	4806      	ldr	r0, [pc, #24]	@ (8001410 <Check_Pixel_Collision+0x40>)
 80013f8:	f7ff ff4d 	bl	8001296 <MAX7219_GetPixel>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <Check_Pixel_Collision+0x36>
 8001402:	2301      	movs	r3, #1
 8001404:	e000      	b.n	8001408 <Check_Pixel_Collision+0x38>
    return 0;
 8001406:	2300      	movs	r3, #0
}
 8001408:	4618      	mov	r0, r3
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20000190 	.word	0x20000190

08001414 <Check_Full_Rows>:

uint8_t Check_Full_Rows(void) {
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
    uint8_t fr_count = 0;
 800141a:	2300      	movs	r3, #0
 800141c:	71fb      	strb	r3, [r7, #7]

    for (int8_t y = TOTAL_ROWS - 1; y >= 0; y--) {
 800141e:	230f      	movs	r3, #15
 8001420:	71bb      	strb	r3, [r7, #6]
 8001422:	e064      	b.n	80014ee <Check_Full_Rows+0xda>
        uint8_t row_full = 1;
 8001424:	2301      	movs	r3, #1
 8001426:	717b      	strb	r3, [r7, #5]

        for (uint8_t x = 0; x < TOTAL_COLS; x++) {
 8001428:	2300      	movs	r3, #0
 800142a:	713b      	strb	r3, [r7, #4]
 800142c:	e010      	b.n	8001450 <Check_Full_Rows+0x3c>
            if (MAX7219_GetPixel(locked_buffer, x, y) == 0) {
 800142e:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001432:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8001436:	4619      	mov	r1, r3
 8001438:	4831      	ldr	r0, [pc, #196]	@ (8001500 <Check_Full_Rows+0xec>)
 800143a:	f7ff ff2c 	bl	8001296 <MAX7219_GetPixel>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d102      	bne.n	800144a <Check_Full_Rows+0x36>
                row_full = 0;
 8001444:	2300      	movs	r3, #0
 8001446:	717b      	strb	r3, [r7, #5]
                break;
 8001448:	e005      	b.n	8001456 <Check_Full_Rows+0x42>
        for (uint8_t x = 0; x < TOTAL_COLS; x++) {
 800144a:	793b      	ldrb	r3, [r7, #4]
 800144c:	3301      	adds	r3, #1
 800144e:	713b      	strb	r3, [r7, #4]
 8001450:	793b      	ldrb	r3, [r7, #4]
 8001452:	2b07      	cmp	r3, #7
 8001454:	d9eb      	bls.n	800142e <Check_Full_Rows+0x1a>
            }
        }
        if (row_full) {
 8001456:	797b      	ldrb	r3, [r7, #5]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d042      	beq.n	80014e2 <Check_Full_Rows+0xce>
            fr_count++;
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	3301      	adds	r3, #1
 8001460:	71fb      	strb	r3, [r7, #7]
            // Move all rows above this one down
            for (int8_t k = y; k > 0; k--) {
 8001462:	79bb      	ldrb	r3, [r7, #6]
 8001464:	70fb      	strb	r3, [r7, #3]
 8001466:	e022      	b.n	80014ae <Check_Full_Rows+0x9a>
                for (uint8_t x = 0; x < TOTAL_COLS; x++) {
 8001468:	2300      	movs	r3, #0
 800146a:	70bb      	strb	r3, [r7, #2]
 800146c:	e016      	b.n	800149c <Check_Full_Rows+0x88>
                    uint8_t pixel_above = MAX7219_GetPixel(locked_buffer, x, k - 1);
 800146e:	f997 1002 	ldrsb.w	r1, [r7, #2]
 8001472:	78fb      	ldrb	r3, [r7, #3]
 8001474:	3b01      	subs	r3, #1
 8001476:	b2db      	uxtb	r3, r3
 8001478:	b25b      	sxtb	r3, r3
 800147a:	461a      	mov	r2, r3
 800147c:	4820      	ldr	r0, [pc, #128]	@ (8001500 <Check_Full_Rows+0xec>)
 800147e:	f7ff ff0a 	bl	8001296 <MAX7219_GetPixel>
 8001482:	4603      	mov	r3, r0
 8001484:	703b      	strb	r3, [r7, #0]
                    MAX7219_SetPixel(locked_buffer, x, k, pixel_above);
 8001486:	f997 1002 	ldrsb.w	r1, [r7, #2]
 800148a:	783b      	ldrb	r3, [r7, #0]
 800148c:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8001490:	481b      	ldr	r0, [pc, #108]	@ (8001500 <Check_Full_Rows+0xec>)
 8001492:	f7ff fe8e 	bl	80011b2 <MAX7219_SetPixel>
                for (uint8_t x = 0; x < TOTAL_COLS; x++) {
 8001496:	78bb      	ldrb	r3, [r7, #2]
 8001498:	3301      	adds	r3, #1
 800149a:	70bb      	strb	r3, [r7, #2]
 800149c:	78bb      	ldrb	r3, [r7, #2]
 800149e:	2b07      	cmp	r3, #7
 80014a0:	d9e5      	bls.n	800146e <Check_Full_Rows+0x5a>
            for (int8_t k = y; k > 0; k--) {
 80014a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	3b01      	subs	r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	70fb      	strb	r3, [r7, #3]
 80014ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	dcd8      	bgt.n	8001468 <Check_Full_Rows+0x54>
                }
            }
            // Clear top row
            for (uint8_t x = 0; x < TOTAL_COLS; x++) {
 80014b6:	2300      	movs	r3, #0
 80014b8:	707b      	strb	r3, [r7, #1]
 80014ba:	e009      	b.n	80014d0 <Check_Full_Rows+0xbc>
                MAX7219_SetPixel(locked_buffer, x, 0, 0);
 80014bc:	f997 1001 	ldrsb.w	r1, [r7, #1]
 80014c0:	2300      	movs	r3, #0
 80014c2:	2200      	movs	r2, #0
 80014c4:	480e      	ldr	r0, [pc, #56]	@ (8001500 <Check_Full_Rows+0xec>)
 80014c6:	f7ff fe74 	bl	80011b2 <MAX7219_SetPixel>
            for (uint8_t x = 0; x < TOTAL_COLS; x++) {
 80014ca:	787b      	ldrb	r3, [r7, #1]
 80014cc:	3301      	adds	r3, #1
 80014ce:	707b      	strb	r3, [r7, #1]
 80014d0:	787b      	ldrb	r3, [r7, #1]
 80014d2:	2b07      	cmp	r3, #7
 80014d4:	d9f2      	bls.n	80014bc <Check_Full_Rows+0xa8>
            }
            y++;
 80014d6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	3301      	adds	r3, #1
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	71bb      	strb	r3, [r7, #6]
    for (int8_t y = TOTAL_ROWS - 1; y >= 0; y--) {
 80014e2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	3b01      	subs	r3, #1
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	71bb      	strb	r3, [r7, #6]
 80014ee:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	da96      	bge.n	8001424 <Check_Full_Rows+0x10>
        }
    }
    return fr_count;
 80014f6:	79fb      	ldrb	r3, [r7, #7]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	20000190 	.word	0x20000190

08001504 <Audio_Init>:

/* AUDIO FUNCTIONS */
void Audio_Init(void) {
 8001504:	b5b0      	push	{r4, r5, r7, lr}
 8001506:	b08c      	sub	sp, #48	@ 0x30
 8001508:	af02      	add	r7, sp, #8
    uint32_t start_tick;

    HAL_GPIO_WritePin(AUDIO_RESET_PORT, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 800150a:	2200      	movs	r2, #0
 800150c:	2110      	movs	r1, #16
 800150e:	4825      	ldr	r0, [pc, #148]	@ (80015a4 <Audio_Init+0xa0>)
 8001510:	f001 fca2 	bl	8002e58 <HAL_GPIO_WritePin>
	start_tick = HAL_GetTick();
 8001514:	f000 fdfc 	bl	8002110 <HAL_GetTick>
 8001518:	6238      	str	r0, [r7, #32]
    while((HAL_GetTick() - start_tick) < 50);
 800151a:	bf00      	nop
 800151c:	f000 fdf8 	bl	8002110 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	6a3b      	ldr	r3, [r7, #32]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b31      	cmp	r3, #49	@ 0x31
 8001528:	d9f8      	bls.n	800151c <Audio_Init+0x18>
    HAL_GPIO_WritePin(AUDIO_RESET_PORT, AUDIO_RESET_PIN, GPIO_PIN_SET);
 800152a:	2201      	movs	r2, #1
 800152c:	2110      	movs	r1, #16
 800152e:	481d      	ldr	r0, [pc, #116]	@ (80015a4 <Audio_Init+0xa0>)
 8001530:	f001 fc92 	bl	8002e58 <HAL_GPIO_WritePin>
	start_tick = HAL_GetTick();
 8001534:	f000 fdec 	bl	8002110 <HAL_GetTick>
 8001538:	6238      	str	r0, [r7, #32]
    while((HAL_GetTick() - start_tick) < 50);
 800153a:	bf00      	nop
 800153c:	f000 fde8 	bl	8002110 <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	6a3b      	ldr	r3, [r7, #32]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	2b31      	cmp	r3, #49	@ 0x31
 8001548:	d9f8      	bls.n	800153c <Audio_Init+0x38>

    // Init Sequence (Starts Muted)
    uint8_t cmds[][2] = {
 800154a:	4b17      	ldr	r3, [pc, #92]	@ (80015a8 <Audio_Init+0xa4>)
 800154c:	463c      	mov	r4, r7
 800154e:	461d      	mov	r5, r3
 8001550:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001552:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001554:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001558:	c407      	stmia	r4!, {r0, r1, r2}
 800155a:	8023      	strh	r3, [r4, #0]
        {0x1A, 0x10}, {0x1B, 0x10}, {0x20, 0x10}, {0x21, 0x10}, // Volume level

        {0x02, 0x9E}  // Turn ON
    };

    for (int i = 0; i < 16; i++) {
 800155c:	2300      	movs	r3, #0
 800155e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001560:	e018      	b.n	8001594 <Audio_Init+0x90>
        HAL_I2C_Master_Transmit(&hi2c1, CS43L22_ADDR, cmds[i], 2, 100);
 8001562:	463a      	mov	r2, r7
 8001564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	441a      	add	r2, r3
 800156a:	2364      	movs	r3, #100	@ 0x64
 800156c:	9300      	str	r3, [sp, #0]
 800156e:	2302      	movs	r3, #2
 8001570:	2194      	movs	r1, #148	@ 0x94
 8001572:	480e      	ldr	r0, [pc, #56]	@ (80015ac <Audio_Init+0xa8>)
 8001574:	f001 fdce 	bl	8003114 <HAL_I2C_Master_Transmit>
        start_tick = HAL_GetTick();
 8001578:	f000 fdca 	bl	8002110 <HAL_GetTick>
 800157c:	6238      	str	r0, [r7, #32]
        while((HAL_GetTick() - start_tick) < 5);
 800157e:	bf00      	nop
 8001580:	f000 fdc6 	bl	8002110 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	6a3b      	ldr	r3, [r7, #32]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b04      	cmp	r3, #4
 800158c:	d9f8      	bls.n	8001580 <Audio_Init+0x7c>
    for (int i = 0; i < 16; i++) {
 800158e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001590:	3301      	adds	r3, #1
 8001592:	627b      	str	r3, [r7, #36]	@ 0x24
 8001594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001596:	2b0f      	cmp	r3, #15
 8001598:	dde3      	ble.n	8001562 <Audio_Init+0x5e>
    }
}
 800159a:	bf00      	nop
 800159c:	bf00      	nop
 800159e:	3728      	adds	r7, #40	@ 0x28
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bdb0      	pop	{r4, r5, r7, pc}
 80015a4:	40020c00 	.word	0x40020c00
 80015a8:	08006844 	.word	0x08006844
 80015ac:	200000d8 	.word	0x200000d8

080015b0 <Audio_Beep>:

void Audio_Beep(uint16_t duration_ms) {
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b0ec      	sub	sp, #432	@ 0x1b0
 80015b4:	af02      	add	r7, sp, #8
 80015b6:	4602      	mov	r2, r0
 80015b8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015bc:	f5a3 73d1 	sub.w	r3, r3, #418	@ 0x1a2
 80015c0:	801a      	strh	r2, [r3, #0]
    // Square wave preparation
    int16_t tone_buffer[192];
    for (int i = 0; i < 192; i++) {
 80015c2:	2300      	movs	r3, #0
 80015c4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80015c8:	e014      	b.n	80015f4 <Audio_Beep+0x44>
        tone_buffer[i] = (i < 96) ? 32000 : -32000;
 80015ca:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80015ce:	2b5f      	cmp	r3, #95	@ 0x5f
 80015d0:	dc02      	bgt.n	80015d8 <Audio_Beep+0x28>
 80015d2:	f44f 41fa 	mov.w	r1, #32000	@ 0x7d00
 80015d6:	e000      	b.n	80015da <Audio_Beep+0x2a>
 80015d8:	4935      	ldr	r1, [pc, #212]	@ (80016b0 <Audio_Beep+0x100>)
 80015da:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015de:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80015e2:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80015e6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for (int i = 0; i < 192; i++) {
 80015ea:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80015ee:	3301      	adds	r3, #1
 80015f0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80015f4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80015f8:	2bbf      	cmp	r3, #191	@ 0xbf
 80015fa:	dde6      	ble.n	80015ca <Audio_Beep+0x1a>
    }
    // Unmute (Register 0x06 to 0x04)
    uint8_t unmute_cmd[] = {0x06, 0x04};
 80015fc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001600:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001604:	f240 4206 	movw	r2, #1030	@ 0x406
 8001608:	801a      	strh	r2, [r3, #0]
    HAL_I2C_Master_Transmit(&hi2c1, CS43L22_ADDR, unmute_cmd, 2, 10);
 800160a:	f107 0218 	add.w	r2, r7, #24
 800160e:	230a      	movs	r3, #10
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	2302      	movs	r3, #2
 8001614:	2194      	movs	r1, #148	@ 0x94
 8001616:	4827      	ldr	r0, [pc, #156]	@ (80016b4 <Audio_Beep+0x104>)
 8001618:	f001 fd7c 	bl	8003114 <HAL_I2C_Master_Transmit>

    // Play Tone
    uint32_t cycles = duration_ms / 2;
 800161c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001620:	f5a3 73d1 	sub.w	r3, r3, #418	@ 0x1a2
 8001624:	881b      	ldrh	r3, [r3, #0]
 8001626:	085b      	lsrs	r3, r3, #1
 8001628:	b29b      	uxth	r3, r3
 800162a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    if (cycles == 0) cycles = 1;
 800162e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d102      	bne.n	800163c <Audio_Beep+0x8c>
 8001636:	2301      	movs	r3, #1
 8001638:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    for (uint32_t c = 0; c < cycles; c++) {
 800163c:	2300      	movs	r3, #0
 800163e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001642:	e00b      	b.n	800165c <Audio_Beep+0xac>
        HAL_I2S_Transmit(&hi2s3, (uint16_t*)tone_buffer, 192, 10);
 8001644:	f107 011c 	add.w	r1, r7, #28
 8001648:	230a      	movs	r3, #10
 800164a:	22c0      	movs	r2, #192	@ 0xc0
 800164c:	481a      	ldr	r0, [pc, #104]	@ (80016b8 <Audio_Beep+0x108>)
 800164e:	f002 f9fb 	bl	8003a48 <HAL_I2S_Transmit>
    for (uint32_t c = 0; c < cycles; c++) {
 8001652:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001656:	3301      	adds	r3, #1
 8001658:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800165c:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001660:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001664:	429a      	cmp	r2, r3
 8001666:	d3ed      	bcc.n	8001644 <Audio_Beep+0x94>
    }

    // Play tiny silence to bring voltage to Zero (to prevent "Pop")
    int16_t zero_buffer[4] = {0, 0, 0, 0};
 8001668:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800166c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001670:	461a      	mov	r2, r3
 8001672:	2300      	movs	r3, #0
 8001674:	6013      	str	r3, [r2, #0]
 8001676:	6053      	str	r3, [r2, #4]
    HAL_I2S_Transmit(&hi2s3, (uint16_t*)zero_buffer, 4, 10);
 8001678:	f107 0110 	add.w	r1, r7, #16
 800167c:	230a      	movs	r3, #10
 800167e:	2204      	movs	r2, #4
 8001680:	480d      	ldr	r0, [pc, #52]	@ (80016b8 <Audio_Beep+0x108>)
 8001682:	f002 f9e1 	bl	8003a48 <HAL_I2S_Transmit>

    // Mute (Register 0x06 to 0x44)
    uint8_t mute_cmd[] = {0x06, 0x44};
 8001686:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800168a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800168e:	f244 4206 	movw	r2, #17414	@ 0x4406
 8001692:	801a      	strh	r2, [r3, #0]
    HAL_I2C_Master_Transmit(&hi2c1, CS43L22_ADDR, mute_cmd, 2, 10);
 8001694:	f107 020c 	add.w	r2, r7, #12
 8001698:	230a      	movs	r3, #10
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	2302      	movs	r3, #2
 800169e:	2194      	movs	r1, #148	@ 0x94
 80016a0:	4804      	ldr	r0, [pc, #16]	@ (80016b4 <Audio_Beep+0x104>)
 80016a2:	f001 fd37 	bl	8003114 <HAL_I2C_Master_Transmit>
}
 80016a6:	bf00      	nop
 80016a8:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	ffff8300 	.word	0xffff8300
 80016b4:	200000d8 	.word	0x200000d8
 80016b8:	2000012c 	.word	0x2000012c

080016bc <Tetromino_Spawn>:

/* TETROMINO FUNCTIONS */
void Tetromino_Spawn(uint8_t shape_id) {
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
    if (shape_id >= NUM_SHAPES) shape_id = 0;
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	2b06      	cmp	r3, #6
 80016ca:	d901      	bls.n	80016d0 <Tetromino_Spawn+0x14>
 80016cc:	2300      	movs	r3, #0
 80016ce:	71fb      	strb	r3, [r7, #7]
    memcpy(active_shape_coords, SHAPES[shape_id], 8);
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	00db      	lsls	r3, r3, #3
 80016d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001700 <Tetromino_Spawn+0x44>)
 80016d6:	441a      	add	r2, r3
 80016d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001704 <Tetromino_Spawn+0x48>)
 80016da:	6810      	ldr	r0, [r2, #0]
 80016dc:	6851      	ldr	r1, [r2, #4]
 80016de:	c303      	stmia	r3!, {r0, r1}
    pivot_x = 3; pivot_y = 0; current_shape_id = shape_id;
 80016e0:	4b09      	ldr	r3, [pc, #36]	@ (8001708 <Tetromino_Spawn+0x4c>)
 80016e2:	2203      	movs	r2, #3
 80016e4:	701a      	strb	r2, [r3, #0]
 80016e6:	4b09      	ldr	r3, [pc, #36]	@ (800170c <Tetromino_Spawn+0x50>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	701a      	strb	r2, [r3, #0]
 80016ec:	4a08      	ldr	r2, [pc, #32]	@ (8001710 <Tetromino_Spawn+0x54>)
 80016ee:	79fb      	ldrb	r3, [r7, #7]
 80016f0:	7013      	strb	r3, [r2, #0]
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	080068c0 	.word	0x080068c0
 8001704:	20000178 	.word	0x20000178
 8001708:	20000175 	.word	0x20000175
 800170c:	20000176 	.word	0x20000176
 8001710:	20000000 	.word	0x20000000

08001714 <Tetromino_CheckCollision>:

uint8_t Tetromino_CheckCollision(int8_t target_pivot_x, int8_t target_pivot_y) {
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	4603      	mov	r3, r0
 800171c:	460a      	mov	r2, r1
 800171e:	71fb      	strb	r3, [r7, #7]
 8001720:	4613      	mov	r3, r2
 8001722:	71bb      	strb	r3, [r7, #6]
    for (int i = 0; i < 4; i++) {
 8001724:	2300      	movs	r3, #0
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	e029      	b.n	800177e <Tetromino_CheckCollision+0x6a>
        int8_t raw_x = target_pivot_x + active_shape_coords[i*2];
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	4a18      	ldr	r2, [pc, #96]	@ (8001790 <Tetromino_CheckCollision+0x7c>)
 8001730:	56d3      	ldrsb	r3, [r2, r3]
 8001732:	b2da      	uxtb	r2, r3
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	4413      	add	r3, r2
 8001738:	b2db      	uxtb	r3, r3
 800173a:	72fb      	strb	r3, [r7, #11]
        int8_t block_y = target_pivot_y + active_shape_coords[i*2 + 1];
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	3301      	adds	r3, #1
 8001742:	4a13      	ldr	r2, [pc, #76]	@ (8001790 <Tetromino_CheckCollision+0x7c>)
 8001744:	56d3      	ldrsb	r3, [r2, r3]
 8001746:	b2da      	uxtb	r2, r3
 8001748:	79bb      	ldrb	r3, [r7, #6]
 800174a:	4413      	add	r3, r2
 800174c:	b2db      	uxtb	r3, r3
 800174e:	72bb      	strb	r3, [r7, #10]
        int8_t block_x = Wrap_Coordinate(raw_x);
 8001750:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fe1d 	bl	8001394 <Wrap_Coordinate>
 800175a:	4603      	mov	r3, r0
 800175c:	727b      	strb	r3, [r7, #9]
        if (Check_Pixel_Collision(block_x, block_y)) return 1;
 800175e:	f997 200a 	ldrsb.w	r2, [r7, #10]
 8001762:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8001766:	4611      	mov	r1, r2
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fe31 	bl	80013d0 <Check_Pixel_Collision>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <Tetromino_CheckCollision+0x64>
 8001774:	2301      	movs	r3, #1
 8001776:	e006      	b.n	8001786 <Tetromino_CheckCollision+0x72>
    for (int i = 0; i < 4; i++) {
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	3301      	adds	r3, #1
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	2b03      	cmp	r3, #3
 8001782:	ddd2      	ble.n	800172a <Tetromino_CheckCollision+0x16>
    }
    return 0;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	20000178 	.word	0x20000178

08001794 <Tetromino_Lock>:

void Tetromino_Lock(void) {
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
    for (int i = 0; i < 4; i++) {
 800179a:	2300      	movs	r3, #0
 800179c:	607b      	str	r3, [r7, #4]
 800179e:	e02a      	b.n	80017f6 <Tetromino_Lock+0x62>
        int8_t raw_x = pivot_x + active_shape_coords[i*2];
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	4a18      	ldr	r2, [pc, #96]	@ (8001808 <Tetromino_Lock+0x74>)
 80017a6:	56d3      	ldrsb	r3, [r2, r3]
 80017a8:	b2da      	uxtb	r2, r3
 80017aa:	4b18      	ldr	r3, [pc, #96]	@ (800180c <Tetromino_Lock+0x78>)
 80017ac:	f993 3000 	ldrsb.w	r3, [r3]
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	4413      	add	r3, r2
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	70fb      	strb	r3, [r7, #3]
        int8_t block_y = pivot_y + active_shape_coords[i*2 + 1];
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	3301      	adds	r3, #1
 80017be:	4a12      	ldr	r2, [pc, #72]	@ (8001808 <Tetromino_Lock+0x74>)
 80017c0:	56d3      	ldrsb	r3, [r2, r3]
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	4b12      	ldr	r3, [pc, #72]	@ (8001810 <Tetromino_Lock+0x7c>)
 80017c6:	f993 3000 	ldrsb.w	r3, [r3]
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	4413      	add	r3, r2
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	70bb      	strb	r3, [r7, #2]
        int8_t block_x = Wrap_Coordinate(raw_x);
 80017d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff fddc 	bl	8001394 <Wrap_Coordinate>
 80017dc:	4603      	mov	r3, r0
 80017de:	707b      	strb	r3, [r7, #1]
        MAX7219_SetPixel(locked_buffer, block_x, block_y, 1);
 80017e0:	f997 2002 	ldrsb.w	r2, [r7, #2]
 80017e4:	f997 1001 	ldrsb.w	r1, [r7, #1]
 80017e8:	2301      	movs	r3, #1
 80017ea:	480a      	ldr	r0, [pc, #40]	@ (8001814 <Tetromino_Lock+0x80>)
 80017ec:	f7ff fce1 	bl	80011b2 <MAX7219_SetPixel>
    for (int i = 0; i < 4; i++) {
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3301      	adds	r3, #1
 80017f4:	607b      	str	r3, [r7, #4]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2b03      	cmp	r3, #3
 80017fa:	ddd1      	ble.n	80017a0 <Tetromino_Lock+0xc>
    }
}
 80017fc:	bf00      	nop
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000178 	.word	0x20000178
 800180c:	20000175 	.word	0x20000175
 8001810:	20000176 	.word	0x20000176
 8001814:	20000190 	.word	0x20000190

08001818 <Tetromino_Draw>:

void Tetromino_Draw(uint8_t* buffer) {
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 4; i++) {
 8001820:	2300      	movs	r3, #0
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	e02a      	b.n	800187c <Tetromino_Draw+0x64>
        int8_t raw_x = pivot_x + active_shape_coords[i*2];
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4a18      	ldr	r2, [pc, #96]	@ (800188c <Tetromino_Draw+0x74>)
 800182c:	56d3      	ldrsb	r3, [r2, r3]
 800182e:	b2da      	uxtb	r2, r3
 8001830:	4b17      	ldr	r3, [pc, #92]	@ (8001890 <Tetromino_Draw+0x78>)
 8001832:	f993 3000 	ldrsb.w	r3, [r3]
 8001836:	b2db      	uxtb	r3, r3
 8001838:	4413      	add	r3, r2
 800183a:	b2db      	uxtb	r3, r3
 800183c:	72fb      	strb	r3, [r7, #11]
        int8_t block_y = pivot_y + active_shape_coords[i*2 + 1];
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	3301      	adds	r3, #1
 8001844:	4a11      	ldr	r2, [pc, #68]	@ (800188c <Tetromino_Draw+0x74>)
 8001846:	56d3      	ldrsb	r3, [r2, r3]
 8001848:	b2da      	uxtb	r2, r3
 800184a:	4b12      	ldr	r3, [pc, #72]	@ (8001894 <Tetromino_Draw+0x7c>)
 800184c:	f993 3000 	ldrsb.w	r3, [r3]
 8001850:	b2db      	uxtb	r3, r3
 8001852:	4413      	add	r3, r2
 8001854:	b2db      	uxtb	r3, r3
 8001856:	72bb      	strb	r3, [r7, #10]
        int8_t block_x = Wrap_Coordinate(raw_x);
 8001858:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff fd99 	bl	8001394 <Wrap_Coordinate>
 8001862:	4603      	mov	r3, r0
 8001864:	727b      	strb	r3, [r7, #9]
        MAX7219_SetPixel(buffer, block_x, block_y, 1);
 8001866:	f997 200a 	ldrsb.w	r2, [r7, #10]
 800186a:	f997 1009 	ldrsb.w	r1, [r7, #9]
 800186e:	2301      	movs	r3, #1
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	f7ff fc9e 	bl	80011b2 <MAX7219_SetPixel>
    for (int i = 0; i < 4; i++) {
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	3301      	adds	r3, #1
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2b03      	cmp	r3, #3
 8001880:	ddd1      	ble.n	8001826 <Tetromino_Draw+0xe>
    }
}
 8001882:	bf00      	nop
 8001884:	bf00      	nop
 8001886:	3710      	adds	r7, #16
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20000178 	.word	0x20000178
 8001890:	20000175 	.word	0x20000175
 8001894:	20000176 	.word	0x20000176

08001898 <Tetromino_Rotate>:

void Tetromino_Rotate(int8_t direction) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b08a      	sub	sp, #40	@ 0x28
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	71fb      	strb	r3, [r7, #7]
    int8_t temp_coords[8];
    for (int i = 0; i < 4; i++) {
 80018a2:	2300      	movs	r3, #0
 80018a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80018a6:	e036      	b.n	8001916 <Tetromino_Rotate+0x7e>
        int8_t old_x = active_shape_coords[i * 2];
 80018a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	4a43      	ldr	r2, [pc, #268]	@ (80019bc <Tetromino_Rotate+0x124>)
 80018ae:	5cd3      	ldrb	r3, [r2, r3]
 80018b0:	763b      	strb	r3, [r7, #24]
        int8_t old_y = active_shape_coords[i * 2 + 1];
 80018b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	3301      	adds	r3, #1
 80018b8:	4a40      	ldr	r2, [pc, #256]	@ (80019bc <Tetromino_Rotate+0x124>)
 80018ba:	5cd3      	ldrb	r3, [r2, r3]
 80018bc:	75fb      	strb	r3, [r7, #23]

        if (direction > 0) {
 80018be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	dd12      	ble.n	80018ec <Tetromino_Rotate+0x54>
            // Clockwise: (x, y) to (-y, x)
            temp_coords[i * 2]     = old_y;
 80018c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	3328      	adds	r3, #40	@ 0x28
 80018cc:	443b      	add	r3, r7
 80018ce:	7dfa      	ldrb	r2, [r7, #23]
 80018d0:	f803 2c1c 	strb.w	r2, [r3, #-28]
            temp_coords[i * 2 + 1] = -old_x;
 80018d4:	7e3b      	ldrb	r3, [r7, #24]
 80018d6:	425b      	negs	r3, r3
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	3301      	adds	r3, #1
 80018e0:	b252      	sxtb	r2, r2
 80018e2:	3328      	adds	r3, #40	@ 0x28
 80018e4:	443b      	add	r3, r7
 80018e6:	f803 2c1c 	strb.w	r2, [r3, #-28]
 80018ea:	e011      	b.n	8001910 <Tetromino_Rotate+0x78>
        } else {
            // Anti-Clockwise: (x, y) to (y, -x)
            temp_coords[i * 2]     = -old_y;
 80018ec:	7dfb      	ldrb	r3, [r7, #23]
 80018ee:	425b      	negs	r3, r3
 80018f0:	b2da      	uxtb	r2, r3
 80018f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	b252      	sxtb	r2, r2
 80018f8:	3328      	adds	r3, #40	@ 0x28
 80018fa:	443b      	add	r3, r7
 80018fc:	f803 2c1c 	strb.w	r2, [r3, #-28]
            temp_coords[i * 2 + 1] = old_x;
 8001900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	3301      	adds	r3, #1
 8001906:	3328      	adds	r3, #40	@ 0x28
 8001908:	443b      	add	r3, r7
 800190a:	7e3a      	ldrb	r2, [r7, #24]
 800190c:	f803 2c1c 	strb.w	r2, [r3, #-28]
    for (int i = 0; i < 4; i++) {
 8001910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001912:	3301      	adds	r3, #1
 8001914:	627b      	str	r3, [r7, #36]	@ 0x24
 8001916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001918:	2b03      	cmp	r3, #3
 800191a:	ddc5      	ble.n	80018a8 <Tetromino_Rotate+0x10>
        }
    }

    // Check collisions to validate the possible new rotation
    uint8_t rot_ok = 1;
 800191c:	2301      	movs	r3, #1
 800191e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    for (int i = 0; i < 4; i++) {
 8001922:	2300      	movs	r3, #0
 8001924:	61fb      	str	r3, [r7, #28]
 8001926:	e035      	b.n	8001994 <Tetromino_Rotate+0xfc>
        int8_t raw_x = pivot_x + temp_coords[i*2];
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	3328      	adds	r3, #40	@ 0x28
 800192e:	443b      	add	r3, r7
 8001930:	f913 3c1c 	ldrsb.w	r3, [r3, #-28]
 8001934:	b2da      	uxtb	r2, r3
 8001936:	4b22      	ldr	r3, [pc, #136]	@ (80019c0 <Tetromino_Rotate+0x128>)
 8001938:	f993 3000 	ldrsb.w	r3, [r3]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	4413      	add	r3, r2
 8001940:	b2db      	uxtb	r3, r3
 8001942:	76fb      	strb	r3, [r7, #27]
        int8_t block_y = pivot_y + temp_coords[i*2 + 1];
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	005b      	lsls	r3, r3, #1
 8001948:	3301      	adds	r3, #1
 800194a:	3328      	adds	r3, #40	@ 0x28
 800194c:	443b      	add	r3, r7
 800194e:	f913 3c1c 	ldrsb.w	r3, [r3, #-28]
 8001952:	b2da      	uxtb	r2, r3
 8001954:	4b1b      	ldr	r3, [pc, #108]	@ (80019c4 <Tetromino_Rotate+0x12c>)
 8001956:	f993 3000 	ldrsb.w	r3, [r3]
 800195a:	b2db      	uxtb	r3, r3
 800195c:	4413      	add	r3, r2
 800195e:	b2db      	uxtb	r3, r3
 8001960:	76bb      	strb	r3, [r7, #26]
        int8_t block_x = Wrap_Coordinate(raw_x);
 8001962:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff fd14 	bl	8001394 <Wrap_Coordinate>
 800196c:	4603      	mov	r3, r0
 800196e:	767b      	strb	r3, [r7, #25]
        if (Check_Pixel_Collision(block_x, block_y)) {
 8001970:	f997 201a 	ldrsb.w	r2, [r7, #26]
 8001974:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001978:	4611      	mov	r1, r2
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff fd28 	bl	80013d0 <Check_Pixel_Collision>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d003      	beq.n	800198e <Tetromino_Rotate+0xf6>
            rot_ok = 0;
 8001986:	2300      	movs	r3, #0
 8001988:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            break;
 800198c:	e005      	b.n	800199a <Tetromino_Rotate+0x102>
    for (int i = 0; i < 4; i++) {
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	3301      	adds	r3, #1
 8001992:	61fb      	str	r3, [r7, #28]
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	2b03      	cmp	r3, #3
 8001998:	ddc6      	ble.n	8001928 <Tetromino_Rotate+0x90>
        }
    }
    if (rot_ok) memcpy(active_shape_coords, temp_coords, 8);
 800199a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d007      	beq.n	80019b2 <Tetromino_Rotate+0x11a>
 80019a2:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <Tetromino_Rotate+0x124>)
 80019a4:	461a      	mov	r2, r3
 80019a6:	f107 030c 	add.w	r3, r7, #12
 80019aa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80019ae:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80019b2:	bf00      	nop
 80019b4:	3728      	adds	r7, #40	@ 0x28
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	20000178 	.word	0x20000178
 80019c0:	20000175 	.word	0x20000175
 80019c4:	20000176 	.word	0x20000176

080019c8 <LCD_Send4Bits>:

/* LCD FUNCTIONS */
void LCD_Send4Bits(uint8_t val) {
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_PORT, D4_PIN, (val >> 0) & 0x01);
 80019d2:	79fb      	ldrb	r3, [r7, #7]
 80019d4:	f003 0301 	and.w	r3, r3, #1
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	461a      	mov	r2, r3
 80019dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019e0:	4815      	ldr	r0, [pc, #84]	@ (8001a38 <LCD_Send4Bits+0x70>)
 80019e2:	f001 fa39 	bl	8002e58 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_PORT, D5_PIN, (val >> 1) & 0x01);
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	085b      	lsrs	r3, r3, #1
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	f003 0301 	and.w	r3, r3, #1
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	461a      	mov	r2, r3
 80019f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80019f8:	480f      	ldr	r0, [pc, #60]	@ (8001a38 <LCD_Send4Bits+0x70>)
 80019fa:	f001 fa2d 	bl	8002e58 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_PORT, D6_PIN, (val >> 2) & 0x01);
 80019fe:	79fb      	ldrb	r3, [r7, #7]
 8001a00:	089b      	lsrs	r3, r3, #2
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a10:	4809      	ldr	r0, [pc, #36]	@ (8001a38 <LCD_Send4Bits+0x70>)
 8001a12:	f001 fa21 	bl	8002e58 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_PORT, D7_PIN, (val >> 3) & 0x01);
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	08db      	lsrs	r3, r3, #3
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	461a      	mov	r2, r3
 8001a24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a28:	4803      	ldr	r0, [pc, #12]	@ (8001a38 <LCD_Send4Bits+0x70>)
 8001a2a:	f001 fa15 	bl	8002e58 <HAL_GPIO_WritePin>
}
 8001a2e:	bf00      	nop
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40021000 	.word	0x40021000

08001a3c <LCD_EnablePulse>:

void LCD_EnablePulse(void) {
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_PORT, E_PIN, GPIO_PIN_SET);
 8001a40:	2201      	movs	r2, #1
 8001a42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a46:	4808      	ldr	r0, [pc, #32]	@ (8001a68 <LCD_EnablePulse+0x2c>)
 8001a48:	f001 fa06 	bl	8002e58 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	f000 fb6b 	bl	8002128 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_PORT, E_PIN, GPIO_PIN_RESET);
 8001a52:	2200      	movs	r2, #0
 8001a54:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a58:	4803      	ldr	r0, [pc, #12]	@ (8001a68 <LCD_EnablePulse+0x2c>)
 8001a5a:	f001 f9fd 	bl	8002e58 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001a5e:	2001      	movs	r0, #1
 8001a60:	f000 fb62 	bl	8002128 <HAL_Delay>
}
 8001a64:	bf00      	nop
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	40021000 	.word	0x40021000

08001a6c <LCD_SendCommand>:

void LCD_SendCommand(uint8_t cmd) {
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_PORT, RS_PIN, GPIO_PIN_RESET);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2180      	movs	r1, #128	@ 0x80
 8001a7a:	480a      	ldr	r0, [pc, #40]	@ (8001aa4 <LCD_SendCommand+0x38>)
 8001a7c:	f001 f9ec 	bl	8002e58 <HAL_GPIO_WritePin>
    LCD_Send4Bits(cmd >> 4);
 8001a80:	79fb      	ldrb	r3, [r7, #7]
 8001a82:	091b      	lsrs	r3, r3, #4
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff ff9e 	bl	80019c8 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001a8c:	f7ff ffd6 	bl	8001a3c <LCD_EnablePulse>
    LCD_Send4Bits(cmd);
 8001a90:	79fb      	ldrb	r3, [r7, #7]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff ff98 	bl	80019c8 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001a98:	f7ff ffd0 	bl	8001a3c <LCD_EnablePulse>
}
 8001a9c:	bf00      	nop
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40021000 	.word	0x40021000

08001aa8 <LCD_SendData>:

void LCD_SendData(uint8_t data) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_PORT, RS_PIN, GPIO_PIN_SET);
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	2180      	movs	r1, #128	@ 0x80
 8001ab6:	480a      	ldr	r0, [pc, #40]	@ (8001ae0 <LCD_SendData+0x38>)
 8001ab8:	f001 f9ce 	bl	8002e58 <HAL_GPIO_WritePin>
    LCD_Send4Bits(data >> 4);
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	091b      	lsrs	r3, r3, #4
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff ff80 	bl	80019c8 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001ac8:	f7ff ffb8 	bl	8001a3c <LCD_EnablePulse>
    LCD_Send4Bits(data);
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff ff7a 	bl	80019c8 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001ad4:	f7ff ffb2 	bl	8001a3c <LCD_EnablePulse>
}
 8001ad8:	bf00      	nop
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40021000 	.word	0x40021000

08001ae4 <LCD_Init>:

void LCD_Init(void) {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8001ae8:	2032      	movs	r0, #50	@ 0x32
 8001aea:	f000 fb1d 	bl	8002128 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_PORT, RS_PIN, GPIO_PIN_RESET);
 8001aee:	2200      	movs	r2, #0
 8001af0:	2180      	movs	r1, #128	@ 0x80
 8001af2:	4818      	ldr	r0, [pc, #96]	@ (8001b54 <LCD_Init+0x70>)
 8001af4:	f001 f9b0 	bl	8002e58 <HAL_GPIO_WritePin>

    LCD_Send4Bits(0x03); LCD_EnablePulse(); HAL_Delay(5);
 8001af8:	2003      	movs	r0, #3
 8001afa:	f7ff ff65 	bl	80019c8 <LCD_Send4Bits>
 8001afe:	f7ff ff9d 	bl	8001a3c <LCD_EnablePulse>
 8001b02:	2005      	movs	r0, #5
 8001b04:	f000 fb10 	bl	8002128 <HAL_Delay>
    LCD_Send4Bits(0x03); LCD_EnablePulse(); HAL_Delay(1);
 8001b08:	2003      	movs	r0, #3
 8001b0a:	f7ff ff5d 	bl	80019c8 <LCD_Send4Bits>
 8001b0e:	f7ff ff95 	bl	8001a3c <LCD_EnablePulse>
 8001b12:	2001      	movs	r0, #1
 8001b14:	f000 fb08 	bl	8002128 <HAL_Delay>
    LCD_Send4Bits(0x03); LCD_EnablePulse(); HAL_Delay(1);
 8001b18:	2003      	movs	r0, #3
 8001b1a:	f7ff ff55 	bl	80019c8 <LCD_Send4Bits>
 8001b1e:	f7ff ff8d 	bl	8001a3c <LCD_EnablePulse>
 8001b22:	2001      	movs	r0, #1
 8001b24:	f000 fb00 	bl	8002128 <HAL_Delay>
    LCD_Send4Bits(0x02); LCD_EnablePulse();
 8001b28:	2002      	movs	r0, #2
 8001b2a:	f7ff ff4d 	bl	80019c8 <LCD_Send4Bits>
 8001b2e:	f7ff ff85 	bl	8001a3c <LCD_EnablePulse>

    LCD_SendCommand(0x28);
 8001b32:	2028      	movs	r0, #40	@ 0x28
 8001b34:	f7ff ff9a 	bl	8001a6c <LCD_SendCommand>
    LCD_SendCommand(0x0C);
 8001b38:	200c      	movs	r0, #12
 8001b3a:	f7ff ff97 	bl	8001a6c <LCD_SendCommand>
    LCD_SendCommand(0x06);
 8001b3e:	2006      	movs	r0, #6
 8001b40:	f7ff ff94 	bl	8001a6c <LCD_SendCommand>
    LCD_SendCommand(0x01);
 8001b44:	2001      	movs	r0, #1
 8001b46:	f7ff ff91 	bl	8001a6c <LCD_SendCommand>
    HAL_Delay(2);
 8001b4a:	2002      	movs	r0, #2
 8001b4c:	f000 faec 	bl	8002128 <HAL_Delay>
}
 8001b50:	bf00      	nop
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40021000 	.word	0x40021000

08001b58 <LCD_LoadCustomChars>:

void LCD_LoadCustomChars(void) {
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
    LCD_SendCommand(0x40);
 8001b5e:	2040      	movs	r0, #64	@ 0x40
 8001b60:	f7ff ff84 	bl	8001a6c <LCD_SendCommand>
    for (int i = 0; i < 7; i++) {
 8001b64:	2300      	movs	r3, #0
 8001b66:	607b      	str	r3, [r7, #4]
 8001b68:	e015      	b.n	8001b96 <LCD_LoadCustomChars+0x3e>
        for (int j = 0; j < 8; j++) {
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	603b      	str	r3, [r7, #0]
 8001b6e:	e00c      	b.n	8001b8a <LCD_LoadCustomChars+0x32>
            LCD_SendData(TETRIS_LCD_CHARS[i][j]);
 8001b70:	4a0e      	ldr	r2, [pc, #56]	@ (8001bac <LCD_LoadCustomChars+0x54>)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	00db      	lsls	r3, r3, #3
 8001b76:	441a      	add	r2, r3
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff ff92 	bl	8001aa8 <LCD_SendData>
        for (int j = 0; j < 8; j++) {
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	3301      	adds	r3, #1
 8001b88:	603b      	str	r3, [r7, #0]
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	2b07      	cmp	r3, #7
 8001b8e:	ddef      	ble.n	8001b70 <LCD_LoadCustomChars+0x18>
    for (int i = 0; i < 7; i++) {
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	3301      	adds	r3, #1
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2b06      	cmp	r3, #6
 8001b9a:	dde6      	ble.n	8001b6a <LCD_LoadCustomChars+0x12>
        }
    }
    LCD_SendCommand(0x80);
 8001b9c:	2080      	movs	r0, #128	@ 0x80
 8001b9e:	f7ff ff65 	bl	8001a6c <LCD_SendCommand>
}
 8001ba2:	bf00      	nop
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	08006888 	.word	0x08006888

08001bb0 <LCD_SendString>:

void LCD_SendString(char *str) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
    while (*str) LCD_SendData(*str++);
 8001bb8:	e006      	b.n	8001bc8 <LCD_SendString+0x18>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	1c5a      	adds	r2, r3, #1
 8001bbe:	607a      	str	r2, [r7, #4]
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7ff ff70 	bl	8001aa8 <LCD_SendData>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d1f4      	bne.n	8001bba <LCD_SendString+0xa>
}
 8001bd0:	bf00      	nop
 8001bd2:	bf00      	nop
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col) {
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b084      	sub	sp, #16
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	4603      	mov	r3, r0
 8001be2:	460a      	mov	r2, r1
 8001be4:	71fb      	strb	r3, [r7, #7]
 8001be6:	4613      	mov	r3, r2
 8001be8:	71bb      	strb	r3, [r7, #6]
    uint8_t address = (row == 0) ? (0x80 + col) : (0xC0 + col);
 8001bea:	79fb      	ldrb	r3, [r7, #7]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d103      	bne.n	8001bf8 <LCD_SetCursor+0x1e>
 8001bf0:	79bb      	ldrb	r3, [r7, #6]
 8001bf2:	3b80      	subs	r3, #128	@ 0x80
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	e002      	b.n	8001bfe <LCD_SetCursor+0x24>
 8001bf8:	79bb      	ldrb	r3, [r7, #6]
 8001bfa:	3b40      	subs	r3, #64	@ 0x40
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	73fb      	strb	r3, [r7, #15]
    LCD_SendCommand(address);
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff ff32 	bl	8001a6c <LCD_SendCommand>
}
 8001c08:	bf00      	nop
 8001c0a:	3710      	adds	r7, #16
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <LCD_UpdateStats>:

void LCD_UpdateStats(void) {
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
    char buffer[16];
    LCD_SetCursor(0, 0);
 8001c16:	2100      	movs	r1, #0
 8001c18:	2000      	movs	r0, #0
 8001c1a:	f7ff ffde 	bl	8001bda <LCD_SetCursor>
    sprintf(buffer, "Score:%lu   ", game_score);
 8001c1e:	4b14      	ldr	r3, [pc, #80]	@ (8001c70 <LCD_UpdateStats+0x60>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	463b      	mov	r3, r7
 8001c24:	4913      	ldr	r1, [pc, #76]	@ (8001c74 <LCD_UpdateStats+0x64>)
 8001c26:	4618      	mov	r0, r3
 8001c28:	f003 fd42 	bl	80056b0 <siprintf>
    LCD_SendString(buffer);
 8001c2c:	463b      	mov	r3, r7
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7ff ffbe 	bl	8001bb0 <LCD_SendString>

    LCD_SetCursor(1, 0);
 8001c34:	2100      	movs	r1, #0
 8001c36:	2001      	movs	r0, #1
 8001c38:	f7ff ffcf 	bl	8001bda <LCD_SetCursor>
    sprintf(buffer, "Lvl:%d Next:", game_level);
 8001c3c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c78 <LCD_UpdateStats+0x68>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	461a      	mov	r2, r3
 8001c44:	463b      	mov	r3, r7
 8001c46:	490d      	ldr	r1, [pc, #52]	@ (8001c7c <LCD_UpdateStats+0x6c>)
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f003 fd31 	bl	80056b0 <siprintf>
    LCD_SendString(buffer);
 8001c4e:	463b      	mov	r3, r7
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ffad 	bl	8001bb0 <LCD_SendString>
    LCD_SendData(next_shape_id);
 8001c56:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <LCD_UpdateStats+0x70>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff ff23 	bl	8001aa8 <LCD_SendData>
    LCD_SendString(" ");
 8001c62:	4808      	ldr	r0, [pc, #32]	@ (8001c84 <LCD_UpdateStats+0x74>)
 8001c64:	f7ff ffa4 	bl	8001bb0 <LCD_SendString>
}
 8001c68:	bf00      	nop
 8001c6a:	3710      	adds	r7, #16
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	200001ac 	.word	0x200001ac
 8001c74:	08006864 	.word	0x08006864
 8001c78:	20000008 	.word	0x20000008
 8001c7c:	08006874 	.word	0x08006874
 8001c80:	200001a8 	.word	0x200001a8
 8001c84:	08006884 	.word	0x08006884

08001c88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c8c:	b672      	cpsid	i
}
 8001c8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8001c90:	bf00      	nop
 8001c92:	e7fd      	b.n	8001c90 <Error_Handler+0x8>

08001c94 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001c98:	4b17      	ldr	r3, [pc, #92]	@ (8001cf8 <MX_SPI1_Init+0x64>)
 8001c9a:	4a18      	ldr	r2, [pc, #96]	@ (8001cfc <MX_SPI1_Init+0x68>)
 8001c9c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c9e:	4b16      	ldr	r3, [pc, #88]	@ (8001cf8 <MX_SPI1_Init+0x64>)
 8001ca0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ca4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ca6:	4b14      	ldr	r3, [pc, #80]	@ (8001cf8 <MX_SPI1_Init+0x64>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cac:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <MX_SPI1_Init+0x64>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cb2:	4b11      	ldr	r3, [pc, #68]	@ (8001cf8 <MX_SPI1_Init+0x64>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf8 <MX_SPI1_Init+0x64>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf8 <MX_SPI1_Init+0x64>)
 8001cc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cc4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf8 <MX_SPI1_Init+0x64>)
 8001cc8:	2220      	movs	r2, #32
 8001cca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf8 <MX_SPI1_Init+0x64>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cd2:	4b09      	ldr	r3, [pc, #36]	@ (8001cf8 <MX_SPI1_Init+0x64>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cd8:	4b07      	ldr	r3, [pc, #28]	@ (8001cf8 <MX_SPI1_Init+0x64>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001cde:	4b06      	ldr	r3, [pc, #24]	@ (8001cf8 <MX_SPI1_Init+0x64>)
 8001ce0:	220a      	movs	r2, #10
 8001ce2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ce4:	4804      	ldr	r0, [pc, #16]	@ (8001cf8 <MX_SPI1_Init+0x64>)
 8001ce6:	f003 f90b 	bl	8004f00 <HAL_SPI_Init>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001cf0:	f7ff ffca 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001cf4:	bf00      	nop
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	200001b8 	.word	0x200001b8
 8001cfc:	40013000 	.word	0x40013000

08001d00 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b08a      	sub	sp, #40	@ 0x28
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d08:	f107 0314 	add.w	r3, r7, #20
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
 8001d12:	609a      	str	r2, [r3, #8]
 8001d14:	60da      	str	r2, [r3, #12]
 8001d16:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a19      	ldr	r2, [pc, #100]	@ (8001d84 <HAL_SPI_MspInit+0x84>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d12b      	bne.n	8001d7a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	613b      	str	r3, [r7, #16]
 8001d26:	4b18      	ldr	r3, [pc, #96]	@ (8001d88 <HAL_SPI_MspInit+0x88>)
 8001d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2a:	4a17      	ldr	r2, [pc, #92]	@ (8001d88 <HAL_SPI_MspInit+0x88>)
 8001d2c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d32:	4b15      	ldr	r3, [pc, #84]	@ (8001d88 <HAL_SPI_MspInit+0x88>)
 8001d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d3a:	613b      	str	r3, [r7, #16]
 8001d3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	4b11      	ldr	r3, [pc, #68]	@ (8001d88 <HAL_SPI_MspInit+0x88>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d46:	4a10      	ldr	r2, [pc, #64]	@ (8001d88 <HAL_SPI_MspInit+0x88>)
 8001d48:	f043 0301 	orr.w	r3, r3, #1
 8001d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d88 <HAL_SPI_MspInit+0x88>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001d5a:	23a0      	movs	r3, #160	@ 0xa0
 8001d5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d66:	2303      	movs	r3, #3
 8001d68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d6a:	2305      	movs	r3, #5
 8001d6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d6e:	f107 0314 	add.w	r3, r7, #20
 8001d72:	4619      	mov	r1, r3
 8001d74:	4805      	ldr	r0, [pc, #20]	@ (8001d8c <HAL_SPI_MspInit+0x8c>)
 8001d76:	f000 fed3 	bl	8002b20 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001d7a:	bf00      	nop
 8001d7c:	3728      	adds	r7, #40	@ 0x28
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40013000 	.word	0x40013000
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	40020000 	.word	0x40020000

08001d90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	607b      	str	r3, [r7, #4]
 8001d9a:	4b10      	ldr	r3, [pc, #64]	@ (8001ddc <HAL_MspInit+0x4c>)
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9e:	4a0f      	ldr	r2, [pc, #60]	@ (8001ddc <HAL_MspInit+0x4c>)
 8001da0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001da4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001da6:	4b0d      	ldr	r3, [pc, #52]	@ (8001ddc <HAL_MspInit+0x4c>)
 8001da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001daa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dae:	607b      	str	r3, [r7, #4]
 8001db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db2:	2300      	movs	r3, #0
 8001db4:	603b      	str	r3, [r7, #0]
 8001db6:	4b09      	ldr	r3, [pc, #36]	@ (8001ddc <HAL_MspInit+0x4c>)
 8001db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dba:	4a08      	ldr	r2, [pc, #32]	@ (8001ddc <HAL_MspInit+0x4c>)
 8001dbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dc2:	4b06      	ldr	r3, [pc, #24]	@ (8001ddc <HAL_MspInit+0x4c>)
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dca:	603b      	str	r3, [r7, #0]
 8001dcc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001dce:	2007      	movs	r0, #7
 8001dd0:	f000 fe72 	bl	8002ab8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dd4:	bf00      	nop
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40023800 	.word	0x40023800

08001de0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001de4:	bf00      	nop
 8001de6:	e7fd      	b.n	8001de4 <NMI_Handler+0x4>

08001de8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dec:	bf00      	nop
 8001dee:	e7fd      	b.n	8001dec <HardFault_Handler+0x4>

08001df0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001df4:	bf00      	nop
 8001df6:	e7fd      	b.n	8001df4 <MemManage_Handler+0x4>

08001df8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dfc:	bf00      	nop
 8001dfe:	e7fd      	b.n	8001dfc <BusFault_Handler+0x4>

08001e00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e04:	bf00      	nop
 8001e06:	e7fd      	b.n	8001e04 <UsageFault_Handler+0x4>

08001e08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e16:	b480      	push	{r7}
 8001e18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr

08001e32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e36:	f000 f957 	bl	80020e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	af00      	add	r7, sp, #0
  return 1;
 8001e42:	2301      	movs	r3, #1
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <_kill>:

int _kill(int pid, int sig)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b082      	sub	sp, #8
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
 8001e56:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e58:	f003 fcde 	bl	8005818 <__errno>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2216      	movs	r2, #22
 8001e60:	601a      	str	r2, [r3, #0]
  return -1;
 8001e62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <_exit>:

void _exit (int status)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b082      	sub	sp, #8
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e76:	f04f 31ff 	mov.w	r1, #4294967295
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f7ff ffe7 	bl	8001e4e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e80:	bf00      	nop
 8001e82:	e7fd      	b.n	8001e80 <_exit+0x12>

08001e84 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	60b9      	str	r1, [r7, #8]
 8001e8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]
 8001e94:	e00a      	b.n	8001eac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e96:	f3af 8000 	nop.w
 8001e9a:	4601      	mov	r1, r0
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	1c5a      	adds	r2, r3, #1
 8001ea0:	60ba      	str	r2, [r7, #8]
 8001ea2:	b2ca      	uxtb	r2, r1
 8001ea4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	617b      	str	r3, [r7, #20]
 8001eac:	697a      	ldr	r2, [r7, #20]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	dbf0      	blt.n	8001e96 <_read+0x12>
  }

  return len;
 8001eb4:	687b      	ldr	r3, [r7, #4]
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3718      	adds	r7, #24
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b086      	sub	sp, #24
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	60f8      	str	r0, [r7, #12]
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eca:	2300      	movs	r3, #0
 8001ecc:	617b      	str	r3, [r7, #20]
 8001ece:	e009      	b.n	8001ee4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	1c5a      	adds	r2, r3, #1
 8001ed4:	60ba      	str	r2, [r7, #8]
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	617b      	str	r3, [r7, #20]
 8001ee4:	697a      	ldr	r2, [r7, #20]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	dbf1      	blt.n	8001ed0 <_write+0x12>
  }
  return len;
 8001eec:	687b      	ldr	r3, [r7, #4]
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3718      	adds	r7, #24
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <_close>:

int _close(int file)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	b083      	sub	sp, #12
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001efe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b083      	sub	sp, #12
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
 8001f16:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f1e:	605a      	str	r2, [r3, #4]
  return 0;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	370c      	adds	r7, #12
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr

08001f2e <_isatty>:

int _isatty(int file)
{
 8001f2e:	b480      	push	{r7}
 8001f30:	b083      	sub	sp, #12
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f36:	2301      	movs	r3, #1
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f50:	2300      	movs	r3, #0
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3714      	adds	r7, #20
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
	...

08001f60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f68:	4a14      	ldr	r2, [pc, #80]	@ (8001fbc <_sbrk+0x5c>)
 8001f6a:	4b15      	ldr	r3, [pc, #84]	@ (8001fc0 <_sbrk+0x60>)
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f74:	4b13      	ldr	r3, [pc, #76]	@ (8001fc4 <_sbrk+0x64>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d102      	bne.n	8001f82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f7c:	4b11      	ldr	r3, [pc, #68]	@ (8001fc4 <_sbrk+0x64>)
 8001f7e:	4a12      	ldr	r2, [pc, #72]	@ (8001fc8 <_sbrk+0x68>)
 8001f80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f82:	4b10      	ldr	r3, [pc, #64]	@ (8001fc4 <_sbrk+0x64>)
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4413      	add	r3, r2
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d207      	bcs.n	8001fa0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f90:	f003 fc42 	bl	8005818 <__errno>
 8001f94:	4603      	mov	r3, r0
 8001f96:	220c      	movs	r2, #12
 8001f98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f9e:	e009      	b.n	8001fb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fa0:	4b08      	ldr	r3, [pc, #32]	@ (8001fc4 <_sbrk+0x64>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fa6:	4b07      	ldr	r3, [pc, #28]	@ (8001fc4 <_sbrk+0x64>)
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4413      	add	r3, r2
 8001fae:	4a05      	ldr	r2, [pc, #20]	@ (8001fc4 <_sbrk+0x64>)
 8001fb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20020000 	.word	0x20020000
 8001fc0:	00000400 	.word	0x00000400
 8001fc4:	20000210 	.word	0x20000210
 8001fc8:	20000368 	.word	0x20000368

08001fcc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fd0:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <SystemInit+0x20>)
 8001fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fd6:	4a05      	ldr	r2, [pc, #20]	@ (8001fec <SystemInit+0x20>)
 8001fd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fdc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	e000ed00 	.word	0xe000ed00

08001ff0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ff0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002028 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ff4:	f7ff ffea 	bl	8001fcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ff8:	480c      	ldr	r0, [pc, #48]	@ (800202c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ffa:	490d      	ldr	r1, [pc, #52]	@ (8002030 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ffc:	4a0d      	ldr	r2, [pc, #52]	@ (8002034 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ffe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002000:	e002      	b.n	8002008 <LoopCopyDataInit>

08002002 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002002:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002004:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002006:	3304      	adds	r3, #4

08002008 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002008:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800200a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800200c:	d3f9      	bcc.n	8002002 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800200e:	4a0a      	ldr	r2, [pc, #40]	@ (8002038 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002010:	4c0a      	ldr	r4, [pc, #40]	@ (800203c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002012:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002014:	e001      	b.n	800201a <LoopFillZerobss>

08002016 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002016:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002018:	3204      	adds	r2, #4

0800201a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800201a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800201c:	d3fb      	bcc.n	8002016 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800201e:	f003 fc01 	bl	8005824 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002022:	f7fe fd25 	bl	8000a70 <main>
  bx  lr    
 8002026:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002028:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800202c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002030:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002034:	08006a08 	.word	0x08006a08
  ldr r2, =_sbss
 8002038:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800203c:	20000364 	.word	0x20000364

08002040 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002040:	e7fe      	b.n	8002040 <ADC_IRQHandler>
	...

08002044 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002048:	4b0e      	ldr	r3, [pc, #56]	@ (8002084 <HAL_Init+0x40>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a0d      	ldr	r2, [pc, #52]	@ (8002084 <HAL_Init+0x40>)
 800204e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002052:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002054:	4b0b      	ldr	r3, [pc, #44]	@ (8002084 <HAL_Init+0x40>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a0a      	ldr	r2, [pc, #40]	@ (8002084 <HAL_Init+0x40>)
 800205a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800205e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002060:	4b08      	ldr	r3, [pc, #32]	@ (8002084 <HAL_Init+0x40>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a07      	ldr	r2, [pc, #28]	@ (8002084 <HAL_Init+0x40>)
 8002066:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800206a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800206c:	2003      	movs	r0, #3
 800206e:	f000 fd23 	bl	8002ab8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002072:	2000      	movs	r0, #0
 8002074:	f000 f808 	bl	8002088 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002078:	f7ff fe8a 	bl	8001d90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40023c00 	.word	0x40023c00

08002088 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002090:	4b12      	ldr	r3, [pc, #72]	@ (80020dc <HAL_InitTick+0x54>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4b12      	ldr	r3, [pc, #72]	@ (80020e0 <HAL_InitTick+0x58>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	4619      	mov	r1, r3
 800209a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800209e:	fbb3 f3f1 	udiv	r3, r3, r1
 80020a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a6:	4618      	mov	r0, r3
 80020a8:	f000 fd2d 	bl	8002b06 <HAL_SYSTICK_Config>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e00e      	b.n	80020d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2b0f      	cmp	r3, #15
 80020ba:	d80a      	bhi.n	80020d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020bc:	2200      	movs	r2, #0
 80020be:	6879      	ldr	r1, [r7, #4]
 80020c0:	f04f 30ff 	mov.w	r0, #4294967295
 80020c4:	f000 fd03 	bl	8002ace <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020c8:	4a06      	ldr	r2, [pc, #24]	@ (80020e4 <HAL_InitTick+0x5c>)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
 80020d0:	e000      	b.n	80020d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	2000000c 	.word	0x2000000c
 80020e0:	20000014 	.word	0x20000014
 80020e4:	20000010 	.word	0x20000010

080020e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020ec:	4b06      	ldr	r3, [pc, #24]	@ (8002108 <HAL_IncTick+0x20>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	461a      	mov	r2, r3
 80020f2:	4b06      	ldr	r3, [pc, #24]	@ (800210c <HAL_IncTick+0x24>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4413      	add	r3, r2
 80020f8:	4a04      	ldr	r2, [pc, #16]	@ (800210c <HAL_IncTick+0x24>)
 80020fa:	6013      	str	r3, [r2, #0]
}
 80020fc:	bf00      	nop
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	20000014 	.word	0x20000014
 800210c:	20000214 	.word	0x20000214

08002110 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  return uwTick;
 8002114:	4b03      	ldr	r3, [pc, #12]	@ (8002124 <HAL_GetTick+0x14>)
 8002116:	681b      	ldr	r3, [r3, #0]
}
 8002118:	4618      	mov	r0, r3
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	20000214 	.word	0x20000214

08002128 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002130:	f7ff ffee 	bl	8002110 <HAL_GetTick>
 8002134:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002140:	d005      	beq.n	800214e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002142:	4b0a      	ldr	r3, [pc, #40]	@ (800216c <HAL_Delay+0x44>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	461a      	mov	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	4413      	add	r3, r2
 800214c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800214e:	bf00      	nop
 8002150:	f7ff ffde 	bl	8002110 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	429a      	cmp	r2, r3
 800215e:	d8f7      	bhi.n	8002150 <HAL_Delay+0x28>
  {
  }
}
 8002160:	bf00      	nop
 8002162:	bf00      	nop
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000014 	.word	0x20000014

08002170 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002178:	2300      	movs	r3, #0
 800217a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e033      	b.n	80021ee <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218a:	2b00      	cmp	r3, #0
 800218c:	d109      	bne.n	80021a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7fe fa5e 	bl	8000650 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a6:	f003 0310 	and.w	r3, r3, #16
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d118      	bne.n	80021e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80021b6:	f023 0302 	bic.w	r3, r3, #2
 80021ba:	f043 0202 	orr.w	r2, r3, #2
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f000 faca 	bl	800275c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d2:	f023 0303 	bic.w	r3, r3, #3
 80021d6:	f043 0201 	orr.w	r2, r3, #1
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	641a      	str	r2, [r3, #64]	@ 0x40
 80021de:	e001      	b.n	80021e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2200      	movs	r2, #0
 80021e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80021ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3710      	adds	r7, #16
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
	...

080021f8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002200:	2300      	movs	r3, #0
 8002202:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800220a:	2b01      	cmp	r3, #1
 800220c:	d101      	bne.n	8002212 <HAL_ADC_Start+0x1a>
 800220e:	2302      	movs	r3, #2
 8002210:	e097      	b.n	8002342 <HAL_ADC_Start+0x14a>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2201      	movs	r2, #1
 8002216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	2b01      	cmp	r3, #1
 8002226:	d018      	beq.n	800225a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f042 0201 	orr.w	r2, r2, #1
 8002236:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002238:	4b45      	ldr	r3, [pc, #276]	@ (8002350 <HAL_ADC_Start+0x158>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a45      	ldr	r2, [pc, #276]	@ (8002354 <HAL_ADC_Start+0x15c>)
 800223e:	fba2 2303 	umull	r2, r3, r2, r3
 8002242:	0c9a      	lsrs	r2, r3, #18
 8002244:	4613      	mov	r3, r2
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	4413      	add	r3, r2
 800224a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800224c:	e002      	b.n	8002254 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	3b01      	subs	r3, #1
 8002252:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1f9      	bne.n	800224e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 0301 	and.w	r3, r3, #1
 8002264:	2b01      	cmp	r3, #1
 8002266:	d15f      	bne.n	8002328 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002270:	f023 0301 	bic.w	r3, r3, #1
 8002274:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002286:	2b00      	cmp	r3, #0
 8002288:	d007      	beq.n	800229a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002292:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022a6:	d106      	bne.n	80022b6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ac:	f023 0206 	bic.w	r2, r3, #6
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	645a      	str	r2, [r3, #68]	@ 0x44
 80022b4:	e002      	b.n	80022bc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2200      	movs	r2, #0
 80022c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022c4:	4b24      	ldr	r3, [pc, #144]	@ (8002358 <HAL_ADC_Start+0x160>)
 80022c6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80022d0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f003 031f 	and.w	r3, r3, #31
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d10f      	bne.n	80022fe <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d129      	bne.n	8002340 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	e020      	b.n	8002340 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a16      	ldr	r2, [pc, #88]	@ (800235c <HAL_ADC_Start+0x164>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d11b      	bne.n	8002340 <HAL_ADC_Start+0x148>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d114      	bne.n	8002340 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	689a      	ldr	r2, [r3, #8]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002324:	609a      	str	r2, [r3, #8]
 8002326:	e00b      	b.n	8002340 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232c:	f043 0210 	orr.w	r2, r3, #16
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002338:	f043 0201 	orr.w	r2, r3, #1
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3714      	adds	r7, #20
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	2000000c 	.word	0x2000000c
 8002354:	431bde83 	.word	0x431bde83
 8002358:	40012300 	.word	0x40012300
 800235c:	40012000 	.word	0x40012000

08002360 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800236e:	2b01      	cmp	r3, #1
 8002370:	d101      	bne.n	8002376 <HAL_ADC_Stop+0x16>
 8002372:	2302      	movs	r3, #2
 8002374:	e021      	b.n	80023ba <HAL_ADC_Stop+0x5a>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2201      	movs	r2, #1
 800237a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	689a      	ldr	r2, [r3, #8]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 0201 	bic.w	r2, r2, #1
 800238c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f003 0301 	and.w	r3, r3, #1
 8002398:	2b00      	cmp	r3, #0
 800239a:	d109      	bne.n	80023b0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023a4:	f023 0301 	bic.w	r3, r3, #1
 80023a8:	f043 0201 	orr.w	r2, r3, #1
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr

080023c6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b084      	sub	sp, #16
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
 80023ce:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80023d0:	2300      	movs	r3, #0
 80023d2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023e2:	d113      	bne.n	800240c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80023ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023f2:	d10b      	bne.n	800240c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f8:	f043 0220 	orr.w	r2, r3, #32
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e063      	b.n	80024d4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800240c:	f7ff fe80 	bl	8002110 <HAL_GetTick>
 8002410:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002412:	e021      	b.n	8002458 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800241a:	d01d      	beq.n	8002458 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d007      	beq.n	8002432 <HAL_ADC_PollForConversion+0x6c>
 8002422:	f7ff fe75 	bl	8002110 <HAL_GetTick>
 8002426:	4602      	mov	r2, r0
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	683a      	ldr	r2, [r7, #0]
 800242e:	429a      	cmp	r2, r3
 8002430:	d212      	bcs.n	8002458 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0302 	and.w	r3, r3, #2
 800243c:	2b02      	cmp	r3, #2
 800243e:	d00b      	beq.n	8002458 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002444:	f043 0204 	orr.w	r2, r3, #4
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002454:	2303      	movs	r3, #3
 8002456:	e03d      	b.n	80024d4 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b02      	cmp	r3, #2
 8002464:	d1d6      	bne.n	8002414 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f06f 0212 	mvn.w	r2, #18
 800246e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002474:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d123      	bne.n	80024d2 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800248e:	2b00      	cmp	r3, #0
 8002490:	d11f      	bne.n	80024d2 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002498:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800249c:	2b00      	cmp	r3, #0
 800249e:	d006      	beq.n	80024ae <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d111      	bne.n	80024d2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d105      	bne.n	80024d2 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	f043 0201 	orr.w	r2, r3, #1
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3710      	adds	r7, #16
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}

080024dc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
	...

080024f8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002502:	2300      	movs	r3, #0
 8002504:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800250c:	2b01      	cmp	r3, #1
 800250e:	d101      	bne.n	8002514 <HAL_ADC_ConfigChannel+0x1c>
 8002510:	2302      	movs	r3, #2
 8002512:	e113      	b.n	800273c <HAL_ADC_ConfigChannel+0x244>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2b09      	cmp	r3, #9
 8002522:	d925      	bls.n	8002570 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	68d9      	ldr	r1, [r3, #12]
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	b29b      	uxth	r3, r3
 8002530:	461a      	mov	r2, r3
 8002532:	4613      	mov	r3, r2
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	4413      	add	r3, r2
 8002538:	3b1e      	subs	r3, #30
 800253a:	2207      	movs	r2, #7
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	43da      	mvns	r2, r3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	400a      	ands	r2, r1
 8002548:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68d9      	ldr	r1, [r3, #12]
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	b29b      	uxth	r3, r3
 800255a:	4618      	mov	r0, r3
 800255c:	4603      	mov	r3, r0
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	4403      	add	r3, r0
 8002562:	3b1e      	subs	r3, #30
 8002564:	409a      	lsls	r2, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	430a      	orrs	r2, r1
 800256c:	60da      	str	r2, [r3, #12]
 800256e:	e022      	b.n	80025b6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	6919      	ldr	r1, [r3, #16]
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	b29b      	uxth	r3, r3
 800257c:	461a      	mov	r2, r3
 800257e:	4613      	mov	r3, r2
 8002580:	005b      	lsls	r3, r3, #1
 8002582:	4413      	add	r3, r2
 8002584:	2207      	movs	r2, #7
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	43da      	mvns	r2, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	400a      	ands	r2, r1
 8002592:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	6919      	ldr	r1, [r3, #16]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	4618      	mov	r0, r3
 80025a6:	4603      	mov	r3, r0
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	4403      	add	r3, r0
 80025ac:	409a      	lsls	r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	430a      	orrs	r2, r1
 80025b4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	2b06      	cmp	r3, #6
 80025bc:	d824      	bhi.n	8002608 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685a      	ldr	r2, [r3, #4]
 80025c8:	4613      	mov	r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	4413      	add	r3, r2
 80025ce:	3b05      	subs	r3, #5
 80025d0:	221f      	movs	r2, #31
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	43da      	mvns	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	400a      	ands	r2, r1
 80025de:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	4618      	mov	r0, r3
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	685a      	ldr	r2, [r3, #4]
 80025f2:	4613      	mov	r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	4413      	add	r3, r2
 80025f8:	3b05      	subs	r3, #5
 80025fa:	fa00 f203 	lsl.w	r2, r0, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	430a      	orrs	r2, r1
 8002604:	635a      	str	r2, [r3, #52]	@ 0x34
 8002606:	e04c      	b.n	80026a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	2b0c      	cmp	r3, #12
 800260e:	d824      	bhi.n	800265a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685a      	ldr	r2, [r3, #4]
 800261a:	4613      	mov	r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	4413      	add	r3, r2
 8002620:	3b23      	subs	r3, #35	@ 0x23
 8002622:	221f      	movs	r2, #31
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	43da      	mvns	r2, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	400a      	ands	r2, r1
 8002630:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	b29b      	uxth	r3, r3
 800263e:	4618      	mov	r0, r3
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	4613      	mov	r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	4413      	add	r3, r2
 800264a:	3b23      	subs	r3, #35	@ 0x23
 800264c:	fa00 f203 	lsl.w	r2, r0, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	430a      	orrs	r2, r1
 8002656:	631a      	str	r2, [r3, #48]	@ 0x30
 8002658:	e023      	b.n	80026a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685a      	ldr	r2, [r3, #4]
 8002664:	4613      	mov	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4413      	add	r3, r2
 800266a:	3b41      	subs	r3, #65	@ 0x41
 800266c:	221f      	movs	r2, #31
 800266e:	fa02 f303 	lsl.w	r3, r2, r3
 8002672:	43da      	mvns	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	400a      	ands	r2, r1
 800267a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	b29b      	uxth	r3, r3
 8002688:	4618      	mov	r0, r3
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685a      	ldr	r2, [r3, #4]
 800268e:	4613      	mov	r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	4413      	add	r3, r2
 8002694:	3b41      	subs	r3, #65	@ 0x41
 8002696:	fa00 f203 	lsl.w	r2, r0, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	430a      	orrs	r2, r1
 80026a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026a2:	4b29      	ldr	r3, [pc, #164]	@ (8002748 <HAL_ADC_ConfigChannel+0x250>)
 80026a4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a28      	ldr	r2, [pc, #160]	@ (800274c <HAL_ADC_ConfigChannel+0x254>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d10f      	bne.n	80026d0 <HAL_ADC_ConfigChannel+0x1d8>
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2b12      	cmp	r3, #18
 80026b6:	d10b      	bne.n	80026d0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a1d      	ldr	r2, [pc, #116]	@ (800274c <HAL_ADC_ConfigChannel+0x254>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d12b      	bne.n	8002732 <HAL_ADC_ConfigChannel+0x23a>
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a1c      	ldr	r2, [pc, #112]	@ (8002750 <HAL_ADC_ConfigChannel+0x258>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d003      	beq.n	80026ec <HAL_ADC_ConfigChannel+0x1f4>
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2b11      	cmp	r3, #17
 80026ea:	d122      	bne.n	8002732 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a11      	ldr	r2, [pc, #68]	@ (8002750 <HAL_ADC_ConfigChannel+0x258>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d111      	bne.n	8002732 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800270e:	4b11      	ldr	r3, [pc, #68]	@ (8002754 <HAL_ADC_ConfigChannel+0x25c>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a11      	ldr	r2, [pc, #68]	@ (8002758 <HAL_ADC_ConfigChannel+0x260>)
 8002714:	fba2 2303 	umull	r2, r3, r2, r3
 8002718:	0c9a      	lsrs	r2, r3, #18
 800271a:	4613      	mov	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4413      	add	r3, r2
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002724:	e002      	b.n	800272c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	3b01      	subs	r3, #1
 800272a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1f9      	bne.n	8002726 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	3714      	adds	r7, #20
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr
 8002748:	40012300 	.word	0x40012300
 800274c:	40012000 	.word	0x40012000
 8002750:	10000012 	.word	0x10000012
 8002754:	2000000c 	.word	0x2000000c
 8002758:	431bde83 	.word	0x431bde83

0800275c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002764:	4b79      	ldr	r3, [pc, #484]	@ (800294c <ADC_Init+0x1f0>)
 8002766:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	685a      	ldr	r2, [r3, #4]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	431a      	orrs	r2, r3
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002790:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	6859      	ldr	r1, [r3, #4]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	021a      	lsls	r2, r3, #8
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	430a      	orrs	r2, r1
 80027a4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	685a      	ldr	r2, [r3, #4]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80027b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	6859      	ldr	r1, [r3, #4]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	430a      	orrs	r2, r1
 80027c6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689a      	ldr	r2, [r3, #8]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6899      	ldr	r1, [r3, #8]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	68da      	ldr	r2, [r3, #12]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	430a      	orrs	r2, r1
 80027e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ee:	4a58      	ldr	r2, [pc, #352]	@ (8002950 <ADC_Init+0x1f4>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d022      	beq.n	800283a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689a      	ldr	r2, [r3, #8]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002802:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	6899      	ldr	r1, [r3, #8]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	430a      	orrs	r2, r1
 8002814:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002824:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	6899      	ldr	r1, [r3, #8]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	430a      	orrs	r2, r1
 8002836:	609a      	str	r2, [r3, #8]
 8002838:	e00f      	b.n	800285a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689a      	ldr	r2, [r3, #8]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002848:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689a      	ldr	r2, [r3, #8]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002858:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	689a      	ldr	r2, [r3, #8]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f022 0202 	bic.w	r2, r2, #2
 8002868:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	6899      	ldr	r1, [r3, #8]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	7e1b      	ldrb	r3, [r3, #24]
 8002874:	005a      	lsls	r2, r3, #1
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	430a      	orrs	r2, r1
 800287c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d01b      	beq.n	80028c0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	685a      	ldr	r2, [r3, #4]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002896:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	685a      	ldr	r2, [r3, #4]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80028a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	6859      	ldr	r1, [r3, #4]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b2:	3b01      	subs	r3, #1
 80028b4:	035a      	lsls	r2, r3, #13
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	605a      	str	r2, [r3, #4]
 80028be:	e007      	b.n	80028d0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	685a      	ldr	r2, [r3, #4]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028ce:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80028de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	69db      	ldr	r3, [r3, #28]
 80028ea:	3b01      	subs	r3, #1
 80028ec:	051a      	lsls	r2, r3, #20
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	430a      	orrs	r2, r1
 80028f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002904:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	6899      	ldr	r1, [r3, #8]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002912:	025a      	lsls	r2, r3, #9
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	430a      	orrs	r2, r1
 800291a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689a      	ldr	r2, [r3, #8]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800292a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6899      	ldr	r1, [r3, #8]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	695b      	ldr	r3, [r3, #20]
 8002936:	029a      	lsls	r2, r3, #10
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	430a      	orrs	r2, r1
 800293e:	609a      	str	r2, [r3, #8]
}
 8002940:	bf00      	nop
 8002942:	3714      	adds	r7, #20
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr
 800294c:	40012300 	.word	0x40012300
 8002950:	0f000001 	.word	0x0f000001

08002954 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f003 0307 	and.w	r3, r3, #7
 8002962:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002964:	4b0c      	ldr	r3, [pc, #48]	@ (8002998 <__NVIC_SetPriorityGrouping+0x44>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002970:	4013      	ands	r3, r2
 8002972:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800297c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002980:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002984:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002986:	4a04      	ldr	r2, [pc, #16]	@ (8002998 <__NVIC_SetPriorityGrouping+0x44>)
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	60d3      	str	r3, [r2, #12]
}
 800298c:	bf00      	nop
 800298e:	3714      	adds	r7, #20
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	e000ed00 	.word	0xe000ed00

0800299c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029a0:	4b04      	ldr	r3, [pc, #16]	@ (80029b4 <__NVIC_GetPriorityGrouping+0x18>)
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	0a1b      	lsrs	r3, r3, #8
 80029a6:	f003 0307 	and.w	r3, r3, #7
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	e000ed00 	.word	0xe000ed00

080029b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	4603      	mov	r3, r0
 80029c0:	6039      	str	r1, [r7, #0]
 80029c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	db0a      	blt.n	80029e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	490c      	ldr	r1, [pc, #48]	@ (8002a04 <__NVIC_SetPriority+0x4c>)
 80029d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d6:	0112      	lsls	r2, r2, #4
 80029d8:	b2d2      	uxtb	r2, r2
 80029da:	440b      	add	r3, r1
 80029dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029e0:	e00a      	b.n	80029f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	b2da      	uxtb	r2, r3
 80029e6:	4908      	ldr	r1, [pc, #32]	@ (8002a08 <__NVIC_SetPriority+0x50>)
 80029e8:	79fb      	ldrb	r3, [r7, #7]
 80029ea:	f003 030f 	and.w	r3, r3, #15
 80029ee:	3b04      	subs	r3, #4
 80029f0:	0112      	lsls	r2, r2, #4
 80029f2:	b2d2      	uxtb	r2, r2
 80029f4:	440b      	add	r3, r1
 80029f6:	761a      	strb	r2, [r3, #24]
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr
 8002a04:	e000e100 	.word	0xe000e100
 8002a08:	e000ed00 	.word	0xe000ed00

08002a0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b089      	sub	sp, #36	@ 0x24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f003 0307 	and.w	r3, r3, #7
 8002a1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	f1c3 0307 	rsb	r3, r3, #7
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	bf28      	it	cs
 8002a2a:	2304      	movcs	r3, #4
 8002a2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	3304      	adds	r3, #4
 8002a32:	2b06      	cmp	r3, #6
 8002a34:	d902      	bls.n	8002a3c <NVIC_EncodePriority+0x30>
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	3b03      	subs	r3, #3
 8002a3a:	e000      	b.n	8002a3e <NVIC_EncodePriority+0x32>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a40:	f04f 32ff 	mov.w	r2, #4294967295
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	43da      	mvns	r2, r3
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	401a      	ands	r2, r3
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a54:	f04f 31ff 	mov.w	r1, #4294967295
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a5e:	43d9      	mvns	r1, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a64:	4313      	orrs	r3, r2
         );
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3724      	adds	r7, #36	@ 0x24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
	...

08002a74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a84:	d301      	bcc.n	8002a8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a86:	2301      	movs	r3, #1
 8002a88:	e00f      	b.n	8002aaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ab4 <SysTick_Config+0x40>)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a92:	210f      	movs	r1, #15
 8002a94:	f04f 30ff 	mov.w	r0, #4294967295
 8002a98:	f7ff ff8e 	bl	80029b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a9c:	4b05      	ldr	r3, [pc, #20]	@ (8002ab4 <SysTick_Config+0x40>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002aa2:	4b04      	ldr	r3, [pc, #16]	@ (8002ab4 <SysTick_Config+0x40>)
 8002aa4:	2207      	movs	r2, #7
 8002aa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	e000e010 	.word	0xe000e010

08002ab8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	f7ff ff47 	bl	8002954 <__NVIC_SetPriorityGrouping>
}
 8002ac6:	bf00      	nop
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b086      	sub	sp, #24
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	60b9      	str	r1, [r7, #8]
 8002ad8:	607a      	str	r2, [r7, #4]
 8002ada:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002adc:	2300      	movs	r3, #0
 8002ade:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ae0:	f7ff ff5c 	bl	800299c <__NVIC_GetPriorityGrouping>
 8002ae4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	68b9      	ldr	r1, [r7, #8]
 8002aea:	6978      	ldr	r0, [r7, #20]
 8002aec:	f7ff ff8e 	bl	8002a0c <NVIC_EncodePriority>
 8002af0:	4602      	mov	r2, r0
 8002af2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002af6:	4611      	mov	r1, r2
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff ff5d 	bl	80029b8 <__NVIC_SetPriority>
}
 8002afe:	bf00      	nop
 8002b00:	3718      	adds	r7, #24
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b082      	sub	sp, #8
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7ff ffb0 	bl	8002a74 <SysTick_Config>
 8002b14:	4603      	mov	r3, r0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
	...

08002b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b089      	sub	sp, #36	@ 0x24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b32:	2300      	movs	r3, #0
 8002b34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b36:	2300      	movs	r3, #0
 8002b38:	61fb      	str	r3, [r7, #28]
 8002b3a:	e159      	b.n	8002df0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	697a      	ldr	r2, [r7, #20]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	f040 8148 	bne.w	8002dea <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f003 0303 	and.w	r3, r3, #3
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d005      	beq.n	8002b72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d130      	bne.n	8002bd4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	2203      	movs	r2, #3
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	43db      	mvns	r3, r3
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	4013      	ands	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	68da      	ldr	r2, [r3, #12]
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ba8:	2201      	movs	r2, #1
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	43db      	mvns	r3, r3
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	091b      	lsrs	r3, r3, #4
 8002bbe:	f003 0201 	and.w	r2, r3, #1
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	69ba      	ldr	r2, [r7, #24]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f003 0303 	and.w	r3, r3, #3
 8002bdc:	2b03      	cmp	r3, #3
 8002bde:	d017      	beq.n	8002c10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	2203      	movs	r2, #3
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f003 0303 	and.w	r3, r3, #3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d123      	bne.n	8002c64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	08da      	lsrs	r2, r3, #3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	3208      	adds	r2, #8
 8002c24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	f003 0307 	and.w	r3, r3, #7
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	220f      	movs	r2, #15
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	691a      	ldr	r2, [r3, #16]
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	08da      	lsrs	r2, r3, #3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	3208      	adds	r2, #8
 8002c5e:	69b9      	ldr	r1, [r7, #24]
 8002c60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	2203      	movs	r2, #3
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	43db      	mvns	r3, r3
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f003 0203 	and.w	r2, r3, #3
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	69ba      	ldr	r2, [r7, #24]
 8002c96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 80a2 	beq.w	8002dea <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60fb      	str	r3, [r7, #12]
 8002caa:	4b57      	ldr	r3, [pc, #348]	@ (8002e08 <HAL_GPIO_Init+0x2e8>)
 8002cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cae:	4a56      	ldr	r2, [pc, #344]	@ (8002e08 <HAL_GPIO_Init+0x2e8>)
 8002cb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cb6:	4b54      	ldr	r3, [pc, #336]	@ (8002e08 <HAL_GPIO_Init+0x2e8>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cc2:	4a52      	ldr	r2, [pc, #328]	@ (8002e0c <HAL_GPIO_Init+0x2ec>)
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	089b      	lsrs	r3, r3, #2
 8002cc8:	3302      	adds	r3, #2
 8002cca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	220f      	movs	r2, #15
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a49      	ldr	r2, [pc, #292]	@ (8002e10 <HAL_GPIO_Init+0x2f0>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d019      	beq.n	8002d22 <HAL_GPIO_Init+0x202>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a48      	ldr	r2, [pc, #288]	@ (8002e14 <HAL_GPIO_Init+0x2f4>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d013      	beq.n	8002d1e <HAL_GPIO_Init+0x1fe>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a47      	ldr	r2, [pc, #284]	@ (8002e18 <HAL_GPIO_Init+0x2f8>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d00d      	beq.n	8002d1a <HAL_GPIO_Init+0x1fa>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a46      	ldr	r2, [pc, #280]	@ (8002e1c <HAL_GPIO_Init+0x2fc>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d007      	beq.n	8002d16 <HAL_GPIO_Init+0x1f6>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a45      	ldr	r2, [pc, #276]	@ (8002e20 <HAL_GPIO_Init+0x300>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d101      	bne.n	8002d12 <HAL_GPIO_Init+0x1f2>
 8002d0e:	2304      	movs	r3, #4
 8002d10:	e008      	b.n	8002d24 <HAL_GPIO_Init+0x204>
 8002d12:	2307      	movs	r3, #7
 8002d14:	e006      	b.n	8002d24 <HAL_GPIO_Init+0x204>
 8002d16:	2303      	movs	r3, #3
 8002d18:	e004      	b.n	8002d24 <HAL_GPIO_Init+0x204>
 8002d1a:	2302      	movs	r3, #2
 8002d1c:	e002      	b.n	8002d24 <HAL_GPIO_Init+0x204>
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e000      	b.n	8002d24 <HAL_GPIO_Init+0x204>
 8002d22:	2300      	movs	r3, #0
 8002d24:	69fa      	ldr	r2, [r7, #28]
 8002d26:	f002 0203 	and.w	r2, r2, #3
 8002d2a:	0092      	lsls	r2, r2, #2
 8002d2c:	4093      	lsls	r3, r2
 8002d2e:	69ba      	ldr	r2, [r7, #24]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d34:	4935      	ldr	r1, [pc, #212]	@ (8002e0c <HAL_GPIO_Init+0x2ec>)
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	089b      	lsrs	r3, r3, #2
 8002d3a:	3302      	adds	r3, #2
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d42:	4b38      	ldr	r3, [pc, #224]	@ (8002e24 <HAL_GPIO_Init+0x304>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	43db      	mvns	r3, r3
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	4013      	ands	r3, r2
 8002d50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d003      	beq.n	8002d66 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002d5e:	69ba      	ldr	r2, [r7, #24]
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d66:	4a2f      	ldr	r2, [pc, #188]	@ (8002e24 <HAL_GPIO_Init+0x304>)
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d6c:	4b2d      	ldr	r3, [pc, #180]	@ (8002e24 <HAL_GPIO_Init+0x304>)
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	43db      	mvns	r3, r3
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d003      	beq.n	8002d90 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d90:	4a24      	ldr	r2, [pc, #144]	@ (8002e24 <HAL_GPIO_Init+0x304>)
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d96:	4b23      	ldr	r3, [pc, #140]	@ (8002e24 <HAL_GPIO_Init+0x304>)
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	43db      	mvns	r3, r3
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	4013      	ands	r3, r2
 8002da4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d003      	beq.n	8002dba <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002db2:	69ba      	ldr	r2, [r7, #24]
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dba:	4a1a      	ldr	r2, [pc, #104]	@ (8002e24 <HAL_GPIO_Init+0x304>)
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dc0:	4b18      	ldr	r3, [pc, #96]	@ (8002e24 <HAL_GPIO_Init+0x304>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	43db      	mvns	r3, r3
 8002dca:	69ba      	ldr	r2, [r7, #24]
 8002dcc:	4013      	ands	r3, r2
 8002dce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d003      	beq.n	8002de4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002ddc:	69ba      	ldr	r2, [r7, #24]
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002de4:	4a0f      	ldr	r2, [pc, #60]	@ (8002e24 <HAL_GPIO_Init+0x304>)
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	3301      	adds	r3, #1
 8002dee:	61fb      	str	r3, [r7, #28]
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	2b0f      	cmp	r3, #15
 8002df4:	f67f aea2 	bls.w	8002b3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002df8:	bf00      	nop
 8002dfa:	bf00      	nop
 8002dfc:	3724      	adds	r7, #36	@ 0x24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	40013800 	.word	0x40013800
 8002e10:	40020000 	.word	0x40020000
 8002e14:	40020400 	.word	0x40020400
 8002e18:	40020800 	.word	0x40020800
 8002e1c:	40020c00 	.word	0x40020c00
 8002e20:	40021000 	.word	0x40021000
 8002e24:	40013c00 	.word	0x40013c00

08002e28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	460b      	mov	r3, r1
 8002e32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	691a      	ldr	r2, [r3, #16]
 8002e38:	887b      	ldrh	r3, [r7, #2]
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d002      	beq.n	8002e46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e40:	2301      	movs	r3, #1
 8002e42:	73fb      	strb	r3, [r7, #15]
 8002e44:	e001      	b.n	8002e4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e46:	2300      	movs	r3, #0
 8002e48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3714      	adds	r7, #20
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	807b      	strh	r3, [r7, #2]
 8002e64:	4613      	mov	r3, r2
 8002e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e68:	787b      	ldrb	r3, [r7, #1]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d003      	beq.n	8002e76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e6e:	887a      	ldrh	r2, [r7, #2]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e74:	e003      	b.n	8002e7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e76:	887b      	ldrh	r3, [r7, #2]
 8002e78:	041a      	lsls	r2, r3, #16
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	619a      	str	r2, [r3, #24]
}
 8002e7e:	bf00      	nop
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
	...

08002e8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d101      	bne.n	8002e9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e12b      	b.n	80030f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d106      	bne.n	8002eb8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f7fd fce2 	bl	800087c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2224      	movs	r2, #36	@ 0x24
 8002ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f022 0201 	bic.w	r2, r2, #1
 8002ece:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ede:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002eee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ef0:	f001 fea0 	bl	8004c34 <HAL_RCC_GetPCLK1Freq>
 8002ef4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	4a81      	ldr	r2, [pc, #516]	@ (8003100 <HAL_I2C_Init+0x274>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d807      	bhi.n	8002f10 <HAL_I2C_Init+0x84>
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	4a80      	ldr	r2, [pc, #512]	@ (8003104 <HAL_I2C_Init+0x278>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	bf94      	ite	ls
 8002f08:	2301      	movls	r3, #1
 8002f0a:	2300      	movhi	r3, #0
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	e006      	b.n	8002f1e <HAL_I2C_Init+0x92>
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4a7d      	ldr	r2, [pc, #500]	@ (8003108 <HAL_I2C_Init+0x27c>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	bf94      	ite	ls
 8002f18:	2301      	movls	r3, #1
 8002f1a:	2300      	movhi	r3, #0
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e0e7      	b.n	80030f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	4a78      	ldr	r2, [pc, #480]	@ (800310c <HAL_I2C_Init+0x280>)
 8002f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2e:	0c9b      	lsrs	r3, r3, #18
 8002f30:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68ba      	ldr	r2, [r7, #8]
 8002f42:	430a      	orrs	r2, r1
 8002f44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	4a6a      	ldr	r2, [pc, #424]	@ (8003100 <HAL_I2C_Init+0x274>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d802      	bhi.n	8002f60 <HAL_I2C_Init+0xd4>
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	e009      	b.n	8002f74 <HAL_I2C_Init+0xe8>
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f66:	fb02 f303 	mul.w	r3, r2, r3
 8002f6a:	4a69      	ldr	r2, [pc, #420]	@ (8003110 <HAL_I2C_Init+0x284>)
 8002f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f70:	099b      	lsrs	r3, r3, #6
 8002f72:	3301      	adds	r3, #1
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6812      	ldr	r2, [r2, #0]
 8002f78:	430b      	orrs	r3, r1
 8002f7a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	69db      	ldr	r3, [r3, #28]
 8002f82:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002f86:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	495c      	ldr	r1, [pc, #368]	@ (8003100 <HAL_I2C_Init+0x274>)
 8002f90:	428b      	cmp	r3, r1
 8002f92:	d819      	bhi.n	8002fc8 <HAL_I2C_Init+0x13c>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	1e59      	subs	r1, r3, #1
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fa2:	1c59      	adds	r1, r3, #1
 8002fa4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002fa8:	400b      	ands	r3, r1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00a      	beq.n	8002fc4 <HAL_I2C_Init+0x138>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	1e59      	subs	r1, r3, #1
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc2:	e051      	b.n	8003068 <HAL_I2C_Init+0x1dc>
 8002fc4:	2304      	movs	r3, #4
 8002fc6:	e04f      	b.n	8003068 <HAL_I2C_Init+0x1dc>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d111      	bne.n	8002ff4 <HAL_I2C_Init+0x168>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	1e58      	subs	r0, r3, #1
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6859      	ldr	r1, [r3, #4]
 8002fd8:	460b      	mov	r3, r1
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	440b      	add	r3, r1
 8002fde:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	bf0c      	ite	eq
 8002fec:	2301      	moveq	r3, #1
 8002fee:	2300      	movne	r3, #0
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	e012      	b.n	800301a <HAL_I2C_Init+0x18e>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	1e58      	subs	r0, r3, #1
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6859      	ldr	r1, [r3, #4]
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	0099      	lsls	r1, r3, #2
 8003004:	440b      	add	r3, r1
 8003006:	fbb0 f3f3 	udiv	r3, r0, r3
 800300a:	3301      	adds	r3, #1
 800300c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003010:	2b00      	cmp	r3, #0
 8003012:	bf0c      	ite	eq
 8003014:	2301      	moveq	r3, #1
 8003016:	2300      	movne	r3, #0
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <HAL_I2C_Init+0x196>
 800301e:	2301      	movs	r3, #1
 8003020:	e022      	b.n	8003068 <HAL_I2C_Init+0x1dc>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10e      	bne.n	8003048 <HAL_I2C_Init+0x1bc>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	1e58      	subs	r0, r3, #1
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6859      	ldr	r1, [r3, #4]
 8003032:	460b      	mov	r3, r1
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	440b      	add	r3, r1
 8003038:	fbb0 f3f3 	udiv	r3, r0, r3
 800303c:	3301      	adds	r3, #1
 800303e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003042:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003046:	e00f      	b.n	8003068 <HAL_I2C_Init+0x1dc>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	1e58      	subs	r0, r3, #1
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6859      	ldr	r1, [r3, #4]
 8003050:	460b      	mov	r3, r1
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	440b      	add	r3, r1
 8003056:	0099      	lsls	r1, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	fbb0 f3f3 	udiv	r3, r0, r3
 800305e:	3301      	adds	r3, #1
 8003060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003064:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003068:	6879      	ldr	r1, [r7, #4]
 800306a:	6809      	ldr	r1, [r1, #0]
 800306c:	4313      	orrs	r3, r2
 800306e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	69da      	ldr	r2, [r3, #28]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a1b      	ldr	r3, [r3, #32]
 8003082:	431a      	orrs	r2, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	430a      	orrs	r2, r1
 800308a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003096:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	6911      	ldr	r1, [r2, #16]
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	68d2      	ldr	r2, [r2, #12]
 80030a2:	4311      	orrs	r1, r2
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	6812      	ldr	r2, [r2, #0]
 80030a8:	430b      	orrs	r3, r1
 80030aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	695a      	ldr	r2, [r3, #20]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	699b      	ldr	r3, [r3, #24]
 80030be:	431a      	orrs	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0201 	orr.w	r2, r2, #1
 80030d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2220      	movs	r2, #32
 80030e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	000186a0 	.word	0x000186a0
 8003104:	001e847f 	.word	0x001e847f
 8003108:	003d08ff 	.word	0x003d08ff
 800310c:	431bde83 	.word	0x431bde83
 8003110:	10624dd3 	.word	0x10624dd3

08003114 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b088      	sub	sp, #32
 8003118:	af02      	add	r7, sp, #8
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	607a      	str	r2, [r7, #4]
 800311e:	461a      	mov	r2, r3
 8003120:	460b      	mov	r3, r1
 8003122:	817b      	strh	r3, [r7, #10]
 8003124:	4613      	mov	r3, r2
 8003126:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003128:	f7fe fff2 	bl	8002110 <HAL_GetTick>
 800312c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003134:	b2db      	uxtb	r3, r3
 8003136:	2b20      	cmp	r3, #32
 8003138:	f040 80e0 	bne.w	80032fc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	2319      	movs	r3, #25
 8003142:	2201      	movs	r2, #1
 8003144:	4970      	ldr	r1, [pc, #448]	@ (8003308 <HAL_I2C_Master_Transmit+0x1f4>)
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f000 f964 	bl	8003414 <I2C_WaitOnFlagUntilTimeout>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003152:	2302      	movs	r3, #2
 8003154:	e0d3      	b.n	80032fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800315c:	2b01      	cmp	r3, #1
 800315e:	d101      	bne.n	8003164 <HAL_I2C_Master_Transmit+0x50>
 8003160:	2302      	movs	r3, #2
 8003162:	e0cc      	b.n	80032fe <HAL_I2C_Master_Transmit+0x1ea>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	2b01      	cmp	r3, #1
 8003178:	d007      	beq.n	800318a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f042 0201 	orr.w	r2, r2, #1
 8003188:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003198:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2221      	movs	r2, #33	@ 0x21
 800319e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2210      	movs	r2, #16
 80031a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	893a      	ldrh	r2, [r7, #8]
 80031ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c0:	b29a      	uxth	r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	4a50      	ldr	r2, [pc, #320]	@ (800330c <HAL_I2C_Master_Transmit+0x1f8>)
 80031ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80031cc:	8979      	ldrh	r1, [r7, #10]
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	6a3a      	ldr	r2, [r7, #32]
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f000 f89c 	bl	8003310 <I2C_MasterRequestWrite>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e08d      	b.n	80032fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031e2:	2300      	movs	r3, #0
 80031e4:	613b      	str	r3, [r7, #16]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	613b      	str	r3, [r7, #16]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	699b      	ldr	r3, [r3, #24]
 80031f4:	613b      	str	r3, [r7, #16]
 80031f6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80031f8:	e066      	b.n	80032c8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	6a39      	ldr	r1, [r7, #32]
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f000 fa22 	bl	8003648 <I2C_WaitOnTXEFlagUntilTimeout>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00d      	beq.n	8003226 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320e:	2b04      	cmp	r3, #4
 8003210:	d107      	bne.n	8003222 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003220:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e06b      	b.n	80032fe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322a:	781a      	ldrb	r2, [r3, #0]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003236:	1c5a      	adds	r2, r3, #1
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003240:	b29b      	uxth	r3, r3
 8003242:	3b01      	subs	r3, #1
 8003244:	b29a      	uxth	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800324e:	3b01      	subs	r3, #1
 8003250:	b29a      	uxth	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	f003 0304 	and.w	r3, r3, #4
 8003260:	2b04      	cmp	r3, #4
 8003262:	d11b      	bne.n	800329c <HAL_I2C_Master_Transmit+0x188>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003268:	2b00      	cmp	r3, #0
 800326a:	d017      	beq.n	800329c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003270:	781a      	ldrb	r2, [r3, #0]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327c:	1c5a      	adds	r2, r3, #1
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003286:	b29b      	uxth	r3, r3
 8003288:	3b01      	subs	r3, #1
 800328a:	b29a      	uxth	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003294:	3b01      	subs	r3, #1
 8003296:	b29a      	uxth	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800329c:	697a      	ldr	r2, [r7, #20]
 800329e:	6a39      	ldr	r1, [r7, #32]
 80032a0:	68f8      	ldr	r0, [r7, #12]
 80032a2:	f000 fa19 	bl	80036d8 <I2C_WaitOnBTFFlagUntilTimeout>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00d      	beq.n	80032c8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b0:	2b04      	cmp	r3, #4
 80032b2:	d107      	bne.n	80032c4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032c2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e01a      	b.n	80032fe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d194      	bne.n	80031fa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2220      	movs	r2, #32
 80032e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80032f8:	2300      	movs	r3, #0
 80032fa:	e000      	b.n	80032fe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80032fc:	2302      	movs	r3, #2
  }
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3718      	adds	r7, #24
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	00100002 	.word	0x00100002
 800330c:	ffff0000 	.word	0xffff0000

08003310 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b088      	sub	sp, #32
 8003314:	af02      	add	r7, sp, #8
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	607a      	str	r2, [r7, #4]
 800331a:	603b      	str	r3, [r7, #0]
 800331c:	460b      	mov	r3, r1
 800331e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003324:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	2b08      	cmp	r3, #8
 800332a:	d006      	beq.n	800333a <I2C_MasterRequestWrite+0x2a>
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d003      	beq.n	800333a <I2C_MasterRequestWrite+0x2a>
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003338:	d108      	bne.n	800334c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003348:	601a      	str	r2, [r3, #0]
 800334a:	e00b      	b.n	8003364 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003350:	2b12      	cmp	r3, #18
 8003352:	d107      	bne.n	8003364 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003362:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	9300      	str	r3, [sp, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003370:	68f8      	ldr	r0, [r7, #12]
 8003372:	f000 f84f 	bl	8003414 <I2C_WaitOnFlagUntilTimeout>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00d      	beq.n	8003398 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003386:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800338a:	d103      	bne.n	8003394 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003392:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e035      	b.n	8003404 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033a0:	d108      	bne.n	80033b4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033a2:	897b      	ldrh	r3, [r7, #10]
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	461a      	mov	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033b0:	611a      	str	r2, [r3, #16]
 80033b2:	e01b      	b.n	80033ec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80033b4:	897b      	ldrh	r3, [r7, #10]
 80033b6:	11db      	asrs	r3, r3, #7
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	f003 0306 	and.w	r3, r3, #6
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	f063 030f 	orn	r3, r3, #15
 80033c4:	b2da      	uxtb	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	490e      	ldr	r1, [pc, #56]	@ (800340c <I2C_MasterRequestWrite+0xfc>)
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	f000 f898 	bl	8003508 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e010      	b.n	8003404 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80033e2:	897b      	ldrh	r3, [r7, #10]
 80033e4:	b2da      	uxtb	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	4907      	ldr	r1, [pc, #28]	@ (8003410 <I2C_MasterRequestWrite+0x100>)
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 f888 	bl	8003508 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e000      	b.n	8003404 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003402:	2300      	movs	r3, #0
}
 8003404:	4618      	mov	r0, r3
 8003406:	3718      	adds	r7, #24
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}
 800340c:	00010008 	.word	0x00010008
 8003410:	00010002 	.word	0x00010002

08003414 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	603b      	str	r3, [r7, #0]
 8003420:	4613      	mov	r3, r2
 8003422:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003424:	e048      	b.n	80034b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800342c:	d044      	beq.n	80034b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800342e:	f7fe fe6f 	bl	8002110 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	683a      	ldr	r2, [r7, #0]
 800343a:	429a      	cmp	r2, r3
 800343c:	d302      	bcc.n	8003444 <I2C_WaitOnFlagUntilTimeout+0x30>
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d139      	bne.n	80034b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	0c1b      	lsrs	r3, r3, #16
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b01      	cmp	r3, #1
 800344c:	d10d      	bne.n	800346a <I2C_WaitOnFlagUntilTimeout+0x56>
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	695b      	ldr	r3, [r3, #20]
 8003454:	43da      	mvns	r2, r3
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	4013      	ands	r3, r2
 800345a:	b29b      	uxth	r3, r3
 800345c:	2b00      	cmp	r3, #0
 800345e:	bf0c      	ite	eq
 8003460:	2301      	moveq	r3, #1
 8003462:	2300      	movne	r3, #0
 8003464:	b2db      	uxtb	r3, r3
 8003466:	461a      	mov	r2, r3
 8003468:	e00c      	b.n	8003484 <I2C_WaitOnFlagUntilTimeout+0x70>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	699b      	ldr	r3, [r3, #24]
 8003470:	43da      	mvns	r2, r3
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	4013      	ands	r3, r2
 8003476:	b29b      	uxth	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	bf0c      	ite	eq
 800347c:	2301      	moveq	r3, #1
 800347e:	2300      	movne	r3, #0
 8003480:	b2db      	uxtb	r3, r3
 8003482:	461a      	mov	r2, r3
 8003484:	79fb      	ldrb	r3, [r7, #7]
 8003486:	429a      	cmp	r2, r3
 8003488:	d116      	bne.n	80034b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2220      	movs	r2, #32
 8003494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a4:	f043 0220 	orr.w	r2, r3, #32
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e023      	b.n	8003500 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	0c1b      	lsrs	r3, r3, #16
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d10d      	bne.n	80034de <I2C_WaitOnFlagUntilTimeout+0xca>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	695b      	ldr	r3, [r3, #20]
 80034c8:	43da      	mvns	r2, r3
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	4013      	ands	r3, r2
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	bf0c      	ite	eq
 80034d4:	2301      	moveq	r3, #1
 80034d6:	2300      	movne	r3, #0
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	461a      	mov	r2, r3
 80034dc:	e00c      	b.n	80034f8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	43da      	mvns	r2, r3
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	4013      	ands	r3, r2
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	bf0c      	ite	eq
 80034f0:	2301      	moveq	r3, #1
 80034f2:	2300      	movne	r3, #0
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	461a      	mov	r2, r3
 80034f8:	79fb      	ldrb	r3, [r7, #7]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d093      	beq.n	8003426 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
 8003514:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003516:	e071      	b.n	80035fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003522:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003526:	d123      	bne.n	8003570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003536:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003540:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2200      	movs	r2, #0
 8003546:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2220      	movs	r2, #32
 800354c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2200      	movs	r2, #0
 8003554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355c:	f043 0204 	orr.w	r2, r3, #4
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e067      	b.n	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003576:	d041      	beq.n	80035fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003578:	f7fe fdca 	bl	8002110 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	429a      	cmp	r2, r3
 8003586:	d302      	bcc.n	800358e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d136      	bne.n	80035fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	0c1b      	lsrs	r3, r3, #16
 8003592:	b2db      	uxtb	r3, r3
 8003594:	2b01      	cmp	r3, #1
 8003596:	d10c      	bne.n	80035b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	43da      	mvns	r2, r3
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	4013      	ands	r3, r2
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	bf14      	ite	ne
 80035aa:	2301      	movne	r3, #1
 80035ac:	2300      	moveq	r3, #0
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	e00b      	b.n	80035ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	699b      	ldr	r3, [r3, #24]
 80035b8:	43da      	mvns	r2, r3
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	4013      	ands	r3, r2
 80035be:	b29b      	uxth	r3, r3
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	bf14      	ite	ne
 80035c4:	2301      	movne	r3, #1
 80035c6:	2300      	moveq	r3, #0
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d016      	beq.n	80035fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2200      	movs	r2, #0
 80035d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2220      	movs	r2, #32
 80035d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e8:	f043 0220 	orr.w	r2, r3, #32
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e021      	b.n	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	0c1b      	lsrs	r3, r3, #16
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b01      	cmp	r3, #1
 8003604:	d10c      	bne.n	8003620 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	695b      	ldr	r3, [r3, #20]
 800360c:	43da      	mvns	r2, r3
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	4013      	ands	r3, r2
 8003612:	b29b      	uxth	r3, r3
 8003614:	2b00      	cmp	r3, #0
 8003616:	bf14      	ite	ne
 8003618:	2301      	movne	r3, #1
 800361a:	2300      	moveq	r3, #0
 800361c:	b2db      	uxtb	r3, r3
 800361e:	e00b      	b.n	8003638 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	43da      	mvns	r2, r3
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	4013      	ands	r3, r2
 800362c:	b29b      	uxth	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	bf14      	ite	ne
 8003632:	2301      	movne	r3, #1
 8003634:	2300      	moveq	r3, #0
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b00      	cmp	r3, #0
 800363a:	f47f af6d 	bne.w	8003518 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003654:	e034      	b.n	80036c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 f886 	bl	8003768 <I2C_IsAcknowledgeFailed>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e034      	b.n	80036d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800366c:	d028      	beq.n	80036c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800366e:	f7fe fd4f 	bl	8002110 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	68ba      	ldr	r2, [r7, #8]
 800367a:	429a      	cmp	r2, r3
 800367c:	d302      	bcc.n	8003684 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d11d      	bne.n	80036c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800368e:	2b80      	cmp	r3, #128	@ 0x80
 8003690:	d016      	beq.n	80036c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2200      	movs	r2, #0
 8003696:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2220      	movs	r2, #32
 800369c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ac:	f043 0220 	orr.w	r2, r3, #32
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e007      	b.n	80036d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036ca:	2b80      	cmp	r3, #128	@ 0x80
 80036cc:	d1c3      	bne.n	8003656 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036e4:	e034      	b.n	8003750 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f000 f83e 	bl	8003768 <I2C_IsAcknowledgeFailed>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e034      	b.n	8003760 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036fc:	d028      	beq.n	8003750 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036fe:	f7fe fd07 	bl	8002110 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	68ba      	ldr	r2, [r7, #8]
 800370a:	429a      	cmp	r2, r3
 800370c:	d302      	bcc.n	8003714 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d11d      	bne.n	8003750 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	f003 0304 	and.w	r3, r3, #4
 800371e:	2b04      	cmp	r3, #4
 8003720:	d016      	beq.n	8003750 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2220      	movs	r2, #32
 800372c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373c:	f043 0220 	orr.w	r2, r3, #32
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e007      	b.n	8003760 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	f003 0304 	and.w	r3, r3, #4
 800375a:	2b04      	cmp	r3, #4
 800375c:	d1c3      	bne.n	80036e6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800377a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800377e:	d11b      	bne.n	80037b8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003788:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2220      	movs	r2, #32
 8003794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a4:	f043 0204 	orr.w	r2, r3, #4
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e000      	b.n	80037ba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
	...

080037c8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b088      	sub	sp, #32
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e128      	b.n	8003a2c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d109      	bne.n	80037fa <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a90      	ldr	r2, [pc, #576]	@ (8003a34 <HAL_I2S_Init+0x26c>)
 80037f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f7fd f8b7 	bl	8000968 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2202      	movs	r2, #2
 80037fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	69db      	ldr	r3, [r3, #28]
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	6812      	ldr	r2, [r2, #0]
 800380c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003810:	f023 030f 	bic.w	r3, r3, #15
 8003814:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2202      	movs	r2, #2
 800381c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	2b02      	cmp	r3, #2
 8003824:	d060      	beq.n	80038e8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d102      	bne.n	8003834 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800382e:	2310      	movs	r3, #16
 8003830:	617b      	str	r3, [r7, #20]
 8003832:	e001      	b.n	8003838 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003834:	2320      	movs	r3, #32
 8003836:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	2b20      	cmp	r3, #32
 800383e:	d802      	bhi.n	8003846 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	005b      	lsls	r3, r3, #1
 8003844:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003846:	2001      	movs	r0, #1
 8003848:	f001 faf8 	bl	8004e3c <HAL_RCCEx_GetPeriphCLKFreq>
 800384c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003856:	d125      	bne.n	80038a4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d010      	beq.n	8003882 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	68fa      	ldr	r2, [r7, #12]
 8003866:	fbb2 f2f3 	udiv	r2, r2, r3
 800386a:	4613      	mov	r3, r2
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	4413      	add	r3, r2
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	461a      	mov	r2, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	fbb2 f3f3 	udiv	r3, r2, r3
 800387c:	3305      	adds	r3, #5
 800387e:	613b      	str	r3, [r7, #16]
 8003880:	e01f      	b.n	80038c2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	00db      	lsls	r3, r3, #3
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	fbb2 f2f3 	udiv	r2, r2, r3
 800388c:	4613      	mov	r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	4413      	add	r3, r2
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	461a      	mov	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	fbb2 f3f3 	udiv	r3, r2, r3
 800389e:	3305      	adds	r3, #5
 80038a0:	613b      	str	r3, [r7, #16]
 80038a2:	e00e      	b.n	80038c2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80038ac:	4613      	mov	r3, r2
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	4413      	add	r3, r2
 80038b2:	005b      	lsls	r3, r3, #1
 80038b4:	461a      	mov	r2, r3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80038be:	3305      	adds	r3, #5
 80038c0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	4a5c      	ldr	r2, [pc, #368]	@ (8003a38 <HAL_I2S_Init+0x270>)
 80038c6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ca:	08db      	lsrs	r3, r3, #3
 80038cc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	f003 0301 	and.w	r3, r3, #1
 80038d4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	085b      	lsrs	r3, r3, #1
 80038de:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	021b      	lsls	r3, r3, #8
 80038e4:	61bb      	str	r3, [r7, #24]
 80038e6:	e003      	b.n	80038f0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80038e8:	2302      	movs	r3, #2
 80038ea:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80038ec:	2300      	movs	r3, #0
 80038ee:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d902      	bls.n	80038fc <HAL_I2S_Init+0x134>
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	2bff      	cmp	r3, #255	@ 0xff
 80038fa:	d907      	bls.n	800390c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003900:	f043 0210 	orr.w	r2, r3, #16
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e08f      	b.n	8003a2c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	691a      	ldr	r2, [r3, #16]
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	ea42 0103 	orr.w	r1, r2, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	69fa      	ldr	r2, [r7, #28]
 800391c:	430a      	orrs	r2, r1
 800391e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800392a:	f023 030f 	bic.w	r3, r3, #15
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	6851      	ldr	r1, [r2, #4]
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	6892      	ldr	r2, [r2, #8]
 8003936:	4311      	orrs	r1, r2
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	68d2      	ldr	r2, [r2, #12]
 800393c:	4311      	orrs	r1, r2
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	6992      	ldr	r2, [r2, #24]
 8003942:	430a      	orrs	r2, r1
 8003944:	431a      	orrs	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800394e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d161      	bne.n	8003a1c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a38      	ldr	r2, [pc, #224]	@ (8003a3c <HAL_I2S_Init+0x274>)
 800395c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a37      	ldr	r2, [pc, #220]	@ (8003a40 <HAL_I2S_Init+0x278>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d101      	bne.n	800396c <HAL_I2S_Init+0x1a4>
 8003968:	4b36      	ldr	r3, [pc, #216]	@ (8003a44 <HAL_I2S_Init+0x27c>)
 800396a:	e001      	b.n	8003970 <HAL_I2S_Init+0x1a8>
 800396c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003970:	69db      	ldr	r3, [r3, #28]
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	6812      	ldr	r2, [r2, #0]
 8003976:	4932      	ldr	r1, [pc, #200]	@ (8003a40 <HAL_I2S_Init+0x278>)
 8003978:	428a      	cmp	r2, r1
 800397a:	d101      	bne.n	8003980 <HAL_I2S_Init+0x1b8>
 800397c:	4a31      	ldr	r2, [pc, #196]	@ (8003a44 <HAL_I2S_Init+0x27c>)
 800397e:	e001      	b.n	8003984 <HAL_I2S_Init+0x1bc>
 8003980:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003984:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003988:	f023 030f 	bic.w	r3, r3, #15
 800398c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a2b      	ldr	r2, [pc, #172]	@ (8003a40 <HAL_I2S_Init+0x278>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d101      	bne.n	800399c <HAL_I2S_Init+0x1d4>
 8003998:	4b2a      	ldr	r3, [pc, #168]	@ (8003a44 <HAL_I2S_Init+0x27c>)
 800399a:	e001      	b.n	80039a0 <HAL_I2S_Init+0x1d8>
 800399c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80039a0:	2202      	movs	r2, #2
 80039a2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a25      	ldr	r2, [pc, #148]	@ (8003a40 <HAL_I2S_Init+0x278>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d101      	bne.n	80039b2 <HAL_I2S_Init+0x1ea>
 80039ae:	4b25      	ldr	r3, [pc, #148]	@ (8003a44 <HAL_I2S_Init+0x27c>)
 80039b0:	e001      	b.n	80039b6 <HAL_I2S_Init+0x1ee>
 80039b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80039b6:	69db      	ldr	r3, [r3, #28]
 80039b8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039c2:	d003      	beq.n	80039cc <HAL_I2S_Init+0x204>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d103      	bne.n	80039d4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80039cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039d0:	613b      	str	r3, [r7, #16]
 80039d2:	e001      	b.n	80039d8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80039d4:	2300      	movs	r3, #0
 80039d6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80039e2:	4313      	orrs	r3, r2
 80039e4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80039ec:	4313      	orrs	r3, r2
 80039ee:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80039f6:	4313      	orrs	r3, r2
 80039f8:	b29a      	uxth	r2, r3
 80039fa:	897b      	ldrh	r3, [r7, #10]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003a04:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a0d      	ldr	r2, [pc, #52]	@ (8003a40 <HAL_I2S_Init+0x278>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d101      	bne.n	8003a14 <HAL_I2S_Init+0x24c>
 8003a10:	4b0c      	ldr	r3, [pc, #48]	@ (8003a44 <HAL_I2S_Init+0x27c>)
 8003a12:	e001      	b.n	8003a18 <HAL_I2S_Init+0x250>
 8003a14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a18:	897a      	ldrh	r2, [r7, #10]
 8003a1a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3720      	adds	r7, #32
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	08003d19 	.word	0x08003d19
 8003a38:	cccccccd 	.word	0xcccccccd
 8003a3c:	08003ea1 	.word	0x08003ea1
 8003a40:	40003800 	.word	0x40003800
 8003a44:	40003400 	.word	0x40003400

08003a48 <HAL_I2S_Transmit>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b086      	sub	sp, #24
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	603b      	str	r3, [r7, #0]
 8003a54:	4613      	mov	r3, r2
 8003a56:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d002      	beq.n	8003a64 <HAL_I2S_Transmit+0x1c>
 8003a5e:	88fb      	ldrh	r3, [r7, #6]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d101      	bne.n	8003a68 <HAL_I2S_Transmit+0x20>
  {
    return  HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e0d8      	b.n	8003c1a <HAL_I2S_Transmit+0x1d2>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d001      	beq.n	8003a78 <HAL_I2S_Transmit+0x30>
  {
    return HAL_BUSY;
 8003a74:	2302      	movs	r3, #2
 8003a76:	e0d0      	b.n	8003c1a <HAL_I2S_Transmit+0x1d2>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d101      	bne.n	8003a88 <HAL_I2S_Transmit+0x40>
 8003a84:	2302      	movs	r3, #2
 8003a86:	e0c8      	b.n	8003c1a <HAL_I2S_Transmit+0x1d2>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2203      	movs	r2, #3
 8003a94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	68ba      	ldr	r2, [r7, #8]
 8003aa2:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	69db      	ldr	r3, [r3, #28]
 8003aaa:	f003 0307 	and.w	r3, r3, #7
 8003aae:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	2b03      	cmp	r3, #3
 8003ab4:	d002      	beq.n	8003abc <HAL_I2S_Transmit+0x74>
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	2b05      	cmp	r3, #5
 8003aba:	d10a      	bne.n	8003ad2 <HAL_I2S_Transmit+0x8a>
  {
    hi2s->TxXferSize = (Size << 1U);
 8003abc:	88fb      	ldrh	r3, [r7, #6]
 8003abe:	005b      	lsls	r3, r3, #1
 8003ac0:	b29a      	uxth	r2, r3
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8003ac6:	88fb      	ldrh	r3, [r7, #6]
 8003ac8:	005b      	lsls	r3, r3, #1
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ad0:	e005      	b.n	8003ade <HAL_I2S_Transmit+0x96>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	88fa      	ldrh	r2, [r7, #6]
 8003ad6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	88fa      	ldrh	r2, [r7, #6]
 8003adc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  tmpreg_cfgr = hi2s->Instance->I2SCFGR;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	69db      	ldr	r3, [r3, #28]
 8003ae4:	617b      	str	r3, [r7, #20]

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	69db      	ldr	r3, [r3, #28]
 8003aec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003af0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003af4:	d007      	beq.n	8003b06 <HAL_I2S_Transmit+0xbe>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	69da      	ldr	r2, [r3, #28]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b04:	61da      	str	r2, [r3, #28]
  }

  /* Wait until TXE flag is set */
  if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	2201      	movs	r2, #1
 8003b0a:	2102      	movs	r1, #2
 8003b0c:	68f8      	ldr	r0, [r7, #12]
 8003b0e:	f000 f98d 	bl	8003e2c <I2S_WaitFlagStateUntilTimeout>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d04e      	beq.n	8003bb6 <HAL_I2S_Transmit+0x16e>
  {
    /* Set the error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b1c:	f043 0201 	orr.w	r2, r3, #1
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2s);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e070      	b.n	8003c1a <HAL_I2S_Transmit+0x1d2>
  }

  while (hi2s->TxXferCount > 0U)
  {
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3c:	881a      	ldrh	r2, [r3, #0]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	60da      	str	r2, [r3, #12]
    hi2s->pTxBuffPtr++;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b48:	1c9a      	adds	r2, r3, #2
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2s->TxXferCount--;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	3b01      	subs	r3, #1
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	2102      	movs	r1, #2
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f000 f962 	bl	8003e2c <I2S_WaitFlagStateUntilTimeout>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00f      	beq.n	8003b8e <HAL_I2S_Transmit+0x146>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b72:	f043 0201 	orr.w	r2, r3, #1
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      __HAL_UNLOCK(hi2s);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e045      	b.n	8003c1a <HAL_I2S_Transmit+0x1d2>
    }

    /* Check if an underrun occurs */
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f003 0308 	and.w	r3, r3, #8
 8003b98:	2b08      	cmp	r3, #8
 8003b9a:	d10c      	bne.n	8003bb6 <HAL_I2S_Transmit+0x16e>
    {
      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	613b      	str	r3, [r7, #16]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	613b      	str	r3, [r7, #16]
 8003ba8:	693b      	ldr	r3, [r7, #16]

      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bae:	f043 0204 	orr.w	r2, r3, #4
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	645a      	str	r2, [r3, #68]	@ 0x44
  while (hi2s->TxXferCount > 0U)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d1bb      	bne.n	8003b38 <HAL_I2S_Transmit+0xf0>
    }
  }

  /* Check if Slave mode is selected */
  if (((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX)
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d005      	beq.n	8003bd6 <HAL_I2S_Transmit+0x18e>
      || ((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_RX))
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bd4:	d118      	bne.n	8003c08 <HAL_I2S_Transmit+0x1c0>
  {
    /* Wait until Busy flag is reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, Timeout) != HAL_OK)
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	2180      	movs	r1, #128	@ 0x80
 8003bdc:	68f8      	ldr	r0, [r7, #12]
 8003bde:	f000 f925 	bl	8003e2c <I2S_WaitFlagStateUntilTimeout>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d00f      	beq.n	8003c08 <HAL_I2S_Transmit+0x1c0>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bec:	f043 0201 	orr.w	r2, r3, #1
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      __HAL_UNLOCK(hi2s);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e008      	b.n	8003c1a <HAL_I2S_Transmit+0x1d2>
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  __HAL_UNLOCK(hi2s);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3718      	adds	r7, #24
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003c22:	b480      	push	{r7}
 8003c24:	b083      	sub	sp, #12
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003c2a:	bf00      	nop
 8003c2c:	370c      	adds	r7, #12
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr

08003c36 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003c36:	b480      	push	{r7}
 8003c38:	b083      	sub	sp, #12
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003c3e:	bf00      	nop
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b083      	sub	sp, #12
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003c52:	bf00      	nop
 8003c54:	370c      	adds	r7, #12
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr

08003c5e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b082      	sub	sp, #8
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6a:	881a      	ldrh	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c76:	1c9a      	adds	r2, r3, #2
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	3b01      	subs	r3, #1
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d10e      	bne.n	8003cb2 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ca2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f7ff ffb8 	bl	8003c22 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003cb2:	bf00      	nop
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b082      	sub	sp, #8
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68da      	ldr	r2, [r3, #12]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ccc:	b292      	uxth	r2, r2
 8003cce:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd4:	1c9a      	adds	r2, r3, #2
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	b29a      	uxth	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10e      	bne.n	8003d10 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d00:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f7ff ff93 	bl	8003c36 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003d10:	bf00      	nop
 8003d12:	3708      	adds	r7, #8
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b086      	sub	sp, #24
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b04      	cmp	r3, #4
 8003d32:	d13a      	bne.n	8003daa <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d109      	bne.n	8003d52 <I2S_IRQHandler+0x3a>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d48:	2b40      	cmp	r3, #64	@ 0x40
 8003d4a:	d102      	bne.n	8003d52 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	f7ff ffb4 	bl	8003cba <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d58:	2b40      	cmp	r3, #64	@ 0x40
 8003d5a:	d126      	bne.n	8003daa <I2S_IRQHandler+0x92>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f003 0320 	and.w	r3, r3, #32
 8003d66:	2b20      	cmp	r3, #32
 8003d68:	d11f      	bne.n	8003daa <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	685a      	ldr	r2, [r3, #4]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d78:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	613b      	str	r3, [r7, #16]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	613b      	str	r3, [r7, #16]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	613b      	str	r3, [r7, #16]
 8003d8e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d9c:	f043 0202 	orr.w	r2, r3, #2
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f7ff ff50 	bl	8003c4a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	d136      	bne.n	8003e24 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	f003 0302 	and.w	r3, r3, #2
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d109      	bne.n	8003dd4 <I2S_IRQHandler+0xbc>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dca:	2b80      	cmp	r3, #128	@ 0x80
 8003dcc:	d102      	bne.n	8003dd4 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7ff ff45 	bl	8003c5e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	f003 0308 	and.w	r3, r3, #8
 8003dda:	2b08      	cmp	r3, #8
 8003ddc:	d122      	bne.n	8003e24 <I2S_IRQHandler+0x10c>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f003 0320 	and.w	r3, r3, #32
 8003de8:	2b20      	cmp	r3, #32
 8003dea:	d11b      	bne.n	8003e24 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003dfa:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	60fb      	str	r3, [r7, #12]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	60fb      	str	r3, [r7, #12]
 8003e08:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e16:	f043 0204 	orr.w	r2, r3, #4
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f7ff ff13 	bl	8003c4a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003e24:	bf00      	nop
 8003e26:	3718      	adds	r7, #24
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b086      	sub	sp, #24
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	60b9      	str	r1, [r7, #8]
 8003e36:	603b      	str	r3, [r7, #0]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e3c:	f7fe f968 	bl	8002110 <HAL_GetTick>
 8003e40:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8003e42:	e018      	b.n	8003e76 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e4a:	d014      	beq.n	8003e76 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8003e4c:	f7fe f960 	bl	8002110 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d902      	bls.n	8003e62 <I2S_WaitFlagStateUntilTimeout+0x36>
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d109      	bne.n	8003e76 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2201      	movs	r2, #1
 8003e66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e00f      	b.n	8003e96 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	689a      	ldr	r2, [r3, #8]
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	bf0c      	ite	eq
 8003e86:	2301      	moveq	r3, #1
 8003e88:	2300      	movne	r3, #0
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	79fb      	ldrb	r3, [r7, #7]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d1d7      	bne.n	8003e44 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3718      	adds	r7, #24
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
	...

08003ea0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b088      	sub	sp, #32
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a92      	ldr	r2, [pc, #584]	@ (8004100 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d101      	bne.n	8003ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003eba:	4b92      	ldr	r3, [pc, #584]	@ (8004104 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ebc:	e001      	b.n	8003ec2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003ebe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a8b      	ldr	r2, [pc, #556]	@ (8004100 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d101      	bne.n	8003edc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003ed8:	4b8a      	ldr	r3, [pc, #552]	@ (8004104 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003eda:	e001      	b.n	8003ee0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003edc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003eec:	d004      	beq.n	8003ef8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	f040 8099 	bne.w	800402a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	d107      	bne.n	8003f12 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d002      	beq.n	8003f12 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 f925 	bl	800415c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d107      	bne.n	8003f2c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d002      	beq.n	8003f2c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f000 f9c8 	bl	80042bc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f32:	2b40      	cmp	r3, #64	@ 0x40
 8003f34:	d13a      	bne.n	8003fac <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	f003 0320 	and.w	r3, r3, #32
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d035      	beq.n	8003fac <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a6e      	ldr	r2, [pc, #440]	@ (8004100 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d101      	bne.n	8003f4e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003f4a:	4b6e      	ldr	r3, [pc, #440]	@ (8004104 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f4c:	e001      	b.n	8003f52 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003f4e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4969      	ldr	r1, [pc, #420]	@ (8004100 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f5a:	428b      	cmp	r3, r1
 8003f5c:	d101      	bne.n	8003f62 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003f5e:	4b69      	ldr	r3, [pc, #420]	@ (8004104 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f60:	e001      	b.n	8003f66 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003f62:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f66:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f6a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	685a      	ldr	r2, [r3, #4]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f7a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	60fb      	str	r3, [r7, #12]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	60fb      	str	r3, [r7, #12]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	60fb      	str	r3, [r7, #12]
 8003f90:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f9e:	f043 0202 	orr.w	r2, r3, #2
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7ff fe4f 	bl	8003c4a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	f003 0308 	and.w	r3, r3, #8
 8003fb2:	2b08      	cmp	r3, #8
 8003fb4:	f040 80c3 	bne.w	800413e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	f003 0320 	and.w	r3, r3, #32
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	f000 80bd 	beq.w	800413e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	685a      	ldr	r2, [r3, #4]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003fd2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a49      	ldr	r2, [pc, #292]	@ (8004100 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d101      	bne.n	8003fe2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003fde:	4b49      	ldr	r3, [pc, #292]	@ (8004104 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fe0:	e001      	b.n	8003fe6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003fe2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fe6:	685a      	ldr	r2, [r3, #4]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4944      	ldr	r1, [pc, #272]	@ (8004100 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fee:	428b      	cmp	r3, r1
 8003ff0:	d101      	bne.n	8003ff6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003ff2:	4b44      	ldr	r3, [pc, #272]	@ (8004104 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ff4:	e001      	b.n	8003ffa <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003ff6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ffa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003ffe:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004000:	2300      	movs	r3, #0
 8004002:	60bb      	str	r3, [r7, #8]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	60bb      	str	r3, [r7, #8]
 800400c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2201      	movs	r2, #1
 8004012:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800401a:	f043 0204 	orr.w	r2, r3, #4
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7ff fe11 	bl	8003c4a <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004028:	e089      	b.n	800413e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800402a:	69bb      	ldr	r3, [r7, #24]
 800402c:	f003 0302 	and.w	r3, r3, #2
 8004030:	2b02      	cmp	r3, #2
 8004032:	d107      	bne.n	8004044 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800403a:	2b00      	cmp	r3, #0
 800403c:	d002      	beq.n	8004044 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f000 f8be 	bl	80041c0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b01      	cmp	r3, #1
 800404c:	d107      	bne.n	800405e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004054:	2b00      	cmp	r3, #0
 8004056:	d002      	beq.n	800405e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f000 f8fd 	bl	8004258 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004064:	2b40      	cmp	r3, #64	@ 0x40
 8004066:	d12f      	bne.n	80040c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	f003 0320 	and.w	r3, r3, #32
 800406e:	2b00      	cmp	r3, #0
 8004070:	d02a      	beq.n	80040c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685a      	ldr	r2, [r3, #4]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004080:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a1e      	ldr	r2, [pc, #120]	@ (8004100 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d101      	bne.n	8004090 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800408c:	4b1d      	ldr	r3, [pc, #116]	@ (8004104 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800408e:	e001      	b.n	8004094 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004090:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004094:	685a      	ldr	r2, [r3, #4]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4919      	ldr	r1, [pc, #100]	@ (8004100 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800409c:	428b      	cmp	r3, r1
 800409e:	d101      	bne.n	80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80040a0:	4b18      	ldr	r3, [pc, #96]	@ (8004104 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040a2:	e001      	b.n	80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80040a4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040a8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040ac:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ba:	f043 0202 	orr.w	r2, r3, #2
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f7ff fdc1 	bl	8003c4a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	f003 0308 	and.w	r3, r3, #8
 80040ce:	2b08      	cmp	r3, #8
 80040d0:	d136      	bne.n	8004140 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	f003 0320 	and.w	r3, r3, #32
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d031      	beq.n	8004140 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a07      	ldr	r2, [pc, #28]	@ (8004100 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d101      	bne.n	80040ea <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80040e6:	4b07      	ldr	r3, [pc, #28]	@ (8004104 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040e8:	e001      	b.n	80040ee <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80040ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040ee:	685a      	ldr	r2, [r3, #4]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4902      	ldr	r1, [pc, #8]	@ (8004100 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040f6:	428b      	cmp	r3, r1
 80040f8:	d106      	bne.n	8004108 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80040fa:	4b02      	ldr	r3, [pc, #8]	@ (8004104 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040fc:	e006      	b.n	800410c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80040fe:	bf00      	nop
 8004100:	40003800 	.word	0x40003800
 8004104:	40003400 	.word	0x40003400
 8004108:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800410c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004110:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	685a      	ldr	r2, [r3, #4]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004120:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412e:	f043 0204 	orr.w	r2, r3, #4
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f7ff fd87 	bl	8003c4a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800413c:	e000      	b.n	8004140 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800413e:	bf00      	nop
}
 8004140:	bf00      	nop
 8004142:	3720      	adds	r7, #32
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004168:	1c99      	adds	r1, r3, #2
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	6251      	str	r1, [r2, #36]	@ 0x24
 800416e:	881a      	ldrh	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800417a:	b29b      	uxth	r3, r3
 800417c:	3b01      	subs	r3, #1
 800417e:	b29a      	uxth	r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004188:	b29b      	uxth	r3, r3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d113      	bne.n	80041b6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	685a      	ldr	r2, [r3, #4]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800419c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d106      	bne.n	80041b6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f7ff ffc9 	bl	8004148 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041b6:	bf00      	nop
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
	...

080041c0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041cc:	1c99      	adds	r1, r3, #2
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	6251      	str	r1, [r2, #36]	@ 0x24
 80041d2:	8819      	ldrh	r1, [r3, #0]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a1d      	ldr	r2, [pc, #116]	@ (8004250 <I2SEx_TxISR_I2SExt+0x90>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d101      	bne.n	80041e2 <I2SEx_TxISR_I2SExt+0x22>
 80041de:	4b1d      	ldr	r3, [pc, #116]	@ (8004254 <I2SEx_TxISR_I2SExt+0x94>)
 80041e0:	e001      	b.n	80041e6 <I2SEx_TxISR_I2SExt+0x26>
 80041e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041e6:	460a      	mov	r2, r1
 80041e8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	3b01      	subs	r3, #1
 80041f2:	b29a      	uxth	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d121      	bne.n	8004246 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a12      	ldr	r2, [pc, #72]	@ (8004250 <I2SEx_TxISR_I2SExt+0x90>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d101      	bne.n	8004210 <I2SEx_TxISR_I2SExt+0x50>
 800420c:	4b11      	ldr	r3, [pc, #68]	@ (8004254 <I2SEx_TxISR_I2SExt+0x94>)
 800420e:	e001      	b.n	8004214 <I2SEx_TxISR_I2SExt+0x54>
 8004210:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004214:	685a      	ldr	r2, [r3, #4]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	490d      	ldr	r1, [pc, #52]	@ (8004250 <I2SEx_TxISR_I2SExt+0x90>)
 800421c:	428b      	cmp	r3, r1
 800421e:	d101      	bne.n	8004224 <I2SEx_TxISR_I2SExt+0x64>
 8004220:	4b0c      	ldr	r3, [pc, #48]	@ (8004254 <I2SEx_TxISR_I2SExt+0x94>)
 8004222:	e001      	b.n	8004228 <I2SEx_TxISR_I2SExt+0x68>
 8004224:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004228:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800422c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004232:	b29b      	uxth	r3, r3
 8004234:	2b00      	cmp	r3, #0
 8004236:	d106      	bne.n	8004246 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f7ff ff81 	bl	8004148 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004246:	bf00      	nop
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	40003800 	.word	0x40003800
 8004254:	40003400 	.word	0x40003400

08004258 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b082      	sub	sp, #8
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68d8      	ldr	r0, [r3, #12]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426a:	1c99      	adds	r1, r3, #2
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004270:	b282      	uxth	r2, r0
 8004272:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004278:	b29b      	uxth	r3, r3
 800427a:	3b01      	subs	r3, #1
 800427c:	b29a      	uxth	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004286:	b29b      	uxth	r3, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	d113      	bne.n	80042b4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	685a      	ldr	r2, [r3, #4]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800429a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d106      	bne.n	80042b4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2201      	movs	r2, #1
 80042aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f7ff ff4a 	bl	8004148 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042b4:	bf00      	nop
 80042b6:	3708      	adds	r7, #8
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a20      	ldr	r2, [pc, #128]	@ (800434c <I2SEx_RxISR_I2SExt+0x90>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d101      	bne.n	80042d2 <I2SEx_RxISR_I2SExt+0x16>
 80042ce:	4b20      	ldr	r3, [pc, #128]	@ (8004350 <I2SEx_RxISR_I2SExt+0x94>)
 80042d0:	e001      	b.n	80042d6 <I2SEx_RxISR_I2SExt+0x1a>
 80042d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042d6:	68d8      	ldr	r0, [r3, #12]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042dc:	1c99      	adds	r1, r3, #2
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80042e2:	b282      	uxth	r2, r0
 80042e4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	3b01      	subs	r3, #1
 80042ee:	b29a      	uxth	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d121      	bne.n	8004342 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a12      	ldr	r2, [pc, #72]	@ (800434c <I2SEx_RxISR_I2SExt+0x90>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d101      	bne.n	800430c <I2SEx_RxISR_I2SExt+0x50>
 8004308:	4b11      	ldr	r3, [pc, #68]	@ (8004350 <I2SEx_RxISR_I2SExt+0x94>)
 800430a:	e001      	b.n	8004310 <I2SEx_RxISR_I2SExt+0x54>
 800430c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004310:	685a      	ldr	r2, [r3, #4]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	490d      	ldr	r1, [pc, #52]	@ (800434c <I2SEx_RxISR_I2SExt+0x90>)
 8004318:	428b      	cmp	r3, r1
 800431a:	d101      	bne.n	8004320 <I2SEx_RxISR_I2SExt+0x64>
 800431c:	4b0c      	ldr	r3, [pc, #48]	@ (8004350 <I2SEx_RxISR_I2SExt+0x94>)
 800431e:	e001      	b.n	8004324 <I2SEx_RxISR_I2SExt+0x68>
 8004320:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004324:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004328:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800432e:	b29b      	uxth	r3, r3
 8004330:	2b00      	cmp	r3, #0
 8004332:	d106      	bne.n	8004342 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f7ff ff03 	bl	8004148 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004342:	bf00      	nop
 8004344:	3708      	adds	r7, #8
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	40003800 	.word	0x40003800
 8004350:	40003400 	.word	0x40003400

08004354 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b086      	sub	sp, #24
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d101      	bne.n	8004366 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e267      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b00      	cmp	r3, #0
 8004370:	d075      	beq.n	800445e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004372:	4b88      	ldr	r3, [pc, #544]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	f003 030c 	and.w	r3, r3, #12
 800437a:	2b04      	cmp	r3, #4
 800437c:	d00c      	beq.n	8004398 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800437e:	4b85      	ldr	r3, [pc, #532]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004386:	2b08      	cmp	r3, #8
 8004388:	d112      	bne.n	80043b0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800438a:	4b82      	ldr	r3, [pc, #520]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004392:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004396:	d10b      	bne.n	80043b0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004398:	4b7e      	ldr	r3, [pc, #504]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d05b      	beq.n	800445c <HAL_RCC_OscConfig+0x108>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d157      	bne.n	800445c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e242      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043b8:	d106      	bne.n	80043c8 <HAL_RCC_OscConfig+0x74>
 80043ba:	4b76      	ldr	r3, [pc, #472]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a75      	ldr	r2, [pc, #468]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80043c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043c4:	6013      	str	r3, [r2, #0]
 80043c6:	e01d      	b.n	8004404 <HAL_RCC_OscConfig+0xb0>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043d0:	d10c      	bne.n	80043ec <HAL_RCC_OscConfig+0x98>
 80043d2:	4b70      	ldr	r3, [pc, #448]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a6f      	ldr	r2, [pc, #444]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80043d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043dc:	6013      	str	r3, [r2, #0]
 80043de:	4b6d      	ldr	r3, [pc, #436]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a6c      	ldr	r2, [pc, #432]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80043e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043e8:	6013      	str	r3, [r2, #0]
 80043ea:	e00b      	b.n	8004404 <HAL_RCC_OscConfig+0xb0>
 80043ec:	4b69      	ldr	r3, [pc, #420]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a68      	ldr	r2, [pc, #416]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80043f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043f6:	6013      	str	r3, [r2, #0]
 80043f8:	4b66      	ldr	r3, [pc, #408]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a65      	ldr	r2, [pc, #404]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80043fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004402:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d013      	beq.n	8004434 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800440c:	f7fd fe80 	bl	8002110 <HAL_GetTick>
 8004410:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004412:	e008      	b.n	8004426 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004414:	f7fd fe7c 	bl	8002110 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b64      	cmp	r3, #100	@ 0x64
 8004420:	d901      	bls.n	8004426 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e207      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004426:	4b5b      	ldr	r3, [pc, #364]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d0f0      	beq.n	8004414 <HAL_RCC_OscConfig+0xc0>
 8004432:	e014      	b.n	800445e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004434:	f7fd fe6c 	bl	8002110 <HAL_GetTick>
 8004438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800443a:	e008      	b.n	800444e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800443c:	f7fd fe68 	bl	8002110 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b64      	cmp	r3, #100	@ 0x64
 8004448:	d901      	bls.n	800444e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e1f3      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800444e:	4b51      	ldr	r3, [pc, #324]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1f0      	bne.n	800443c <HAL_RCC_OscConfig+0xe8>
 800445a:	e000      	b.n	800445e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800445c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0302 	and.w	r3, r3, #2
 8004466:	2b00      	cmp	r3, #0
 8004468:	d063      	beq.n	8004532 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800446a:	4b4a      	ldr	r3, [pc, #296]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f003 030c 	and.w	r3, r3, #12
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00b      	beq.n	800448e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004476:	4b47      	ldr	r3, [pc, #284]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800447e:	2b08      	cmp	r3, #8
 8004480:	d11c      	bne.n	80044bc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004482:	4b44      	ldr	r3, [pc, #272]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d116      	bne.n	80044bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800448e:	4b41      	ldr	r3, [pc, #260]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d005      	beq.n	80044a6 <HAL_RCC_OscConfig+0x152>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d001      	beq.n	80044a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e1c7      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044a6:	4b3b      	ldr	r3, [pc, #236]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	691b      	ldr	r3, [r3, #16]
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	4937      	ldr	r1, [pc, #220]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ba:	e03a      	b.n	8004532 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d020      	beq.n	8004506 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044c4:	4b34      	ldr	r3, [pc, #208]	@ (8004598 <HAL_RCC_OscConfig+0x244>)
 80044c6:	2201      	movs	r2, #1
 80044c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ca:	f7fd fe21 	bl	8002110 <HAL_GetTick>
 80044ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044d0:	e008      	b.n	80044e4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044d2:	f7fd fe1d 	bl	8002110 <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d901      	bls.n	80044e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e1a8      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044e4:	4b2b      	ldr	r3, [pc, #172]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d0f0      	beq.n	80044d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044f0:	4b28      	ldr	r3, [pc, #160]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	00db      	lsls	r3, r3, #3
 80044fe:	4925      	ldr	r1, [pc, #148]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 8004500:	4313      	orrs	r3, r2
 8004502:	600b      	str	r3, [r1, #0]
 8004504:	e015      	b.n	8004532 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004506:	4b24      	ldr	r3, [pc, #144]	@ (8004598 <HAL_RCC_OscConfig+0x244>)
 8004508:	2200      	movs	r2, #0
 800450a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800450c:	f7fd fe00 	bl	8002110 <HAL_GetTick>
 8004510:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004512:	e008      	b.n	8004526 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004514:	f7fd fdfc 	bl	8002110 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	2b02      	cmp	r3, #2
 8004520:	d901      	bls.n	8004526 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e187      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004526:	4b1b      	ldr	r3, [pc, #108]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1f0      	bne.n	8004514 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0308 	and.w	r3, r3, #8
 800453a:	2b00      	cmp	r3, #0
 800453c:	d036      	beq.n	80045ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d016      	beq.n	8004574 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004546:	4b15      	ldr	r3, [pc, #84]	@ (800459c <HAL_RCC_OscConfig+0x248>)
 8004548:	2201      	movs	r2, #1
 800454a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800454c:	f7fd fde0 	bl	8002110 <HAL_GetTick>
 8004550:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004552:	e008      	b.n	8004566 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004554:	f7fd fddc 	bl	8002110 <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	2b02      	cmp	r3, #2
 8004560:	d901      	bls.n	8004566 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e167      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004566:	4b0b      	ldr	r3, [pc, #44]	@ (8004594 <HAL_RCC_OscConfig+0x240>)
 8004568:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800456a:	f003 0302 	and.w	r3, r3, #2
 800456e:	2b00      	cmp	r3, #0
 8004570:	d0f0      	beq.n	8004554 <HAL_RCC_OscConfig+0x200>
 8004572:	e01b      	b.n	80045ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004574:	4b09      	ldr	r3, [pc, #36]	@ (800459c <HAL_RCC_OscConfig+0x248>)
 8004576:	2200      	movs	r2, #0
 8004578:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800457a:	f7fd fdc9 	bl	8002110 <HAL_GetTick>
 800457e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004580:	e00e      	b.n	80045a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004582:	f7fd fdc5 	bl	8002110 <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	2b02      	cmp	r3, #2
 800458e:	d907      	bls.n	80045a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	e150      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
 8004594:	40023800 	.word	0x40023800
 8004598:	42470000 	.word	0x42470000
 800459c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045a0:	4b88      	ldr	r3, [pc, #544]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 80045a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045a4:	f003 0302 	and.w	r3, r3, #2
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d1ea      	bne.n	8004582 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0304 	and.w	r3, r3, #4
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 8097 	beq.w	80046e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045ba:	2300      	movs	r3, #0
 80045bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045be:	4b81      	ldr	r3, [pc, #516]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 80045c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d10f      	bne.n	80045ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045ca:	2300      	movs	r3, #0
 80045cc:	60bb      	str	r3, [r7, #8]
 80045ce:	4b7d      	ldr	r3, [pc, #500]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 80045d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d2:	4a7c      	ldr	r2, [pc, #496]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 80045d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80045da:	4b7a      	ldr	r3, [pc, #488]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 80045dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045e2:	60bb      	str	r3, [r7, #8]
 80045e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045e6:	2301      	movs	r3, #1
 80045e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045ea:	4b77      	ldr	r3, [pc, #476]	@ (80047c8 <HAL_RCC_OscConfig+0x474>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d118      	bne.n	8004628 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045f6:	4b74      	ldr	r3, [pc, #464]	@ (80047c8 <HAL_RCC_OscConfig+0x474>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a73      	ldr	r2, [pc, #460]	@ (80047c8 <HAL_RCC_OscConfig+0x474>)
 80045fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004600:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004602:	f7fd fd85 	bl	8002110 <HAL_GetTick>
 8004606:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004608:	e008      	b.n	800461c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800460a:	f7fd fd81 	bl	8002110 <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	2b02      	cmp	r3, #2
 8004616:	d901      	bls.n	800461c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e10c      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800461c:	4b6a      	ldr	r3, [pc, #424]	@ (80047c8 <HAL_RCC_OscConfig+0x474>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004624:	2b00      	cmp	r3, #0
 8004626:	d0f0      	beq.n	800460a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	2b01      	cmp	r3, #1
 800462e:	d106      	bne.n	800463e <HAL_RCC_OscConfig+0x2ea>
 8004630:	4b64      	ldr	r3, [pc, #400]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 8004632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004634:	4a63      	ldr	r2, [pc, #396]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 8004636:	f043 0301 	orr.w	r3, r3, #1
 800463a:	6713      	str	r3, [r2, #112]	@ 0x70
 800463c:	e01c      	b.n	8004678 <HAL_RCC_OscConfig+0x324>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	2b05      	cmp	r3, #5
 8004644:	d10c      	bne.n	8004660 <HAL_RCC_OscConfig+0x30c>
 8004646:	4b5f      	ldr	r3, [pc, #380]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 8004648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800464a:	4a5e      	ldr	r2, [pc, #376]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 800464c:	f043 0304 	orr.w	r3, r3, #4
 8004650:	6713      	str	r3, [r2, #112]	@ 0x70
 8004652:	4b5c      	ldr	r3, [pc, #368]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 8004654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004656:	4a5b      	ldr	r2, [pc, #364]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 8004658:	f043 0301 	orr.w	r3, r3, #1
 800465c:	6713      	str	r3, [r2, #112]	@ 0x70
 800465e:	e00b      	b.n	8004678 <HAL_RCC_OscConfig+0x324>
 8004660:	4b58      	ldr	r3, [pc, #352]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 8004662:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004664:	4a57      	ldr	r2, [pc, #348]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 8004666:	f023 0301 	bic.w	r3, r3, #1
 800466a:	6713      	str	r3, [r2, #112]	@ 0x70
 800466c:	4b55      	ldr	r3, [pc, #340]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 800466e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004670:	4a54      	ldr	r2, [pc, #336]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 8004672:	f023 0304 	bic.w	r3, r3, #4
 8004676:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d015      	beq.n	80046ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004680:	f7fd fd46 	bl	8002110 <HAL_GetTick>
 8004684:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004686:	e00a      	b.n	800469e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004688:	f7fd fd42 	bl	8002110 <HAL_GetTick>
 800468c:	4602      	mov	r2, r0
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004696:	4293      	cmp	r3, r2
 8004698:	d901      	bls.n	800469e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e0cb      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800469e:	4b49      	ldr	r3, [pc, #292]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 80046a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d0ee      	beq.n	8004688 <HAL_RCC_OscConfig+0x334>
 80046aa:	e014      	b.n	80046d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046ac:	f7fd fd30 	bl	8002110 <HAL_GetTick>
 80046b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046b2:	e00a      	b.n	80046ca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046b4:	f7fd fd2c 	bl	8002110 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e0b5      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046ca:	4b3e      	ldr	r3, [pc, #248]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 80046cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1ee      	bne.n	80046b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046d6:	7dfb      	ldrb	r3, [r7, #23]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d105      	bne.n	80046e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046dc:	4b39      	ldr	r3, [pc, #228]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 80046de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e0:	4a38      	ldr	r2, [pc, #224]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 80046e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046e6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	699b      	ldr	r3, [r3, #24]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 80a1 	beq.w	8004834 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046f2:	4b34      	ldr	r3, [pc, #208]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f003 030c 	and.w	r3, r3, #12
 80046fa:	2b08      	cmp	r3, #8
 80046fc:	d05c      	beq.n	80047b8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	2b02      	cmp	r3, #2
 8004704:	d141      	bne.n	800478a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004706:	4b31      	ldr	r3, [pc, #196]	@ (80047cc <HAL_RCC_OscConfig+0x478>)
 8004708:	2200      	movs	r2, #0
 800470a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800470c:	f7fd fd00 	bl	8002110 <HAL_GetTick>
 8004710:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004712:	e008      	b.n	8004726 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004714:	f7fd fcfc 	bl	8002110 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	2b02      	cmp	r3, #2
 8004720:	d901      	bls.n	8004726 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e087      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004726:	4b27      	ldr	r3, [pc, #156]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1f0      	bne.n	8004714 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	69da      	ldr	r2, [r3, #28]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a1b      	ldr	r3, [r3, #32]
 800473a:	431a      	orrs	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004740:	019b      	lsls	r3, r3, #6
 8004742:	431a      	orrs	r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004748:	085b      	lsrs	r3, r3, #1
 800474a:	3b01      	subs	r3, #1
 800474c:	041b      	lsls	r3, r3, #16
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004754:	061b      	lsls	r3, r3, #24
 8004756:	491b      	ldr	r1, [pc, #108]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 8004758:	4313      	orrs	r3, r2
 800475a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800475c:	4b1b      	ldr	r3, [pc, #108]	@ (80047cc <HAL_RCC_OscConfig+0x478>)
 800475e:	2201      	movs	r2, #1
 8004760:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004762:	f7fd fcd5 	bl	8002110 <HAL_GetTick>
 8004766:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004768:	e008      	b.n	800477c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800476a:	f7fd fcd1 	bl	8002110 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	2b02      	cmp	r3, #2
 8004776:	d901      	bls.n	800477c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004778:	2303      	movs	r3, #3
 800477a:	e05c      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800477c:	4b11      	ldr	r3, [pc, #68]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d0f0      	beq.n	800476a <HAL_RCC_OscConfig+0x416>
 8004788:	e054      	b.n	8004834 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800478a:	4b10      	ldr	r3, [pc, #64]	@ (80047cc <HAL_RCC_OscConfig+0x478>)
 800478c:	2200      	movs	r2, #0
 800478e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004790:	f7fd fcbe 	bl	8002110 <HAL_GetTick>
 8004794:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004796:	e008      	b.n	80047aa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004798:	f7fd fcba 	bl	8002110 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e045      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047aa:	4b06      	ldr	r3, [pc, #24]	@ (80047c4 <HAL_RCC_OscConfig+0x470>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d1f0      	bne.n	8004798 <HAL_RCC_OscConfig+0x444>
 80047b6:	e03d      	b.n	8004834 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	699b      	ldr	r3, [r3, #24]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d107      	bne.n	80047d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e038      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
 80047c4:	40023800 	.word	0x40023800
 80047c8:	40007000 	.word	0x40007000
 80047cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80047d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004840 <HAL_RCC_OscConfig+0x4ec>)
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d028      	beq.n	8004830 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d121      	bne.n	8004830 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d11a      	bne.n	8004830 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047fa:	68fa      	ldr	r2, [r7, #12]
 80047fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004800:	4013      	ands	r3, r2
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004806:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004808:	4293      	cmp	r3, r2
 800480a:	d111      	bne.n	8004830 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004816:	085b      	lsrs	r3, r3, #1
 8004818:	3b01      	subs	r3, #1
 800481a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800481c:	429a      	cmp	r2, r3
 800481e:	d107      	bne.n	8004830 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800482a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800482c:	429a      	cmp	r2, r3
 800482e:	d001      	beq.n	8004834 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e000      	b.n	8004836 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3718      	adds	r7, #24
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	40023800 	.word	0x40023800

08004844 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d101      	bne.n	8004858 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	e0cc      	b.n	80049f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004858:	4b68      	ldr	r3, [pc, #416]	@ (80049fc <HAL_RCC_ClockConfig+0x1b8>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0307 	and.w	r3, r3, #7
 8004860:	683a      	ldr	r2, [r7, #0]
 8004862:	429a      	cmp	r2, r3
 8004864:	d90c      	bls.n	8004880 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004866:	4b65      	ldr	r3, [pc, #404]	@ (80049fc <HAL_RCC_ClockConfig+0x1b8>)
 8004868:	683a      	ldr	r2, [r7, #0]
 800486a:	b2d2      	uxtb	r2, r2
 800486c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800486e:	4b63      	ldr	r3, [pc, #396]	@ (80049fc <HAL_RCC_ClockConfig+0x1b8>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0307 	and.w	r3, r3, #7
 8004876:	683a      	ldr	r2, [r7, #0]
 8004878:	429a      	cmp	r2, r3
 800487a:	d001      	beq.n	8004880 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e0b8      	b.n	80049f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0302 	and.w	r3, r3, #2
 8004888:	2b00      	cmp	r3, #0
 800488a:	d020      	beq.n	80048ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0304 	and.w	r3, r3, #4
 8004894:	2b00      	cmp	r3, #0
 8004896:	d005      	beq.n	80048a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004898:	4b59      	ldr	r3, [pc, #356]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	4a58      	ldr	r2, [pc, #352]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 800489e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80048a2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0308 	and.w	r3, r3, #8
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d005      	beq.n	80048bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048b0:	4b53      	ldr	r3, [pc, #332]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	4a52      	ldr	r2, [pc, #328]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 80048b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80048ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048bc:	4b50      	ldr	r3, [pc, #320]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	494d      	ldr	r1, [pc, #308]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 80048ca:	4313      	orrs	r3, r2
 80048cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d044      	beq.n	8004964 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d107      	bne.n	80048f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048e2:	4b47      	ldr	r3, [pc, #284]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d119      	bne.n	8004922 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e07f      	b.n	80049f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d003      	beq.n	8004902 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048fe:	2b03      	cmp	r3, #3
 8004900:	d107      	bne.n	8004912 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004902:	4b3f      	ldr	r3, [pc, #252]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d109      	bne.n	8004922 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e06f      	b.n	80049f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004912:	4b3b      	ldr	r3, [pc, #236]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d101      	bne.n	8004922 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e067      	b.n	80049f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004922:	4b37      	ldr	r3, [pc, #220]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	f023 0203 	bic.w	r2, r3, #3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	4934      	ldr	r1, [pc, #208]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 8004930:	4313      	orrs	r3, r2
 8004932:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004934:	f7fd fbec 	bl	8002110 <HAL_GetTick>
 8004938:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800493a:	e00a      	b.n	8004952 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800493c:	f7fd fbe8 	bl	8002110 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	f241 3288 	movw	r2, #5000	@ 0x1388
 800494a:	4293      	cmp	r3, r2
 800494c:	d901      	bls.n	8004952 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e04f      	b.n	80049f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004952:	4b2b      	ldr	r3, [pc, #172]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	f003 020c 	and.w	r2, r3, #12
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	429a      	cmp	r2, r3
 8004962:	d1eb      	bne.n	800493c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004964:	4b25      	ldr	r3, [pc, #148]	@ (80049fc <HAL_RCC_ClockConfig+0x1b8>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0307 	and.w	r3, r3, #7
 800496c:	683a      	ldr	r2, [r7, #0]
 800496e:	429a      	cmp	r2, r3
 8004970:	d20c      	bcs.n	800498c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004972:	4b22      	ldr	r3, [pc, #136]	@ (80049fc <HAL_RCC_ClockConfig+0x1b8>)
 8004974:	683a      	ldr	r2, [r7, #0]
 8004976:	b2d2      	uxtb	r2, r2
 8004978:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800497a:	4b20      	ldr	r3, [pc, #128]	@ (80049fc <HAL_RCC_ClockConfig+0x1b8>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 0307 	and.w	r3, r3, #7
 8004982:	683a      	ldr	r2, [r7, #0]
 8004984:	429a      	cmp	r2, r3
 8004986:	d001      	beq.n	800498c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e032      	b.n	80049f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0304 	and.w	r3, r3, #4
 8004994:	2b00      	cmp	r3, #0
 8004996:	d008      	beq.n	80049aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004998:	4b19      	ldr	r3, [pc, #100]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	4916      	ldr	r1, [pc, #88]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0308 	and.w	r3, r3, #8
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d009      	beq.n	80049ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049b6:	4b12      	ldr	r3, [pc, #72]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	691b      	ldr	r3, [r3, #16]
 80049c2:	00db      	lsls	r3, r3, #3
 80049c4:	490e      	ldr	r1, [pc, #56]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049ca:	f000 f821 	bl	8004a10 <HAL_RCC_GetSysClockFreq>
 80049ce:	4602      	mov	r2, r0
 80049d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004a00 <HAL_RCC_ClockConfig+0x1bc>)
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	091b      	lsrs	r3, r3, #4
 80049d6:	f003 030f 	and.w	r3, r3, #15
 80049da:	490a      	ldr	r1, [pc, #40]	@ (8004a04 <HAL_RCC_ClockConfig+0x1c0>)
 80049dc:	5ccb      	ldrb	r3, [r1, r3]
 80049de:	fa22 f303 	lsr.w	r3, r2, r3
 80049e2:	4a09      	ldr	r2, [pc, #36]	@ (8004a08 <HAL_RCC_ClockConfig+0x1c4>)
 80049e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80049e6:	4b09      	ldr	r3, [pc, #36]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c8>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4618      	mov	r0, r3
 80049ec:	f7fd fb4c 	bl	8002088 <HAL_InitTick>

  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	40023c00 	.word	0x40023c00
 8004a00:	40023800 	.word	0x40023800
 8004a04:	08006900 	.word	0x08006900
 8004a08:	2000000c 	.word	0x2000000c
 8004a0c:	20000010 	.word	0x20000010

08004a10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a14:	b094      	sub	sp, #80	@ 0x50
 8004a16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004a20:	2300      	movs	r3, #0
 8004a22:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004a24:	2300      	movs	r3, #0
 8004a26:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a28:	4b79      	ldr	r3, [pc, #484]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	f003 030c 	and.w	r3, r3, #12
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	d00d      	beq.n	8004a50 <HAL_RCC_GetSysClockFreq+0x40>
 8004a34:	2b08      	cmp	r3, #8
 8004a36:	f200 80e1 	bhi.w	8004bfc <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d002      	beq.n	8004a44 <HAL_RCC_GetSysClockFreq+0x34>
 8004a3e:	2b04      	cmp	r3, #4
 8004a40:	d003      	beq.n	8004a4a <HAL_RCC_GetSysClockFreq+0x3a>
 8004a42:	e0db      	b.n	8004bfc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a44:	4b73      	ldr	r3, [pc, #460]	@ (8004c14 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a46:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a48:	e0db      	b.n	8004c02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a4a:	4b73      	ldr	r3, [pc, #460]	@ (8004c18 <HAL_RCC_GetSysClockFreq+0x208>)
 8004a4c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a4e:	e0d8      	b.n	8004c02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a50:	4b6f      	ldr	r3, [pc, #444]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a58:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a5a:	4b6d      	ldr	r3, [pc, #436]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d063      	beq.n	8004b2e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a66:	4b6a      	ldr	r3, [pc, #424]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	099b      	lsrs	r3, r3, #6
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a70:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a78:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a7e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a82:	4622      	mov	r2, r4
 8004a84:	462b      	mov	r3, r5
 8004a86:	f04f 0000 	mov.w	r0, #0
 8004a8a:	f04f 0100 	mov.w	r1, #0
 8004a8e:	0159      	lsls	r1, r3, #5
 8004a90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a94:	0150      	lsls	r0, r2, #5
 8004a96:	4602      	mov	r2, r0
 8004a98:	460b      	mov	r3, r1
 8004a9a:	4621      	mov	r1, r4
 8004a9c:	1a51      	subs	r1, r2, r1
 8004a9e:	6139      	str	r1, [r7, #16]
 8004aa0:	4629      	mov	r1, r5
 8004aa2:	eb63 0301 	sbc.w	r3, r3, r1
 8004aa6:	617b      	str	r3, [r7, #20]
 8004aa8:	f04f 0200 	mov.w	r2, #0
 8004aac:	f04f 0300 	mov.w	r3, #0
 8004ab0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ab4:	4659      	mov	r1, fp
 8004ab6:	018b      	lsls	r3, r1, #6
 8004ab8:	4651      	mov	r1, sl
 8004aba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004abe:	4651      	mov	r1, sl
 8004ac0:	018a      	lsls	r2, r1, #6
 8004ac2:	4651      	mov	r1, sl
 8004ac4:	ebb2 0801 	subs.w	r8, r2, r1
 8004ac8:	4659      	mov	r1, fp
 8004aca:	eb63 0901 	sbc.w	r9, r3, r1
 8004ace:	f04f 0200 	mov.w	r2, #0
 8004ad2:	f04f 0300 	mov.w	r3, #0
 8004ad6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ada:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ade:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ae2:	4690      	mov	r8, r2
 8004ae4:	4699      	mov	r9, r3
 8004ae6:	4623      	mov	r3, r4
 8004ae8:	eb18 0303 	adds.w	r3, r8, r3
 8004aec:	60bb      	str	r3, [r7, #8]
 8004aee:	462b      	mov	r3, r5
 8004af0:	eb49 0303 	adc.w	r3, r9, r3
 8004af4:	60fb      	str	r3, [r7, #12]
 8004af6:	f04f 0200 	mov.w	r2, #0
 8004afa:	f04f 0300 	mov.w	r3, #0
 8004afe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b02:	4629      	mov	r1, r5
 8004b04:	024b      	lsls	r3, r1, #9
 8004b06:	4621      	mov	r1, r4
 8004b08:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b0c:	4621      	mov	r1, r4
 8004b0e:	024a      	lsls	r2, r1, #9
 8004b10:	4610      	mov	r0, r2
 8004b12:	4619      	mov	r1, r3
 8004b14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b16:	2200      	movs	r2, #0
 8004b18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b1c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b20:	f7fb fbae 	bl	8000280 <__aeabi_uldivmod>
 8004b24:	4602      	mov	r2, r0
 8004b26:	460b      	mov	r3, r1
 8004b28:	4613      	mov	r3, r2
 8004b2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b2c:	e058      	b.n	8004be0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b2e:	4b38      	ldr	r3, [pc, #224]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	099b      	lsrs	r3, r3, #6
 8004b34:	2200      	movs	r2, #0
 8004b36:	4618      	mov	r0, r3
 8004b38:	4611      	mov	r1, r2
 8004b3a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b3e:	623b      	str	r3, [r7, #32]
 8004b40:	2300      	movs	r3, #0
 8004b42:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b44:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b48:	4642      	mov	r2, r8
 8004b4a:	464b      	mov	r3, r9
 8004b4c:	f04f 0000 	mov.w	r0, #0
 8004b50:	f04f 0100 	mov.w	r1, #0
 8004b54:	0159      	lsls	r1, r3, #5
 8004b56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b5a:	0150      	lsls	r0, r2, #5
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	460b      	mov	r3, r1
 8004b60:	4641      	mov	r1, r8
 8004b62:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b66:	4649      	mov	r1, r9
 8004b68:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b6c:	f04f 0200 	mov.w	r2, #0
 8004b70:	f04f 0300 	mov.w	r3, #0
 8004b74:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b78:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b7c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b80:	ebb2 040a 	subs.w	r4, r2, sl
 8004b84:	eb63 050b 	sbc.w	r5, r3, fp
 8004b88:	f04f 0200 	mov.w	r2, #0
 8004b8c:	f04f 0300 	mov.w	r3, #0
 8004b90:	00eb      	lsls	r3, r5, #3
 8004b92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b96:	00e2      	lsls	r2, r4, #3
 8004b98:	4614      	mov	r4, r2
 8004b9a:	461d      	mov	r5, r3
 8004b9c:	4643      	mov	r3, r8
 8004b9e:	18e3      	adds	r3, r4, r3
 8004ba0:	603b      	str	r3, [r7, #0]
 8004ba2:	464b      	mov	r3, r9
 8004ba4:	eb45 0303 	adc.w	r3, r5, r3
 8004ba8:	607b      	str	r3, [r7, #4]
 8004baa:	f04f 0200 	mov.w	r2, #0
 8004bae:	f04f 0300 	mov.w	r3, #0
 8004bb2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004bb6:	4629      	mov	r1, r5
 8004bb8:	028b      	lsls	r3, r1, #10
 8004bba:	4621      	mov	r1, r4
 8004bbc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bc0:	4621      	mov	r1, r4
 8004bc2:	028a      	lsls	r2, r1, #10
 8004bc4:	4610      	mov	r0, r2
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bca:	2200      	movs	r2, #0
 8004bcc:	61bb      	str	r3, [r7, #24]
 8004bce:	61fa      	str	r2, [r7, #28]
 8004bd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bd4:	f7fb fb54 	bl	8000280 <__aeabi_uldivmod>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	460b      	mov	r3, r1
 8004bdc:	4613      	mov	r3, r2
 8004bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004be0:	4b0b      	ldr	r3, [pc, #44]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x200>)
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	0c1b      	lsrs	r3, r3, #16
 8004be6:	f003 0303 	and.w	r3, r3, #3
 8004bea:	3301      	adds	r3, #1
 8004bec:	005b      	lsls	r3, r3, #1
 8004bee:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004bf0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004bf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bf8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bfa:	e002      	b.n	8004c02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bfc:	4b05      	ldr	r3, [pc, #20]	@ (8004c14 <HAL_RCC_GetSysClockFreq+0x204>)
 8004bfe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3750      	adds	r7, #80	@ 0x50
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c0e:	bf00      	nop
 8004c10:	40023800 	.word	0x40023800
 8004c14:	00f42400 	.word	0x00f42400
 8004c18:	007a1200 	.word	0x007a1200

08004c1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c20:	4b03      	ldr	r3, [pc, #12]	@ (8004c30 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c22:	681b      	ldr	r3, [r3, #0]
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	2000000c 	.word	0x2000000c

08004c34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c38:	f7ff fff0 	bl	8004c1c <HAL_RCC_GetHCLKFreq>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	4b05      	ldr	r3, [pc, #20]	@ (8004c54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	0a9b      	lsrs	r3, r3, #10
 8004c44:	f003 0307 	and.w	r3, r3, #7
 8004c48:	4903      	ldr	r1, [pc, #12]	@ (8004c58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c4a:	5ccb      	ldrb	r3, [r1, r3]
 8004c4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	40023800 	.word	0x40023800
 8004c58:	08006910 	.word	0x08006910

08004c5c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b086      	sub	sp, #24
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c64:	2300      	movs	r3, #0
 8004c66:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0301 	and.w	r3, r3, #1
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d105      	bne.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d038      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004c84:	4b68      	ldr	r3, [pc, #416]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004c86:	2200      	movs	r2, #0
 8004c88:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c8a:	f7fd fa41 	bl	8002110 <HAL_GetTick>
 8004c8e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c90:	e008      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c92:	f7fd fa3d 	bl	8002110 <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d901      	bls.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	e0bd      	b.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ca4:	4b61      	ldr	r3, [pc, #388]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1f0      	bne.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685a      	ldr	r2, [r3, #4]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	019b      	lsls	r3, r3, #6
 8004cba:	431a      	orrs	r2, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	071b      	lsls	r3, r3, #28
 8004cc2:	495a      	ldr	r1, [pc, #360]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004cca:	4b57      	ldr	r3, [pc, #348]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ccc:	2201      	movs	r2, #1
 8004cce:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004cd0:	f7fd fa1e 	bl	8002110 <HAL_GetTick>
 8004cd4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004cd6:	e008      	b.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004cd8:	f7fd fa1a 	bl	8002110 <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d901      	bls.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e09a      	b.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004cea:	4b50      	ldr	r3, [pc, #320]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d0f0      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f000 8083 	beq.w	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d04:	2300      	movs	r3, #0
 8004d06:	60fb      	str	r3, [r7, #12]
 8004d08:	4b48      	ldr	r3, [pc, #288]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d0c:	4a47      	ldr	r2, [pc, #284]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d12:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d14:	4b45      	ldr	r3, [pc, #276]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d1c:	60fb      	str	r3, [r7, #12]
 8004d1e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d20:	4b43      	ldr	r3, [pc, #268]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a42      	ldr	r2, [pc, #264]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d2a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d2c:	f7fd f9f0 	bl	8002110 <HAL_GetTick>
 8004d30:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004d32:	e008      	b.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d34:	f7fd f9ec 	bl	8002110 <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e06c      	b.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004d46:	4b3a      	ldr	r3, [pc, #232]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d0f0      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d52:	4b36      	ldr	r3, [pc, #216]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d5a:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d02f      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d028      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d70:	4b2e      	ldr	r3, [pc, #184]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d78:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d7a:	4b2e      	ldr	r3, [pc, #184]	@ (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d80:	4b2c      	ldr	r3, [pc, #176]	@ (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004d86:	4a29      	ldr	r2, [pc, #164]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004d8c:	4b27      	ldr	r3, [pc, #156]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d90:	f003 0301 	and.w	r3, r3, #1
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d114      	bne.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004d98:	f7fd f9ba 	bl	8002110 <HAL_GetTick>
 8004d9c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d9e:	e00a      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004da0:	f7fd f9b6 	bl	8002110 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d901      	bls.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e034      	b.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004db6:	4b1d      	ldr	r3, [pc, #116]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004db8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dba:	f003 0302 	and.w	r3, r3, #2
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d0ee      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dce:	d10d      	bne.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004dd0:	4b16      	ldr	r3, [pc, #88]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	691b      	ldr	r3, [r3, #16]
 8004ddc:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004de0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004de4:	4911      	ldr	r1, [pc, #68]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	608b      	str	r3, [r1, #8]
 8004dea:	e005      	b.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8004dec:	4b0f      	ldr	r3, [pc, #60]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	4a0e      	ldr	r2, [pc, #56]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004df2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004df6:	6093      	str	r3, [r2, #8]
 8004df8:	4b0c      	ldr	r3, [pc, #48]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dfa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e04:	4909      	ldr	r1, [pc, #36]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e06:	4313      	orrs	r3, r2
 8004e08:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0308 	and.w	r3, r3, #8
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d003      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	7d1a      	ldrb	r2, [r3, #20]
 8004e1a:	4b07      	ldr	r3, [pc, #28]	@ (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004e1c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3718      	adds	r7, #24
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	42470068 	.word	0x42470068
 8004e2c:	40023800 	.word	0x40023800
 8004e30:	40007000 	.word	0x40007000
 8004e34:	42470e40 	.word	0x42470e40
 8004e38:	424711e0 	.word	0x424711e0

08004e3c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b087      	sub	sp, #28
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004e44:	2300      	movs	r3, #0
 8004e46:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004e50:	2300      	movs	r3, #0
 8004e52:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d141      	bne.n	8004ede <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004e5a:	4b25      	ldr	r3, [pc, #148]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e62:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d006      	beq.n	8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e70:	d131      	bne.n	8004ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004e72:	4b20      	ldr	r3, [pc, #128]	@ (8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004e74:	617b      	str	r3, [r7, #20]
          break;
 8004e76:	e031      	b.n	8004edc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004e78:	4b1d      	ldr	r3, [pc, #116]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e84:	d109      	bne.n	8004e9a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004e86:	4b1a      	ldr	r3, [pc, #104]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004e88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e90:	4a19      	ldr	r2, [pc, #100]	@ (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e96:	613b      	str	r3, [r7, #16]
 8004e98:	e008      	b.n	8004eac <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004e9a:	4b15      	ldr	r3, [pc, #84]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004e9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ea0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ea4:	4a15      	ldr	r2, [pc, #84]	@ (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8004ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eaa:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004eac:	4b10      	ldr	r3, [pc, #64]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004eae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004eb2:	099b      	lsrs	r3, r3, #6
 8004eb4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	fb02 f303 	mul.w	r3, r2, r3
 8004ebe:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004ec2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ec6:	0f1b      	lsrs	r3, r3, #28
 8004ec8:	f003 0307 	and.w	r3, r3, #7
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed2:	617b      	str	r3, [r7, #20]
          break;
 8004ed4:	e002      	b.n	8004edc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	617b      	str	r3, [r7, #20]
          break;
 8004eda:	bf00      	nop
        }
      }
      break;
 8004edc:	e000      	b.n	8004ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8004ede:	bf00      	nop
    }
  }
  return frequency;
 8004ee0:	697b      	ldr	r3, [r7, #20]
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	371c      	adds	r7, #28
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr
 8004eee:	bf00      	nop
 8004ef0:	40023800 	.word	0x40023800
 8004ef4:	00bb8000 	.word	0x00bb8000
 8004ef8:	007a1200 	.word	0x007a1200
 8004efc:	00f42400 	.word	0x00f42400

08004f00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d101      	bne.n	8004f12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e07b      	b.n	800500a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d108      	bne.n	8004f2c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f22:	d009      	beq.n	8004f38 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	61da      	str	r2, [r3, #28]
 8004f2a:	e005      	b.n	8004f38 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d106      	bne.n	8004f58 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f7fc fed4 	bl	8001d00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2202      	movs	r2, #2
 8004f5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f6e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f80:	431a      	orrs	r2, r3
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f8a:	431a      	orrs	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	f003 0302 	and.w	r3, r3, #2
 8004f94:	431a      	orrs	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	f003 0301 	and.w	r3, r3, #1
 8004f9e:	431a      	orrs	r2, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	699b      	ldr	r3, [r3, #24]
 8004fa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fa8:	431a      	orrs	r2, r3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	69db      	ldr	r3, [r3, #28]
 8004fae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a1b      	ldr	r3, [r3, #32]
 8004fb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fbc:	ea42 0103 	orr.w	r1, r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fc4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	430a      	orrs	r2, r1
 8004fce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	0c1b      	lsrs	r3, r3, #16
 8004fd6:	f003 0104 	and.w	r1, r3, #4
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fde:	f003 0210 	and.w	r2, r3, #16
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	69da      	ldr	r2, [r3, #28]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ff8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3708      	adds	r7, #8
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}

08005012 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005012:	b580      	push	{r7, lr}
 8005014:	b088      	sub	sp, #32
 8005016:	af00      	add	r7, sp, #0
 8005018:	60f8      	str	r0, [r7, #12]
 800501a:	60b9      	str	r1, [r7, #8]
 800501c:	603b      	str	r3, [r7, #0]
 800501e:	4613      	mov	r3, r2
 8005020:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005022:	f7fd f875 	bl	8002110 <HAL_GetTick>
 8005026:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005028:	88fb      	ldrh	r3, [r7, #6]
 800502a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b01      	cmp	r3, #1
 8005036:	d001      	beq.n	800503c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005038:	2302      	movs	r3, #2
 800503a:	e12a      	b.n	8005292 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d002      	beq.n	8005048 <HAL_SPI_Transmit+0x36>
 8005042:	88fb      	ldrh	r3, [r7, #6]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d101      	bne.n	800504c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e122      	b.n	8005292 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005052:	2b01      	cmp	r3, #1
 8005054:	d101      	bne.n	800505a <HAL_SPI_Transmit+0x48>
 8005056:	2302      	movs	r3, #2
 8005058:	e11b      	b.n	8005292 <HAL_SPI_Transmit+0x280>
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2203      	movs	r2, #3
 8005066:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2200      	movs	r2, #0
 800506e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	68ba      	ldr	r2, [r7, #8]
 8005074:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	88fa      	ldrh	r2, [r7, #6]
 800507a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	88fa      	ldrh	r2, [r7, #6]
 8005080:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2200      	movs	r2, #0
 8005086:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2200      	movs	r2, #0
 800508c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2200      	movs	r2, #0
 8005092:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2200      	movs	r2, #0
 8005098:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2200      	movs	r2, #0
 800509e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050a8:	d10f      	bne.n	80050ca <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050d4:	2b40      	cmp	r3, #64	@ 0x40
 80050d6:	d007      	beq.n	80050e8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050f0:	d152      	bne.n	8005198 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d002      	beq.n	8005100 <HAL_SPI_Transmit+0xee>
 80050fa:	8b7b      	ldrh	r3, [r7, #26]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d145      	bne.n	800518c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005104:	881a      	ldrh	r2, [r3, #0]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005110:	1c9a      	adds	r2, r3, #2
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800511a:	b29b      	uxth	r3, r3
 800511c:	3b01      	subs	r3, #1
 800511e:	b29a      	uxth	r2, r3
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005124:	e032      	b.n	800518c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f003 0302 	and.w	r3, r3, #2
 8005130:	2b02      	cmp	r3, #2
 8005132:	d112      	bne.n	800515a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005138:	881a      	ldrh	r2, [r3, #0]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005144:	1c9a      	adds	r2, r3, #2
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800514e:	b29b      	uxth	r3, r3
 8005150:	3b01      	subs	r3, #1
 8005152:	b29a      	uxth	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005158:	e018      	b.n	800518c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800515a:	f7fc ffd9 	bl	8002110 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	683a      	ldr	r2, [r7, #0]
 8005166:	429a      	cmp	r2, r3
 8005168:	d803      	bhi.n	8005172 <HAL_SPI_Transmit+0x160>
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005170:	d102      	bne.n	8005178 <HAL_SPI_Transmit+0x166>
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d109      	bne.n	800518c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e082      	b.n	8005292 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005190:	b29b      	uxth	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1c7      	bne.n	8005126 <HAL_SPI_Transmit+0x114>
 8005196:	e053      	b.n	8005240 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d002      	beq.n	80051a6 <HAL_SPI_Transmit+0x194>
 80051a0:	8b7b      	ldrh	r3, [r7, #26]
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d147      	bne.n	8005236 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	330c      	adds	r3, #12
 80051b0:	7812      	ldrb	r2, [r2, #0]
 80051b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051b8:	1c5a      	adds	r2, r3, #1
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	3b01      	subs	r3, #1
 80051c6:	b29a      	uxth	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80051cc:	e033      	b.n	8005236 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f003 0302 	and.w	r3, r3, #2
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d113      	bne.n	8005204 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	330c      	adds	r3, #12
 80051e6:	7812      	ldrb	r2, [r2, #0]
 80051e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ee:	1c5a      	adds	r2, r3, #1
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	3b01      	subs	r3, #1
 80051fc:	b29a      	uxth	r2, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005202:	e018      	b.n	8005236 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005204:	f7fc ff84 	bl	8002110 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	683a      	ldr	r2, [r7, #0]
 8005210:	429a      	cmp	r2, r3
 8005212:	d803      	bhi.n	800521c <HAL_SPI_Transmit+0x20a>
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800521a:	d102      	bne.n	8005222 <HAL_SPI_Transmit+0x210>
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d109      	bne.n	8005236 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e02d      	b.n	8005292 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800523a:	b29b      	uxth	r3, r3
 800523c:	2b00      	cmp	r3, #0
 800523e:	d1c6      	bne.n	80051ce <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005240:	69fa      	ldr	r2, [r7, #28]
 8005242:	6839      	ldr	r1, [r7, #0]
 8005244:	68f8      	ldr	r0, [r7, #12]
 8005246:	f000 f8b1 	bl	80053ac <SPI_EndRxTxTransaction>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d002      	beq.n	8005256 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2220      	movs	r2, #32
 8005254:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d10a      	bne.n	8005274 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800525e:	2300      	movs	r3, #0
 8005260:	617b      	str	r3, [r7, #20]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	617b      	str	r3, [r7, #20]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	617b      	str	r3, [r7, #20]
 8005272:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005288:	2b00      	cmp	r3, #0
 800528a:	d001      	beq.n	8005290 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e000      	b.n	8005292 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005290:	2300      	movs	r3, #0
  }
}
 8005292:	4618      	mov	r0, r3
 8005294:	3720      	adds	r7, #32
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}
	...

0800529c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b088      	sub	sp, #32
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	60f8      	str	r0, [r7, #12]
 80052a4:	60b9      	str	r1, [r7, #8]
 80052a6:	603b      	str	r3, [r7, #0]
 80052a8:	4613      	mov	r3, r2
 80052aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80052ac:	f7fc ff30 	bl	8002110 <HAL_GetTick>
 80052b0:	4602      	mov	r2, r0
 80052b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b4:	1a9b      	subs	r3, r3, r2
 80052b6:	683a      	ldr	r2, [r7, #0]
 80052b8:	4413      	add	r3, r2
 80052ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80052bc:	f7fc ff28 	bl	8002110 <HAL_GetTick>
 80052c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80052c2:	4b39      	ldr	r3, [pc, #228]	@ (80053a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	015b      	lsls	r3, r3, #5
 80052c8:	0d1b      	lsrs	r3, r3, #20
 80052ca:	69fa      	ldr	r2, [r7, #28]
 80052cc:	fb02 f303 	mul.w	r3, r2, r3
 80052d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052d2:	e055      	b.n	8005380 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052da:	d051      	beq.n	8005380 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052dc:	f7fc ff18 	bl	8002110 <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	69fa      	ldr	r2, [r7, #28]
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d902      	bls.n	80052f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d13d      	bne.n	800536e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	685a      	ldr	r2, [r3, #4]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005300:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800530a:	d111      	bne.n	8005330 <SPI_WaitFlagStateUntilTimeout+0x94>
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005314:	d004      	beq.n	8005320 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800531e:	d107      	bne.n	8005330 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800532e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005334:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005338:	d10f      	bne.n	800535a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005348:	601a      	str	r2, [r3, #0]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005358:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2200      	movs	r2, #0
 8005366:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e018      	b.n	80053a0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d102      	bne.n	800537a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005374:	2300      	movs	r3, #0
 8005376:	61fb      	str	r3, [r7, #28]
 8005378:	e002      	b.n	8005380 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	3b01      	subs	r3, #1
 800537e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	689a      	ldr	r2, [r3, #8]
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	4013      	ands	r3, r2
 800538a:	68ba      	ldr	r2, [r7, #8]
 800538c:	429a      	cmp	r2, r3
 800538e:	bf0c      	ite	eq
 8005390:	2301      	moveq	r3, #1
 8005392:	2300      	movne	r3, #0
 8005394:	b2db      	uxtb	r3, r3
 8005396:	461a      	mov	r2, r3
 8005398:	79fb      	ldrb	r3, [r7, #7]
 800539a:	429a      	cmp	r2, r3
 800539c:	d19a      	bne.n	80052d4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800539e:	2300      	movs	r3, #0
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3720      	adds	r7, #32
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}
 80053a8:	2000000c 	.word	0x2000000c

080053ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b088      	sub	sp, #32
 80053b0:	af02      	add	r7, sp, #8
 80053b2:	60f8      	str	r0, [r7, #12]
 80053b4:	60b9      	str	r1, [r7, #8]
 80053b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	9300      	str	r3, [sp, #0]
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	2201      	movs	r2, #1
 80053c0:	2102      	movs	r1, #2
 80053c2:	68f8      	ldr	r0, [r7, #12]
 80053c4:	f7ff ff6a 	bl	800529c <SPI_WaitFlagStateUntilTimeout>
 80053c8:	4603      	mov	r3, r0
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d007      	beq.n	80053de <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053d2:	f043 0220 	orr.w	r2, r3, #32
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80053da:	2303      	movs	r3, #3
 80053dc:	e032      	b.n	8005444 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80053de:	4b1b      	ldr	r3, [pc, #108]	@ (800544c <SPI_EndRxTxTransaction+0xa0>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a1b      	ldr	r2, [pc, #108]	@ (8005450 <SPI_EndRxTxTransaction+0xa4>)
 80053e4:	fba2 2303 	umull	r2, r3, r2, r3
 80053e8:	0d5b      	lsrs	r3, r3, #21
 80053ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80053ee:	fb02 f303 	mul.w	r3, r2, r3
 80053f2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053fc:	d112      	bne.n	8005424 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	9300      	str	r3, [sp, #0]
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	2200      	movs	r2, #0
 8005406:	2180      	movs	r1, #128	@ 0x80
 8005408:	68f8      	ldr	r0, [r7, #12]
 800540a:	f7ff ff47 	bl	800529c <SPI_WaitFlagStateUntilTimeout>
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d016      	beq.n	8005442 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005418:	f043 0220 	orr.w	r2, r3, #32
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e00f      	b.n	8005444 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00a      	beq.n	8005440 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	3b01      	subs	r3, #1
 800542e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800543a:	2b80      	cmp	r3, #128	@ 0x80
 800543c:	d0f2      	beq.n	8005424 <SPI_EndRxTxTransaction+0x78>
 800543e:	e000      	b.n	8005442 <SPI_EndRxTxTransaction+0x96>
        break;
 8005440:	bf00      	nop
  }

  return HAL_OK;
 8005442:	2300      	movs	r3, #0
}
 8005444:	4618      	mov	r0, r3
 8005446:	3718      	adds	r7, #24
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}
 800544c:	2000000c 	.word	0x2000000c
 8005450:	165e9f81 	.word	0x165e9f81

08005454 <srand>:
 8005454:	b538      	push	{r3, r4, r5, lr}
 8005456:	4b10      	ldr	r3, [pc, #64]	@ (8005498 <srand+0x44>)
 8005458:	681d      	ldr	r5, [r3, #0]
 800545a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800545c:	4604      	mov	r4, r0
 800545e:	b9b3      	cbnz	r3, 800548e <srand+0x3a>
 8005460:	2018      	movs	r0, #24
 8005462:	f000 fa6f 	bl	8005944 <malloc>
 8005466:	4602      	mov	r2, r0
 8005468:	6328      	str	r0, [r5, #48]	@ 0x30
 800546a:	b920      	cbnz	r0, 8005476 <srand+0x22>
 800546c:	4b0b      	ldr	r3, [pc, #44]	@ (800549c <srand+0x48>)
 800546e:	480c      	ldr	r0, [pc, #48]	@ (80054a0 <srand+0x4c>)
 8005470:	2146      	movs	r1, #70	@ 0x46
 8005472:	f000 f9ff 	bl	8005874 <__assert_func>
 8005476:	490b      	ldr	r1, [pc, #44]	@ (80054a4 <srand+0x50>)
 8005478:	4b0b      	ldr	r3, [pc, #44]	@ (80054a8 <srand+0x54>)
 800547a:	e9c0 1300 	strd	r1, r3, [r0]
 800547e:	4b0b      	ldr	r3, [pc, #44]	@ (80054ac <srand+0x58>)
 8005480:	6083      	str	r3, [r0, #8]
 8005482:	230b      	movs	r3, #11
 8005484:	8183      	strh	r3, [r0, #12]
 8005486:	2100      	movs	r1, #0
 8005488:	2001      	movs	r0, #1
 800548a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800548e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8005490:	2200      	movs	r2, #0
 8005492:	611c      	str	r4, [r3, #16]
 8005494:	615a      	str	r2, [r3, #20]
 8005496:	bd38      	pop	{r3, r4, r5, pc}
 8005498:	20000024 	.word	0x20000024
 800549c:	08006918 	.word	0x08006918
 80054a0:	0800692f 	.word	0x0800692f
 80054a4:	abcd330e 	.word	0xabcd330e
 80054a8:	e66d1234 	.word	0xe66d1234
 80054ac:	0005deec 	.word	0x0005deec

080054b0 <rand>:
 80054b0:	4b16      	ldr	r3, [pc, #88]	@ (800550c <rand+0x5c>)
 80054b2:	b510      	push	{r4, lr}
 80054b4:	681c      	ldr	r4, [r3, #0]
 80054b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80054b8:	b9b3      	cbnz	r3, 80054e8 <rand+0x38>
 80054ba:	2018      	movs	r0, #24
 80054bc:	f000 fa42 	bl	8005944 <malloc>
 80054c0:	4602      	mov	r2, r0
 80054c2:	6320      	str	r0, [r4, #48]	@ 0x30
 80054c4:	b920      	cbnz	r0, 80054d0 <rand+0x20>
 80054c6:	4b12      	ldr	r3, [pc, #72]	@ (8005510 <rand+0x60>)
 80054c8:	4812      	ldr	r0, [pc, #72]	@ (8005514 <rand+0x64>)
 80054ca:	2152      	movs	r1, #82	@ 0x52
 80054cc:	f000 f9d2 	bl	8005874 <__assert_func>
 80054d0:	4911      	ldr	r1, [pc, #68]	@ (8005518 <rand+0x68>)
 80054d2:	4b12      	ldr	r3, [pc, #72]	@ (800551c <rand+0x6c>)
 80054d4:	e9c0 1300 	strd	r1, r3, [r0]
 80054d8:	4b11      	ldr	r3, [pc, #68]	@ (8005520 <rand+0x70>)
 80054da:	6083      	str	r3, [r0, #8]
 80054dc:	230b      	movs	r3, #11
 80054de:	8183      	strh	r3, [r0, #12]
 80054e0:	2100      	movs	r1, #0
 80054e2:	2001      	movs	r0, #1
 80054e4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80054e8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80054ea:	480e      	ldr	r0, [pc, #56]	@ (8005524 <rand+0x74>)
 80054ec:	690b      	ldr	r3, [r1, #16]
 80054ee:	694c      	ldr	r4, [r1, #20]
 80054f0:	4a0d      	ldr	r2, [pc, #52]	@ (8005528 <rand+0x78>)
 80054f2:	4358      	muls	r0, r3
 80054f4:	fb02 0004 	mla	r0, r2, r4, r0
 80054f8:	fba3 3202 	umull	r3, r2, r3, r2
 80054fc:	3301      	adds	r3, #1
 80054fe:	eb40 0002 	adc.w	r0, r0, r2
 8005502:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8005506:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800550a:	bd10      	pop	{r4, pc}
 800550c:	20000024 	.word	0x20000024
 8005510:	08006918 	.word	0x08006918
 8005514:	0800692f 	.word	0x0800692f
 8005518:	abcd330e 	.word	0xabcd330e
 800551c:	e66d1234 	.word	0xe66d1234
 8005520:	0005deec 	.word	0x0005deec
 8005524:	5851f42d 	.word	0x5851f42d
 8005528:	4c957f2d 	.word	0x4c957f2d

0800552c <std>:
 800552c:	2300      	movs	r3, #0
 800552e:	b510      	push	{r4, lr}
 8005530:	4604      	mov	r4, r0
 8005532:	e9c0 3300 	strd	r3, r3, [r0]
 8005536:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800553a:	6083      	str	r3, [r0, #8]
 800553c:	8181      	strh	r1, [r0, #12]
 800553e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005540:	81c2      	strh	r2, [r0, #14]
 8005542:	6183      	str	r3, [r0, #24]
 8005544:	4619      	mov	r1, r3
 8005546:	2208      	movs	r2, #8
 8005548:	305c      	adds	r0, #92	@ 0x5c
 800554a:	f000 f916 	bl	800577a <memset>
 800554e:	4b0d      	ldr	r3, [pc, #52]	@ (8005584 <std+0x58>)
 8005550:	6263      	str	r3, [r4, #36]	@ 0x24
 8005552:	4b0d      	ldr	r3, [pc, #52]	@ (8005588 <std+0x5c>)
 8005554:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005556:	4b0d      	ldr	r3, [pc, #52]	@ (800558c <std+0x60>)
 8005558:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800555a:	4b0d      	ldr	r3, [pc, #52]	@ (8005590 <std+0x64>)
 800555c:	6323      	str	r3, [r4, #48]	@ 0x30
 800555e:	4b0d      	ldr	r3, [pc, #52]	@ (8005594 <std+0x68>)
 8005560:	6224      	str	r4, [r4, #32]
 8005562:	429c      	cmp	r4, r3
 8005564:	d006      	beq.n	8005574 <std+0x48>
 8005566:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800556a:	4294      	cmp	r4, r2
 800556c:	d002      	beq.n	8005574 <std+0x48>
 800556e:	33d0      	adds	r3, #208	@ 0xd0
 8005570:	429c      	cmp	r4, r3
 8005572:	d105      	bne.n	8005580 <std+0x54>
 8005574:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800557c:	f000 b976 	b.w	800586c <__retarget_lock_init_recursive>
 8005580:	bd10      	pop	{r4, pc}
 8005582:	bf00      	nop
 8005584:	080056f5 	.word	0x080056f5
 8005588:	08005717 	.word	0x08005717
 800558c:	0800574f 	.word	0x0800574f
 8005590:	08005773 	.word	0x08005773
 8005594:	20000218 	.word	0x20000218

08005598 <stdio_exit_handler>:
 8005598:	4a02      	ldr	r2, [pc, #8]	@ (80055a4 <stdio_exit_handler+0xc>)
 800559a:	4903      	ldr	r1, [pc, #12]	@ (80055a8 <stdio_exit_handler+0x10>)
 800559c:	4803      	ldr	r0, [pc, #12]	@ (80055ac <stdio_exit_handler+0x14>)
 800559e:	f000 b869 	b.w	8005674 <_fwalk_sglue>
 80055a2:	bf00      	nop
 80055a4:	20000018 	.word	0x20000018
 80055a8:	08006181 	.word	0x08006181
 80055ac:	20000028 	.word	0x20000028

080055b0 <cleanup_stdio>:
 80055b0:	6841      	ldr	r1, [r0, #4]
 80055b2:	4b0c      	ldr	r3, [pc, #48]	@ (80055e4 <cleanup_stdio+0x34>)
 80055b4:	4299      	cmp	r1, r3
 80055b6:	b510      	push	{r4, lr}
 80055b8:	4604      	mov	r4, r0
 80055ba:	d001      	beq.n	80055c0 <cleanup_stdio+0x10>
 80055bc:	f000 fde0 	bl	8006180 <_fflush_r>
 80055c0:	68a1      	ldr	r1, [r4, #8]
 80055c2:	4b09      	ldr	r3, [pc, #36]	@ (80055e8 <cleanup_stdio+0x38>)
 80055c4:	4299      	cmp	r1, r3
 80055c6:	d002      	beq.n	80055ce <cleanup_stdio+0x1e>
 80055c8:	4620      	mov	r0, r4
 80055ca:	f000 fdd9 	bl	8006180 <_fflush_r>
 80055ce:	68e1      	ldr	r1, [r4, #12]
 80055d0:	4b06      	ldr	r3, [pc, #24]	@ (80055ec <cleanup_stdio+0x3c>)
 80055d2:	4299      	cmp	r1, r3
 80055d4:	d004      	beq.n	80055e0 <cleanup_stdio+0x30>
 80055d6:	4620      	mov	r0, r4
 80055d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055dc:	f000 bdd0 	b.w	8006180 <_fflush_r>
 80055e0:	bd10      	pop	{r4, pc}
 80055e2:	bf00      	nop
 80055e4:	20000218 	.word	0x20000218
 80055e8:	20000280 	.word	0x20000280
 80055ec:	200002e8 	.word	0x200002e8

080055f0 <global_stdio_init.part.0>:
 80055f0:	b510      	push	{r4, lr}
 80055f2:	4b0b      	ldr	r3, [pc, #44]	@ (8005620 <global_stdio_init.part.0+0x30>)
 80055f4:	4c0b      	ldr	r4, [pc, #44]	@ (8005624 <global_stdio_init.part.0+0x34>)
 80055f6:	4a0c      	ldr	r2, [pc, #48]	@ (8005628 <global_stdio_init.part.0+0x38>)
 80055f8:	601a      	str	r2, [r3, #0]
 80055fa:	4620      	mov	r0, r4
 80055fc:	2200      	movs	r2, #0
 80055fe:	2104      	movs	r1, #4
 8005600:	f7ff ff94 	bl	800552c <std>
 8005604:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005608:	2201      	movs	r2, #1
 800560a:	2109      	movs	r1, #9
 800560c:	f7ff ff8e 	bl	800552c <std>
 8005610:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005614:	2202      	movs	r2, #2
 8005616:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800561a:	2112      	movs	r1, #18
 800561c:	f7ff bf86 	b.w	800552c <std>
 8005620:	20000350 	.word	0x20000350
 8005624:	20000218 	.word	0x20000218
 8005628:	08005599 	.word	0x08005599

0800562c <__sfp_lock_acquire>:
 800562c:	4801      	ldr	r0, [pc, #4]	@ (8005634 <__sfp_lock_acquire+0x8>)
 800562e:	f000 b91e 	b.w	800586e <__retarget_lock_acquire_recursive>
 8005632:	bf00      	nop
 8005634:	20000359 	.word	0x20000359

08005638 <__sfp_lock_release>:
 8005638:	4801      	ldr	r0, [pc, #4]	@ (8005640 <__sfp_lock_release+0x8>)
 800563a:	f000 b919 	b.w	8005870 <__retarget_lock_release_recursive>
 800563e:	bf00      	nop
 8005640:	20000359 	.word	0x20000359

08005644 <__sinit>:
 8005644:	b510      	push	{r4, lr}
 8005646:	4604      	mov	r4, r0
 8005648:	f7ff fff0 	bl	800562c <__sfp_lock_acquire>
 800564c:	6a23      	ldr	r3, [r4, #32]
 800564e:	b11b      	cbz	r3, 8005658 <__sinit+0x14>
 8005650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005654:	f7ff bff0 	b.w	8005638 <__sfp_lock_release>
 8005658:	4b04      	ldr	r3, [pc, #16]	@ (800566c <__sinit+0x28>)
 800565a:	6223      	str	r3, [r4, #32]
 800565c:	4b04      	ldr	r3, [pc, #16]	@ (8005670 <__sinit+0x2c>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d1f5      	bne.n	8005650 <__sinit+0xc>
 8005664:	f7ff ffc4 	bl	80055f0 <global_stdio_init.part.0>
 8005668:	e7f2      	b.n	8005650 <__sinit+0xc>
 800566a:	bf00      	nop
 800566c:	080055b1 	.word	0x080055b1
 8005670:	20000350 	.word	0x20000350

08005674 <_fwalk_sglue>:
 8005674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005678:	4607      	mov	r7, r0
 800567a:	4688      	mov	r8, r1
 800567c:	4614      	mov	r4, r2
 800567e:	2600      	movs	r6, #0
 8005680:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005684:	f1b9 0901 	subs.w	r9, r9, #1
 8005688:	d505      	bpl.n	8005696 <_fwalk_sglue+0x22>
 800568a:	6824      	ldr	r4, [r4, #0]
 800568c:	2c00      	cmp	r4, #0
 800568e:	d1f7      	bne.n	8005680 <_fwalk_sglue+0xc>
 8005690:	4630      	mov	r0, r6
 8005692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005696:	89ab      	ldrh	r3, [r5, #12]
 8005698:	2b01      	cmp	r3, #1
 800569a:	d907      	bls.n	80056ac <_fwalk_sglue+0x38>
 800569c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80056a0:	3301      	adds	r3, #1
 80056a2:	d003      	beq.n	80056ac <_fwalk_sglue+0x38>
 80056a4:	4629      	mov	r1, r5
 80056a6:	4638      	mov	r0, r7
 80056a8:	47c0      	blx	r8
 80056aa:	4306      	orrs	r6, r0
 80056ac:	3568      	adds	r5, #104	@ 0x68
 80056ae:	e7e9      	b.n	8005684 <_fwalk_sglue+0x10>

080056b0 <siprintf>:
 80056b0:	b40e      	push	{r1, r2, r3}
 80056b2:	b510      	push	{r4, lr}
 80056b4:	b09d      	sub	sp, #116	@ 0x74
 80056b6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80056b8:	9002      	str	r0, [sp, #8]
 80056ba:	9006      	str	r0, [sp, #24]
 80056bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80056c0:	480a      	ldr	r0, [pc, #40]	@ (80056ec <siprintf+0x3c>)
 80056c2:	9107      	str	r1, [sp, #28]
 80056c4:	9104      	str	r1, [sp, #16]
 80056c6:	490a      	ldr	r1, [pc, #40]	@ (80056f0 <siprintf+0x40>)
 80056c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80056cc:	9105      	str	r1, [sp, #20]
 80056ce:	2400      	movs	r4, #0
 80056d0:	a902      	add	r1, sp, #8
 80056d2:	6800      	ldr	r0, [r0, #0]
 80056d4:	9301      	str	r3, [sp, #4]
 80056d6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80056d8:	f000 fa46 	bl	8005b68 <_svfiprintf_r>
 80056dc:	9b02      	ldr	r3, [sp, #8]
 80056de:	701c      	strb	r4, [r3, #0]
 80056e0:	b01d      	add	sp, #116	@ 0x74
 80056e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056e6:	b003      	add	sp, #12
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop
 80056ec:	20000024 	.word	0x20000024
 80056f0:	ffff0208 	.word	0xffff0208

080056f4 <__sread>:
 80056f4:	b510      	push	{r4, lr}
 80056f6:	460c      	mov	r4, r1
 80056f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056fc:	f000 f868 	bl	80057d0 <_read_r>
 8005700:	2800      	cmp	r0, #0
 8005702:	bfab      	itete	ge
 8005704:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005706:	89a3      	ldrhlt	r3, [r4, #12]
 8005708:	181b      	addge	r3, r3, r0
 800570a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800570e:	bfac      	ite	ge
 8005710:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005712:	81a3      	strhlt	r3, [r4, #12]
 8005714:	bd10      	pop	{r4, pc}

08005716 <__swrite>:
 8005716:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800571a:	461f      	mov	r7, r3
 800571c:	898b      	ldrh	r3, [r1, #12]
 800571e:	05db      	lsls	r3, r3, #23
 8005720:	4605      	mov	r5, r0
 8005722:	460c      	mov	r4, r1
 8005724:	4616      	mov	r6, r2
 8005726:	d505      	bpl.n	8005734 <__swrite+0x1e>
 8005728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800572c:	2302      	movs	r3, #2
 800572e:	2200      	movs	r2, #0
 8005730:	f000 f83c 	bl	80057ac <_lseek_r>
 8005734:	89a3      	ldrh	r3, [r4, #12]
 8005736:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800573a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800573e:	81a3      	strh	r3, [r4, #12]
 8005740:	4632      	mov	r2, r6
 8005742:	463b      	mov	r3, r7
 8005744:	4628      	mov	r0, r5
 8005746:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800574a:	f000 b853 	b.w	80057f4 <_write_r>

0800574e <__sseek>:
 800574e:	b510      	push	{r4, lr}
 8005750:	460c      	mov	r4, r1
 8005752:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005756:	f000 f829 	bl	80057ac <_lseek_r>
 800575a:	1c43      	adds	r3, r0, #1
 800575c:	89a3      	ldrh	r3, [r4, #12]
 800575e:	bf15      	itete	ne
 8005760:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005762:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005766:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800576a:	81a3      	strheq	r3, [r4, #12]
 800576c:	bf18      	it	ne
 800576e:	81a3      	strhne	r3, [r4, #12]
 8005770:	bd10      	pop	{r4, pc}

08005772 <__sclose>:
 8005772:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005776:	f000 b809 	b.w	800578c <_close_r>

0800577a <memset>:
 800577a:	4402      	add	r2, r0
 800577c:	4603      	mov	r3, r0
 800577e:	4293      	cmp	r3, r2
 8005780:	d100      	bne.n	8005784 <memset+0xa>
 8005782:	4770      	bx	lr
 8005784:	f803 1b01 	strb.w	r1, [r3], #1
 8005788:	e7f9      	b.n	800577e <memset+0x4>
	...

0800578c <_close_r>:
 800578c:	b538      	push	{r3, r4, r5, lr}
 800578e:	4d06      	ldr	r5, [pc, #24]	@ (80057a8 <_close_r+0x1c>)
 8005790:	2300      	movs	r3, #0
 8005792:	4604      	mov	r4, r0
 8005794:	4608      	mov	r0, r1
 8005796:	602b      	str	r3, [r5, #0]
 8005798:	f7fc fbad 	bl	8001ef6 <_close>
 800579c:	1c43      	adds	r3, r0, #1
 800579e:	d102      	bne.n	80057a6 <_close_r+0x1a>
 80057a0:	682b      	ldr	r3, [r5, #0]
 80057a2:	b103      	cbz	r3, 80057a6 <_close_r+0x1a>
 80057a4:	6023      	str	r3, [r4, #0]
 80057a6:	bd38      	pop	{r3, r4, r5, pc}
 80057a8:	20000354 	.word	0x20000354

080057ac <_lseek_r>:
 80057ac:	b538      	push	{r3, r4, r5, lr}
 80057ae:	4d07      	ldr	r5, [pc, #28]	@ (80057cc <_lseek_r+0x20>)
 80057b0:	4604      	mov	r4, r0
 80057b2:	4608      	mov	r0, r1
 80057b4:	4611      	mov	r1, r2
 80057b6:	2200      	movs	r2, #0
 80057b8:	602a      	str	r2, [r5, #0]
 80057ba:	461a      	mov	r2, r3
 80057bc:	f7fc fbc2 	bl	8001f44 <_lseek>
 80057c0:	1c43      	adds	r3, r0, #1
 80057c2:	d102      	bne.n	80057ca <_lseek_r+0x1e>
 80057c4:	682b      	ldr	r3, [r5, #0]
 80057c6:	b103      	cbz	r3, 80057ca <_lseek_r+0x1e>
 80057c8:	6023      	str	r3, [r4, #0]
 80057ca:	bd38      	pop	{r3, r4, r5, pc}
 80057cc:	20000354 	.word	0x20000354

080057d0 <_read_r>:
 80057d0:	b538      	push	{r3, r4, r5, lr}
 80057d2:	4d07      	ldr	r5, [pc, #28]	@ (80057f0 <_read_r+0x20>)
 80057d4:	4604      	mov	r4, r0
 80057d6:	4608      	mov	r0, r1
 80057d8:	4611      	mov	r1, r2
 80057da:	2200      	movs	r2, #0
 80057dc:	602a      	str	r2, [r5, #0]
 80057de:	461a      	mov	r2, r3
 80057e0:	f7fc fb50 	bl	8001e84 <_read>
 80057e4:	1c43      	adds	r3, r0, #1
 80057e6:	d102      	bne.n	80057ee <_read_r+0x1e>
 80057e8:	682b      	ldr	r3, [r5, #0]
 80057ea:	b103      	cbz	r3, 80057ee <_read_r+0x1e>
 80057ec:	6023      	str	r3, [r4, #0]
 80057ee:	bd38      	pop	{r3, r4, r5, pc}
 80057f0:	20000354 	.word	0x20000354

080057f4 <_write_r>:
 80057f4:	b538      	push	{r3, r4, r5, lr}
 80057f6:	4d07      	ldr	r5, [pc, #28]	@ (8005814 <_write_r+0x20>)
 80057f8:	4604      	mov	r4, r0
 80057fa:	4608      	mov	r0, r1
 80057fc:	4611      	mov	r1, r2
 80057fe:	2200      	movs	r2, #0
 8005800:	602a      	str	r2, [r5, #0]
 8005802:	461a      	mov	r2, r3
 8005804:	f7fc fb5b 	bl	8001ebe <_write>
 8005808:	1c43      	adds	r3, r0, #1
 800580a:	d102      	bne.n	8005812 <_write_r+0x1e>
 800580c:	682b      	ldr	r3, [r5, #0]
 800580e:	b103      	cbz	r3, 8005812 <_write_r+0x1e>
 8005810:	6023      	str	r3, [r4, #0]
 8005812:	bd38      	pop	{r3, r4, r5, pc}
 8005814:	20000354 	.word	0x20000354

08005818 <__errno>:
 8005818:	4b01      	ldr	r3, [pc, #4]	@ (8005820 <__errno+0x8>)
 800581a:	6818      	ldr	r0, [r3, #0]
 800581c:	4770      	bx	lr
 800581e:	bf00      	nop
 8005820:	20000024 	.word	0x20000024

08005824 <__libc_init_array>:
 8005824:	b570      	push	{r4, r5, r6, lr}
 8005826:	4d0d      	ldr	r5, [pc, #52]	@ (800585c <__libc_init_array+0x38>)
 8005828:	4c0d      	ldr	r4, [pc, #52]	@ (8005860 <__libc_init_array+0x3c>)
 800582a:	1b64      	subs	r4, r4, r5
 800582c:	10a4      	asrs	r4, r4, #2
 800582e:	2600      	movs	r6, #0
 8005830:	42a6      	cmp	r6, r4
 8005832:	d109      	bne.n	8005848 <__libc_init_array+0x24>
 8005834:	4d0b      	ldr	r5, [pc, #44]	@ (8005864 <__libc_init_array+0x40>)
 8005836:	4c0c      	ldr	r4, [pc, #48]	@ (8005868 <__libc_init_array+0x44>)
 8005838:	f000 ffee 	bl	8006818 <_init>
 800583c:	1b64      	subs	r4, r4, r5
 800583e:	10a4      	asrs	r4, r4, #2
 8005840:	2600      	movs	r6, #0
 8005842:	42a6      	cmp	r6, r4
 8005844:	d105      	bne.n	8005852 <__libc_init_array+0x2e>
 8005846:	bd70      	pop	{r4, r5, r6, pc}
 8005848:	f855 3b04 	ldr.w	r3, [r5], #4
 800584c:	4798      	blx	r3
 800584e:	3601      	adds	r6, #1
 8005850:	e7ee      	b.n	8005830 <__libc_init_array+0xc>
 8005852:	f855 3b04 	ldr.w	r3, [r5], #4
 8005856:	4798      	blx	r3
 8005858:	3601      	adds	r6, #1
 800585a:	e7f2      	b.n	8005842 <__libc_init_array+0x1e>
 800585c:	08006a00 	.word	0x08006a00
 8005860:	08006a00 	.word	0x08006a00
 8005864:	08006a00 	.word	0x08006a00
 8005868:	08006a04 	.word	0x08006a04

0800586c <__retarget_lock_init_recursive>:
 800586c:	4770      	bx	lr

0800586e <__retarget_lock_acquire_recursive>:
 800586e:	4770      	bx	lr

08005870 <__retarget_lock_release_recursive>:
 8005870:	4770      	bx	lr
	...

08005874 <__assert_func>:
 8005874:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005876:	4614      	mov	r4, r2
 8005878:	461a      	mov	r2, r3
 800587a:	4b09      	ldr	r3, [pc, #36]	@ (80058a0 <__assert_func+0x2c>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4605      	mov	r5, r0
 8005880:	68d8      	ldr	r0, [r3, #12]
 8005882:	b14c      	cbz	r4, 8005898 <__assert_func+0x24>
 8005884:	4b07      	ldr	r3, [pc, #28]	@ (80058a4 <__assert_func+0x30>)
 8005886:	9100      	str	r1, [sp, #0]
 8005888:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800588c:	4906      	ldr	r1, [pc, #24]	@ (80058a8 <__assert_func+0x34>)
 800588e:	462b      	mov	r3, r5
 8005890:	f000 fc9e 	bl	80061d0 <fiprintf>
 8005894:	f000 fce6 	bl	8006264 <abort>
 8005898:	4b04      	ldr	r3, [pc, #16]	@ (80058ac <__assert_func+0x38>)
 800589a:	461c      	mov	r4, r3
 800589c:	e7f3      	b.n	8005886 <__assert_func+0x12>
 800589e:	bf00      	nop
 80058a0:	20000024 	.word	0x20000024
 80058a4:	08006987 	.word	0x08006987
 80058a8:	08006994 	.word	0x08006994
 80058ac:	080069c2 	.word	0x080069c2

080058b0 <_free_r>:
 80058b0:	b538      	push	{r3, r4, r5, lr}
 80058b2:	4605      	mov	r5, r0
 80058b4:	2900      	cmp	r1, #0
 80058b6:	d041      	beq.n	800593c <_free_r+0x8c>
 80058b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058bc:	1f0c      	subs	r4, r1, #4
 80058be:	2b00      	cmp	r3, #0
 80058c0:	bfb8      	it	lt
 80058c2:	18e4      	addlt	r4, r4, r3
 80058c4:	f000 f8e8 	bl	8005a98 <__malloc_lock>
 80058c8:	4a1d      	ldr	r2, [pc, #116]	@ (8005940 <_free_r+0x90>)
 80058ca:	6813      	ldr	r3, [r2, #0]
 80058cc:	b933      	cbnz	r3, 80058dc <_free_r+0x2c>
 80058ce:	6063      	str	r3, [r4, #4]
 80058d0:	6014      	str	r4, [r2, #0]
 80058d2:	4628      	mov	r0, r5
 80058d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058d8:	f000 b8e4 	b.w	8005aa4 <__malloc_unlock>
 80058dc:	42a3      	cmp	r3, r4
 80058de:	d908      	bls.n	80058f2 <_free_r+0x42>
 80058e0:	6820      	ldr	r0, [r4, #0]
 80058e2:	1821      	adds	r1, r4, r0
 80058e4:	428b      	cmp	r3, r1
 80058e6:	bf01      	itttt	eq
 80058e8:	6819      	ldreq	r1, [r3, #0]
 80058ea:	685b      	ldreq	r3, [r3, #4]
 80058ec:	1809      	addeq	r1, r1, r0
 80058ee:	6021      	streq	r1, [r4, #0]
 80058f0:	e7ed      	b.n	80058ce <_free_r+0x1e>
 80058f2:	461a      	mov	r2, r3
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	b10b      	cbz	r3, 80058fc <_free_r+0x4c>
 80058f8:	42a3      	cmp	r3, r4
 80058fa:	d9fa      	bls.n	80058f2 <_free_r+0x42>
 80058fc:	6811      	ldr	r1, [r2, #0]
 80058fe:	1850      	adds	r0, r2, r1
 8005900:	42a0      	cmp	r0, r4
 8005902:	d10b      	bne.n	800591c <_free_r+0x6c>
 8005904:	6820      	ldr	r0, [r4, #0]
 8005906:	4401      	add	r1, r0
 8005908:	1850      	adds	r0, r2, r1
 800590a:	4283      	cmp	r3, r0
 800590c:	6011      	str	r1, [r2, #0]
 800590e:	d1e0      	bne.n	80058d2 <_free_r+0x22>
 8005910:	6818      	ldr	r0, [r3, #0]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	6053      	str	r3, [r2, #4]
 8005916:	4408      	add	r0, r1
 8005918:	6010      	str	r0, [r2, #0]
 800591a:	e7da      	b.n	80058d2 <_free_r+0x22>
 800591c:	d902      	bls.n	8005924 <_free_r+0x74>
 800591e:	230c      	movs	r3, #12
 8005920:	602b      	str	r3, [r5, #0]
 8005922:	e7d6      	b.n	80058d2 <_free_r+0x22>
 8005924:	6820      	ldr	r0, [r4, #0]
 8005926:	1821      	adds	r1, r4, r0
 8005928:	428b      	cmp	r3, r1
 800592a:	bf04      	itt	eq
 800592c:	6819      	ldreq	r1, [r3, #0]
 800592e:	685b      	ldreq	r3, [r3, #4]
 8005930:	6063      	str	r3, [r4, #4]
 8005932:	bf04      	itt	eq
 8005934:	1809      	addeq	r1, r1, r0
 8005936:	6021      	streq	r1, [r4, #0]
 8005938:	6054      	str	r4, [r2, #4]
 800593a:	e7ca      	b.n	80058d2 <_free_r+0x22>
 800593c:	bd38      	pop	{r3, r4, r5, pc}
 800593e:	bf00      	nop
 8005940:	20000360 	.word	0x20000360

08005944 <malloc>:
 8005944:	4b02      	ldr	r3, [pc, #8]	@ (8005950 <malloc+0xc>)
 8005946:	4601      	mov	r1, r0
 8005948:	6818      	ldr	r0, [r3, #0]
 800594a:	f000 b825 	b.w	8005998 <_malloc_r>
 800594e:	bf00      	nop
 8005950:	20000024 	.word	0x20000024

08005954 <sbrk_aligned>:
 8005954:	b570      	push	{r4, r5, r6, lr}
 8005956:	4e0f      	ldr	r6, [pc, #60]	@ (8005994 <sbrk_aligned+0x40>)
 8005958:	460c      	mov	r4, r1
 800595a:	6831      	ldr	r1, [r6, #0]
 800595c:	4605      	mov	r5, r0
 800595e:	b911      	cbnz	r1, 8005966 <sbrk_aligned+0x12>
 8005960:	f000 fc62 	bl	8006228 <_sbrk_r>
 8005964:	6030      	str	r0, [r6, #0]
 8005966:	4621      	mov	r1, r4
 8005968:	4628      	mov	r0, r5
 800596a:	f000 fc5d 	bl	8006228 <_sbrk_r>
 800596e:	1c43      	adds	r3, r0, #1
 8005970:	d103      	bne.n	800597a <sbrk_aligned+0x26>
 8005972:	f04f 34ff 	mov.w	r4, #4294967295
 8005976:	4620      	mov	r0, r4
 8005978:	bd70      	pop	{r4, r5, r6, pc}
 800597a:	1cc4      	adds	r4, r0, #3
 800597c:	f024 0403 	bic.w	r4, r4, #3
 8005980:	42a0      	cmp	r0, r4
 8005982:	d0f8      	beq.n	8005976 <sbrk_aligned+0x22>
 8005984:	1a21      	subs	r1, r4, r0
 8005986:	4628      	mov	r0, r5
 8005988:	f000 fc4e 	bl	8006228 <_sbrk_r>
 800598c:	3001      	adds	r0, #1
 800598e:	d1f2      	bne.n	8005976 <sbrk_aligned+0x22>
 8005990:	e7ef      	b.n	8005972 <sbrk_aligned+0x1e>
 8005992:	bf00      	nop
 8005994:	2000035c 	.word	0x2000035c

08005998 <_malloc_r>:
 8005998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800599c:	1ccd      	adds	r5, r1, #3
 800599e:	f025 0503 	bic.w	r5, r5, #3
 80059a2:	3508      	adds	r5, #8
 80059a4:	2d0c      	cmp	r5, #12
 80059a6:	bf38      	it	cc
 80059a8:	250c      	movcc	r5, #12
 80059aa:	2d00      	cmp	r5, #0
 80059ac:	4606      	mov	r6, r0
 80059ae:	db01      	blt.n	80059b4 <_malloc_r+0x1c>
 80059b0:	42a9      	cmp	r1, r5
 80059b2:	d904      	bls.n	80059be <_malloc_r+0x26>
 80059b4:	230c      	movs	r3, #12
 80059b6:	6033      	str	r3, [r6, #0]
 80059b8:	2000      	movs	r0, #0
 80059ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005a94 <_malloc_r+0xfc>
 80059c2:	f000 f869 	bl	8005a98 <__malloc_lock>
 80059c6:	f8d8 3000 	ldr.w	r3, [r8]
 80059ca:	461c      	mov	r4, r3
 80059cc:	bb44      	cbnz	r4, 8005a20 <_malloc_r+0x88>
 80059ce:	4629      	mov	r1, r5
 80059d0:	4630      	mov	r0, r6
 80059d2:	f7ff ffbf 	bl	8005954 <sbrk_aligned>
 80059d6:	1c43      	adds	r3, r0, #1
 80059d8:	4604      	mov	r4, r0
 80059da:	d158      	bne.n	8005a8e <_malloc_r+0xf6>
 80059dc:	f8d8 4000 	ldr.w	r4, [r8]
 80059e0:	4627      	mov	r7, r4
 80059e2:	2f00      	cmp	r7, #0
 80059e4:	d143      	bne.n	8005a6e <_malloc_r+0xd6>
 80059e6:	2c00      	cmp	r4, #0
 80059e8:	d04b      	beq.n	8005a82 <_malloc_r+0xea>
 80059ea:	6823      	ldr	r3, [r4, #0]
 80059ec:	4639      	mov	r1, r7
 80059ee:	4630      	mov	r0, r6
 80059f0:	eb04 0903 	add.w	r9, r4, r3
 80059f4:	f000 fc18 	bl	8006228 <_sbrk_r>
 80059f8:	4581      	cmp	r9, r0
 80059fa:	d142      	bne.n	8005a82 <_malloc_r+0xea>
 80059fc:	6821      	ldr	r1, [r4, #0]
 80059fe:	1a6d      	subs	r5, r5, r1
 8005a00:	4629      	mov	r1, r5
 8005a02:	4630      	mov	r0, r6
 8005a04:	f7ff ffa6 	bl	8005954 <sbrk_aligned>
 8005a08:	3001      	adds	r0, #1
 8005a0a:	d03a      	beq.n	8005a82 <_malloc_r+0xea>
 8005a0c:	6823      	ldr	r3, [r4, #0]
 8005a0e:	442b      	add	r3, r5
 8005a10:	6023      	str	r3, [r4, #0]
 8005a12:	f8d8 3000 	ldr.w	r3, [r8]
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	bb62      	cbnz	r2, 8005a74 <_malloc_r+0xdc>
 8005a1a:	f8c8 7000 	str.w	r7, [r8]
 8005a1e:	e00f      	b.n	8005a40 <_malloc_r+0xa8>
 8005a20:	6822      	ldr	r2, [r4, #0]
 8005a22:	1b52      	subs	r2, r2, r5
 8005a24:	d420      	bmi.n	8005a68 <_malloc_r+0xd0>
 8005a26:	2a0b      	cmp	r2, #11
 8005a28:	d917      	bls.n	8005a5a <_malloc_r+0xc2>
 8005a2a:	1961      	adds	r1, r4, r5
 8005a2c:	42a3      	cmp	r3, r4
 8005a2e:	6025      	str	r5, [r4, #0]
 8005a30:	bf18      	it	ne
 8005a32:	6059      	strne	r1, [r3, #4]
 8005a34:	6863      	ldr	r3, [r4, #4]
 8005a36:	bf08      	it	eq
 8005a38:	f8c8 1000 	streq.w	r1, [r8]
 8005a3c:	5162      	str	r2, [r4, r5]
 8005a3e:	604b      	str	r3, [r1, #4]
 8005a40:	4630      	mov	r0, r6
 8005a42:	f000 f82f 	bl	8005aa4 <__malloc_unlock>
 8005a46:	f104 000b 	add.w	r0, r4, #11
 8005a4a:	1d23      	adds	r3, r4, #4
 8005a4c:	f020 0007 	bic.w	r0, r0, #7
 8005a50:	1ac2      	subs	r2, r0, r3
 8005a52:	bf1c      	itt	ne
 8005a54:	1a1b      	subne	r3, r3, r0
 8005a56:	50a3      	strne	r3, [r4, r2]
 8005a58:	e7af      	b.n	80059ba <_malloc_r+0x22>
 8005a5a:	6862      	ldr	r2, [r4, #4]
 8005a5c:	42a3      	cmp	r3, r4
 8005a5e:	bf0c      	ite	eq
 8005a60:	f8c8 2000 	streq.w	r2, [r8]
 8005a64:	605a      	strne	r2, [r3, #4]
 8005a66:	e7eb      	b.n	8005a40 <_malloc_r+0xa8>
 8005a68:	4623      	mov	r3, r4
 8005a6a:	6864      	ldr	r4, [r4, #4]
 8005a6c:	e7ae      	b.n	80059cc <_malloc_r+0x34>
 8005a6e:	463c      	mov	r4, r7
 8005a70:	687f      	ldr	r7, [r7, #4]
 8005a72:	e7b6      	b.n	80059e2 <_malloc_r+0x4a>
 8005a74:	461a      	mov	r2, r3
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	42a3      	cmp	r3, r4
 8005a7a:	d1fb      	bne.n	8005a74 <_malloc_r+0xdc>
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	6053      	str	r3, [r2, #4]
 8005a80:	e7de      	b.n	8005a40 <_malloc_r+0xa8>
 8005a82:	230c      	movs	r3, #12
 8005a84:	6033      	str	r3, [r6, #0]
 8005a86:	4630      	mov	r0, r6
 8005a88:	f000 f80c 	bl	8005aa4 <__malloc_unlock>
 8005a8c:	e794      	b.n	80059b8 <_malloc_r+0x20>
 8005a8e:	6005      	str	r5, [r0, #0]
 8005a90:	e7d6      	b.n	8005a40 <_malloc_r+0xa8>
 8005a92:	bf00      	nop
 8005a94:	20000360 	.word	0x20000360

08005a98 <__malloc_lock>:
 8005a98:	4801      	ldr	r0, [pc, #4]	@ (8005aa0 <__malloc_lock+0x8>)
 8005a9a:	f7ff bee8 	b.w	800586e <__retarget_lock_acquire_recursive>
 8005a9e:	bf00      	nop
 8005aa0:	20000358 	.word	0x20000358

08005aa4 <__malloc_unlock>:
 8005aa4:	4801      	ldr	r0, [pc, #4]	@ (8005aac <__malloc_unlock+0x8>)
 8005aa6:	f7ff bee3 	b.w	8005870 <__retarget_lock_release_recursive>
 8005aaa:	bf00      	nop
 8005aac:	20000358 	.word	0x20000358

08005ab0 <__ssputs_r>:
 8005ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ab4:	688e      	ldr	r6, [r1, #8]
 8005ab6:	461f      	mov	r7, r3
 8005ab8:	42be      	cmp	r6, r7
 8005aba:	680b      	ldr	r3, [r1, #0]
 8005abc:	4682      	mov	sl, r0
 8005abe:	460c      	mov	r4, r1
 8005ac0:	4690      	mov	r8, r2
 8005ac2:	d82d      	bhi.n	8005b20 <__ssputs_r+0x70>
 8005ac4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005ac8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005acc:	d026      	beq.n	8005b1c <__ssputs_r+0x6c>
 8005ace:	6965      	ldr	r5, [r4, #20]
 8005ad0:	6909      	ldr	r1, [r1, #16]
 8005ad2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005ad6:	eba3 0901 	sub.w	r9, r3, r1
 8005ada:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005ade:	1c7b      	adds	r3, r7, #1
 8005ae0:	444b      	add	r3, r9
 8005ae2:	106d      	asrs	r5, r5, #1
 8005ae4:	429d      	cmp	r5, r3
 8005ae6:	bf38      	it	cc
 8005ae8:	461d      	movcc	r5, r3
 8005aea:	0553      	lsls	r3, r2, #21
 8005aec:	d527      	bpl.n	8005b3e <__ssputs_r+0x8e>
 8005aee:	4629      	mov	r1, r5
 8005af0:	f7ff ff52 	bl	8005998 <_malloc_r>
 8005af4:	4606      	mov	r6, r0
 8005af6:	b360      	cbz	r0, 8005b52 <__ssputs_r+0xa2>
 8005af8:	6921      	ldr	r1, [r4, #16]
 8005afa:	464a      	mov	r2, r9
 8005afc:	f000 fba4 	bl	8006248 <memcpy>
 8005b00:	89a3      	ldrh	r3, [r4, #12]
 8005b02:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005b06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b0a:	81a3      	strh	r3, [r4, #12]
 8005b0c:	6126      	str	r6, [r4, #16]
 8005b0e:	6165      	str	r5, [r4, #20]
 8005b10:	444e      	add	r6, r9
 8005b12:	eba5 0509 	sub.w	r5, r5, r9
 8005b16:	6026      	str	r6, [r4, #0]
 8005b18:	60a5      	str	r5, [r4, #8]
 8005b1a:	463e      	mov	r6, r7
 8005b1c:	42be      	cmp	r6, r7
 8005b1e:	d900      	bls.n	8005b22 <__ssputs_r+0x72>
 8005b20:	463e      	mov	r6, r7
 8005b22:	6820      	ldr	r0, [r4, #0]
 8005b24:	4632      	mov	r2, r6
 8005b26:	4641      	mov	r1, r8
 8005b28:	f000 fb64 	bl	80061f4 <memmove>
 8005b2c:	68a3      	ldr	r3, [r4, #8]
 8005b2e:	1b9b      	subs	r3, r3, r6
 8005b30:	60a3      	str	r3, [r4, #8]
 8005b32:	6823      	ldr	r3, [r4, #0]
 8005b34:	4433      	add	r3, r6
 8005b36:	6023      	str	r3, [r4, #0]
 8005b38:	2000      	movs	r0, #0
 8005b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b3e:	462a      	mov	r2, r5
 8005b40:	f000 fb97 	bl	8006272 <_realloc_r>
 8005b44:	4606      	mov	r6, r0
 8005b46:	2800      	cmp	r0, #0
 8005b48:	d1e0      	bne.n	8005b0c <__ssputs_r+0x5c>
 8005b4a:	6921      	ldr	r1, [r4, #16]
 8005b4c:	4650      	mov	r0, sl
 8005b4e:	f7ff feaf 	bl	80058b0 <_free_r>
 8005b52:	230c      	movs	r3, #12
 8005b54:	f8ca 3000 	str.w	r3, [sl]
 8005b58:	89a3      	ldrh	r3, [r4, #12]
 8005b5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b5e:	81a3      	strh	r3, [r4, #12]
 8005b60:	f04f 30ff 	mov.w	r0, #4294967295
 8005b64:	e7e9      	b.n	8005b3a <__ssputs_r+0x8a>
	...

08005b68 <_svfiprintf_r>:
 8005b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b6c:	4698      	mov	r8, r3
 8005b6e:	898b      	ldrh	r3, [r1, #12]
 8005b70:	061b      	lsls	r3, r3, #24
 8005b72:	b09d      	sub	sp, #116	@ 0x74
 8005b74:	4607      	mov	r7, r0
 8005b76:	460d      	mov	r5, r1
 8005b78:	4614      	mov	r4, r2
 8005b7a:	d510      	bpl.n	8005b9e <_svfiprintf_r+0x36>
 8005b7c:	690b      	ldr	r3, [r1, #16]
 8005b7e:	b973      	cbnz	r3, 8005b9e <_svfiprintf_r+0x36>
 8005b80:	2140      	movs	r1, #64	@ 0x40
 8005b82:	f7ff ff09 	bl	8005998 <_malloc_r>
 8005b86:	6028      	str	r0, [r5, #0]
 8005b88:	6128      	str	r0, [r5, #16]
 8005b8a:	b930      	cbnz	r0, 8005b9a <_svfiprintf_r+0x32>
 8005b8c:	230c      	movs	r3, #12
 8005b8e:	603b      	str	r3, [r7, #0]
 8005b90:	f04f 30ff 	mov.w	r0, #4294967295
 8005b94:	b01d      	add	sp, #116	@ 0x74
 8005b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b9a:	2340      	movs	r3, #64	@ 0x40
 8005b9c:	616b      	str	r3, [r5, #20]
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ba2:	2320      	movs	r3, #32
 8005ba4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005ba8:	f8cd 800c 	str.w	r8, [sp, #12]
 8005bac:	2330      	movs	r3, #48	@ 0x30
 8005bae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005d4c <_svfiprintf_r+0x1e4>
 8005bb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005bb6:	f04f 0901 	mov.w	r9, #1
 8005bba:	4623      	mov	r3, r4
 8005bbc:	469a      	mov	sl, r3
 8005bbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bc2:	b10a      	cbz	r2, 8005bc8 <_svfiprintf_r+0x60>
 8005bc4:	2a25      	cmp	r2, #37	@ 0x25
 8005bc6:	d1f9      	bne.n	8005bbc <_svfiprintf_r+0x54>
 8005bc8:	ebba 0b04 	subs.w	fp, sl, r4
 8005bcc:	d00b      	beq.n	8005be6 <_svfiprintf_r+0x7e>
 8005bce:	465b      	mov	r3, fp
 8005bd0:	4622      	mov	r2, r4
 8005bd2:	4629      	mov	r1, r5
 8005bd4:	4638      	mov	r0, r7
 8005bd6:	f7ff ff6b 	bl	8005ab0 <__ssputs_r>
 8005bda:	3001      	adds	r0, #1
 8005bdc:	f000 80a7 	beq.w	8005d2e <_svfiprintf_r+0x1c6>
 8005be0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005be2:	445a      	add	r2, fp
 8005be4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005be6:	f89a 3000 	ldrb.w	r3, [sl]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	f000 809f 	beq.w	8005d2e <_svfiprintf_r+0x1c6>
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	f04f 32ff 	mov.w	r2, #4294967295
 8005bf6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bfa:	f10a 0a01 	add.w	sl, sl, #1
 8005bfe:	9304      	str	r3, [sp, #16]
 8005c00:	9307      	str	r3, [sp, #28]
 8005c02:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005c06:	931a      	str	r3, [sp, #104]	@ 0x68
 8005c08:	4654      	mov	r4, sl
 8005c0a:	2205      	movs	r2, #5
 8005c0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c10:	484e      	ldr	r0, [pc, #312]	@ (8005d4c <_svfiprintf_r+0x1e4>)
 8005c12:	f7fa fae5 	bl	80001e0 <memchr>
 8005c16:	9a04      	ldr	r2, [sp, #16]
 8005c18:	b9d8      	cbnz	r0, 8005c52 <_svfiprintf_r+0xea>
 8005c1a:	06d0      	lsls	r0, r2, #27
 8005c1c:	bf44      	itt	mi
 8005c1e:	2320      	movmi	r3, #32
 8005c20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c24:	0711      	lsls	r1, r2, #28
 8005c26:	bf44      	itt	mi
 8005c28:	232b      	movmi	r3, #43	@ 0x2b
 8005c2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c2e:	f89a 3000 	ldrb.w	r3, [sl]
 8005c32:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c34:	d015      	beq.n	8005c62 <_svfiprintf_r+0xfa>
 8005c36:	9a07      	ldr	r2, [sp, #28]
 8005c38:	4654      	mov	r4, sl
 8005c3a:	2000      	movs	r0, #0
 8005c3c:	f04f 0c0a 	mov.w	ip, #10
 8005c40:	4621      	mov	r1, r4
 8005c42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c46:	3b30      	subs	r3, #48	@ 0x30
 8005c48:	2b09      	cmp	r3, #9
 8005c4a:	d94b      	bls.n	8005ce4 <_svfiprintf_r+0x17c>
 8005c4c:	b1b0      	cbz	r0, 8005c7c <_svfiprintf_r+0x114>
 8005c4e:	9207      	str	r2, [sp, #28]
 8005c50:	e014      	b.n	8005c7c <_svfiprintf_r+0x114>
 8005c52:	eba0 0308 	sub.w	r3, r0, r8
 8005c56:	fa09 f303 	lsl.w	r3, r9, r3
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	9304      	str	r3, [sp, #16]
 8005c5e:	46a2      	mov	sl, r4
 8005c60:	e7d2      	b.n	8005c08 <_svfiprintf_r+0xa0>
 8005c62:	9b03      	ldr	r3, [sp, #12]
 8005c64:	1d19      	adds	r1, r3, #4
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	9103      	str	r1, [sp, #12]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	bfbb      	ittet	lt
 8005c6e:	425b      	neglt	r3, r3
 8005c70:	f042 0202 	orrlt.w	r2, r2, #2
 8005c74:	9307      	strge	r3, [sp, #28]
 8005c76:	9307      	strlt	r3, [sp, #28]
 8005c78:	bfb8      	it	lt
 8005c7a:	9204      	strlt	r2, [sp, #16]
 8005c7c:	7823      	ldrb	r3, [r4, #0]
 8005c7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c80:	d10a      	bne.n	8005c98 <_svfiprintf_r+0x130>
 8005c82:	7863      	ldrb	r3, [r4, #1]
 8005c84:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c86:	d132      	bne.n	8005cee <_svfiprintf_r+0x186>
 8005c88:	9b03      	ldr	r3, [sp, #12]
 8005c8a:	1d1a      	adds	r2, r3, #4
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	9203      	str	r2, [sp, #12]
 8005c90:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c94:	3402      	adds	r4, #2
 8005c96:	9305      	str	r3, [sp, #20]
 8005c98:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005d5c <_svfiprintf_r+0x1f4>
 8005c9c:	7821      	ldrb	r1, [r4, #0]
 8005c9e:	2203      	movs	r2, #3
 8005ca0:	4650      	mov	r0, sl
 8005ca2:	f7fa fa9d 	bl	80001e0 <memchr>
 8005ca6:	b138      	cbz	r0, 8005cb8 <_svfiprintf_r+0x150>
 8005ca8:	9b04      	ldr	r3, [sp, #16]
 8005caa:	eba0 000a 	sub.w	r0, r0, sl
 8005cae:	2240      	movs	r2, #64	@ 0x40
 8005cb0:	4082      	lsls	r2, r0
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	3401      	adds	r4, #1
 8005cb6:	9304      	str	r3, [sp, #16]
 8005cb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cbc:	4824      	ldr	r0, [pc, #144]	@ (8005d50 <_svfiprintf_r+0x1e8>)
 8005cbe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005cc2:	2206      	movs	r2, #6
 8005cc4:	f7fa fa8c 	bl	80001e0 <memchr>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	d036      	beq.n	8005d3a <_svfiprintf_r+0x1d2>
 8005ccc:	4b21      	ldr	r3, [pc, #132]	@ (8005d54 <_svfiprintf_r+0x1ec>)
 8005cce:	bb1b      	cbnz	r3, 8005d18 <_svfiprintf_r+0x1b0>
 8005cd0:	9b03      	ldr	r3, [sp, #12]
 8005cd2:	3307      	adds	r3, #7
 8005cd4:	f023 0307 	bic.w	r3, r3, #7
 8005cd8:	3308      	adds	r3, #8
 8005cda:	9303      	str	r3, [sp, #12]
 8005cdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cde:	4433      	add	r3, r6
 8005ce0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ce2:	e76a      	b.n	8005bba <_svfiprintf_r+0x52>
 8005ce4:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ce8:	460c      	mov	r4, r1
 8005cea:	2001      	movs	r0, #1
 8005cec:	e7a8      	b.n	8005c40 <_svfiprintf_r+0xd8>
 8005cee:	2300      	movs	r3, #0
 8005cf0:	3401      	adds	r4, #1
 8005cf2:	9305      	str	r3, [sp, #20]
 8005cf4:	4619      	mov	r1, r3
 8005cf6:	f04f 0c0a 	mov.w	ip, #10
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d00:	3a30      	subs	r2, #48	@ 0x30
 8005d02:	2a09      	cmp	r2, #9
 8005d04:	d903      	bls.n	8005d0e <_svfiprintf_r+0x1a6>
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d0c6      	beq.n	8005c98 <_svfiprintf_r+0x130>
 8005d0a:	9105      	str	r1, [sp, #20]
 8005d0c:	e7c4      	b.n	8005c98 <_svfiprintf_r+0x130>
 8005d0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d12:	4604      	mov	r4, r0
 8005d14:	2301      	movs	r3, #1
 8005d16:	e7f0      	b.n	8005cfa <_svfiprintf_r+0x192>
 8005d18:	ab03      	add	r3, sp, #12
 8005d1a:	9300      	str	r3, [sp, #0]
 8005d1c:	462a      	mov	r2, r5
 8005d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8005d58 <_svfiprintf_r+0x1f0>)
 8005d20:	a904      	add	r1, sp, #16
 8005d22:	4638      	mov	r0, r7
 8005d24:	f3af 8000 	nop.w
 8005d28:	1c42      	adds	r2, r0, #1
 8005d2a:	4606      	mov	r6, r0
 8005d2c:	d1d6      	bne.n	8005cdc <_svfiprintf_r+0x174>
 8005d2e:	89ab      	ldrh	r3, [r5, #12]
 8005d30:	065b      	lsls	r3, r3, #25
 8005d32:	f53f af2d 	bmi.w	8005b90 <_svfiprintf_r+0x28>
 8005d36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d38:	e72c      	b.n	8005b94 <_svfiprintf_r+0x2c>
 8005d3a:	ab03      	add	r3, sp, #12
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	462a      	mov	r2, r5
 8005d40:	4b05      	ldr	r3, [pc, #20]	@ (8005d58 <_svfiprintf_r+0x1f0>)
 8005d42:	a904      	add	r1, sp, #16
 8005d44:	4638      	mov	r0, r7
 8005d46:	f000 f879 	bl	8005e3c <_printf_i>
 8005d4a:	e7ed      	b.n	8005d28 <_svfiprintf_r+0x1c0>
 8005d4c:	080069c3 	.word	0x080069c3
 8005d50:	080069cd 	.word	0x080069cd
 8005d54:	00000000 	.word	0x00000000
 8005d58:	08005ab1 	.word	0x08005ab1
 8005d5c:	080069c9 	.word	0x080069c9

08005d60 <_printf_common>:
 8005d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d64:	4616      	mov	r6, r2
 8005d66:	4698      	mov	r8, r3
 8005d68:	688a      	ldr	r2, [r1, #8]
 8005d6a:	690b      	ldr	r3, [r1, #16]
 8005d6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d70:	4293      	cmp	r3, r2
 8005d72:	bfb8      	it	lt
 8005d74:	4613      	movlt	r3, r2
 8005d76:	6033      	str	r3, [r6, #0]
 8005d78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d7c:	4607      	mov	r7, r0
 8005d7e:	460c      	mov	r4, r1
 8005d80:	b10a      	cbz	r2, 8005d86 <_printf_common+0x26>
 8005d82:	3301      	adds	r3, #1
 8005d84:	6033      	str	r3, [r6, #0]
 8005d86:	6823      	ldr	r3, [r4, #0]
 8005d88:	0699      	lsls	r1, r3, #26
 8005d8a:	bf42      	ittt	mi
 8005d8c:	6833      	ldrmi	r3, [r6, #0]
 8005d8e:	3302      	addmi	r3, #2
 8005d90:	6033      	strmi	r3, [r6, #0]
 8005d92:	6825      	ldr	r5, [r4, #0]
 8005d94:	f015 0506 	ands.w	r5, r5, #6
 8005d98:	d106      	bne.n	8005da8 <_printf_common+0x48>
 8005d9a:	f104 0a19 	add.w	sl, r4, #25
 8005d9e:	68e3      	ldr	r3, [r4, #12]
 8005da0:	6832      	ldr	r2, [r6, #0]
 8005da2:	1a9b      	subs	r3, r3, r2
 8005da4:	42ab      	cmp	r3, r5
 8005da6:	dc26      	bgt.n	8005df6 <_printf_common+0x96>
 8005da8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005dac:	6822      	ldr	r2, [r4, #0]
 8005dae:	3b00      	subs	r3, #0
 8005db0:	bf18      	it	ne
 8005db2:	2301      	movne	r3, #1
 8005db4:	0692      	lsls	r2, r2, #26
 8005db6:	d42b      	bmi.n	8005e10 <_printf_common+0xb0>
 8005db8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005dbc:	4641      	mov	r1, r8
 8005dbe:	4638      	mov	r0, r7
 8005dc0:	47c8      	blx	r9
 8005dc2:	3001      	adds	r0, #1
 8005dc4:	d01e      	beq.n	8005e04 <_printf_common+0xa4>
 8005dc6:	6823      	ldr	r3, [r4, #0]
 8005dc8:	6922      	ldr	r2, [r4, #16]
 8005dca:	f003 0306 	and.w	r3, r3, #6
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	bf02      	ittt	eq
 8005dd2:	68e5      	ldreq	r5, [r4, #12]
 8005dd4:	6833      	ldreq	r3, [r6, #0]
 8005dd6:	1aed      	subeq	r5, r5, r3
 8005dd8:	68a3      	ldr	r3, [r4, #8]
 8005dda:	bf0c      	ite	eq
 8005ddc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005de0:	2500      	movne	r5, #0
 8005de2:	4293      	cmp	r3, r2
 8005de4:	bfc4      	itt	gt
 8005de6:	1a9b      	subgt	r3, r3, r2
 8005de8:	18ed      	addgt	r5, r5, r3
 8005dea:	2600      	movs	r6, #0
 8005dec:	341a      	adds	r4, #26
 8005dee:	42b5      	cmp	r5, r6
 8005df0:	d11a      	bne.n	8005e28 <_printf_common+0xc8>
 8005df2:	2000      	movs	r0, #0
 8005df4:	e008      	b.n	8005e08 <_printf_common+0xa8>
 8005df6:	2301      	movs	r3, #1
 8005df8:	4652      	mov	r2, sl
 8005dfa:	4641      	mov	r1, r8
 8005dfc:	4638      	mov	r0, r7
 8005dfe:	47c8      	blx	r9
 8005e00:	3001      	adds	r0, #1
 8005e02:	d103      	bne.n	8005e0c <_printf_common+0xac>
 8005e04:	f04f 30ff 	mov.w	r0, #4294967295
 8005e08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e0c:	3501      	adds	r5, #1
 8005e0e:	e7c6      	b.n	8005d9e <_printf_common+0x3e>
 8005e10:	18e1      	adds	r1, r4, r3
 8005e12:	1c5a      	adds	r2, r3, #1
 8005e14:	2030      	movs	r0, #48	@ 0x30
 8005e16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e1a:	4422      	add	r2, r4
 8005e1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e24:	3302      	adds	r3, #2
 8005e26:	e7c7      	b.n	8005db8 <_printf_common+0x58>
 8005e28:	2301      	movs	r3, #1
 8005e2a:	4622      	mov	r2, r4
 8005e2c:	4641      	mov	r1, r8
 8005e2e:	4638      	mov	r0, r7
 8005e30:	47c8      	blx	r9
 8005e32:	3001      	adds	r0, #1
 8005e34:	d0e6      	beq.n	8005e04 <_printf_common+0xa4>
 8005e36:	3601      	adds	r6, #1
 8005e38:	e7d9      	b.n	8005dee <_printf_common+0x8e>
	...

08005e3c <_printf_i>:
 8005e3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e40:	7e0f      	ldrb	r7, [r1, #24]
 8005e42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e44:	2f78      	cmp	r7, #120	@ 0x78
 8005e46:	4691      	mov	r9, r2
 8005e48:	4680      	mov	r8, r0
 8005e4a:	460c      	mov	r4, r1
 8005e4c:	469a      	mov	sl, r3
 8005e4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e52:	d807      	bhi.n	8005e64 <_printf_i+0x28>
 8005e54:	2f62      	cmp	r7, #98	@ 0x62
 8005e56:	d80a      	bhi.n	8005e6e <_printf_i+0x32>
 8005e58:	2f00      	cmp	r7, #0
 8005e5a:	f000 80d1 	beq.w	8006000 <_printf_i+0x1c4>
 8005e5e:	2f58      	cmp	r7, #88	@ 0x58
 8005e60:	f000 80b8 	beq.w	8005fd4 <_printf_i+0x198>
 8005e64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e6c:	e03a      	b.n	8005ee4 <_printf_i+0xa8>
 8005e6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e72:	2b15      	cmp	r3, #21
 8005e74:	d8f6      	bhi.n	8005e64 <_printf_i+0x28>
 8005e76:	a101      	add	r1, pc, #4	@ (adr r1, 8005e7c <_printf_i+0x40>)
 8005e78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e7c:	08005ed5 	.word	0x08005ed5
 8005e80:	08005ee9 	.word	0x08005ee9
 8005e84:	08005e65 	.word	0x08005e65
 8005e88:	08005e65 	.word	0x08005e65
 8005e8c:	08005e65 	.word	0x08005e65
 8005e90:	08005e65 	.word	0x08005e65
 8005e94:	08005ee9 	.word	0x08005ee9
 8005e98:	08005e65 	.word	0x08005e65
 8005e9c:	08005e65 	.word	0x08005e65
 8005ea0:	08005e65 	.word	0x08005e65
 8005ea4:	08005e65 	.word	0x08005e65
 8005ea8:	08005fe7 	.word	0x08005fe7
 8005eac:	08005f13 	.word	0x08005f13
 8005eb0:	08005fa1 	.word	0x08005fa1
 8005eb4:	08005e65 	.word	0x08005e65
 8005eb8:	08005e65 	.word	0x08005e65
 8005ebc:	08006009 	.word	0x08006009
 8005ec0:	08005e65 	.word	0x08005e65
 8005ec4:	08005f13 	.word	0x08005f13
 8005ec8:	08005e65 	.word	0x08005e65
 8005ecc:	08005e65 	.word	0x08005e65
 8005ed0:	08005fa9 	.word	0x08005fa9
 8005ed4:	6833      	ldr	r3, [r6, #0]
 8005ed6:	1d1a      	adds	r2, r3, #4
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	6032      	str	r2, [r6, #0]
 8005edc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ee0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e09c      	b.n	8006022 <_printf_i+0x1e6>
 8005ee8:	6833      	ldr	r3, [r6, #0]
 8005eea:	6820      	ldr	r0, [r4, #0]
 8005eec:	1d19      	adds	r1, r3, #4
 8005eee:	6031      	str	r1, [r6, #0]
 8005ef0:	0606      	lsls	r6, r0, #24
 8005ef2:	d501      	bpl.n	8005ef8 <_printf_i+0xbc>
 8005ef4:	681d      	ldr	r5, [r3, #0]
 8005ef6:	e003      	b.n	8005f00 <_printf_i+0xc4>
 8005ef8:	0645      	lsls	r5, r0, #25
 8005efa:	d5fb      	bpl.n	8005ef4 <_printf_i+0xb8>
 8005efc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f00:	2d00      	cmp	r5, #0
 8005f02:	da03      	bge.n	8005f0c <_printf_i+0xd0>
 8005f04:	232d      	movs	r3, #45	@ 0x2d
 8005f06:	426d      	negs	r5, r5
 8005f08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f0c:	4858      	ldr	r0, [pc, #352]	@ (8006070 <_printf_i+0x234>)
 8005f0e:	230a      	movs	r3, #10
 8005f10:	e011      	b.n	8005f36 <_printf_i+0xfa>
 8005f12:	6821      	ldr	r1, [r4, #0]
 8005f14:	6833      	ldr	r3, [r6, #0]
 8005f16:	0608      	lsls	r0, r1, #24
 8005f18:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f1c:	d402      	bmi.n	8005f24 <_printf_i+0xe8>
 8005f1e:	0649      	lsls	r1, r1, #25
 8005f20:	bf48      	it	mi
 8005f22:	b2ad      	uxthmi	r5, r5
 8005f24:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f26:	4852      	ldr	r0, [pc, #328]	@ (8006070 <_printf_i+0x234>)
 8005f28:	6033      	str	r3, [r6, #0]
 8005f2a:	bf14      	ite	ne
 8005f2c:	230a      	movne	r3, #10
 8005f2e:	2308      	moveq	r3, #8
 8005f30:	2100      	movs	r1, #0
 8005f32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f36:	6866      	ldr	r6, [r4, #4]
 8005f38:	60a6      	str	r6, [r4, #8]
 8005f3a:	2e00      	cmp	r6, #0
 8005f3c:	db05      	blt.n	8005f4a <_printf_i+0x10e>
 8005f3e:	6821      	ldr	r1, [r4, #0]
 8005f40:	432e      	orrs	r6, r5
 8005f42:	f021 0104 	bic.w	r1, r1, #4
 8005f46:	6021      	str	r1, [r4, #0]
 8005f48:	d04b      	beq.n	8005fe2 <_printf_i+0x1a6>
 8005f4a:	4616      	mov	r6, r2
 8005f4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f50:	fb03 5711 	mls	r7, r3, r1, r5
 8005f54:	5dc7      	ldrb	r7, [r0, r7]
 8005f56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f5a:	462f      	mov	r7, r5
 8005f5c:	42bb      	cmp	r3, r7
 8005f5e:	460d      	mov	r5, r1
 8005f60:	d9f4      	bls.n	8005f4c <_printf_i+0x110>
 8005f62:	2b08      	cmp	r3, #8
 8005f64:	d10b      	bne.n	8005f7e <_printf_i+0x142>
 8005f66:	6823      	ldr	r3, [r4, #0]
 8005f68:	07df      	lsls	r7, r3, #31
 8005f6a:	d508      	bpl.n	8005f7e <_printf_i+0x142>
 8005f6c:	6923      	ldr	r3, [r4, #16]
 8005f6e:	6861      	ldr	r1, [r4, #4]
 8005f70:	4299      	cmp	r1, r3
 8005f72:	bfde      	ittt	le
 8005f74:	2330      	movle	r3, #48	@ 0x30
 8005f76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f7e:	1b92      	subs	r2, r2, r6
 8005f80:	6122      	str	r2, [r4, #16]
 8005f82:	f8cd a000 	str.w	sl, [sp]
 8005f86:	464b      	mov	r3, r9
 8005f88:	aa03      	add	r2, sp, #12
 8005f8a:	4621      	mov	r1, r4
 8005f8c:	4640      	mov	r0, r8
 8005f8e:	f7ff fee7 	bl	8005d60 <_printf_common>
 8005f92:	3001      	adds	r0, #1
 8005f94:	d14a      	bne.n	800602c <_printf_i+0x1f0>
 8005f96:	f04f 30ff 	mov.w	r0, #4294967295
 8005f9a:	b004      	add	sp, #16
 8005f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fa0:	6823      	ldr	r3, [r4, #0]
 8005fa2:	f043 0320 	orr.w	r3, r3, #32
 8005fa6:	6023      	str	r3, [r4, #0]
 8005fa8:	4832      	ldr	r0, [pc, #200]	@ (8006074 <_printf_i+0x238>)
 8005faa:	2778      	movs	r7, #120	@ 0x78
 8005fac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005fb0:	6823      	ldr	r3, [r4, #0]
 8005fb2:	6831      	ldr	r1, [r6, #0]
 8005fb4:	061f      	lsls	r7, r3, #24
 8005fb6:	f851 5b04 	ldr.w	r5, [r1], #4
 8005fba:	d402      	bmi.n	8005fc2 <_printf_i+0x186>
 8005fbc:	065f      	lsls	r7, r3, #25
 8005fbe:	bf48      	it	mi
 8005fc0:	b2ad      	uxthmi	r5, r5
 8005fc2:	6031      	str	r1, [r6, #0]
 8005fc4:	07d9      	lsls	r1, r3, #31
 8005fc6:	bf44      	itt	mi
 8005fc8:	f043 0320 	orrmi.w	r3, r3, #32
 8005fcc:	6023      	strmi	r3, [r4, #0]
 8005fce:	b11d      	cbz	r5, 8005fd8 <_printf_i+0x19c>
 8005fd0:	2310      	movs	r3, #16
 8005fd2:	e7ad      	b.n	8005f30 <_printf_i+0xf4>
 8005fd4:	4826      	ldr	r0, [pc, #152]	@ (8006070 <_printf_i+0x234>)
 8005fd6:	e7e9      	b.n	8005fac <_printf_i+0x170>
 8005fd8:	6823      	ldr	r3, [r4, #0]
 8005fda:	f023 0320 	bic.w	r3, r3, #32
 8005fde:	6023      	str	r3, [r4, #0]
 8005fe0:	e7f6      	b.n	8005fd0 <_printf_i+0x194>
 8005fe2:	4616      	mov	r6, r2
 8005fe4:	e7bd      	b.n	8005f62 <_printf_i+0x126>
 8005fe6:	6833      	ldr	r3, [r6, #0]
 8005fe8:	6825      	ldr	r5, [r4, #0]
 8005fea:	6961      	ldr	r1, [r4, #20]
 8005fec:	1d18      	adds	r0, r3, #4
 8005fee:	6030      	str	r0, [r6, #0]
 8005ff0:	062e      	lsls	r6, r5, #24
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	d501      	bpl.n	8005ffa <_printf_i+0x1be>
 8005ff6:	6019      	str	r1, [r3, #0]
 8005ff8:	e002      	b.n	8006000 <_printf_i+0x1c4>
 8005ffa:	0668      	lsls	r0, r5, #25
 8005ffc:	d5fb      	bpl.n	8005ff6 <_printf_i+0x1ba>
 8005ffe:	8019      	strh	r1, [r3, #0]
 8006000:	2300      	movs	r3, #0
 8006002:	6123      	str	r3, [r4, #16]
 8006004:	4616      	mov	r6, r2
 8006006:	e7bc      	b.n	8005f82 <_printf_i+0x146>
 8006008:	6833      	ldr	r3, [r6, #0]
 800600a:	1d1a      	adds	r2, r3, #4
 800600c:	6032      	str	r2, [r6, #0]
 800600e:	681e      	ldr	r6, [r3, #0]
 8006010:	6862      	ldr	r2, [r4, #4]
 8006012:	2100      	movs	r1, #0
 8006014:	4630      	mov	r0, r6
 8006016:	f7fa f8e3 	bl	80001e0 <memchr>
 800601a:	b108      	cbz	r0, 8006020 <_printf_i+0x1e4>
 800601c:	1b80      	subs	r0, r0, r6
 800601e:	6060      	str	r0, [r4, #4]
 8006020:	6863      	ldr	r3, [r4, #4]
 8006022:	6123      	str	r3, [r4, #16]
 8006024:	2300      	movs	r3, #0
 8006026:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800602a:	e7aa      	b.n	8005f82 <_printf_i+0x146>
 800602c:	6923      	ldr	r3, [r4, #16]
 800602e:	4632      	mov	r2, r6
 8006030:	4649      	mov	r1, r9
 8006032:	4640      	mov	r0, r8
 8006034:	47d0      	blx	sl
 8006036:	3001      	adds	r0, #1
 8006038:	d0ad      	beq.n	8005f96 <_printf_i+0x15a>
 800603a:	6823      	ldr	r3, [r4, #0]
 800603c:	079b      	lsls	r3, r3, #30
 800603e:	d413      	bmi.n	8006068 <_printf_i+0x22c>
 8006040:	68e0      	ldr	r0, [r4, #12]
 8006042:	9b03      	ldr	r3, [sp, #12]
 8006044:	4298      	cmp	r0, r3
 8006046:	bfb8      	it	lt
 8006048:	4618      	movlt	r0, r3
 800604a:	e7a6      	b.n	8005f9a <_printf_i+0x15e>
 800604c:	2301      	movs	r3, #1
 800604e:	4632      	mov	r2, r6
 8006050:	4649      	mov	r1, r9
 8006052:	4640      	mov	r0, r8
 8006054:	47d0      	blx	sl
 8006056:	3001      	adds	r0, #1
 8006058:	d09d      	beq.n	8005f96 <_printf_i+0x15a>
 800605a:	3501      	adds	r5, #1
 800605c:	68e3      	ldr	r3, [r4, #12]
 800605e:	9903      	ldr	r1, [sp, #12]
 8006060:	1a5b      	subs	r3, r3, r1
 8006062:	42ab      	cmp	r3, r5
 8006064:	dcf2      	bgt.n	800604c <_printf_i+0x210>
 8006066:	e7eb      	b.n	8006040 <_printf_i+0x204>
 8006068:	2500      	movs	r5, #0
 800606a:	f104 0619 	add.w	r6, r4, #25
 800606e:	e7f5      	b.n	800605c <_printf_i+0x220>
 8006070:	080069d4 	.word	0x080069d4
 8006074:	080069e5 	.word	0x080069e5

08006078 <__sflush_r>:
 8006078:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800607c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006080:	0716      	lsls	r6, r2, #28
 8006082:	4605      	mov	r5, r0
 8006084:	460c      	mov	r4, r1
 8006086:	d454      	bmi.n	8006132 <__sflush_r+0xba>
 8006088:	684b      	ldr	r3, [r1, #4]
 800608a:	2b00      	cmp	r3, #0
 800608c:	dc02      	bgt.n	8006094 <__sflush_r+0x1c>
 800608e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006090:	2b00      	cmp	r3, #0
 8006092:	dd48      	ble.n	8006126 <__sflush_r+0xae>
 8006094:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006096:	2e00      	cmp	r6, #0
 8006098:	d045      	beq.n	8006126 <__sflush_r+0xae>
 800609a:	2300      	movs	r3, #0
 800609c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80060a0:	682f      	ldr	r7, [r5, #0]
 80060a2:	6a21      	ldr	r1, [r4, #32]
 80060a4:	602b      	str	r3, [r5, #0]
 80060a6:	d030      	beq.n	800610a <__sflush_r+0x92>
 80060a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80060aa:	89a3      	ldrh	r3, [r4, #12]
 80060ac:	0759      	lsls	r1, r3, #29
 80060ae:	d505      	bpl.n	80060bc <__sflush_r+0x44>
 80060b0:	6863      	ldr	r3, [r4, #4]
 80060b2:	1ad2      	subs	r2, r2, r3
 80060b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80060b6:	b10b      	cbz	r3, 80060bc <__sflush_r+0x44>
 80060b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80060ba:	1ad2      	subs	r2, r2, r3
 80060bc:	2300      	movs	r3, #0
 80060be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80060c0:	6a21      	ldr	r1, [r4, #32]
 80060c2:	4628      	mov	r0, r5
 80060c4:	47b0      	blx	r6
 80060c6:	1c43      	adds	r3, r0, #1
 80060c8:	89a3      	ldrh	r3, [r4, #12]
 80060ca:	d106      	bne.n	80060da <__sflush_r+0x62>
 80060cc:	6829      	ldr	r1, [r5, #0]
 80060ce:	291d      	cmp	r1, #29
 80060d0:	d82b      	bhi.n	800612a <__sflush_r+0xb2>
 80060d2:	4a2a      	ldr	r2, [pc, #168]	@ (800617c <__sflush_r+0x104>)
 80060d4:	40ca      	lsrs	r2, r1
 80060d6:	07d6      	lsls	r6, r2, #31
 80060d8:	d527      	bpl.n	800612a <__sflush_r+0xb2>
 80060da:	2200      	movs	r2, #0
 80060dc:	6062      	str	r2, [r4, #4]
 80060de:	04d9      	lsls	r1, r3, #19
 80060e0:	6922      	ldr	r2, [r4, #16]
 80060e2:	6022      	str	r2, [r4, #0]
 80060e4:	d504      	bpl.n	80060f0 <__sflush_r+0x78>
 80060e6:	1c42      	adds	r2, r0, #1
 80060e8:	d101      	bne.n	80060ee <__sflush_r+0x76>
 80060ea:	682b      	ldr	r3, [r5, #0]
 80060ec:	b903      	cbnz	r3, 80060f0 <__sflush_r+0x78>
 80060ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80060f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80060f2:	602f      	str	r7, [r5, #0]
 80060f4:	b1b9      	cbz	r1, 8006126 <__sflush_r+0xae>
 80060f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80060fa:	4299      	cmp	r1, r3
 80060fc:	d002      	beq.n	8006104 <__sflush_r+0x8c>
 80060fe:	4628      	mov	r0, r5
 8006100:	f7ff fbd6 	bl	80058b0 <_free_r>
 8006104:	2300      	movs	r3, #0
 8006106:	6363      	str	r3, [r4, #52]	@ 0x34
 8006108:	e00d      	b.n	8006126 <__sflush_r+0xae>
 800610a:	2301      	movs	r3, #1
 800610c:	4628      	mov	r0, r5
 800610e:	47b0      	blx	r6
 8006110:	4602      	mov	r2, r0
 8006112:	1c50      	adds	r0, r2, #1
 8006114:	d1c9      	bne.n	80060aa <__sflush_r+0x32>
 8006116:	682b      	ldr	r3, [r5, #0]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d0c6      	beq.n	80060aa <__sflush_r+0x32>
 800611c:	2b1d      	cmp	r3, #29
 800611e:	d001      	beq.n	8006124 <__sflush_r+0xac>
 8006120:	2b16      	cmp	r3, #22
 8006122:	d11e      	bne.n	8006162 <__sflush_r+0xea>
 8006124:	602f      	str	r7, [r5, #0]
 8006126:	2000      	movs	r0, #0
 8006128:	e022      	b.n	8006170 <__sflush_r+0xf8>
 800612a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800612e:	b21b      	sxth	r3, r3
 8006130:	e01b      	b.n	800616a <__sflush_r+0xf2>
 8006132:	690f      	ldr	r7, [r1, #16]
 8006134:	2f00      	cmp	r7, #0
 8006136:	d0f6      	beq.n	8006126 <__sflush_r+0xae>
 8006138:	0793      	lsls	r3, r2, #30
 800613a:	680e      	ldr	r6, [r1, #0]
 800613c:	bf08      	it	eq
 800613e:	694b      	ldreq	r3, [r1, #20]
 8006140:	600f      	str	r7, [r1, #0]
 8006142:	bf18      	it	ne
 8006144:	2300      	movne	r3, #0
 8006146:	eba6 0807 	sub.w	r8, r6, r7
 800614a:	608b      	str	r3, [r1, #8]
 800614c:	f1b8 0f00 	cmp.w	r8, #0
 8006150:	dde9      	ble.n	8006126 <__sflush_r+0xae>
 8006152:	6a21      	ldr	r1, [r4, #32]
 8006154:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006156:	4643      	mov	r3, r8
 8006158:	463a      	mov	r2, r7
 800615a:	4628      	mov	r0, r5
 800615c:	47b0      	blx	r6
 800615e:	2800      	cmp	r0, #0
 8006160:	dc08      	bgt.n	8006174 <__sflush_r+0xfc>
 8006162:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006166:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800616a:	81a3      	strh	r3, [r4, #12]
 800616c:	f04f 30ff 	mov.w	r0, #4294967295
 8006170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006174:	4407      	add	r7, r0
 8006176:	eba8 0800 	sub.w	r8, r8, r0
 800617a:	e7e7      	b.n	800614c <__sflush_r+0xd4>
 800617c:	20400001 	.word	0x20400001

08006180 <_fflush_r>:
 8006180:	b538      	push	{r3, r4, r5, lr}
 8006182:	690b      	ldr	r3, [r1, #16]
 8006184:	4605      	mov	r5, r0
 8006186:	460c      	mov	r4, r1
 8006188:	b913      	cbnz	r3, 8006190 <_fflush_r+0x10>
 800618a:	2500      	movs	r5, #0
 800618c:	4628      	mov	r0, r5
 800618e:	bd38      	pop	{r3, r4, r5, pc}
 8006190:	b118      	cbz	r0, 800619a <_fflush_r+0x1a>
 8006192:	6a03      	ldr	r3, [r0, #32]
 8006194:	b90b      	cbnz	r3, 800619a <_fflush_r+0x1a>
 8006196:	f7ff fa55 	bl	8005644 <__sinit>
 800619a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d0f3      	beq.n	800618a <_fflush_r+0xa>
 80061a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80061a4:	07d0      	lsls	r0, r2, #31
 80061a6:	d404      	bmi.n	80061b2 <_fflush_r+0x32>
 80061a8:	0599      	lsls	r1, r3, #22
 80061aa:	d402      	bmi.n	80061b2 <_fflush_r+0x32>
 80061ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061ae:	f7ff fb5e 	bl	800586e <__retarget_lock_acquire_recursive>
 80061b2:	4628      	mov	r0, r5
 80061b4:	4621      	mov	r1, r4
 80061b6:	f7ff ff5f 	bl	8006078 <__sflush_r>
 80061ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061bc:	07da      	lsls	r2, r3, #31
 80061be:	4605      	mov	r5, r0
 80061c0:	d4e4      	bmi.n	800618c <_fflush_r+0xc>
 80061c2:	89a3      	ldrh	r3, [r4, #12]
 80061c4:	059b      	lsls	r3, r3, #22
 80061c6:	d4e1      	bmi.n	800618c <_fflush_r+0xc>
 80061c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061ca:	f7ff fb51 	bl	8005870 <__retarget_lock_release_recursive>
 80061ce:	e7dd      	b.n	800618c <_fflush_r+0xc>

080061d0 <fiprintf>:
 80061d0:	b40e      	push	{r1, r2, r3}
 80061d2:	b503      	push	{r0, r1, lr}
 80061d4:	4601      	mov	r1, r0
 80061d6:	ab03      	add	r3, sp, #12
 80061d8:	4805      	ldr	r0, [pc, #20]	@ (80061f0 <fiprintf+0x20>)
 80061da:	f853 2b04 	ldr.w	r2, [r3], #4
 80061de:	6800      	ldr	r0, [r0, #0]
 80061e0:	9301      	str	r3, [sp, #4]
 80061e2:	f000 f89d 	bl	8006320 <_vfiprintf_r>
 80061e6:	b002      	add	sp, #8
 80061e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80061ec:	b003      	add	sp, #12
 80061ee:	4770      	bx	lr
 80061f0:	20000024 	.word	0x20000024

080061f4 <memmove>:
 80061f4:	4288      	cmp	r0, r1
 80061f6:	b510      	push	{r4, lr}
 80061f8:	eb01 0402 	add.w	r4, r1, r2
 80061fc:	d902      	bls.n	8006204 <memmove+0x10>
 80061fe:	4284      	cmp	r4, r0
 8006200:	4623      	mov	r3, r4
 8006202:	d807      	bhi.n	8006214 <memmove+0x20>
 8006204:	1e43      	subs	r3, r0, #1
 8006206:	42a1      	cmp	r1, r4
 8006208:	d008      	beq.n	800621c <memmove+0x28>
 800620a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800620e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006212:	e7f8      	b.n	8006206 <memmove+0x12>
 8006214:	4402      	add	r2, r0
 8006216:	4601      	mov	r1, r0
 8006218:	428a      	cmp	r2, r1
 800621a:	d100      	bne.n	800621e <memmove+0x2a>
 800621c:	bd10      	pop	{r4, pc}
 800621e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006222:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006226:	e7f7      	b.n	8006218 <memmove+0x24>

08006228 <_sbrk_r>:
 8006228:	b538      	push	{r3, r4, r5, lr}
 800622a:	4d06      	ldr	r5, [pc, #24]	@ (8006244 <_sbrk_r+0x1c>)
 800622c:	2300      	movs	r3, #0
 800622e:	4604      	mov	r4, r0
 8006230:	4608      	mov	r0, r1
 8006232:	602b      	str	r3, [r5, #0]
 8006234:	f7fb fe94 	bl	8001f60 <_sbrk>
 8006238:	1c43      	adds	r3, r0, #1
 800623a:	d102      	bne.n	8006242 <_sbrk_r+0x1a>
 800623c:	682b      	ldr	r3, [r5, #0]
 800623e:	b103      	cbz	r3, 8006242 <_sbrk_r+0x1a>
 8006240:	6023      	str	r3, [r4, #0]
 8006242:	bd38      	pop	{r3, r4, r5, pc}
 8006244:	20000354 	.word	0x20000354

08006248 <memcpy>:
 8006248:	440a      	add	r2, r1
 800624a:	4291      	cmp	r1, r2
 800624c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006250:	d100      	bne.n	8006254 <memcpy+0xc>
 8006252:	4770      	bx	lr
 8006254:	b510      	push	{r4, lr}
 8006256:	f811 4b01 	ldrb.w	r4, [r1], #1
 800625a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800625e:	4291      	cmp	r1, r2
 8006260:	d1f9      	bne.n	8006256 <memcpy+0xe>
 8006262:	bd10      	pop	{r4, pc}

08006264 <abort>:
 8006264:	b508      	push	{r3, lr}
 8006266:	2006      	movs	r0, #6
 8006268:	f000 fa2e 	bl	80066c8 <raise>
 800626c:	2001      	movs	r0, #1
 800626e:	f7fb fdfe 	bl	8001e6e <_exit>

08006272 <_realloc_r>:
 8006272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006276:	4607      	mov	r7, r0
 8006278:	4614      	mov	r4, r2
 800627a:	460d      	mov	r5, r1
 800627c:	b921      	cbnz	r1, 8006288 <_realloc_r+0x16>
 800627e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006282:	4611      	mov	r1, r2
 8006284:	f7ff bb88 	b.w	8005998 <_malloc_r>
 8006288:	b92a      	cbnz	r2, 8006296 <_realloc_r+0x24>
 800628a:	f7ff fb11 	bl	80058b0 <_free_r>
 800628e:	4625      	mov	r5, r4
 8006290:	4628      	mov	r0, r5
 8006292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006296:	f000 fa33 	bl	8006700 <_malloc_usable_size_r>
 800629a:	4284      	cmp	r4, r0
 800629c:	4606      	mov	r6, r0
 800629e:	d802      	bhi.n	80062a6 <_realloc_r+0x34>
 80062a0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80062a4:	d8f4      	bhi.n	8006290 <_realloc_r+0x1e>
 80062a6:	4621      	mov	r1, r4
 80062a8:	4638      	mov	r0, r7
 80062aa:	f7ff fb75 	bl	8005998 <_malloc_r>
 80062ae:	4680      	mov	r8, r0
 80062b0:	b908      	cbnz	r0, 80062b6 <_realloc_r+0x44>
 80062b2:	4645      	mov	r5, r8
 80062b4:	e7ec      	b.n	8006290 <_realloc_r+0x1e>
 80062b6:	42b4      	cmp	r4, r6
 80062b8:	4622      	mov	r2, r4
 80062ba:	4629      	mov	r1, r5
 80062bc:	bf28      	it	cs
 80062be:	4632      	movcs	r2, r6
 80062c0:	f7ff ffc2 	bl	8006248 <memcpy>
 80062c4:	4629      	mov	r1, r5
 80062c6:	4638      	mov	r0, r7
 80062c8:	f7ff faf2 	bl	80058b0 <_free_r>
 80062cc:	e7f1      	b.n	80062b2 <_realloc_r+0x40>

080062ce <__sfputc_r>:
 80062ce:	6893      	ldr	r3, [r2, #8]
 80062d0:	3b01      	subs	r3, #1
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	b410      	push	{r4}
 80062d6:	6093      	str	r3, [r2, #8]
 80062d8:	da08      	bge.n	80062ec <__sfputc_r+0x1e>
 80062da:	6994      	ldr	r4, [r2, #24]
 80062dc:	42a3      	cmp	r3, r4
 80062de:	db01      	blt.n	80062e4 <__sfputc_r+0x16>
 80062e0:	290a      	cmp	r1, #10
 80062e2:	d103      	bne.n	80062ec <__sfputc_r+0x1e>
 80062e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062e8:	f000 b932 	b.w	8006550 <__swbuf_r>
 80062ec:	6813      	ldr	r3, [r2, #0]
 80062ee:	1c58      	adds	r0, r3, #1
 80062f0:	6010      	str	r0, [r2, #0]
 80062f2:	7019      	strb	r1, [r3, #0]
 80062f4:	4608      	mov	r0, r1
 80062f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <__sfputs_r>:
 80062fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062fe:	4606      	mov	r6, r0
 8006300:	460f      	mov	r7, r1
 8006302:	4614      	mov	r4, r2
 8006304:	18d5      	adds	r5, r2, r3
 8006306:	42ac      	cmp	r4, r5
 8006308:	d101      	bne.n	800630e <__sfputs_r+0x12>
 800630a:	2000      	movs	r0, #0
 800630c:	e007      	b.n	800631e <__sfputs_r+0x22>
 800630e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006312:	463a      	mov	r2, r7
 8006314:	4630      	mov	r0, r6
 8006316:	f7ff ffda 	bl	80062ce <__sfputc_r>
 800631a:	1c43      	adds	r3, r0, #1
 800631c:	d1f3      	bne.n	8006306 <__sfputs_r+0xa>
 800631e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006320 <_vfiprintf_r>:
 8006320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006324:	460d      	mov	r5, r1
 8006326:	b09d      	sub	sp, #116	@ 0x74
 8006328:	4614      	mov	r4, r2
 800632a:	4698      	mov	r8, r3
 800632c:	4606      	mov	r6, r0
 800632e:	b118      	cbz	r0, 8006338 <_vfiprintf_r+0x18>
 8006330:	6a03      	ldr	r3, [r0, #32]
 8006332:	b90b      	cbnz	r3, 8006338 <_vfiprintf_r+0x18>
 8006334:	f7ff f986 	bl	8005644 <__sinit>
 8006338:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800633a:	07d9      	lsls	r1, r3, #31
 800633c:	d405      	bmi.n	800634a <_vfiprintf_r+0x2a>
 800633e:	89ab      	ldrh	r3, [r5, #12]
 8006340:	059a      	lsls	r2, r3, #22
 8006342:	d402      	bmi.n	800634a <_vfiprintf_r+0x2a>
 8006344:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006346:	f7ff fa92 	bl	800586e <__retarget_lock_acquire_recursive>
 800634a:	89ab      	ldrh	r3, [r5, #12]
 800634c:	071b      	lsls	r3, r3, #28
 800634e:	d501      	bpl.n	8006354 <_vfiprintf_r+0x34>
 8006350:	692b      	ldr	r3, [r5, #16]
 8006352:	b99b      	cbnz	r3, 800637c <_vfiprintf_r+0x5c>
 8006354:	4629      	mov	r1, r5
 8006356:	4630      	mov	r0, r6
 8006358:	f000 f938 	bl	80065cc <__swsetup_r>
 800635c:	b170      	cbz	r0, 800637c <_vfiprintf_r+0x5c>
 800635e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006360:	07dc      	lsls	r4, r3, #31
 8006362:	d504      	bpl.n	800636e <_vfiprintf_r+0x4e>
 8006364:	f04f 30ff 	mov.w	r0, #4294967295
 8006368:	b01d      	add	sp, #116	@ 0x74
 800636a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800636e:	89ab      	ldrh	r3, [r5, #12]
 8006370:	0598      	lsls	r0, r3, #22
 8006372:	d4f7      	bmi.n	8006364 <_vfiprintf_r+0x44>
 8006374:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006376:	f7ff fa7b 	bl	8005870 <__retarget_lock_release_recursive>
 800637a:	e7f3      	b.n	8006364 <_vfiprintf_r+0x44>
 800637c:	2300      	movs	r3, #0
 800637e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006380:	2320      	movs	r3, #32
 8006382:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006386:	f8cd 800c 	str.w	r8, [sp, #12]
 800638a:	2330      	movs	r3, #48	@ 0x30
 800638c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800653c <_vfiprintf_r+0x21c>
 8006390:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006394:	f04f 0901 	mov.w	r9, #1
 8006398:	4623      	mov	r3, r4
 800639a:	469a      	mov	sl, r3
 800639c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063a0:	b10a      	cbz	r2, 80063a6 <_vfiprintf_r+0x86>
 80063a2:	2a25      	cmp	r2, #37	@ 0x25
 80063a4:	d1f9      	bne.n	800639a <_vfiprintf_r+0x7a>
 80063a6:	ebba 0b04 	subs.w	fp, sl, r4
 80063aa:	d00b      	beq.n	80063c4 <_vfiprintf_r+0xa4>
 80063ac:	465b      	mov	r3, fp
 80063ae:	4622      	mov	r2, r4
 80063b0:	4629      	mov	r1, r5
 80063b2:	4630      	mov	r0, r6
 80063b4:	f7ff ffa2 	bl	80062fc <__sfputs_r>
 80063b8:	3001      	adds	r0, #1
 80063ba:	f000 80a7 	beq.w	800650c <_vfiprintf_r+0x1ec>
 80063be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063c0:	445a      	add	r2, fp
 80063c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80063c4:	f89a 3000 	ldrb.w	r3, [sl]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	f000 809f 	beq.w	800650c <_vfiprintf_r+0x1ec>
 80063ce:	2300      	movs	r3, #0
 80063d0:	f04f 32ff 	mov.w	r2, #4294967295
 80063d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063d8:	f10a 0a01 	add.w	sl, sl, #1
 80063dc:	9304      	str	r3, [sp, #16]
 80063de:	9307      	str	r3, [sp, #28]
 80063e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80063e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80063e6:	4654      	mov	r4, sl
 80063e8:	2205      	movs	r2, #5
 80063ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063ee:	4853      	ldr	r0, [pc, #332]	@ (800653c <_vfiprintf_r+0x21c>)
 80063f0:	f7f9 fef6 	bl	80001e0 <memchr>
 80063f4:	9a04      	ldr	r2, [sp, #16]
 80063f6:	b9d8      	cbnz	r0, 8006430 <_vfiprintf_r+0x110>
 80063f8:	06d1      	lsls	r1, r2, #27
 80063fa:	bf44      	itt	mi
 80063fc:	2320      	movmi	r3, #32
 80063fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006402:	0713      	lsls	r3, r2, #28
 8006404:	bf44      	itt	mi
 8006406:	232b      	movmi	r3, #43	@ 0x2b
 8006408:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800640c:	f89a 3000 	ldrb.w	r3, [sl]
 8006410:	2b2a      	cmp	r3, #42	@ 0x2a
 8006412:	d015      	beq.n	8006440 <_vfiprintf_r+0x120>
 8006414:	9a07      	ldr	r2, [sp, #28]
 8006416:	4654      	mov	r4, sl
 8006418:	2000      	movs	r0, #0
 800641a:	f04f 0c0a 	mov.w	ip, #10
 800641e:	4621      	mov	r1, r4
 8006420:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006424:	3b30      	subs	r3, #48	@ 0x30
 8006426:	2b09      	cmp	r3, #9
 8006428:	d94b      	bls.n	80064c2 <_vfiprintf_r+0x1a2>
 800642a:	b1b0      	cbz	r0, 800645a <_vfiprintf_r+0x13a>
 800642c:	9207      	str	r2, [sp, #28]
 800642e:	e014      	b.n	800645a <_vfiprintf_r+0x13a>
 8006430:	eba0 0308 	sub.w	r3, r0, r8
 8006434:	fa09 f303 	lsl.w	r3, r9, r3
 8006438:	4313      	orrs	r3, r2
 800643a:	9304      	str	r3, [sp, #16]
 800643c:	46a2      	mov	sl, r4
 800643e:	e7d2      	b.n	80063e6 <_vfiprintf_r+0xc6>
 8006440:	9b03      	ldr	r3, [sp, #12]
 8006442:	1d19      	adds	r1, r3, #4
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	9103      	str	r1, [sp, #12]
 8006448:	2b00      	cmp	r3, #0
 800644a:	bfbb      	ittet	lt
 800644c:	425b      	neglt	r3, r3
 800644e:	f042 0202 	orrlt.w	r2, r2, #2
 8006452:	9307      	strge	r3, [sp, #28]
 8006454:	9307      	strlt	r3, [sp, #28]
 8006456:	bfb8      	it	lt
 8006458:	9204      	strlt	r2, [sp, #16]
 800645a:	7823      	ldrb	r3, [r4, #0]
 800645c:	2b2e      	cmp	r3, #46	@ 0x2e
 800645e:	d10a      	bne.n	8006476 <_vfiprintf_r+0x156>
 8006460:	7863      	ldrb	r3, [r4, #1]
 8006462:	2b2a      	cmp	r3, #42	@ 0x2a
 8006464:	d132      	bne.n	80064cc <_vfiprintf_r+0x1ac>
 8006466:	9b03      	ldr	r3, [sp, #12]
 8006468:	1d1a      	adds	r2, r3, #4
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	9203      	str	r2, [sp, #12]
 800646e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006472:	3402      	adds	r4, #2
 8006474:	9305      	str	r3, [sp, #20]
 8006476:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800654c <_vfiprintf_r+0x22c>
 800647a:	7821      	ldrb	r1, [r4, #0]
 800647c:	2203      	movs	r2, #3
 800647e:	4650      	mov	r0, sl
 8006480:	f7f9 feae 	bl	80001e0 <memchr>
 8006484:	b138      	cbz	r0, 8006496 <_vfiprintf_r+0x176>
 8006486:	9b04      	ldr	r3, [sp, #16]
 8006488:	eba0 000a 	sub.w	r0, r0, sl
 800648c:	2240      	movs	r2, #64	@ 0x40
 800648e:	4082      	lsls	r2, r0
 8006490:	4313      	orrs	r3, r2
 8006492:	3401      	adds	r4, #1
 8006494:	9304      	str	r3, [sp, #16]
 8006496:	f814 1b01 	ldrb.w	r1, [r4], #1
 800649a:	4829      	ldr	r0, [pc, #164]	@ (8006540 <_vfiprintf_r+0x220>)
 800649c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80064a0:	2206      	movs	r2, #6
 80064a2:	f7f9 fe9d 	bl	80001e0 <memchr>
 80064a6:	2800      	cmp	r0, #0
 80064a8:	d03f      	beq.n	800652a <_vfiprintf_r+0x20a>
 80064aa:	4b26      	ldr	r3, [pc, #152]	@ (8006544 <_vfiprintf_r+0x224>)
 80064ac:	bb1b      	cbnz	r3, 80064f6 <_vfiprintf_r+0x1d6>
 80064ae:	9b03      	ldr	r3, [sp, #12]
 80064b0:	3307      	adds	r3, #7
 80064b2:	f023 0307 	bic.w	r3, r3, #7
 80064b6:	3308      	adds	r3, #8
 80064b8:	9303      	str	r3, [sp, #12]
 80064ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064bc:	443b      	add	r3, r7
 80064be:	9309      	str	r3, [sp, #36]	@ 0x24
 80064c0:	e76a      	b.n	8006398 <_vfiprintf_r+0x78>
 80064c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80064c6:	460c      	mov	r4, r1
 80064c8:	2001      	movs	r0, #1
 80064ca:	e7a8      	b.n	800641e <_vfiprintf_r+0xfe>
 80064cc:	2300      	movs	r3, #0
 80064ce:	3401      	adds	r4, #1
 80064d0:	9305      	str	r3, [sp, #20]
 80064d2:	4619      	mov	r1, r3
 80064d4:	f04f 0c0a 	mov.w	ip, #10
 80064d8:	4620      	mov	r0, r4
 80064da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064de:	3a30      	subs	r2, #48	@ 0x30
 80064e0:	2a09      	cmp	r2, #9
 80064e2:	d903      	bls.n	80064ec <_vfiprintf_r+0x1cc>
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d0c6      	beq.n	8006476 <_vfiprintf_r+0x156>
 80064e8:	9105      	str	r1, [sp, #20]
 80064ea:	e7c4      	b.n	8006476 <_vfiprintf_r+0x156>
 80064ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80064f0:	4604      	mov	r4, r0
 80064f2:	2301      	movs	r3, #1
 80064f4:	e7f0      	b.n	80064d8 <_vfiprintf_r+0x1b8>
 80064f6:	ab03      	add	r3, sp, #12
 80064f8:	9300      	str	r3, [sp, #0]
 80064fa:	462a      	mov	r2, r5
 80064fc:	4b12      	ldr	r3, [pc, #72]	@ (8006548 <_vfiprintf_r+0x228>)
 80064fe:	a904      	add	r1, sp, #16
 8006500:	4630      	mov	r0, r6
 8006502:	f3af 8000 	nop.w
 8006506:	4607      	mov	r7, r0
 8006508:	1c78      	adds	r0, r7, #1
 800650a:	d1d6      	bne.n	80064ba <_vfiprintf_r+0x19a>
 800650c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800650e:	07d9      	lsls	r1, r3, #31
 8006510:	d405      	bmi.n	800651e <_vfiprintf_r+0x1fe>
 8006512:	89ab      	ldrh	r3, [r5, #12]
 8006514:	059a      	lsls	r2, r3, #22
 8006516:	d402      	bmi.n	800651e <_vfiprintf_r+0x1fe>
 8006518:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800651a:	f7ff f9a9 	bl	8005870 <__retarget_lock_release_recursive>
 800651e:	89ab      	ldrh	r3, [r5, #12]
 8006520:	065b      	lsls	r3, r3, #25
 8006522:	f53f af1f 	bmi.w	8006364 <_vfiprintf_r+0x44>
 8006526:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006528:	e71e      	b.n	8006368 <_vfiprintf_r+0x48>
 800652a:	ab03      	add	r3, sp, #12
 800652c:	9300      	str	r3, [sp, #0]
 800652e:	462a      	mov	r2, r5
 8006530:	4b05      	ldr	r3, [pc, #20]	@ (8006548 <_vfiprintf_r+0x228>)
 8006532:	a904      	add	r1, sp, #16
 8006534:	4630      	mov	r0, r6
 8006536:	f7ff fc81 	bl	8005e3c <_printf_i>
 800653a:	e7e4      	b.n	8006506 <_vfiprintf_r+0x1e6>
 800653c:	080069c3 	.word	0x080069c3
 8006540:	080069cd 	.word	0x080069cd
 8006544:	00000000 	.word	0x00000000
 8006548:	080062fd 	.word	0x080062fd
 800654c:	080069c9 	.word	0x080069c9

08006550 <__swbuf_r>:
 8006550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006552:	460e      	mov	r6, r1
 8006554:	4614      	mov	r4, r2
 8006556:	4605      	mov	r5, r0
 8006558:	b118      	cbz	r0, 8006562 <__swbuf_r+0x12>
 800655a:	6a03      	ldr	r3, [r0, #32]
 800655c:	b90b      	cbnz	r3, 8006562 <__swbuf_r+0x12>
 800655e:	f7ff f871 	bl	8005644 <__sinit>
 8006562:	69a3      	ldr	r3, [r4, #24]
 8006564:	60a3      	str	r3, [r4, #8]
 8006566:	89a3      	ldrh	r3, [r4, #12]
 8006568:	071a      	lsls	r2, r3, #28
 800656a:	d501      	bpl.n	8006570 <__swbuf_r+0x20>
 800656c:	6923      	ldr	r3, [r4, #16]
 800656e:	b943      	cbnz	r3, 8006582 <__swbuf_r+0x32>
 8006570:	4621      	mov	r1, r4
 8006572:	4628      	mov	r0, r5
 8006574:	f000 f82a 	bl	80065cc <__swsetup_r>
 8006578:	b118      	cbz	r0, 8006582 <__swbuf_r+0x32>
 800657a:	f04f 37ff 	mov.w	r7, #4294967295
 800657e:	4638      	mov	r0, r7
 8006580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006582:	6823      	ldr	r3, [r4, #0]
 8006584:	6922      	ldr	r2, [r4, #16]
 8006586:	1a98      	subs	r0, r3, r2
 8006588:	6963      	ldr	r3, [r4, #20]
 800658a:	b2f6      	uxtb	r6, r6
 800658c:	4283      	cmp	r3, r0
 800658e:	4637      	mov	r7, r6
 8006590:	dc05      	bgt.n	800659e <__swbuf_r+0x4e>
 8006592:	4621      	mov	r1, r4
 8006594:	4628      	mov	r0, r5
 8006596:	f7ff fdf3 	bl	8006180 <_fflush_r>
 800659a:	2800      	cmp	r0, #0
 800659c:	d1ed      	bne.n	800657a <__swbuf_r+0x2a>
 800659e:	68a3      	ldr	r3, [r4, #8]
 80065a0:	3b01      	subs	r3, #1
 80065a2:	60a3      	str	r3, [r4, #8]
 80065a4:	6823      	ldr	r3, [r4, #0]
 80065a6:	1c5a      	adds	r2, r3, #1
 80065a8:	6022      	str	r2, [r4, #0]
 80065aa:	701e      	strb	r6, [r3, #0]
 80065ac:	6962      	ldr	r2, [r4, #20]
 80065ae:	1c43      	adds	r3, r0, #1
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d004      	beq.n	80065be <__swbuf_r+0x6e>
 80065b4:	89a3      	ldrh	r3, [r4, #12]
 80065b6:	07db      	lsls	r3, r3, #31
 80065b8:	d5e1      	bpl.n	800657e <__swbuf_r+0x2e>
 80065ba:	2e0a      	cmp	r6, #10
 80065bc:	d1df      	bne.n	800657e <__swbuf_r+0x2e>
 80065be:	4621      	mov	r1, r4
 80065c0:	4628      	mov	r0, r5
 80065c2:	f7ff fddd 	bl	8006180 <_fflush_r>
 80065c6:	2800      	cmp	r0, #0
 80065c8:	d0d9      	beq.n	800657e <__swbuf_r+0x2e>
 80065ca:	e7d6      	b.n	800657a <__swbuf_r+0x2a>

080065cc <__swsetup_r>:
 80065cc:	b538      	push	{r3, r4, r5, lr}
 80065ce:	4b29      	ldr	r3, [pc, #164]	@ (8006674 <__swsetup_r+0xa8>)
 80065d0:	4605      	mov	r5, r0
 80065d2:	6818      	ldr	r0, [r3, #0]
 80065d4:	460c      	mov	r4, r1
 80065d6:	b118      	cbz	r0, 80065e0 <__swsetup_r+0x14>
 80065d8:	6a03      	ldr	r3, [r0, #32]
 80065da:	b90b      	cbnz	r3, 80065e0 <__swsetup_r+0x14>
 80065dc:	f7ff f832 	bl	8005644 <__sinit>
 80065e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065e4:	0719      	lsls	r1, r3, #28
 80065e6:	d422      	bmi.n	800662e <__swsetup_r+0x62>
 80065e8:	06da      	lsls	r2, r3, #27
 80065ea:	d407      	bmi.n	80065fc <__swsetup_r+0x30>
 80065ec:	2209      	movs	r2, #9
 80065ee:	602a      	str	r2, [r5, #0]
 80065f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065f4:	81a3      	strh	r3, [r4, #12]
 80065f6:	f04f 30ff 	mov.w	r0, #4294967295
 80065fa:	e033      	b.n	8006664 <__swsetup_r+0x98>
 80065fc:	0758      	lsls	r0, r3, #29
 80065fe:	d512      	bpl.n	8006626 <__swsetup_r+0x5a>
 8006600:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006602:	b141      	cbz	r1, 8006616 <__swsetup_r+0x4a>
 8006604:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006608:	4299      	cmp	r1, r3
 800660a:	d002      	beq.n	8006612 <__swsetup_r+0x46>
 800660c:	4628      	mov	r0, r5
 800660e:	f7ff f94f 	bl	80058b0 <_free_r>
 8006612:	2300      	movs	r3, #0
 8006614:	6363      	str	r3, [r4, #52]	@ 0x34
 8006616:	89a3      	ldrh	r3, [r4, #12]
 8006618:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800661c:	81a3      	strh	r3, [r4, #12]
 800661e:	2300      	movs	r3, #0
 8006620:	6063      	str	r3, [r4, #4]
 8006622:	6923      	ldr	r3, [r4, #16]
 8006624:	6023      	str	r3, [r4, #0]
 8006626:	89a3      	ldrh	r3, [r4, #12]
 8006628:	f043 0308 	orr.w	r3, r3, #8
 800662c:	81a3      	strh	r3, [r4, #12]
 800662e:	6923      	ldr	r3, [r4, #16]
 8006630:	b94b      	cbnz	r3, 8006646 <__swsetup_r+0x7a>
 8006632:	89a3      	ldrh	r3, [r4, #12]
 8006634:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006638:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800663c:	d003      	beq.n	8006646 <__swsetup_r+0x7a>
 800663e:	4621      	mov	r1, r4
 8006640:	4628      	mov	r0, r5
 8006642:	f000 f88b 	bl	800675c <__smakebuf_r>
 8006646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800664a:	f013 0201 	ands.w	r2, r3, #1
 800664e:	d00a      	beq.n	8006666 <__swsetup_r+0x9a>
 8006650:	2200      	movs	r2, #0
 8006652:	60a2      	str	r2, [r4, #8]
 8006654:	6962      	ldr	r2, [r4, #20]
 8006656:	4252      	negs	r2, r2
 8006658:	61a2      	str	r2, [r4, #24]
 800665a:	6922      	ldr	r2, [r4, #16]
 800665c:	b942      	cbnz	r2, 8006670 <__swsetup_r+0xa4>
 800665e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006662:	d1c5      	bne.n	80065f0 <__swsetup_r+0x24>
 8006664:	bd38      	pop	{r3, r4, r5, pc}
 8006666:	0799      	lsls	r1, r3, #30
 8006668:	bf58      	it	pl
 800666a:	6962      	ldrpl	r2, [r4, #20]
 800666c:	60a2      	str	r2, [r4, #8]
 800666e:	e7f4      	b.n	800665a <__swsetup_r+0x8e>
 8006670:	2000      	movs	r0, #0
 8006672:	e7f7      	b.n	8006664 <__swsetup_r+0x98>
 8006674:	20000024 	.word	0x20000024

08006678 <_raise_r>:
 8006678:	291f      	cmp	r1, #31
 800667a:	b538      	push	{r3, r4, r5, lr}
 800667c:	4605      	mov	r5, r0
 800667e:	460c      	mov	r4, r1
 8006680:	d904      	bls.n	800668c <_raise_r+0x14>
 8006682:	2316      	movs	r3, #22
 8006684:	6003      	str	r3, [r0, #0]
 8006686:	f04f 30ff 	mov.w	r0, #4294967295
 800668a:	bd38      	pop	{r3, r4, r5, pc}
 800668c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800668e:	b112      	cbz	r2, 8006696 <_raise_r+0x1e>
 8006690:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006694:	b94b      	cbnz	r3, 80066aa <_raise_r+0x32>
 8006696:	4628      	mov	r0, r5
 8006698:	f000 f830 	bl	80066fc <_getpid_r>
 800669c:	4622      	mov	r2, r4
 800669e:	4601      	mov	r1, r0
 80066a0:	4628      	mov	r0, r5
 80066a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066a6:	f000 b817 	b.w	80066d8 <_kill_r>
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d00a      	beq.n	80066c4 <_raise_r+0x4c>
 80066ae:	1c59      	adds	r1, r3, #1
 80066b0:	d103      	bne.n	80066ba <_raise_r+0x42>
 80066b2:	2316      	movs	r3, #22
 80066b4:	6003      	str	r3, [r0, #0]
 80066b6:	2001      	movs	r0, #1
 80066b8:	e7e7      	b.n	800668a <_raise_r+0x12>
 80066ba:	2100      	movs	r1, #0
 80066bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80066c0:	4620      	mov	r0, r4
 80066c2:	4798      	blx	r3
 80066c4:	2000      	movs	r0, #0
 80066c6:	e7e0      	b.n	800668a <_raise_r+0x12>

080066c8 <raise>:
 80066c8:	4b02      	ldr	r3, [pc, #8]	@ (80066d4 <raise+0xc>)
 80066ca:	4601      	mov	r1, r0
 80066cc:	6818      	ldr	r0, [r3, #0]
 80066ce:	f7ff bfd3 	b.w	8006678 <_raise_r>
 80066d2:	bf00      	nop
 80066d4:	20000024 	.word	0x20000024

080066d8 <_kill_r>:
 80066d8:	b538      	push	{r3, r4, r5, lr}
 80066da:	4d07      	ldr	r5, [pc, #28]	@ (80066f8 <_kill_r+0x20>)
 80066dc:	2300      	movs	r3, #0
 80066de:	4604      	mov	r4, r0
 80066e0:	4608      	mov	r0, r1
 80066e2:	4611      	mov	r1, r2
 80066e4:	602b      	str	r3, [r5, #0]
 80066e6:	f7fb fbb2 	bl	8001e4e <_kill>
 80066ea:	1c43      	adds	r3, r0, #1
 80066ec:	d102      	bne.n	80066f4 <_kill_r+0x1c>
 80066ee:	682b      	ldr	r3, [r5, #0]
 80066f0:	b103      	cbz	r3, 80066f4 <_kill_r+0x1c>
 80066f2:	6023      	str	r3, [r4, #0]
 80066f4:	bd38      	pop	{r3, r4, r5, pc}
 80066f6:	bf00      	nop
 80066f8:	20000354 	.word	0x20000354

080066fc <_getpid_r>:
 80066fc:	f7fb bb9f 	b.w	8001e3e <_getpid>

08006700 <_malloc_usable_size_r>:
 8006700:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006704:	1f18      	subs	r0, r3, #4
 8006706:	2b00      	cmp	r3, #0
 8006708:	bfbc      	itt	lt
 800670a:	580b      	ldrlt	r3, [r1, r0]
 800670c:	18c0      	addlt	r0, r0, r3
 800670e:	4770      	bx	lr

08006710 <__swhatbuf_r>:
 8006710:	b570      	push	{r4, r5, r6, lr}
 8006712:	460c      	mov	r4, r1
 8006714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006718:	2900      	cmp	r1, #0
 800671a:	b096      	sub	sp, #88	@ 0x58
 800671c:	4615      	mov	r5, r2
 800671e:	461e      	mov	r6, r3
 8006720:	da0d      	bge.n	800673e <__swhatbuf_r+0x2e>
 8006722:	89a3      	ldrh	r3, [r4, #12]
 8006724:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006728:	f04f 0100 	mov.w	r1, #0
 800672c:	bf14      	ite	ne
 800672e:	2340      	movne	r3, #64	@ 0x40
 8006730:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006734:	2000      	movs	r0, #0
 8006736:	6031      	str	r1, [r6, #0]
 8006738:	602b      	str	r3, [r5, #0]
 800673a:	b016      	add	sp, #88	@ 0x58
 800673c:	bd70      	pop	{r4, r5, r6, pc}
 800673e:	466a      	mov	r2, sp
 8006740:	f000 f848 	bl	80067d4 <_fstat_r>
 8006744:	2800      	cmp	r0, #0
 8006746:	dbec      	blt.n	8006722 <__swhatbuf_r+0x12>
 8006748:	9901      	ldr	r1, [sp, #4]
 800674a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800674e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006752:	4259      	negs	r1, r3
 8006754:	4159      	adcs	r1, r3
 8006756:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800675a:	e7eb      	b.n	8006734 <__swhatbuf_r+0x24>

0800675c <__smakebuf_r>:
 800675c:	898b      	ldrh	r3, [r1, #12]
 800675e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006760:	079d      	lsls	r5, r3, #30
 8006762:	4606      	mov	r6, r0
 8006764:	460c      	mov	r4, r1
 8006766:	d507      	bpl.n	8006778 <__smakebuf_r+0x1c>
 8006768:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800676c:	6023      	str	r3, [r4, #0]
 800676e:	6123      	str	r3, [r4, #16]
 8006770:	2301      	movs	r3, #1
 8006772:	6163      	str	r3, [r4, #20]
 8006774:	b003      	add	sp, #12
 8006776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006778:	ab01      	add	r3, sp, #4
 800677a:	466a      	mov	r2, sp
 800677c:	f7ff ffc8 	bl	8006710 <__swhatbuf_r>
 8006780:	9f00      	ldr	r7, [sp, #0]
 8006782:	4605      	mov	r5, r0
 8006784:	4639      	mov	r1, r7
 8006786:	4630      	mov	r0, r6
 8006788:	f7ff f906 	bl	8005998 <_malloc_r>
 800678c:	b948      	cbnz	r0, 80067a2 <__smakebuf_r+0x46>
 800678e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006792:	059a      	lsls	r2, r3, #22
 8006794:	d4ee      	bmi.n	8006774 <__smakebuf_r+0x18>
 8006796:	f023 0303 	bic.w	r3, r3, #3
 800679a:	f043 0302 	orr.w	r3, r3, #2
 800679e:	81a3      	strh	r3, [r4, #12]
 80067a0:	e7e2      	b.n	8006768 <__smakebuf_r+0xc>
 80067a2:	89a3      	ldrh	r3, [r4, #12]
 80067a4:	6020      	str	r0, [r4, #0]
 80067a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067aa:	81a3      	strh	r3, [r4, #12]
 80067ac:	9b01      	ldr	r3, [sp, #4]
 80067ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80067b2:	b15b      	cbz	r3, 80067cc <__smakebuf_r+0x70>
 80067b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067b8:	4630      	mov	r0, r6
 80067ba:	f000 f81d 	bl	80067f8 <_isatty_r>
 80067be:	b128      	cbz	r0, 80067cc <__smakebuf_r+0x70>
 80067c0:	89a3      	ldrh	r3, [r4, #12]
 80067c2:	f023 0303 	bic.w	r3, r3, #3
 80067c6:	f043 0301 	orr.w	r3, r3, #1
 80067ca:	81a3      	strh	r3, [r4, #12]
 80067cc:	89a3      	ldrh	r3, [r4, #12]
 80067ce:	431d      	orrs	r5, r3
 80067d0:	81a5      	strh	r5, [r4, #12]
 80067d2:	e7cf      	b.n	8006774 <__smakebuf_r+0x18>

080067d4 <_fstat_r>:
 80067d4:	b538      	push	{r3, r4, r5, lr}
 80067d6:	4d07      	ldr	r5, [pc, #28]	@ (80067f4 <_fstat_r+0x20>)
 80067d8:	2300      	movs	r3, #0
 80067da:	4604      	mov	r4, r0
 80067dc:	4608      	mov	r0, r1
 80067de:	4611      	mov	r1, r2
 80067e0:	602b      	str	r3, [r5, #0]
 80067e2:	f7fb fb94 	bl	8001f0e <_fstat>
 80067e6:	1c43      	adds	r3, r0, #1
 80067e8:	d102      	bne.n	80067f0 <_fstat_r+0x1c>
 80067ea:	682b      	ldr	r3, [r5, #0]
 80067ec:	b103      	cbz	r3, 80067f0 <_fstat_r+0x1c>
 80067ee:	6023      	str	r3, [r4, #0]
 80067f0:	bd38      	pop	{r3, r4, r5, pc}
 80067f2:	bf00      	nop
 80067f4:	20000354 	.word	0x20000354

080067f8 <_isatty_r>:
 80067f8:	b538      	push	{r3, r4, r5, lr}
 80067fa:	4d06      	ldr	r5, [pc, #24]	@ (8006814 <_isatty_r+0x1c>)
 80067fc:	2300      	movs	r3, #0
 80067fe:	4604      	mov	r4, r0
 8006800:	4608      	mov	r0, r1
 8006802:	602b      	str	r3, [r5, #0]
 8006804:	f7fb fb93 	bl	8001f2e <_isatty>
 8006808:	1c43      	adds	r3, r0, #1
 800680a:	d102      	bne.n	8006812 <_isatty_r+0x1a>
 800680c:	682b      	ldr	r3, [r5, #0]
 800680e:	b103      	cbz	r3, 8006812 <_isatty_r+0x1a>
 8006810:	6023      	str	r3, [r4, #0]
 8006812:	bd38      	pop	{r3, r4, r5, pc}
 8006814:	20000354 	.word	0x20000354

08006818 <_init>:
 8006818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800681a:	bf00      	nop
 800681c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800681e:	bc08      	pop	{r3}
 8006820:	469e      	mov	lr, r3
 8006822:	4770      	bx	lr

08006824 <_fini>:
 8006824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006826:	bf00      	nop
 8006828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800682a:	bc08      	pop	{r3}
 800682c:	469e      	mov	lr, r3
 800682e:	4770      	bx	lr
