Reading OpenROAD database at '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/43-openroad-resizertimingpostgrt/dynamic_noise_reduction.odb'…
Reading library file at '/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dynamic_noise_reduction
Die area:                 ( 0 0 ) ( 256935 267655 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4335
Number of terminals:      52
Number of snets:          2
Number of nets:           3352

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 354.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 98695.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 9666.
[INFO DRT-0033] via shape region query size = 910.
[INFO DRT-0033] met2 shape region query size = 580.
[INFO DRT-0033] via2 shape region query size = 728.
[INFO DRT-0033] met3 shape region query size = 562.
[INFO DRT-0033] via3 shape region query size = 728.
[INFO DRT-0033] met4 shape region query size = 198.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1360 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 348 unique inst patterns.
[INFO DRT-0084]   Complete 1776 groups.
#scanned instances     = 4335
#unique  instances     = 354
#stdCellGenAp          = 10336
#stdCellValidPlanarAp  = 67
#stdCellValidViaAp     = 7850
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11686
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:04:53, elapsed time = 00:00:40, memory = 159.71 (MB), peak = 159.71 (MB)

[INFO DRT-0157] Number of guides:     22108

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 37 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 38 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8203.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6154.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2962.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 143.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 35.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 11200 vertical wires in 1 frboxes and 6297 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 926 vertical wires in 1 frboxes and 1811 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 210.11 (MB), peak = 210.11 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 210.11 (MB), peak = 210.11 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 403.22 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 316.74 (MB).
    Completing 30% with 294 violations.
    elapsed time = 00:00:10, memory = 444.60 (MB).
    Completing 40% with 294 violations.
    elapsed time = 00:00:15, memory = 467.03 (MB).
    Completing 50% with 294 violations.
    elapsed time = 00:00:19, memory = 373.75 (MB).
    Completing 60% with 611 violations.
    elapsed time = 00:00:23, memory = 465.77 (MB).
    Completing 70% with 611 violations.
    elapsed time = 00:00:28, memory = 480.72 (MB).
    Completing 80% with 1015 violations.
    elapsed time = 00:00:29, memory = 480.72 (MB).
    Completing 90% with 1015 violations.
    elapsed time = 00:00:31, memory = 533.83 (MB).
    Completing 100% with 1321 violations.
    elapsed time = 00:00:35, memory = 501.67 (MB).
[INFO DRT-0199]   Number of violations = 1447.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      5      0      0      0      0      0
Metal Spacing       45      0    353      0     22      8      0
Min Hole             0      0      3      0      0      0      0
Recheck              0      0     86      0     34      5      1
Short                0      2    842      1     40      0      0
[INFO DRT-0267] cpu time = 00:02:31, elapsed time = 00:00:35, memory = 816.73 (MB), peak = 816.73 (MB)
Total wire length = 80008 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36110 um.
Total wire length on LAYER met2 = 38255 um.
Total wire length on LAYER met3 = 3281 um.
Total wire length on LAYER met4 = 2361 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23232.
Up-via summary (total 23232):

------------------------
 FR_MASTERSLICE        0
            li1    11646
           met1    11248
           met2      274
           met3       64
           met4        0
------------------------
                   23232


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1447 violations.
    elapsed time = 00:00:00, memory = 913.92 (MB).
    Completing 20% with 1447 violations.
    elapsed time = 00:00:05, memory = 882.65 (MB).
    Completing 30% with 1258 violations.
    elapsed time = 00:00:07, memory = 925.58 (MB).
    Completing 40% with 1258 violations.
    elapsed time = 00:00:09, memory = 895.31 (MB).
    Completing 50% with 1258 violations.
    elapsed time = 00:00:10, memory = 863.21 (MB).
    Completing 60% with 1086 violations.
    elapsed time = 00:00:13, memory = 889.50 (MB).
    Completing 70% with 1086 violations.
    elapsed time = 00:00:15, memory = 895.43 (MB).
    Completing 80% with 983 violations.
    elapsed time = 00:00:17, memory = 927.55 (MB).
    Completing 90% with 983 violations.
    elapsed time = 00:00:19, memory = 927.55 (MB).
    Completing 100% with 837 violations.
    elapsed time = 00:00:24, memory = 895.85 (MB).
[INFO DRT-0199]   Number of violations = 837.
Viol/Layer        met1   met2
Metal Spacing      167     14
Short              641     15
[INFO DRT-0267] cpu time = 00:01:42, elapsed time = 00:00:24, memory = 898.95 (MB), peak = 929.45 (MB)
Total wire length = 79389 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35787 um.
Total wire length on LAYER met2 = 37961 um.
Total wire length on LAYER met3 = 3293 um.
Total wire length on LAYER met4 = 2347 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23039.
Up-via summary (total 23039):

------------------------
 FR_MASTERSLICE        0
            li1    11634
           met1    11071
           met2      271
           met3       63
           met4        0
------------------------
                   23039


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 837 violations.
    elapsed time = 00:00:00, memory = 898.95 (MB).
    Completing 20% with 837 violations.
    elapsed time = 00:00:01, memory = 907.96 (MB).
    Completing 30% with 850 violations.
    elapsed time = 00:00:06, memory = 912.35 (MB).
    Completing 40% with 850 violations.
    elapsed time = 00:00:08, memory = 945.34 (MB).
    Completing 50% with 850 violations.
    elapsed time = 00:00:12, memory = 912.35 (MB).
    Completing 60% with 827 violations.
    elapsed time = 00:00:12, memory = 912.35 (MB).
    Completing 70% with 827 violations.
    elapsed time = 00:00:15, memory = 919.31 (MB).
    Completing 80% with 774 violations.
    elapsed time = 00:00:17, memory = 920.08 (MB).
    Completing 90% with 774 violations.
    elapsed time = 00:00:22, memory = 927.30 (MB).
    Completing 100% with 740 violations.
    elapsed time = 00:00:24, memory = 927.30 (MB).
[INFO DRT-0199]   Number of violations = 740.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0    153      9
Short                0    571      5
[INFO DRT-0267] cpu time = 00:01:36, elapsed time = 00:00:25, memory = 927.30 (MB), peak = 945.34 (MB)
Total wire length = 79267 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35652 um.
Total wire length on LAYER met2 = 38043 um.
Total wire length on LAYER met3 = 3214 um.
Total wire length on LAYER met4 = 2357 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23018.
Up-via summary (total 23018):

------------------------
 FR_MASTERSLICE        0
            li1    11634
           met1    11062
           met2      259
           met3       63
           met4        0
------------------------
                   23018


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 740 violations.
    elapsed time = 00:00:00, memory = 961.85 (MB).
    Completing 20% with 740 violations.
    elapsed time = 00:00:03, memory = 927.54 (MB).
    Completing 30% with 521 violations.
    elapsed time = 00:00:04, memory = 927.54 (MB).
    Completing 40% with 521 violations.
    elapsed time = 00:00:05, memory = 963.64 (MB).
    Completing 50% with 521 violations.
    elapsed time = 00:00:10, memory = 927.70 (MB).
    Completing 60% with 359 violations.
    elapsed time = 00:00:11, memory = 927.70 (MB).
    Completing 70% with 359 violations.
    elapsed time = 00:00:16, memory = 943.68 (MB).
    Completing 80% with 184 violations.
    elapsed time = 00:00:17, memory = 936.38 (MB).
    Completing 90% with 184 violations.
    elapsed time = 00:00:18, memory = 939.98 (MB).
    Completing 100% with 115 violations.
    elapsed time = 00:00:22, memory = 949.52 (MB).
[INFO DRT-0199]   Number of violations = 115.
Viol/Layer        met1   met2
Metal Spacing       35      5
Short               72      3
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:22, memory = 949.52 (MB), peak = 996.38 (MB)
Total wire length = 79174 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34200 um.
Total wire length on LAYER met2 = 38099 um.
Total wire length on LAYER met3 = 4497 um.
Total wire length on LAYER met4 = 2376 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23413.
Up-via summary (total 23413):

------------------------
 FR_MASTERSLICE        0
            li1    11634
           met1    11189
           met2      521
           met3       69
           met4        0
------------------------
                   23413


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 115 violations.
    elapsed time = 00:00:00, memory = 949.52 (MB).
    Completing 20% with 115 violations.
    elapsed time = 00:00:00, memory = 949.78 (MB).
    Completing 30% with 75 violations.
    elapsed time = 00:00:00, memory = 949.78 (MB).
    Completing 40% with 75 violations.
    elapsed time = 00:00:00, memory = 949.78 (MB).
    Completing 50% with 75 violations.
    elapsed time = 00:00:02, memory = 949.84 (MB).
    Completing 60% with 31 violations.
    elapsed time = 00:00:02, memory = 949.84 (MB).
    Completing 70% with 31 violations.
    elapsed time = 00:00:02, memory = 982.83 (MB).
    Completing 80% with 21 violations.
    elapsed time = 00:00:03, memory = 949.84 (MB).
    Completing 90% with 21 violations.
    elapsed time = 00:00:03, memory = 949.84 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 949.84 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 949.84 (MB), peak = 996.38 (MB)
Total wire length = 79142 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34103 um.
Total wire length on LAYER met2 = 38090 um.
Total wire length on LAYER met3 = 4572 um.
Total wire length on LAYER met4 = 2376 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23416.
Up-via summary (total 23416):

------------------------
 FR_MASTERSLICE        0
            li1    11634
           met1    11184
           met2      529
           met3       69
           met4        0
------------------------
                   23416


[INFO DRT-0198] Complete detail routing.
Total wire length = 79142 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34103 um.
Total wire length on LAYER met2 = 38090 um.
Total wire length on LAYER met3 = 4572 um.
Total wire length on LAYER met4 = 2376 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23416.
Up-via summary (total 23416):

------------------------
 FR_MASTERSLICE        0
            li1    11634
           met1    11184
           met2      529
           met3       69
           met4        0
------------------------
                   23416


[INFO DRT-0267] cpu time = 00:07:04, elapsed time = 00:01:51, memory = 949.84 (MB), peak = 996.38 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               180     675.65
  Tap cell                                828    1035.99
  Antenna cell                              8      20.02
  Clock buffer                              4      88.84
  Timing Repair Buffer                    320    2098.26
  Inverter                                 68     267.76
  Sequential cell                          16     415.40
  Multi-Input combinational cell         2911   22580.41
  Total                                  4335   27182.32
Writing OpenROAD database to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/45-openroad-detailedrouting/dynamic_noise_reduction.odb'…
Writing netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/45-openroad-detailedrouting/dynamic_noise_reduction.nl.v'…
Writing powered netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/45-openroad-detailedrouting/dynamic_noise_reduction.pnl.v'…
Writing layout to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/45-openroad-detailedrouting/dynamic_noise_reduction.def'…
Writing timing constraints to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/45-openroad-detailedrouting/dynamic_noise_reduction.sdc'…
