# Majority-Voting-Technique
Design a Majority Voting Technique module using VHDL in Vivado and verify it with a Test Bench


# Design a Majority Voting Technique module using VHDL in Vivado and verify it with a Test Bench

![UART TX SIMULATION](images_of_simulations/1_Test.png)
