# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../guia_15.srcs/sources_1/new/myEdgeCnt.vhd" \
"../../../../guia_15.srcs/sources_1/imports/new/myEdgeDetector.vhd" \
"../../../../guia_15.srcs/sim_1/new/myEdgeCnt_tb.vhd" \

# Do not sort compile order
nosort
