IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.50        Core1: 180.15        
Core2: 39.04        Core3: 183.68        
Core4: 14.48        Core5: 172.34        
Core6: 29.93        Core7: 137.10        
Core8: 35.66        Core9: 107.07        
Core10: 30.81        Core11: 210.00        
Core12: 31.00        Core13: 210.34        
Core14: 30.39        Core15: 200.77        
Core16: 27.74        Core17: 156.21        
Core18: 24.20        Core19: 141.92        
Core20: 19.79        Core21: 151.86        
Core22: 26.39        Core23: 147.93        
Core24: 27.09        Core25: 149.31        
Core26: 32.19        Core27: 204.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.44
Socket1: 176.07
DDR read Latency(ns)
Socket0: 46204.21
Socket1: 258.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.60        Core1: 180.37        
Core2: 35.85        Core3: 182.72        
Core4: 18.09        Core5: 175.14        
Core6: 29.22        Core7: 141.50        
Core8: 28.23        Core9: 115.16        
Core10: 27.32        Core11: 210.60        
Core12: 29.12        Core13: 210.87        
Core14: 30.37        Core15: 200.20        
Core16: 30.02        Core17: 155.74        
Core18: 30.48        Core19: 139.27        
Core20: 32.58        Core21: 154.21        
Core22: 14.48        Core23: 150.30        
Core24: 23.40        Core25: 153.72        
Core26: 25.34        Core27: 206.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.50
Socket1: 177.23
DDR read Latency(ns)
Socket0: 48631.43
Socket1: 262.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.48        Core1: 180.07        
Core2: 29.86        Core3: 182.57        
Core4: 22.66        Core5: 172.36        
Core6: 22.11        Core7: 140.88        
Core8: 32.02        Core9: 106.44        
Core10: 29.55        Core11: 208.91        
Core12: 31.26        Core13: 210.57        
Core14: 30.58        Core15: 200.78        
Core16: 31.08        Core17: 155.37        
Core18: 30.93        Core19: 137.65        
Core20: 15.25        Core21: 144.16        
Core22: 18.82        Core23: 147.83        
Core24: 22.98        Core25: 154.52        
Core26: 24.74        Core27: 203.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.01
Socket1: 175.58
DDR read Latency(ns)
Socket0: 46357.83
Socket1: 263.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.49        Core1: 181.41        
Core2: 34.60        Core3: 182.18        
Core4: 39.22        Core5: 174.00        
Core6: 31.37        Core7: 140.37        
Core8: 31.84        Core9: 111.76        
Core10: 38.56        Core11: 210.43        
Core12: 31.55        Core13: 210.38        
Core14: 32.33        Core15: 199.71        
Core16: 28.98        Core17: 156.70        
Core18: 33.72        Core19: 141.39        
Core20: 16.84        Core21: 150.88        
Core22: 29.28        Core23: 148.39        
Core24: 29.47        Core25: 151.87        
Core26: 26.88        Core27: 204.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.71
Socket1: 176.63
DDR read Latency(ns)
Socket0: 51103.04
Socket1: 263.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.16        Core1: 180.14        
Core2: 28.80        Core3: 181.40        
Core4: 28.07        Core5: 177.26        
Core6: 33.29        Core7: 139.72        
Core8: 37.12        Core9: 113.15        
Core10: 29.28        Core11: 210.21        
Core12: 30.32        Core13: 211.30        
Core14: 29.30        Core15: 198.04        
Core16: 29.61        Core17: 157.63        
Core18: 31.06        Core19: 137.33        
Core20: 35.12        Core21: 150.55        
Core22: 36.26        Core23: 150.70        
Core24: 15.22        Core25: 152.81        
Core26: 27.85        Core27: 205.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.74
Socket1: 176.65
DDR read Latency(ns)
Socket0: 51253.23
Socket1: 264.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.17        Core1: 179.07        
Core2: 30.54        Core3: 181.89        
Core4: 29.10        Core5: 176.62        
Core6: 37.75        Core7: 140.75        
Core8: 36.79        Core9: 110.71        
Core10: 35.74        Core11: 210.16        
Core12: 29.74        Core13: 210.15        
Core14: 32.47        Core15: 199.91        
Core16: 31.06        Core17: 154.91        
Core18: 32.58        Core19: 140.28        
Core20: 16.09        Core21: 150.68        
Core22: 32.47        Core23: 149.29        
Core24: 18.58        Core25: 153.89        
Core26: 30.47        Core27: 203.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.00
Socket1: 176.62
DDR read Latency(ns)
Socket0: 51172.89
Socket1: 263.44
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.99        Core1: 174.28        
Core2: 38.21        Core3: 169.17        
Core4: 38.34        Core5: 176.36        
Core6: 17.18        Core7: 133.29        
Core8: 32.61        Core9: 101.31        
Core10: 30.20        Core11: 199.55        
Core12: 26.44        Core13: 187.10        
Core14: 30.66        Core15: 204.25        
Core16: 32.40        Core17: 153.54        
Core18: 27.99        Core19: 141.37        
Core20: 25.39        Core21: 153.37        
Core22: 37.72        Core23: 141.77        
Core24: 37.84        Core25: 148.36        
Core26: 35.88        Core27: 199.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.37
Socket1: 171.77
DDR read Latency(ns)
Socket0: 48346.91
Socket1: 257.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.27        Core1: 174.74        
Core2: 16.59        Core3: 168.41        
Core4: 23.09        Core5: 170.27        
Core6: 30.70        Core7: 138.19        
Core8: 29.15        Core9: 101.21        
Core10: 30.06        Core11: 195.12        
Core12: 29.96        Core13: 183.95        
Core14: 29.78        Core15: 201.55        
Core16: 25.99        Core17: 155.58        
Core18: 37.37        Core19: 136.28        
Core20: 39.62        Core21: 153.61        
Core22: 29.40        Core23: 146.89        
Core24: 29.37        Core25: 143.02        
Core26: 33.65        Core27: 197.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.51
Socket1: 170.16
DDR read Latency(ns)
Socket0: 48614.43
Socket1: 263.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.05        Core1: 177.35        
Core2: 21.07        Core3: 169.89        
Core4: 25.27        Core5: 174.73        
Core6: 25.66        Core7: 137.70        
Core8: 20.20        Core9: 105.55        
Core10: 30.51        Core11: 197.74        
Core12: 29.15        Core13: 186.64        
Core14: 31.71        Core15: 204.54        
Core16: 29.18        Core17: 152.80        
Core18: 29.01        Core19: 143.11        
Core20: 27.25        Core21: 154.65        
Core22: 27.49        Core23: 139.23        
Core24: 29.98        Core25: 150.61        
Core26: 34.74        Core27: 201.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.39
Socket1: 172.37
DDR read Latency(ns)
Socket0: 47541.15
Socket1: 264.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.12        Core1: 172.85        
Core2: 29.44        Core3: 170.85        
Core4: 26.10        Core5: 171.62        
Core6: 34.90        Core7: 131.69        
Core8: 42.03        Core9: 106.85        
Core10: 26.93        Core11: 196.43        
Core12: 33.22        Core13: 186.70        
Core14: 30.94        Core15: 202.03        
Core16: 31.51        Core17: 153.23        
Core18: 32.20        Core19: 137.86        
Core20: 34.04        Core21: 148.36        
Core22: 35.19        Core23: 141.14        
Core24: 15.28        Core25: 151.64        
Core26: 26.10        Core27: 197.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.17
Socket1: 170.21
DDR read Latency(ns)
Socket0: 49982.81
Socket1: 265.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.35        Core1: 173.58        
Core2: 33.38        Core3: 165.35        
Core4: 25.43        Core5: 169.31        
Core6: 36.34        Core7: 140.04        
Core8: 28.64        Core9: 102.68        
Core10: 25.46        Core11: 196.19        
Core12: 26.60        Core13: 188.03        
Core14: 32.25        Core15: 201.68        
Core16: 31.00        Core17: 153.72        
Core18: 29.20        Core19: 122.92        
Core20: 37.92        Core21: 154.32        
Core22: 30.28        Core23: 137.15        
Core24: 18.69        Core25: 145.48        
Core26: 26.03        Core27: 196.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.47
Socket1: 168.35
DDR read Latency(ns)
Socket0: 49409.49
Socket1: 262.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.97        Core1: 175.80        
Core2: 33.99        Core3: 169.30        
Core4: 27.08        Core5: 174.95        
Core6: 25.24        Core7: 137.02        
Core8: 23.60        Core9: 101.02        
Core10: 27.24        Core11: 198.46        
Core12: 28.48        Core13: 187.81        
Core14: 30.97        Core15: 203.07        
Core16: 32.53        Core17: 154.50        
Core18: 34.61        Core19: 134.39        
Core20: 36.76        Core21: 155.85        
Core22: 36.92        Core23: 139.25        
Core24: 30.37        Core25: 147.99        
Core26: 14.61        Core27: 200.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.64
Socket1: 171.29
DDR read Latency(ns)
Socket0: 49523.50
Socket1: 262.19
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.95        Core1: 176.65        
Core2: 34.89        Core3: 175.89        
Core4: 31.42        Core5: 178.80        
Core6: 29.90        Core7: 145.95        
Core8: 15.44        Core9: 106.51        
Core10: 24.51        Core11: 207.07        
Core12: 26.15        Core13: 203.11        
Core14: 28.36        Core15: 197.52        
Core16: 26.20        Core17: 150.35        
Core18: 30.43        Core19: 136.65        
Core20: 30.85        Core21: 148.68        
Core22: 38.25        Core23: 138.22        
Core24: 29.07        Core25: 149.65        
Core26: 31.08        Core27: 201.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.74
Socket1: 173.74
DDR read Latency(ns)
Socket0: 48075.46
Socket1: 256.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.18        Core1: 177.42        
Core2: 15.18        Core3: 175.43        
Core4: 23.37        Core5: 178.31        
Core6: 27.25        Core7: 143.71        
Core8: 18.66        Core9: 113.05        
Core10: 26.58        Core11: 207.22        
Core12: 28.36        Core13: 203.84        
Core14: 30.74        Core15: 198.34        
Core16: 28.66        Core17: 147.74        
Core18: 29.79        Core19: 138.29        
Core20: 28.92        Core21: 149.20        
Core22: 32.63        Core23: 137.76        
Core24: 29.89        Core25: 152.71        
Core26: 30.83        Core27: 204.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 173.99
DDR read Latency(ns)
Socket0: 50987.97
Socket1: 261.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.95        Core1: 176.06        
Core2: 21.93        Core3: 174.88        
Core4: 15.06        Core5: 176.97        
Core6: 26.07        Core7: 140.38        
Core8: 23.63        Core9: 104.60        
Core10: 28.27        Core11: 206.12        
Core12: 38.86        Core13: 202.28        
Core14: 31.06        Core15: 197.15        
Core16: 29.66        Core17: 148.16        
Core18: 30.29        Core19: 133.16        
Core20: 33.27        Core21: 143.88        
Core22: 31.97        Core23: 139.47        
Core24: 31.54        Core25: 150.72        
Core26: 29.65        Core27: 201.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.35
Socket1: 172.27
DDR read Latency(ns)
Socket0: 46942.34
Socket1: 263.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.86        Core1: 179.98        
Core2: 41.01        Core3: 175.94        
Core4: 21.11        Core5: 179.52        
Core6: 30.00        Core7: 137.72        
Core8: 39.03        Core9: 103.30        
Core10: 37.80        Core11: 206.88        
Core12: 25.37        Core13: 201.68        
Core14: 30.75        Core15: 200.01        
Core16: 28.83        Core17: 149.95        
Core18: 30.84        Core19: 143.11        
Core20: 34.82        Core21: 147.66        
Core22: 33.68        Core23: 141.67        
Core24: 31.37        Core25: 149.85        
Core26: 31.36        Core27: 202.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.52
Socket1: 174.34
DDR read Latency(ns)
Socket0: 52027.11
Socket1: 263.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.46        Core1: 172.82        
Core2: 14.00        Core3: 174.74        
Core4: 19.03        Core5: 178.20        
Core6: 27.15        Core7: 137.06        
Core8: 27.01        Core9: 103.41        
Core10: 23.48        Core11: 205.58        
Core12: 26.74        Core13: 200.70        
Core14: 30.41        Core15: 198.00        
Core16: 29.62        Core17: 148.86        
Core18: 29.12        Core19: 139.04        
Core20: 31.00        Core21: 148.88        
Core22: 30.92        Core23: 134.13        
Core24: 28.34        Core25: 150.71        
Core26: 29.84        Core27: 198.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.22
Socket1: 172.02
DDR read Latency(ns)
Socket0: 49170.50
Socket1: 260.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.65        Core1: 175.02        
Core2: 24.44        Core3: 176.29        
Core4: 15.69        Core5: 178.42        
Core6: 29.30        Core7: 142.55        
Core8: 27.08        Core9: 104.12        
Core10: 29.75        Core11: 206.16        
Core12: 29.94        Core13: 203.22        
Core14: 30.12        Core15: 197.90        
Core16: 31.90        Core17: 144.95        
Core18: 31.36        Core19: 140.58        
Core20: 31.65        Core21: 150.32        
Core22: 28.82        Core23: 132.83        
Core24: 35.99        Core25: 151.68        
Core26: 33.77        Core27: 201.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.55
Socket1: 173.14
DDR read Latency(ns)
Socket0: 50207.26
Socket1: 261.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.03        Core1: 177.72        
Core2: 31.61        Core3: 177.64        
Core4: 14.45        Core5: 179.71        
Core6: 26.09        Core7: 142.20        
Core8: 41.44        Core9: 112.18        
Core10: 26.35        Core11: 201.89        
Core12: 31.94        Core13: 197.97        
Core14: 31.69        Core15: 197.23        
Core16: 31.00        Core17: 157.25        
Core18: 35.69        Core19: 145.08        
Core20: 38.50        Core21: 154.51        
Core22: 35.84        Core23: 142.38        
Core24: 31.60        Core25: 149.66        
Core26: 35.48        Core27: 200.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.30
Socket1: 174.51
DDR read Latency(ns)
Socket0: 52973.75
Socket1: 253.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.42        Core1: 177.71        
Core2: 31.51        Core3: 180.04        
Core4: 18.98        Core5: 179.17        
Core6: 27.03        Core7: 143.97        
Core8: 27.68        Core9: 101.94        
Core10: 24.84        Core11: 200.88        
Core12: 31.59        Core13: 198.52        
Core14: 14.81        Core15: 197.04        
Core16: 29.85        Core17: 157.89        
Core18: 32.75        Core19: 143.82        
Core20: 25.77        Core21: 155.84        
Core22: 32.82        Core23: 140.36        
Core24: 27.69        Core25: 152.93        
Core26: 25.70        Core27: 201.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.49
Socket1: 174.81
DDR read Latency(ns)
Socket0: 55232.20
Socket1: 262.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.53        Core1: 182.38        
Core2: 30.94        Core3: 180.82        
Core4: 32.06        Core5: 181.02        
Core6: 14.76        Core7: 145.32        
Core8: 26.77        Core9: 112.46        
Core10: 31.58        Core11: 202.11        
Core12: 26.34        Core13: 201.27        
Core14: 19.70        Core15: 197.41        
Core16: 23.82        Core17: 155.80        
Core18: 30.67        Core19: 143.25        
Core20: 25.73        Core21: 153.17        
Core22: 26.14        Core23: 144.95        
Core24: 27.32        Core25: 155.72        
Core26: 33.26        Core27: 202.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.12
Socket1: 176.20
DDR read Latency(ns)
Socket0: 51124.72
Socket1: 259.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.85        Core1: 182.09        
Core2: 20.33        Core3: 179.47        
Core4: 27.74        Core5: 181.94        
Core6: 15.16        Core7: 143.89        
Core8: 25.76        Core9: 106.46        
Core10: 26.70        Core11: 203.07        
Core12: 27.45        Core13: 200.54        
Core14: 25.68        Core15: 199.35        
Core16: 29.58        Core17: 156.84        
Core18: 31.92        Core19: 143.68        
Core20: 31.49        Core21: 154.95        
Core22: 33.46        Core23: 145.08        
Core24: 31.86        Core25: 150.66        
Core26: 31.01        Core27: 201.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.90
Socket1: 176.04
DDR read Latency(ns)
Socket0: 55146.26
Socket1: 259.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.77        Core1: 182.53        
Core2: 13.96        Core3: 181.79        
Core4: 30.22        Core5: 182.11        
Core6: 18.29        Core7: 145.61        
Core8: 24.47        Core9: 108.80        
Core10: 23.51        Core11: 204.24        
Core12: 25.53        Core13: 198.50        
Core14: 24.36        Core15: 196.68        
Core16: 31.39        Core17: 158.42        
Core18: 32.02        Core19: 146.69        
Core20: 32.68        Core21: 157.31        
Core22: 32.49        Core23: 140.76        
Core24: 31.41        Core25: 152.92        
Core26: 26.93        Core27: 201.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.51
Socket1: 176.27
DDR read Latency(ns)
Socket0: 56462.12
Socket1: 258.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.26        Core1: 181.49        
Core2: 21.41        Core3: 178.76        
Core4: 24.82        Core5: 180.14        
Core6: 27.85        Core7: 144.68        
Core8: 27.25        Core9: 107.49        
Core10: 36.27        Core11: 202.98        
Core12: 33.60        Core13: 200.53        
Core14: 32.68        Core15: 195.62        
Core16: 31.17        Core17: 158.11        
Core18: 32.91        Core19: 145.09        
Core20: 31.67        Core21: 153.67        
Core22: 31.50        Core23: 142.07        
Core24: 34.75        Core25: 155.87        
Core26: 35.65        Core27: 201.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.56
Socket1: 175.78
DDR read Latency(ns)
Socket0: 57791.60
Socket1: 260.14
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.71        Core1: 179.36        
Core2: 43.72        Core3: 174.45        
Core4: 33.14        Core5: 177.99        
Core6: 29.43        Core7: 142.63        
Core8: 33.63        Core9: 107.91        
Core10: 33.03        Core11: 207.94        
Core12: 15.28        Core13: 197.93        
Core14: 28.75        Core15: 204.36        
Core16: 32.87        Core17: 150.78        
Core18: 23.65        Core19: 142.17        
Core20: 28.59        Core21: 150.33        
Core22: 24.48        Core23: 138.78        
Core24: 24.85        Core25: 153.66        
Core26: 33.95        Core27: 202.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.34
Socket1: 174.53
DDR read Latency(ns)
Socket0: 48761.39
Socket1: 260.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.56        Core1: 178.58        
Core2: 38.98        Core3: 173.46        
Core4: 31.34        Core5: 175.43        
Core6: 32.74        Core7: 144.76        
Core8: 36.55        Core9: 103.53        
Core10: 32.91        Core11: 206.26        
Core12: 18.04        Core13: 192.87        
Core14: 31.48        Core15: 201.50        
Core16: 24.89        Core17: 150.04        
Core18: 34.31        Core19: 140.29        
Core20: 30.43        Core21: 152.00        
Core22: 28.40        Core23: 133.55        
Core24: 34.72        Core25: 151.52        
Core26: 36.65        Core27: 198.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.20
Socket1: 172.53
DDR read Latency(ns)
Socket0: 49740.35
Socket1: 261.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.85        Core1: 179.62        
Core2: 43.20        Core3: 178.28        
Core4: 41.87        Core5: 177.88        
Core6: 23.32        Core7: 150.15        
Core8: 32.57        Core9: 106.83        
Core10: 34.78        Core11: 207.93        
Core12: 13.25        Core13: 198.00        
Core14: 26.78        Core15: 204.05        
Core16: 22.83        Core17: 151.82        
Core18: 35.49        Core19: 141.61        
Core20: 30.32        Core21: 148.91        
Core22: 25.94        Core23: 142.65        
Core24: 30.55        Core25: 151.21        
Core26: 30.99        Core27: 201.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.40
Socket1: 175.37
DDR read Latency(ns)
Socket0: 48372.42
Socket1: 261.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.29        Core1: 178.93        
Core2: 14.08        Core3: 175.68        
Core4: 38.24        Core5: 179.34        
Core6: 25.73        Core7: 144.47        
Core8: 31.64        Core9: 105.63        
Core10: 29.53        Core11: 207.63        
Core12: 21.74        Core13: 195.70        
Core14: 25.89        Core15: 204.45        
Core16: 29.41        Core17: 149.44        
Core18: 25.52        Core19: 139.57        
Core20: 37.24        Core21: 152.96        
Core22: 31.33        Core23: 138.10        
Core24: 27.07        Core25: 152.23        
Core26: 26.85        Core27: 202.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.79
Socket1: 174.43
DDR read Latency(ns)
Socket0: 50169.48
Socket1: 265.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.83        Core1: 179.67        
Core2: 19.58        Core3: 177.81        
Core4: 25.76        Core5: 179.40        
Core6: 26.75        Core7: 145.15        
Core8: 31.59        Core9: 111.38        
Core10: 30.31        Core11: 208.08        
Core12: 29.04        Core13: 200.25        
Core14: 31.70        Core15: 203.90        
Core16: 31.04        Core17: 153.48        
Core18: 31.92        Core19: 142.00        
Core20: 28.58        Core21: 152.07        
Core22: 26.43        Core23: 144.75        
Core24: 14.49        Core25: 152.11        
Core26: 24.89        Core27: 205.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.49
Socket1: 176.18
DDR read Latency(ns)
Socket0: 50309.79
Socket1: 261.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.54        Core1: 179.56        
Core2: 29.37        Core3: 176.45        
Core4: 33.52        Core5: 178.70        
Core6: 25.25        Core7: 147.47        
Core8: 32.38        Core9: 106.06        
Core10: 31.44        Core11: 207.88        
Core12: 32.59        Core13: 198.67        
Core14: 31.63        Core15: 204.81        
Core16: 32.76        Core17: 151.88        
Core18: 33.51        Core19: 142.43        
Core20: 32.58        Core21: 154.45        
Core22: 35.17        Core23: 144.69        
Core24: 18.52        Core25: 150.45        
Core26: 14.91        Core27: 204.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.99
Socket1: 176.10
DDR read Latency(ns)
Socket0: 50730.64
Socket1: 263.78
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.19        Core1: 176.55        
Core2: 15.79        Core3: 182.75        
Core4: 31.05        Core5: 180.95        
Core6: 20.52        Core7: 139.92        
Core8: 29.59        Core9: 113.69        
Core10: 32.24        Core11: 208.09        
Core12: 30.82        Core13: 206.65        
Core14: 27.58        Core15: 209.10        
Core16: 31.68        Core17: 155.69        
Core18: 26.82        Core19: 147.04        
Core20: 29.86        Core21: 147.41        
Core22: 43.25        Core23: 144.03        
Core24: 31.66        Core25: 154.48        
Core26: 35.52        Core27: 198.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.55
Socket1: 176.60
DDR read Latency(ns)
Socket0: 57553.63
Socket1: 258.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.07        Core1: 177.99        
Core2: 19.85        Core3: 183.38        
Core4: 26.29        Core5: 183.94        
Core6: 24.62        Core7: 141.05        
Core8: 32.80        Core9: 108.32        
Core10: 29.53        Core11: 210.96        
Core12: 31.26        Core13: 209.29        
Core14: 33.53        Core15: 211.15        
Core16: 29.73        Core17: 154.78        
Core18: 39.35        Core19: 151.43        
Core20: 30.90        Core21: 149.45        
Core22: 31.19        Core23: 144.15        
Core24: 31.09        Core25: 156.67        
Core26: 14.76        Core27: 202.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.64
Socket1: 178.48
DDR read Latency(ns)
Socket0: 63616.65
Socket1: 263.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.99        Core1: 177.90        
Core2: 35.03        Core3: 182.29        
Core4: 29.32        Core5: 184.14        
Core6: 24.95        Core7: 145.76        
Core8: 32.20        Core9: 105.07        
Core10: 32.78        Core11: 209.51        
Core12: 27.59        Core13: 208.53        
Core14: 23.61        Core15: 210.38        
Core16: 26.38        Core17: 152.84        
Core18: 35.10        Core19: 149.25        
Core20: 32.36        Core21: 146.87        
Core22: 26.57        Core23: 145.56        
Core24: 31.55        Core25: 156.17        
Core26: 15.25        Core27: 200.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.39
Socket1: 178.03
DDR read Latency(ns)
Socket0: 58443.57
Socket1: 262.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.79        Core1: 179.51        
Core2: 32.12        Core3: 186.30        
Core4: 28.36        Core5: 183.49        
Core6: 28.94        Core7: 142.12        
Core8: 32.25        Core9: 108.37        
Core10: 27.55        Core11: 210.98        
Core12: 23.78        Core13: 209.52        
Core14: 38.66        Core15: 211.54        
Core16: 29.81        Core17: 156.17        
Core18: 32.64        Core19: 148.07        
Core20: 33.61        Core21: 148.81        
Core22: 35.37        Core23: 144.44        
Core24: 34.74        Core25: 153.69        
Core26: 26.66        Core27: 202.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.55
Socket1: 178.66
DDR read Latency(ns)
Socket0: 68437.79
Socket1: 264.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.76        Core1: 174.94        
Core2: 38.58        Core3: 182.66        
Core4: 31.03        Core5: 182.59        
Core6: 29.72        Core7: 140.07        
Core8: 31.47        Core9: 107.87        
Core10: 30.35        Core11: 209.58        
Core12: 28.47        Core13: 208.01        
Core14: 14.28        Core15: 209.87        
Core16: 25.51        Core17: 158.18        
Core18: 30.05        Core19: 145.96        
Core20: 32.15        Core21: 151.11        
Core22: 33.43        Core23: 143.37        
Core24: 29.13        Core25: 156.90        
Core26: 23.07        Core27: 202.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.63
Socket1: 177.65
DDR read Latency(ns)
Socket0: 63253.58
Socket1: 264.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.12        Core1: 182.91        
Core2: 25.81        Core3: 183.91        
Core4: 23.03        Core5: 184.14        
Core6: 29.00        Core7: 141.54        
Core8: 32.94        Core9: 116.92        
Core10: 32.50        Core11: 210.47        
Core12: 36.47        Core13: 209.54        
Core14: 20.72        Core15: 211.27        
Core16: 27.37        Core17: 153.78        
Core18: 30.75        Core19: 154.49        
Core20: 32.26        Core21: 150.63        
Core22: 31.62        Core23: 146.57        
Core24: 36.33        Core25: 157.51        
Core26: 38.41        Core27: 202.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.11
Socket1: 179.44
DDR read Latency(ns)
Socket0: 63228.46
Socket1: 264.65
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.84        Core1: 187.12        
Core2: 22.13        Core3: 185.11        
Core4: 29.68        Core5: 183.71        
Core6: 31.70        Core7: 145.66        
Core8: 27.51        Core9: 104.72        
Core10: 36.65        Core11: 215.03        
Core12: 34.26        Core13: 208.78        
Core14: 32.16        Core15: 214.09        
Core16: 30.37        Core17: 156.83        
Core18: 32.05        Core19: 145.77        
Core20: 32.48        Core21: 154.15        
Core22: 32.08        Core23: 149.08        
Core24: 35.63        Core25: 158.06        
Core26: 37.90        Core27: 206.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.19
Socket1: 181.13
DDR read Latency(ns)
Socket0: 57786.98
Socket1: 259.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.98        Core1: 186.59        
Core2: 38.34        Core3: 185.43        
Core4: 28.88        Core5: 184.65        
Core6: 37.49        Core7: 148.15        
Core8: 26.63        Core9: 104.96        
Core10: 29.27        Core11: 215.33        
Core12: 30.56        Core13: 207.95        
Core14: 30.92        Core15: 213.87        
Core16: 30.32        Core17: 156.31        
Core18: 31.62        Core19: 140.45        
Core20: 29.89        Core21: 153.61        
Core22: 28.96        Core23: 156.02        
Core24: 32.24        Core25: 161.50        
Core26: 32.68        Core27: 207.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.18
Socket1: 181.68
DDR read Latency(ns)
Socket0: 60380.35
Socket1: 259.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.10        Core1: 186.46        
Core2: 33.53        Core3: 188.42        
Core4: 31.67        Core5: 182.79        
Core6: 32.52        Core7: 142.95        
Core8: 28.98        Core9: 107.76        
Core10: 15.42        Core11: 215.69        
Core12: 22.52        Core13: 207.56        
Core14: 27.66        Core15: 213.14        
Core16: 30.84        Core17: 153.83        
Core18: 32.46        Core19: 149.75        
Core20: 31.02        Core21: 152.39        
Core22: 32.31        Core23: 150.12        
Core24: 32.38        Core25: 159.05        
Core26: 38.23        Core27: 206.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.58
Socket1: 181.05
DDR read Latency(ns)
Socket0: 54775.26
Socket1: 262.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.75        Core1: 185.62        
Core2: 16.26        Core3: 186.02        
Core4: 36.60        Core5: 181.09        
Core6: 28.43        Core7: 145.78        
Core8: 32.63        Core9: 108.38        
Core10: 20.34        Core11: 214.48        
Core12: 29.31        Core13: 203.32        
Core14: 28.00        Core15: 212.38        
Core16: 28.87        Core17: 153.10        
Core18: 32.73        Core19: 145.49        
Core20: 33.68        Core21: 155.62        
Core22: 32.84        Core23: 147.36        
Core24: 33.53        Core25: 156.81        
Core26: 33.65        Core27: 206.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.13
Socket1: 179.94
DDR read Latency(ns)
Socket0: 58208.55
Socket1: 262.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.27        Core1: 187.40        
Core2: 24.64        Core3: 184.20        
Core4: 27.04        Core5: 182.77        
Core6: 14.22        Core7: 147.61        
Core8: 34.58        Core9: 103.26        
Core10: 27.02        Core11: 214.64        
Core12: 26.58        Core13: 205.96        
Core14: 31.34        Core15: 212.76        
Core16: 27.89        Core17: 157.46        
Core18: 31.67        Core19: 143.65        
Core20: 35.28        Core21: 153.87        
Core22: 30.13        Core23: 151.16        
Core24: 32.87        Core25: 157.47        
Core26: 30.51        Core27: 204.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.02
Socket1: 180.61
DDR read Latency(ns)
Socket0: 58046.83
Socket1: 263.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.61        Core1: 184.17        
Core2: 35.08        Core3: 185.17        
Core4: 14.62        Core5: 182.53        
Core6: 17.50        Core7: 148.11        
Core8: 25.36        Core9: 105.92        
Core10: 26.84        Core11: 212.82        
Core12: 23.63        Core13: 200.86        
Core14: 27.82        Core15: 211.67        
Core16: 27.52        Core17: 151.91        
Core18: 31.80        Core19: 143.19        
Core20: 32.17        Core21: 149.01        
Core22: 33.18        Core23: 147.28        
Core24: 32.55        Core25: 160.69        
Core26: 34.20        Core27: 199.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.54
Socket1: 178.60
DDR read Latency(ns)
Socket0: 55713.50
Socket1: 264.35
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.88        Core1: 184.78        
Core2: 28.70        Core3: 185.96        
Core4: 30.12        Core5: 183.57        
Core6: 15.23        Core7: 144.24        
Core8: 31.60        Core9: 96.95        
Core10: 29.43        Core11: 213.42        
Core12: 30.53        Core13: 206.37        
Core14: 28.31        Core15: 208.04        
Core16: 27.90        Core17: 158.40        
Core18: 32.72        Core19: 152.28        
Core20: 24.10        Core21: 145.61        
Core22: 33.23        Core23: 148.97        
Core24: 21.08        Core25: 151.62        
Core26: 29.60        Core27: 207.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.08
Socket1: 178.99
DDR read Latency(ns)
Socket0: 44216.28
Socket1: 258.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.71        Core1: 185.25        
Core2: 33.39        Core3: 186.98        
Core4: 13.40        Core5: 184.75        
Core6: 25.50        Core7: 143.95        
Core8: 29.69        Core9: 91.79        
Core10: 28.31        Core11: 214.36        
Core12: 29.82        Core13: 208.35        
Core14: 29.65        Core15: 209.57        
Core16: 27.14        Core17: 158.64        
Core18: 26.62        Core19: 154.95        
Core20: 19.37        Core21: 154.22        
Core22: 27.07        Core23: 151.55        
Core24: 33.13        Core25: 153.67        
Core26: 31.84        Core27: 209.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.42
Socket1: 180.74
DDR read Latency(ns)
Socket0: 45371.72
Socket1: 258.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.45        Core1: 184.97        
Core2: 39.21        Core3: 187.43        
Core4: 18.18        Core5: 184.88        
Core6: 28.37        Core7: 148.96        
Core8: 26.77        Core9: 96.42        
Core10: 29.14        Core11: 214.78        
Core12: 22.56        Core13: 208.80        
Core14: 30.92        Core15: 210.76        
Core16: 26.03        Core17: 154.44        
Core18: 30.00        Core19: 153.94        
Core20: 32.85        Core21: 153.82        
Core22: 38.59        Core23: 148.64        
Core24: 34.11        Core25: 152.15        
Core26: 28.99        Core27: 209.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.51
Socket1: 180.71
DDR read Latency(ns)
Socket0: 44843.97
Socket1: 260.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.28        Core1: 184.94        
Core2: 41.08        Core3: 189.22        
Core4: 37.88        Core5: 185.25        
Core6: 30.39        Core7: 146.85        
Core8: 27.56        Core9: 89.87        
Core10: 31.99        Core11: 214.70        
Core12: 29.90        Core13: 209.10        
Core14: 24.04        Core15: 210.95        
Core16: 30.69        Core17: 156.88        
Core18: 30.86        Core19: 153.07        
Core20: 38.31        Core21: 149.75        
Core22: 37.46        Core23: 149.06        
Core24: 28.71        Core25: 152.92        
Core26: 29.07        Core27: 209.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.49
Socket1: 180.52
DDR read Latency(ns)
Socket0: 47052.43
Socket1: 260.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.46        Core1: 187.28        
Core2: 30.78        Core3: 188.03        
Core4: 31.62        Core5: 185.42        
Core6: 32.03        Core7: 146.32        
Core8: 15.35        Core9: 90.15        
Core10: 28.59        Core11: 214.73        
Core12: 28.99        Core13: 209.89        
Core14: 19.84        Core15: 209.90        
Core16: 29.03        Core17: 158.98        
Core18: 33.08        Core19: 154.73        
Core20: 29.64        Core21: 149.06        
Core22: 28.52        Core23: 151.11        
Core24: 29.97        Core25: 153.35        
Core26: 26.89        Core27: 208.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.23
Socket1: 180.95
DDR read Latency(ns)
Socket0: 47449.28
Socket1: 262.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.51        Core1: 185.96        
Core2: 40.31        Core3: 187.00        
Core4: 33.10        Core5: 183.74        
Core6: 32.83        Core7: 144.42        
Core8: 17.71        Core9: 92.52        
Core10: 29.98        Core11: 213.42        
Core12: 15.69        Core13: 207.54        
Core14: 26.48        Core15: 209.05        
Core16: 30.49        Core17: 159.50        
Core18: 28.59        Core19: 150.11        
Core20: 26.86        Core21: 145.49        
Core22: 30.57        Core23: 154.15        
Core24: 29.39        Core25: 151.29        
Core26: 27.56        Core27: 207.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 179.48
DDR read Latency(ns)
Socket0: 45864.42
Socket1: 261.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.81        Core1: 180.13        
Core2: 29.65        Core3: 178.31        
Core4: 14.80        Core5: 181.45        
Core6: 24.91        Core7: 144.41        
Core8: 33.94        Core9: 97.66        
Core10: 26.73        Core11: 207.68        
Core12: 31.52        Core13: 201.30        
Core14: 30.78        Core15: 200.48        
Core16: 32.09        Core17: 157.27        
Core18: 31.81        Core19: 139.53        
Core20: 37.91        Core21: 157.19        
Core22: 24.47        Core23: 139.84        
Core24: 39.41        Core25: 154.22        
Core26: 36.96        Core27: 200.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.10
Socket1: 175.55
DDR read Latency(ns)
Socket0: 44327.21
Socket1: 256.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.46        Core1: 181.48        
Core2: 38.33        Core3: 178.95        
Core4: 20.09        Core5: 183.93        
Core6: 26.55        Core7: 145.09        
Core8: 25.03        Core9: 97.32        
Core10: 15.47        Core11: 208.73        
Core12: 30.47        Core13: 204.58        
Core14: 29.31        Core15: 204.00        
Core16: 31.29        Core17: 158.00        
Core18: 30.11        Core19: 137.50        
Core20: 28.31        Core21: 159.44        
Core22: 30.72        Core23: 147.39        
Core24: 26.45        Core25: 154.47        
Core26: 30.18        Core27: 202.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 177.38
DDR read Latency(ns)
Socket0: 47251.98
Socket1: 262.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.43        Core1: 181.16        
Core2: 35.03        Core3: 175.57        
Core4: 30.50        Core5: 182.05        
Core6: 30.31        Core7: 145.37        
Core8: 26.71        Core9: 90.17        
Core10: 19.13        Core11: 207.90        
Core12: 29.85        Core13: 203.17        
Core14: 29.66        Core15: 203.33        
Core16: 29.63        Core17: 155.21        
Core18: 16.23        Core19: 138.43        
Core20: 23.58        Core21: 161.80        
Core22: 33.26        Core23: 142.70        
Core24: 30.95        Core25: 151.24        
Core26: 27.35        Core27: 201.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.71
Socket1: 176.03
DDR read Latency(ns)
Socket0: 43464.53
Socket1: 261.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.58        Core1: 179.03        
Core2: 32.57        Core3: 177.77        
Core4: 33.30        Core5: 181.51        
Core6: 29.69        Core7: 143.27        
Core8: 24.87        Core9: 90.46        
Core10: 13.84        Core11: 206.62        
Core12: 29.44        Core13: 202.28        
Core14: 21.11        Core15: 200.06        
Core16: 31.08        Core17: 155.09        
Core18: 20.94        Core19: 140.66        
Core20: 31.74        Core21: 158.46        
Core22: 29.67        Core23: 142.06        
Core24: 25.49        Core25: 152.15        
Core26: 25.99        Core27: 200.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.89
Socket1: 175.39
DDR read Latency(ns)
Socket0: 46558.65
Socket1: 263.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.18        Core1: 181.70        
Core2: 36.49        Core3: 176.54        
Core4: 36.04        Core5: 182.04        
Core6: 37.93        Core7: 144.10        
Core8: 35.87        Core9: 81.83        
Core10: 39.93        Core11: 208.58        
Core12: 33.74        Core13: 203.52        
Core14: 20.67        Core15: 201.70        
Core16: 28.34        Core17: 159.93        
Core18: 29.98        Core19: 138.17        
Core20: 30.14        Core21: 158.13        
Core22: 31.62        Core23: 148.23        
Core24: 35.73        Core25: 154.47        
Core26: 36.13        Core27: 201.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 176.55
DDR read Latency(ns)
Socket0: 47690.67
Socket1: 263.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.20        Core1: 180.45        
Core2: 39.51        Core3: 174.65        
Core4: 33.47        Core5: 181.49        
Core6: 29.36        Core7: 145.35        
Core8: 26.33        Core9: 91.88        
Core10: 27.80        Core11: 207.32        
Core12: 30.20        Core13: 203.26        
Core14: 15.38        Core15: 202.39        
Core16: 30.45        Core17: 154.38        
Core18: 39.34        Core19: 136.60        
Core20: 31.27        Core21: 158.61        
Core22: 33.30        Core23: 146.12        
Core24: 30.27        Core25: 152.61        
Core26: 37.67        Core27: 200.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 175.71
DDR read Latency(ns)
Socket0: 47652.06
Socket1: 263.75
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.58        Core1: 184.29        
Core2: 14.13        Core3: 181.34        
Core4: 20.00        Core5: 184.99        
Core6: 22.60        Core7: 149.92        
Core8: 21.95        Core9: 121.20        
Core10: 26.88        Core11: 209.03        
Core12: 23.36        Core13: 212.38        
Core14: 31.66        Core15: 211.20        
Core16: 33.24        Core17: 155.80        
Core18: 29.82        Core19: 141.89        
Core20: 32.23        Core21: 153.78        
Core22: 31.78        Core23: 140.04        
Core24: 28.76        Core25: 152.75        
Core26: 31.77        Core27: 201.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.39
Socket1: 178.91
DDR read Latency(ns)
Socket0: 53077.18
Socket1: 252.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.22        Core1: 179.90        
Core2: 17.17        Core3: 177.54        
Core4: 28.98        Core5: 182.48        
Core6: 24.00        Core7: 144.46        
Core8: 28.79        Core9: 118.11        
Core10: 35.98        Core11: 206.74        
Core12: 34.06        Core13: 211.07        
Core14: 31.03        Core15: 210.52        
Core16: 31.01        Core17: 159.34        
Core18: 30.14        Core19: 137.22        
Core20: 33.49        Core21: 153.98        
Core22: 37.01        Core23: 149.65        
Core24: 40.65        Core25: 153.18        
Core26: 37.69        Core27: 200.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 177.79
DDR read Latency(ns)
Socket0: 54655.44
Socket1: 261.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.48        Core1: 183.50        
Core2: 29.09        Core3: 177.25        
Core4: 29.04        Core5: 182.35        
Core6: 34.51        Core7: 149.83        
Core8: 32.08        Core9: 116.49        
Core10: 15.86        Core11: 206.86        
Core12: 29.93        Core13: 209.78        
Core14: 31.55        Core15: 209.65        
Core16: 28.39        Core17: 155.46        
Core18: 23.28        Core19: 137.66        
Core20: 33.85        Core21: 154.30        
Core22: 27.09        Core23: 144.01        
Core24: 31.83        Core25: 153.29        
Core26: 26.86        Core27: 199.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.74
Socket1: 177.62
DDR read Latency(ns)
Socket0: 51220.65
Socket1: 260.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.02        Core1: 181.12        
Core2: 14.59        Core3: 179.10        
Core4: 42.08        Core5: 182.64        
Core6: 24.24        Core7: 140.65        
Core8: 25.07        Core9: 118.76        
Core10: 20.29        Core11: 207.21        
Core12: 25.36        Core13: 209.19        
Core14: 30.71        Core15: 209.80        
Core16: 30.93        Core17: 154.14        
Core18: 28.67        Core19: 139.73        
Core20: 30.85        Core21: 153.34        
Core22: 23.74        Core23: 146.79        
Core24: 32.21        Core25: 151.93        
Core26: 31.61        Core27: 199.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.69
Socket1: 177.03
DDR read Latency(ns)
Socket0: 53008.20
Socket1: 258.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.08        Core1: 180.37        
Core2: 19.66        Core3: 178.00        
Core4: 15.14        Core5: 184.86        
Core6: 22.36        Core7: 144.20        
Core8: 25.80        Core9: 116.77        
Core10: 25.21        Core11: 208.29        
Core12: 27.50        Core13: 211.36        
Core14: 33.74        Core15: 210.07        
Core16: 31.09        Core17: 155.93        
Core18: 31.57        Core19: 139.23        
Core20: 33.39        Core21: 151.23        
Core22: 39.50        Core23: 151.86        
Core24: 34.13        Core25: 151.60        
Core26: 32.49        Core27: 200.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.86
Socket1: 177.88
DDR read Latency(ns)
Socket0: 53456.27
Socket1: 259.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.48        Core1: 179.94        
Core2: 31.75        Core3: 180.73        
Core4: 15.50        Core5: 184.37        
Core6: 24.45        Core7: 144.73        
Core8: 24.81        Core9: 111.85        
Core10: 28.53        Core11: 207.08        
Core12: 35.07        Core13: 211.24        
Core14: 35.79        Core15: 210.09        
Core16: 31.26        Core17: 160.29        
Core18: 33.25        Core19: 140.10        
Core20: 33.97        Core21: 151.96        
Core22: 31.44        Core23: 149.01        
Core24: 32.19        Core25: 151.15        
Core26: 36.60        Core27: 198.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 177.89
DDR read Latency(ns)
Socket0: 52362.61
Socket1: 258.05
