NDFramePage.OnPageTitleLoaded("File14:uvm_sequencer_base.svh","uvm_sequencer_base.svh");NDSummary.OnSummaryLoaded("File14:uvm_sequencer_base.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"]],[[1062,0,0,"uvm_sequencer_base","uvm_sequencer_base"],[1063,0,2,"Functions","uvm_sequencer_base.Functions"],[1064,0,1,"new","uvm_sequencer_base.new"],[1065,0,1,"is_child","uvm_sequencer_base.is_child"],[1066,0,1,"user_priority_arbitration","uvm_sequencer_base.user_priority_arbitration"],[1067,0,1,"start_phase_sequence","uvm_sequencer_base.start_phase_sequence"],[1068,0,1,"is_blocked","uvm_sequencer_base.is_blocked"],[1069,0,1,"has_lock","uvm_sequencer_base.has_lock"],[1070,0,1,"unlock","uvm_sequencer_base.unlock"],[1071,0,1,"ungrab","uvm_sequencer_base.ungrab"],[1072,0,1,"stop_sequences","uvm_sequencer_base.stop_sequences"],[1073,0,1,"is_grabbed","uvm_sequencer_base.is_grabbed"],[1074,0,1,"current_grabber","uvm_sequencer_base.current_grabber"],[1075,0,1,"has_do_available","uvm_sequencer_base.has_do_available"],[1076,0,1,"set_arbitration","uvm_sequencer_base.set_arbitration"],[1077,0,1,"get_arbitration","uvm_sequencer_base.get_arbitration"],[1078,0,1,"send_request","uvm_sequencer_base.send_request"]]);