
Ver2.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d24  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08005e30  08005e30  00015e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e5c  08005e5c  00020038  2**0
                  CONTENTS
  4 .ARM          00000000  08005e5c  08005e5c  00020038  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005e5c  08005e5c  00020038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e5c  08005e5c  00015e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e60  08005e60  00015e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000038  20000000  08005e64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  20000038  08005e9c  00020038  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200002c0  08005e9c  000202c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020061  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f310  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026f7  00000000  00000000  0002f3b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f28  00000000  00000000  00031ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bde  00000000  00000000  000329d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001866d  00000000  00000000  000335b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011720  00000000  00000000  0004bc23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f766  00000000  00000000  0005d343  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004054  00000000  00000000  000ecaac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000f0b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000038 	.word	0x20000038
 8000128:	00000000 	.word	0x00000000
 800012c:	08005e18 	.word	0x08005e18

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000003c 	.word	0x2000003c
 8000148:	08005e18 	.word	0x08005e18

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2iz>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80006fc:	d30f      	bcc.n	800071e <__aeabi_f2iz+0x2a>
 80006fe:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000702:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000706:	d90d      	bls.n	8000724 <__aeabi_f2iz+0x30>
 8000708:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800070c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000710:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000714:	fa23 f002 	lsr.w	r0, r3, r2
 8000718:	bf18      	it	ne
 800071a:	4240      	negne	r0, r0
 800071c:	4770      	bx	lr
 800071e:	f04f 0000 	mov.w	r0, #0
 8000722:	4770      	bx	lr
 8000724:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000728:	d101      	bne.n	800072e <__aeabi_f2iz+0x3a>
 800072a:	0242      	lsls	r2, r0, #9
 800072c:	d105      	bne.n	800073a <__aeabi_f2iz+0x46>
 800072e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000732:	bf08      	it	eq
 8000734:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000738:	4770      	bx	lr
 800073a:	f04f 0000 	mov.w	r0, #0
 800073e:	4770      	bx	lr

08000740 <robot_setDirection>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void robot_setDirection(uint8_t Dir_L, uint8_t Dir_R, uint8_t Dir_PID)
{
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	71fb      	strb	r3, [r7, #7]
 800074a:	460b      	mov	r3, r1
 800074c:	71bb      	strb	r3, [r7, #6]
 800074e:	4613      	mov	r3, r2
 8000750:	717b      	strb	r3, [r7, #5]
	Dir_Left = Dir_L;
 8000752:	4a05      	ldr	r2, [pc, #20]	; (8000768 <robot_setDirection+0x28>)
 8000754:	79fb      	ldrb	r3, [r7, #7]
 8000756:	7013      	strb	r3, [r2, #0]
	Dir_Right = Dir_R;
 8000758:	4a04      	ldr	r2, [pc, #16]	; (800076c <robot_setDirection+0x2c>)
 800075a:	79bb      	ldrb	r3, [r7, #6]
 800075c:	7013      	strb	r3, [r2, #0]
	Dir_PID = Dir_PID;
}
 800075e:	bf00      	nop
 8000760:	370c      	adds	r7, #12
 8000762:	46bd      	mov	sp, r7
 8000764:	bc80      	pop	{r7}
 8000766:	4770      	bx	lr
 8000768:	20000078 	.word	0x20000078
 800076c:	20000079 	.word	0x20000079

08000770 <robot_setSpeed>:
	kP = kP_input;
	kD = kD_input;
}

void robot_setSpeed(int16_t left_speed, int16_t right_speed)
{
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	460a      	mov	r2, r1
 800077a:	80fb      	strh	r3, [r7, #6]
 800077c:	4613      	mov	r3, r2
 800077e:	80bb      	strh	r3, [r7, #4]
	if(Dir_Left)
 8000780:	4b51      	ldr	r3, [pc, #324]	; (80008c8 <robot_setSpeed+0x158>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d025      	beq.n	80007d4 <robot_setSpeed+0x64>
	{
		// nếu tốc độ bên trái lớn hơn 0
			if(left_speed > 0)
 8000788:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800078c:	2b00      	cmp	r3, #0
 800078e:	dd09      	ble.n	80007a4 <robot_setSpeed+0x34>
			{
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8000790:	4b4e      	ldr	r3, [pc, #312]	; (80008cc <robot_setSpeed+0x15c>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	2200      	movs	r2, #0
 8000796:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, left_speed);
 8000798:	4b4c      	ldr	r3, [pc, #304]	; (80008cc <robot_setSpeed+0x15c>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80007a0:	639a      	str	r2, [r3, #56]	; 0x38
 80007a2:	e03c      	b.n	800081e <robot_setSpeed+0xae>
			}

			// nếu tốc độ bên trái nh�? hơn 0 -> quay chi�?u ngược lại
			else if(left_speed < 0)
 80007a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	da0a      	bge.n	80007c2 <robot_setSpeed+0x52>
			{
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (-1*left_speed));		// sử dụng
 80007ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007b0:	425a      	negs	r2, r3
 80007b2:	4b46      	ldr	r3, [pc, #280]	; (80008cc <robot_setSpeed+0x15c>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80007b8:	4b44      	ldr	r3, [pc, #272]	; (80008cc <robot_setSpeed+0x15c>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	2200      	movs	r2, #0
 80007be:	639a      	str	r2, [r3, #56]	; 0x38
 80007c0:	e02d      	b.n	800081e <robot_setSpeed+0xae>
			}

			// nếu tốc độ bên trái bằng 0 -> đứng yên
			else
			{
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80007c2:	4b42      	ldr	r3, [pc, #264]	; (80008cc <robot_setSpeed+0x15c>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	2200      	movs	r2, #0
 80007c8:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80007ca:	4b40      	ldr	r3, [pc, #256]	; (80008cc <robot_setSpeed+0x15c>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	2200      	movs	r2, #0
 80007d0:	639a      	str	r2, [r3, #56]	; 0x38
 80007d2:	e024      	b.n	800081e <robot_setSpeed+0xae>
			}
	}
	else
	{
		// nếu tốc độ bên trái lớn hơn 0
		if(left_speed > 0)
 80007d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	dd09      	ble.n	80007f0 <robot_setSpeed+0x80>
		{
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, left_speed);
 80007dc:	4b3b      	ldr	r3, [pc, #236]	; (80008cc <robot_setSpeed+0x15c>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80007e4:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80007e6:	4b39      	ldr	r3, [pc, #228]	; (80008cc <robot_setSpeed+0x15c>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	2200      	movs	r2, #0
 80007ec:	639a      	str	r2, [r3, #56]	; 0x38
 80007ee:	e016      	b.n	800081e <robot_setSpeed+0xae>
		}

		// nếu tốc độ bên trái nh�? hơn 0 -> quay chi�?u ngược lại
		else if(left_speed < 0)
 80007f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	da0a      	bge.n	800080e <robot_setSpeed+0x9e>
		{
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80007f8:	4b34      	ldr	r3, [pc, #208]	; (80008cc <robot_setSpeed+0x15c>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	2200      	movs	r2, #0
 80007fe:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (-1*left_speed));		// sử dụng
 8000800:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000804:	425a      	negs	r2, r3
 8000806:	4b31      	ldr	r3, [pc, #196]	; (80008cc <robot_setSpeed+0x15c>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	639a      	str	r2, [r3, #56]	; 0x38
 800080c:	e007      	b.n	800081e <robot_setSpeed+0xae>
		}

		// nếu tốc độ bên trái bằng 0 -> đứng yên
		else
		{
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 800080e:	4b2f      	ldr	r3, [pc, #188]	; (80008cc <robot_setSpeed+0x15c>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	2200      	movs	r2, #0
 8000814:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000816:	4b2d      	ldr	r3, [pc, #180]	; (80008cc <robot_setSpeed+0x15c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	2200      	movs	r2, #0
 800081c:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}

	if(Dir_Right)
 800081e:	4b2c      	ldr	r3, [pc, #176]	; (80008d0 <robot_setSpeed+0x160>)
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d025      	beq.n	8000872 <robot_setSpeed+0x102>
	{
		// nếu tốc độ bên phải lớn hơn 0
		if(right_speed > 0)
 8000826:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800082a:	2b00      	cmp	r3, #0
 800082c:	dd09      	ble.n	8000842 <robot_setSpeed+0xd2>
		{
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 800082e:	4b27      	ldr	r3, [pc, #156]	; (80008cc <robot_setSpeed+0x15c>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	2200      	movs	r2, #0
 8000834:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, right_speed);
 8000836:	4b25      	ldr	r3, [pc, #148]	; (80008cc <robot_setSpeed+0x15c>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800083e:	641a      	str	r2, [r3, #64]	; 0x40
		{
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
		}
	}
}
 8000840:	e03c      	b.n	80008bc <robot_setSpeed+0x14c>
		else if(right_speed < 0)
 8000842:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000846:	2b00      	cmp	r3, #0
 8000848:	da0a      	bge.n	8000860 <robot_setSpeed+0xf0>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, (-1*right_speed));
 800084a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800084e:	425a      	negs	r2, r3
 8000850:	4b1e      	ldr	r3, [pc, #120]	; (80008cc <robot_setSpeed+0x15c>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8000856:	4b1d      	ldr	r3, [pc, #116]	; (80008cc <robot_setSpeed+0x15c>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2200      	movs	r2, #0
 800085c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800085e:	e02d      	b.n	80008bc <robot_setSpeed+0x14c>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8000860:	4b1a      	ldr	r3, [pc, #104]	; (80008cc <robot_setSpeed+0x15c>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2200      	movs	r2, #0
 8000866:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8000868:	4b18      	ldr	r3, [pc, #96]	; (80008cc <robot_setSpeed+0x15c>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	2200      	movs	r2, #0
 800086e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000870:	e024      	b.n	80008bc <robot_setSpeed+0x14c>
		if(right_speed > 0)
 8000872:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000876:	2b00      	cmp	r3, #0
 8000878:	dd09      	ble.n	800088e <robot_setSpeed+0x11e>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, right_speed);
 800087a:	4b14      	ldr	r3, [pc, #80]	; (80008cc <robot_setSpeed+0x15c>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000882:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8000884:	4b11      	ldr	r3, [pc, #68]	; (80008cc <robot_setSpeed+0x15c>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	2200      	movs	r2, #0
 800088a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800088c:	e016      	b.n	80008bc <robot_setSpeed+0x14c>
		else if(right_speed < 0)
 800088e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000892:	2b00      	cmp	r3, #0
 8000894:	da0a      	bge.n	80008ac <robot_setSpeed+0x13c>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8000896:	4b0d      	ldr	r3, [pc, #52]	; (80008cc <robot_setSpeed+0x15c>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	2200      	movs	r2, #0
 800089c:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, (-1*right_speed));
 800089e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80008a2:	425a      	negs	r2, r3
 80008a4:	4b09      	ldr	r3, [pc, #36]	; (80008cc <robot_setSpeed+0x15c>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80008aa:	e007      	b.n	80008bc <robot_setSpeed+0x14c>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80008ac:	4b07      	ldr	r3, [pc, #28]	; (80008cc <robot_setSpeed+0x15c>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	2200      	movs	r2, #0
 80008b2:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80008b4:	4b05      	ldr	r3, [pc, #20]	; (80008cc <robot_setSpeed+0x15c>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	2200      	movs	r2, #0
 80008ba:	641a      	str	r2, [r3, #64]	; 0x40
}
 80008bc:	bf00      	nop
 80008be:	370c      	adds	r7, #12
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bc80      	pop	{r7}
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop
 80008c8:	20000078 	.word	0x20000078
 80008cc:	20000134 	.word	0x20000134
 80008d0:	20000079 	.word	0x20000079

080008d4 <robot_PIDCalib>:

void robot_PIDCalib(void)
{
 80008d4:	b598      	push	{r3, r4, r7, lr}
 80008d6:	af00      	add	r7, sp, #0
	if(!Dir_PID)
 80008d8:	4b87      	ldr	r3, [pc, #540]	; (8000af8 <robot_PIDCalib+0x224>)
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d17f      	bne.n	80009e0 <robot_PIDCalib+0x10c>
	{
		err = sensor_value[0] - sensor_value[2];
 80008e0:	4b86      	ldr	r3, [pc, #536]	; (8000afc <robot_PIDCalib+0x228>)
 80008e2:	881b      	ldrh	r3, [r3, #0]
 80008e4:	461a      	mov	r2, r3
 80008e6:	4b85      	ldr	r3, [pc, #532]	; (8000afc <robot_PIDCalib+0x228>)
 80008e8:	889b      	ldrh	r3, [r3, #4]
 80008ea:	1ad3      	subs	r3, r2, r3
 80008ec:	4618      	mov	r0, r3
 80008ee:	f7ff fce7 	bl	80002c0 <__aeabi_i2f>
 80008f2:	4603      	mov	r3, r0
 80008f4:	4a82      	ldr	r2, [pc, #520]	; (8000b00 <robot_PIDCalib+0x22c>)
 80008f6:	6013      	str	r3, [r2, #0]

		uP = kP * err;
 80008f8:	4b82      	ldr	r3, [pc, #520]	; (8000b04 <robot_PIDCalib+0x230>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a80      	ldr	r2, [pc, #512]	; (8000b00 <robot_PIDCalib+0x22c>)
 80008fe:	6812      	ldr	r2, [r2, #0]
 8000900:	4611      	mov	r1, r2
 8000902:	4618      	mov	r0, r3
 8000904:	f7ff fd30 	bl	8000368 <__aeabi_fmul>
 8000908:	4603      	mov	r3, r0
 800090a:	461a      	mov	r2, r3
 800090c:	4b7e      	ldr	r3, [pc, #504]	; (8000b08 <robot_PIDCalib+0x234>)
 800090e:	601a      	str	r2, [r3, #0]
		uD = kD * ((err - pre_err) / deltaT);
 8000910:	4b7b      	ldr	r3, [pc, #492]	; (8000b00 <robot_PIDCalib+0x22c>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a7d      	ldr	r2, [pc, #500]	; (8000b0c <robot_PIDCalib+0x238>)
 8000916:	6812      	ldr	r2, [r2, #0]
 8000918:	4611      	mov	r1, r2
 800091a:	4618      	mov	r0, r3
 800091c:	f7ff fc1a 	bl	8000154 <__aeabi_fsub>
 8000920:	4603      	mov	r3, r0
 8000922:	461a      	mov	r2, r3
 8000924:	4b7a      	ldr	r3, [pc, #488]	; (8000b10 <robot_PIDCalib+0x23c>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4619      	mov	r1, r3
 800092a:	4610      	mov	r0, r2
 800092c:	f7ff fdd0 	bl	80004d0 <__aeabi_fdiv>
 8000930:	4603      	mov	r3, r0
 8000932:	461a      	mov	r2, r3
 8000934:	4b77      	ldr	r3, [pc, #476]	; (8000b14 <robot_PIDCalib+0x240>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4619      	mov	r1, r3
 800093a:	4610      	mov	r0, r2
 800093c:	f7ff fd14 	bl	8000368 <__aeabi_fmul>
 8000940:	4603      	mov	r3, r0
 8000942:	461a      	mov	r2, r3
 8000944:	4b74      	ldr	r3, [pc, #464]	; (8000b18 <robot_PIDCalib+0x244>)
 8000946:	601a      	str	r2, [r3, #0]
		pre_err = err;
 8000948:	4b6d      	ldr	r3, [pc, #436]	; (8000b00 <robot_PIDCalib+0x22c>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a6f      	ldr	r2, [pc, #444]	; (8000b0c <robot_PIDCalib+0x238>)
 800094e:	6013      	str	r3, [r2, #0]

		u = uP + uD;
 8000950:	4b6d      	ldr	r3, [pc, #436]	; (8000b08 <robot_PIDCalib+0x234>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a70      	ldr	r2, [pc, #448]	; (8000b18 <robot_PIDCalib+0x244>)
 8000956:	6812      	ldr	r2, [r2, #0]
 8000958:	4611      	mov	r1, r2
 800095a:	4618      	mov	r0, r3
 800095c:	f7ff fbfc 	bl	8000158 <__addsf3>
 8000960:	4603      	mov	r3, r0
 8000962:	461a      	mov	r2, r3
 8000964:	4b6d      	ldr	r3, [pc, #436]	; (8000b1c <robot_PIDCalib+0x248>)
 8000966:	601a      	str	r2, [r3, #0]

		if(u > PID_LIMIT_TOP) u = PID_LIMIT_TOP;
 8000968:	4b6c      	ldr	r3, [pc, #432]	; (8000b1c <robot_PIDCalib+0x248>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	496c      	ldr	r1, [pc, #432]	; (8000b20 <robot_PIDCalib+0x24c>)
 800096e:	4618      	mov	r0, r3
 8000970:	f7ff feb6 	bl	80006e0 <__aeabi_fcmpgt>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d003      	beq.n	8000982 <robot_PIDCalib+0xae>
 800097a:	4b68      	ldr	r3, [pc, #416]	; (8000b1c <robot_PIDCalib+0x248>)
 800097c:	4a68      	ldr	r2, [pc, #416]	; (8000b20 <robot_PIDCalib+0x24c>)
 800097e:	601a      	str	r2, [r3, #0]
 8000980:	e00b      	b.n	800099a <robot_PIDCalib+0xc6>
		else if(u < PID_LIMIT_BOT) u = PID_LIMIT_BOT;
 8000982:	4b66      	ldr	r3, [pc, #408]	; (8000b1c <robot_PIDCalib+0x248>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4967      	ldr	r1, [pc, #412]	; (8000b24 <robot_PIDCalib+0x250>)
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff fe8b 	bl	80006a4 <__aeabi_fcmplt>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d002      	beq.n	800099a <robot_PIDCalib+0xc6>
 8000994:	4b61      	ldr	r3, [pc, #388]	; (8000b1c <robot_PIDCalib+0x248>)
 8000996:	4a63      	ldr	r2, [pc, #396]	; (8000b24 <robot_PIDCalib+0x250>)
 8000998:	601a      	str	r2, [r3, #0]

		left_speed = speed - ((int16_t) u);
 800099a:	4b63      	ldr	r3, [pc, #396]	; (8000b28 <robot_PIDCalib+0x254>)
 800099c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009a0:	b29c      	uxth	r4, r3
 80009a2:	4b5e      	ldr	r3, [pc, #376]	; (8000b1c <robot_PIDCalib+0x248>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff fea4 	bl	80006f4 <__aeabi_f2iz>
 80009ac:	4603      	mov	r3, r0
 80009ae:	b21b      	sxth	r3, r3
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	1ae3      	subs	r3, r4, r3
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	b21a      	sxth	r2, r3
 80009b8:	4b5c      	ldr	r3, [pc, #368]	; (8000b2c <robot_PIDCalib+0x258>)
 80009ba:	801a      	strh	r2, [r3, #0]
		right_speed = speed + ((int16_t) u);
 80009bc:	4b57      	ldr	r3, [pc, #348]	; (8000b1c <robot_PIDCalib+0x248>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4618      	mov	r0, r3
 80009c2:	f7ff fe97 	bl	80006f4 <__aeabi_f2iz>
 80009c6:	4603      	mov	r3, r0
 80009c8:	b21b      	sxth	r3, r3
 80009ca:	b29a      	uxth	r2, r3
 80009cc:	4b56      	ldr	r3, [pc, #344]	; (8000b28 <robot_PIDCalib+0x254>)
 80009ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009d2:	b29b      	uxth	r3, r3
 80009d4:	4413      	add	r3, r2
 80009d6:	b29b      	uxth	r3, r3
 80009d8:	b21a      	sxth	r2, r3
 80009da:	4b55      	ldr	r3, [pc, #340]	; (8000b30 <robot_PIDCalib+0x25c>)
 80009dc:	801a      	strh	r2, [r3, #0]
 80009de:	e07e      	b.n	8000ade <robot_PIDCalib+0x20a>
	}
	else
	{
		err = sensor_value[2] - sensor_value[0];
 80009e0:	4b46      	ldr	r3, [pc, #280]	; (8000afc <robot_PIDCalib+0x228>)
 80009e2:	889b      	ldrh	r3, [r3, #4]
 80009e4:	461a      	mov	r2, r3
 80009e6:	4b45      	ldr	r3, [pc, #276]	; (8000afc <robot_PIDCalib+0x228>)
 80009e8:	881b      	ldrh	r3, [r3, #0]
 80009ea:	1ad3      	subs	r3, r2, r3
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff fc67 	bl	80002c0 <__aeabi_i2f>
 80009f2:	4603      	mov	r3, r0
 80009f4:	4a42      	ldr	r2, [pc, #264]	; (8000b00 <robot_PIDCalib+0x22c>)
 80009f6:	6013      	str	r3, [r2, #0]

		uP = kP * err;
 80009f8:	4b42      	ldr	r3, [pc, #264]	; (8000b04 <robot_PIDCalib+0x230>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a40      	ldr	r2, [pc, #256]	; (8000b00 <robot_PIDCalib+0x22c>)
 80009fe:	6812      	ldr	r2, [r2, #0]
 8000a00:	4611      	mov	r1, r2
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff fcb0 	bl	8000368 <__aeabi_fmul>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	4b3e      	ldr	r3, [pc, #248]	; (8000b08 <robot_PIDCalib+0x234>)
 8000a0e:	601a      	str	r2, [r3, #0]
		uD = kD * ((err - pre_err) / deltaT);
 8000a10:	4b3b      	ldr	r3, [pc, #236]	; (8000b00 <robot_PIDCalib+0x22c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a3d      	ldr	r2, [pc, #244]	; (8000b0c <robot_PIDCalib+0x238>)
 8000a16:	6812      	ldr	r2, [r2, #0]
 8000a18:	4611      	mov	r1, r2
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f7ff fb9a 	bl	8000154 <__aeabi_fsub>
 8000a20:	4603      	mov	r3, r0
 8000a22:	461a      	mov	r2, r3
 8000a24:	4b3a      	ldr	r3, [pc, #232]	; (8000b10 <robot_PIDCalib+0x23c>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	f7ff fd50 	bl	80004d0 <__aeabi_fdiv>
 8000a30:	4603      	mov	r3, r0
 8000a32:	461a      	mov	r2, r3
 8000a34:	4b37      	ldr	r3, [pc, #220]	; (8000b14 <robot_PIDCalib+0x240>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	f7ff fc94 	bl	8000368 <__aeabi_fmul>
 8000a40:	4603      	mov	r3, r0
 8000a42:	461a      	mov	r2, r3
 8000a44:	4b34      	ldr	r3, [pc, #208]	; (8000b18 <robot_PIDCalib+0x244>)
 8000a46:	601a      	str	r2, [r3, #0]
		pre_err = err;
 8000a48:	4b2d      	ldr	r3, [pc, #180]	; (8000b00 <robot_PIDCalib+0x22c>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a2f      	ldr	r2, [pc, #188]	; (8000b0c <robot_PIDCalib+0x238>)
 8000a4e:	6013      	str	r3, [r2, #0]

		u = uP + uD;
 8000a50:	4b2d      	ldr	r3, [pc, #180]	; (8000b08 <robot_PIDCalib+0x234>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a30      	ldr	r2, [pc, #192]	; (8000b18 <robot_PIDCalib+0x244>)
 8000a56:	6812      	ldr	r2, [r2, #0]
 8000a58:	4611      	mov	r1, r2
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f7ff fb7c 	bl	8000158 <__addsf3>
 8000a60:	4603      	mov	r3, r0
 8000a62:	461a      	mov	r2, r3
 8000a64:	4b2d      	ldr	r3, [pc, #180]	; (8000b1c <robot_PIDCalib+0x248>)
 8000a66:	601a      	str	r2, [r3, #0]

		if(u > PID_LIMIT_TOP) u = PID_LIMIT_TOP;
 8000a68:	4b2c      	ldr	r3, [pc, #176]	; (8000b1c <robot_PIDCalib+0x248>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	492c      	ldr	r1, [pc, #176]	; (8000b20 <robot_PIDCalib+0x24c>)
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fe36 	bl	80006e0 <__aeabi_fcmpgt>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d003      	beq.n	8000a82 <robot_PIDCalib+0x1ae>
 8000a7a:	4b28      	ldr	r3, [pc, #160]	; (8000b1c <robot_PIDCalib+0x248>)
 8000a7c:	4a28      	ldr	r2, [pc, #160]	; (8000b20 <robot_PIDCalib+0x24c>)
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	e00b      	b.n	8000a9a <robot_PIDCalib+0x1c6>
		else if(u < PID_LIMIT_BOT) u = PID_LIMIT_BOT;
 8000a82:	4b26      	ldr	r3, [pc, #152]	; (8000b1c <robot_PIDCalib+0x248>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4927      	ldr	r1, [pc, #156]	; (8000b24 <robot_PIDCalib+0x250>)
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff fe0b 	bl	80006a4 <__aeabi_fcmplt>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d002      	beq.n	8000a9a <robot_PIDCalib+0x1c6>
 8000a94:	4b21      	ldr	r3, [pc, #132]	; (8000b1c <robot_PIDCalib+0x248>)
 8000a96:	4a23      	ldr	r2, [pc, #140]	; (8000b24 <robot_PIDCalib+0x250>)
 8000a98:	601a      	str	r2, [r3, #0]

		left_speed = speed + ((int16_t) u);
 8000a9a:	4b20      	ldr	r3, [pc, #128]	; (8000b1c <robot_PIDCalib+0x248>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f7ff fe28 	bl	80006f4 <__aeabi_f2iz>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	b21b      	sxth	r3, r3
 8000aa8:	b29a      	uxth	r2, r3
 8000aaa:	4b1f      	ldr	r3, [pc, #124]	; (8000b28 <robot_PIDCalib+0x254>)
 8000aac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ab0:	b29b      	uxth	r3, r3
 8000ab2:	4413      	add	r3, r2
 8000ab4:	b29b      	uxth	r3, r3
 8000ab6:	b21a      	sxth	r2, r3
 8000ab8:	4b1c      	ldr	r3, [pc, #112]	; (8000b2c <robot_PIDCalib+0x258>)
 8000aba:	801a      	strh	r2, [r3, #0]
		right_speed = speed - ((int16_t) u);
 8000abc:	4b1a      	ldr	r3, [pc, #104]	; (8000b28 <robot_PIDCalib+0x254>)
 8000abe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ac2:	b29c      	uxth	r4, r3
 8000ac4:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <robot_PIDCalib+0x248>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f7ff fe13 	bl	80006f4 <__aeabi_f2iz>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	b21b      	sxth	r3, r3
 8000ad2:	b29b      	uxth	r3, r3
 8000ad4:	1ae3      	subs	r3, r4, r3
 8000ad6:	b29b      	uxth	r3, r3
 8000ad8:	b21a      	sxth	r2, r3
 8000ada:	4b15      	ldr	r3, [pc, #84]	; (8000b30 <robot_PIDCalib+0x25c>)
 8000adc:	801a      	strh	r2, [r3, #0]
	}

	robot_setSpeed(left_speed, right_speed);
 8000ade:	4b13      	ldr	r3, [pc, #76]	; (8000b2c <robot_PIDCalib+0x258>)
 8000ae0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ae4:	4a12      	ldr	r2, [pc, #72]	; (8000b30 <robot_PIDCalib+0x25c>)
 8000ae6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000aea:	4611      	mov	r1, r2
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff fe3f 	bl	8000770 <robot_setSpeed>
}
 8000af2:	bf00      	nop
 8000af4:	bd98      	pop	{r3, r4, r7, pc}
 8000af6:	bf00      	nop
 8000af8:	2000007a 	.word	0x2000007a
 8000afc:	2000007c 	.word	0x2000007c
 8000b00:	20000090 	.word	0x20000090
 8000b04:	2000005c 	.word	0x2000005c
 8000b08:	20000064 	.word	0x20000064
 8000b0c:	20000094 	.word	0x20000094
 8000b10:	20000058 	.word	0x20000058
 8000b14:	20000060 	.word	0x20000060
 8000b18:	20000068 	.word	0x20000068
 8000b1c:	2000006c 	.word	0x2000006c
 8000b20:	447a0000 	.word	0x447a0000
 8000b24:	c47a0000 	.word	0xc47a0000
 8000b28:	20000076 	.word	0x20000076
 8000b2c:	20000072 	.word	0x20000072
 8000b30:	20000074 	.word	0x20000074

08000b34 <sensor_writeLED>:

uint8_t sensor_writeLED(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
	uint8_t temp;
	for(uint8_t i = 0 ; i < NUM_OF_LINE_SENSOR; i++)
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	71bb      	strb	r3, [r7, #6]
 8000b3e:	e030      	b.n	8000ba2 <sensor_writeLED+0x6e>
	{
		temp <<= MASK_001;
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	71fb      	strb	r3, [r7, #7]
		if(sensor_value[i] > v_compare[i])
 8000b46:	79bb      	ldrb	r3, [r7, #6]
 8000b48:	4a1a      	ldr	r2, [pc, #104]	; (8000bb4 <sensor_writeLED+0x80>)
 8000b4a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000b4e:	79bb      	ldrb	r3, [r7, #6]
 8000b50:	4919      	ldr	r1, [pc, #100]	; (8000bb8 <sensor_writeLED+0x84>)
 8000b52:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000b56:	429a      	cmp	r2, r3
 8000b58:	d910      	bls.n	8000b7c <sensor_writeLED+0x48>
		{
			HAL_GPIO_WritePin(sensor_led_port[i], sensor_led_pin[i], 1);
 8000b5a:	79bb      	ldrb	r3, [r7, #6]
 8000b5c:	4a17      	ldr	r2, [pc, #92]	; (8000bbc <sensor_writeLED+0x88>)
 8000b5e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000b62:	79bb      	ldrb	r3, [r7, #6]
 8000b64:	4a16      	ldr	r2, [pc, #88]	; (8000bc0 <sensor_writeLED+0x8c>)
 8000b66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	f002 fd88 	bl	8003682 <HAL_GPIO_WritePin>
			temp |= MASK_001;
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	71fb      	strb	r3, [r7, #7]
 8000b7a:	e00f      	b.n	8000b9c <sensor_writeLED+0x68>
		}
		else
		{
			HAL_GPIO_WritePin(sensor_led_port[i], sensor_led_pin[i], 0);
 8000b7c:	79bb      	ldrb	r3, [r7, #6]
 8000b7e:	4a0f      	ldr	r2, [pc, #60]	; (8000bbc <sensor_writeLED+0x88>)
 8000b80:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000b84:	79bb      	ldrb	r3, [r7, #6]
 8000b86:	4a0e      	ldr	r2, [pc, #56]	; (8000bc0 <sensor_writeLED+0x8c>)
 8000b88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	4619      	mov	r1, r3
 8000b90:	f002 fd77 	bl	8003682 <HAL_GPIO_WritePin>
			temp &= MASK_110;
 8000b94:	79fb      	ldrb	r3, [r7, #7]
 8000b96:	f003 0306 	and.w	r3, r3, #6
 8000b9a:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0 ; i < NUM_OF_LINE_SENSOR; i++)
 8000b9c:	79bb      	ldrb	r3, [r7, #6]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	71bb      	strb	r3, [r7, #6]
 8000ba2:	79bb      	ldrb	r3, [r7, #6]
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d9cb      	bls.n	8000b40 <sensor_writeLED+0xc>
		}
	}
	return temp;
 8000ba8:	79fb      	ldrb	r3, [r7, #7]
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	2000007c 	.word	0x2000007c
 8000bb8:	20000084 	.word	0x20000084
 8000bbc:	20000018 	.word	0x20000018
 8000bc0:	20000024 	.word	0x20000024

08000bc4 <robot_setRGB>:

void robot_setRGB(uint8_t R, uint8_t G, uint8_t B)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	71fb      	strb	r3, [r7, #7]
 8000bce:	460b      	mov	r3, r1
 8000bd0:	71bb      	strb	r3, [r7, #6]
 8000bd2:	4613      	mov	r3, r2
 8000bd4:	717b      	strb	r3, [r7, #5]
	HAL_GPIO_WritePin(R_GPIO_Port, R_Pin, R);
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	461a      	mov	r2, r3
 8000bda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bde:	480a      	ldr	r0, [pc, #40]	; (8000c08 <robot_setRGB+0x44>)
 8000be0:	f002 fd4f 	bl	8003682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, G);
 8000be4:	79bb      	ldrb	r3, [r7, #6]
 8000be6:	461a      	mov	r2, r3
 8000be8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bec:	4806      	ldr	r0, [pc, #24]	; (8000c08 <robot_setRGB+0x44>)
 8000bee:	f002 fd48 	bl	8003682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, B);
 8000bf2:	797b      	ldrb	r3, [r7, #5]
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bfa:	4803      	ldr	r0, [pc, #12]	; (8000c08 <robot_setRGB+0x44>)
 8000bfc:	f002 fd41 	bl	8003682 <HAL_GPIO_WritePin>
}
 8000c00:	bf00      	nop
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40010c00 	.word	0x40010c00

08000c0c <robot_beepLong>:

void robot_beepLong(uint16_t millisec)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	4603      	mov	r3, r0
 8000c14:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 1);
 8000c16:	2201      	movs	r2, #1
 8000c18:	2110      	movs	r1, #16
 8000c1a:	4808      	ldr	r0, [pc, #32]	; (8000c3c <robot_beepLong+0x30>)
 8000c1c:	f002 fd31 	bl	8003682 <HAL_GPIO_WritePin>
	HAL_Delay(millisec);
 8000c20:	88fb      	ldrh	r3, [r7, #6]
 8000c22:	4618      	mov	r0, r3
 8000c24:	f001 fa20 	bl	8002068 <HAL_Delay>
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 0);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2110      	movs	r1, #16
 8000c2c:	4803      	ldr	r0, [pc, #12]	; (8000c3c <robot_beepLong+0x30>)
 8000c2e:	f002 fd28 	bl	8003682 <HAL_GPIO_WritePin>
}
 8000c32:	bf00      	nop
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40010c00 	.word	0x40010c00

08000c40 <robot_setBuzzer>:

void robot_setBuzzer(uint16_t millisec, uint8_t numOfBeep)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	460a      	mov	r2, r1
 8000c4a:	80fb      	strh	r3, [r7, #6]
 8000c4c:	4613      	mov	r3, r2
 8000c4e:	717b      	strb	r3, [r7, #5]
	for(uint8_t i = 0; i < numOfBeep; i++)
 8000c50:	2300      	movs	r3, #0
 8000c52:	73fb      	strb	r3, [r7, #15]
 8000c54:	e00a      	b.n	8000c6c <robot_setBuzzer+0x2c>
	{
		robot_beepLong(millisec);
 8000c56:	88fb      	ldrh	r3, [r7, #6]
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff ffd7 	bl	8000c0c <robot_beepLong>
		HAL_Delay(millisec);
 8000c5e:	88fb      	ldrh	r3, [r7, #6]
 8000c60:	4618      	mov	r0, r3
 8000c62:	f001 fa01 	bl	8002068 <HAL_Delay>
	for(uint8_t i = 0; i < numOfBeep; i++)
 8000c66:	7bfb      	ldrb	r3, [r7, #15]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	73fb      	strb	r3, [r7, #15]
 8000c6c:	7bfa      	ldrb	r2, [r7, #15]
 8000c6e:	797b      	ldrb	r3, [r7, #5]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d3f0      	bcc.n	8000c56 <robot_setBuzzer+0x16>
	}
}
 8000c74:	bf00      	nop
 8000c76:	bf00      	nop
 8000c78:	3710      	adds	r7, #16
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <resetBuffer>:

void resetBuffer(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < SIZE_TX_DATA; i++)
 8000c86:	2300      	movs	r3, #0
 8000c88:	71fb      	strb	r3, [r7, #7]
 8000c8a:	e007      	b.n	8000c9c <resetBuffer+0x1c>
	{
		*(tx_data + i) = 0;
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
 8000c8e:	4a0f      	ldr	r2, [pc, #60]	; (8000ccc <resetBuffer+0x4c>)
 8000c90:	4413      	add	r3, r2
 8000c92:	2200      	movs	r2, #0
 8000c94:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < SIZE_TX_DATA; i++)
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	3301      	adds	r3, #1
 8000c9a:	71fb      	strb	r3, [r7, #7]
 8000c9c:	79fb      	ldrb	r3, [r7, #7]
 8000c9e:	2b0c      	cmp	r3, #12
 8000ca0:	d9f4      	bls.n	8000c8c <resetBuffer+0xc>
	}
	for(uint8_t i = 0; i < SIZE_COMMAND; i++)
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	71bb      	strb	r3, [r7, #6]
 8000ca6:	e007      	b.n	8000cb8 <resetBuffer+0x38>
	{
		*(cmd + i) = 0;
 8000ca8:	79bb      	ldrb	r3, [r7, #6]
 8000caa:	4a09      	ldr	r2, [pc, #36]	; (8000cd0 <resetBuffer+0x50>)
 8000cac:	4413      	add	r3, r2
 8000cae:	2200      	movs	r2, #0
 8000cb0:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < SIZE_COMMAND; i++)
 8000cb2:	79bb      	ldrb	r3, [r7, #6]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	71bb      	strb	r3, [r7, #6]
 8000cb8:	79bb      	ldrb	r3, [r7, #6]
 8000cba:	2b01      	cmp	r3, #1
 8000cbc:	d9f4      	bls.n	8000ca8 <resetBuffer+0x28>
	}
}
 8000cbe:	bf00      	nop
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bc80      	pop	{r7}
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	2000009c 	.word	0x2000009c
 8000cd0:	200000ac 	.word	0x200000ac

08000cd4 <prepareToSend>:

void prepareToSend(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
	uint8_t *pByte = NULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	603b      	str	r3, [r7, #0]
	pByte = &kP;
 8000cde:	4b2a      	ldr	r3, [pc, #168]	; (8000d88 <prepareToSend+0xb4>)
 8000ce0:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 0; i < 4; i++)
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	71fb      	strb	r3, [r7, #7]
 8000ce6:	e00a      	b.n	8000cfe <prepareToSend+0x2a>
	{
		*(tx_data + i) = pByte[i];
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
 8000cea:	683a      	ldr	r2, [r7, #0]
 8000cec:	441a      	add	r2, r3
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	4926      	ldr	r1, [pc, #152]	; (8000d8c <prepareToSend+0xb8>)
 8000cf2:	440b      	add	r3, r1
 8000cf4:	7812      	ldrb	r2, [r2, #0]
 8000cf6:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 4; i++)
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	71fb      	strb	r3, [r7, #7]
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	2b03      	cmp	r3, #3
 8000d02:	d9f1      	bls.n	8000ce8 <prepareToSend+0x14>
	}
	pByte = &kD;
 8000d04:	4b22      	ldr	r3, [pc, #136]	; (8000d90 <prepareToSend+0xbc>)
 8000d06:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 4; i < 8; i++)
 8000d08:	2304      	movs	r3, #4
 8000d0a:	71bb      	strb	r3, [r7, #6]
 8000d0c:	e00b      	b.n	8000d26 <prepareToSend+0x52>
	{
		*(tx_data + i) = pByte[i - 4];
 8000d0e:	79bb      	ldrb	r3, [r7, #6]
 8000d10:	3b04      	subs	r3, #4
 8000d12:	683a      	ldr	r2, [r7, #0]
 8000d14:	441a      	add	r2, r3
 8000d16:	79bb      	ldrb	r3, [r7, #6]
 8000d18:	491c      	ldr	r1, [pc, #112]	; (8000d8c <prepareToSend+0xb8>)
 8000d1a:	440b      	add	r3, r1
 8000d1c:	7812      	ldrb	r2, [r2, #0]
 8000d1e:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 4; i < 8; i++)
 8000d20:	79bb      	ldrb	r3, [r7, #6]
 8000d22:	3301      	adds	r3, #1
 8000d24:	71bb      	strb	r3, [r7, #6]
 8000d26:	79bb      	ldrb	r3, [r7, #6]
 8000d28:	2b07      	cmp	r3, #7
 8000d2a:	d9f0      	bls.n	8000d0e <prepareToSend+0x3a>
	}
	pByte = &targetSpeed;
 8000d2c:	4b19      	ldr	r3, [pc, #100]	; (8000d94 <prepareToSend+0xc0>)
 8000d2e:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 8; i < 10; i++)
 8000d30:	2308      	movs	r3, #8
 8000d32:	717b      	strb	r3, [r7, #5]
 8000d34:	e00b      	b.n	8000d4e <prepareToSend+0x7a>
	{
		*(tx_data + i) = pByte[i - 8];
 8000d36:	797b      	ldrb	r3, [r7, #5]
 8000d38:	3b08      	subs	r3, #8
 8000d3a:	683a      	ldr	r2, [r7, #0]
 8000d3c:	441a      	add	r2, r3
 8000d3e:	797b      	ldrb	r3, [r7, #5]
 8000d40:	4912      	ldr	r1, [pc, #72]	; (8000d8c <prepareToSend+0xb8>)
 8000d42:	440b      	add	r3, r1
 8000d44:	7812      	ldrb	r2, [r2, #0]
 8000d46:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 8; i < 10; i++)
 8000d48:	797b      	ldrb	r3, [r7, #5]
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	717b      	strb	r3, [r7, #5]
 8000d4e:	797b      	ldrb	r3, [r7, #5]
 8000d50:	2b09      	cmp	r3, #9
 8000d52:	d9f0      	bls.n	8000d36 <prepareToSend+0x62>
	}
	*(tx_data + 10) = Dir_Left;
 8000d54:	4b10      	ldr	r3, [pc, #64]	; (8000d98 <prepareToSend+0xc4>)
 8000d56:	781a      	ldrb	r2, [r3, #0]
 8000d58:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <prepareToSend+0xb8>)
 8000d5a:	729a      	strb	r2, [r3, #10]
	*(tx_data + 11) = Dir_Right;
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <prepareToSend+0xc8>)
 8000d5e:	781a      	ldrb	r2, [r3, #0]
 8000d60:	4b0a      	ldr	r3, [pc, #40]	; (8000d8c <prepareToSend+0xb8>)
 8000d62:	72da      	strb	r2, [r3, #11]
	*(tx_data + 12) = Dir_PID;
 8000d64:	4b0e      	ldr	r3, [pc, #56]	; (8000da0 <prepareToSend+0xcc>)
 8000d66:	781a      	ldrb	r2, [r3, #0]
 8000d68:	4b08      	ldr	r3, [pc, #32]	; (8000d8c <prepareToSend+0xb8>)
 8000d6a:	731a      	strb	r2, [r3, #12]
	HAL_UART_Transmit(&huart1, tx_data, sizeof(tx_data), HAL_MAX_DELAY);
 8000d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d70:	220d      	movs	r2, #13
 8000d72:	4906      	ldr	r1, [pc, #24]	; (8000d8c <prepareToSend+0xb8>)
 8000d74:	480b      	ldr	r0, [pc, #44]	; (8000da4 <prepareToSend+0xd0>)
 8000d76:	f004 f935 	bl	8004fe4 <HAL_UART_Transmit>
	resetBuffer();
 8000d7a:	f7ff ff81 	bl	8000c80 <resetBuffer>
}
 8000d7e:	bf00      	nop
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	2000005c 	.word	0x2000005c
 8000d8c:	2000009c 	.word	0x2000009c
 8000d90:	20000060 	.word	0x20000060
 8000d94:	20000054 	.word	0x20000054
 8000d98:	20000078 	.word	0x20000078
 8000d9c:	20000079 	.word	0x20000079
 8000da0:	2000007a 	.word	0x2000007a
 8000da4:	2000020c 	.word	0x2000020c

08000da8 <assignData>:

void assignData(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
	uint8_t *pByte = NULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	603b      	str	r3, [r7, #0]
	pByte = &kP;
 8000db2:	4b25      	ldr	r3, [pc, #148]	; (8000e48 <assignData+0xa0>)
 8000db4:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 0; i < 4; i++)
 8000db6:	2300      	movs	r3, #0
 8000db8:	71fb      	strb	r3, [r7, #7]
 8000dba:	e009      	b.n	8000dd0 <assignData+0x28>
	{
		pByte[i] = data[i];
 8000dbc:	79fa      	ldrb	r2, [r7, #7]
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	6839      	ldr	r1, [r7, #0]
 8000dc2:	440b      	add	r3, r1
 8000dc4:	4921      	ldr	r1, [pc, #132]	; (8000e4c <assignData+0xa4>)
 8000dc6:	5c8a      	ldrb	r2, [r1, r2]
 8000dc8:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 4; i++)
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	3301      	adds	r3, #1
 8000dce:	71fb      	strb	r3, [r7, #7]
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	2b03      	cmp	r3, #3
 8000dd4:	d9f2      	bls.n	8000dbc <assignData+0x14>
	}
	pByte = &kD;
 8000dd6:	4b1e      	ldr	r3, [pc, #120]	; (8000e50 <assignData+0xa8>)
 8000dd8:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 4; i < 8; i++)
 8000dda:	2304      	movs	r3, #4
 8000ddc:	71bb      	strb	r3, [r7, #6]
 8000dde:	e00a      	b.n	8000df6 <assignData+0x4e>
	{
		pByte[i-4] = data[i];
 8000de0:	79ba      	ldrb	r2, [r7, #6]
 8000de2:	79bb      	ldrb	r3, [r7, #6]
 8000de4:	3b04      	subs	r3, #4
 8000de6:	6839      	ldr	r1, [r7, #0]
 8000de8:	440b      	add	r3, r1
 8000dea:	4918      	ldr	r1, [pc, #96]	; (8000e4c <assignData+0xa4>)
 8000dec:	5c8a      	ldrb	r2, [r1, r2]
 8000dee:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 4; i < 8; i++)
 8000df0:	79bb      	ldrb	r3, [r7, #6]
 8000df2:	3301      	adds	r3, #1
 8000df4:	71bb      	strb	r3, [r7, #6]
 8000df6:	79bb      	ldrb	r3, [r7, #6]
 8000df8:	2b07      	cmp	r3, #7
 8000dfa:	d9f1      	bls.n	8000de0 <assignData+0x38>
	}
	pByte = &targetSpeed;
 8000dfc:	4b15      	ldr	r3, [pc, #84]	; (8000e54 <assignData+0xac>)
 8000dfe:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 8; i < 10; i++)
 8000e00:	2308      	movs	r3, #8
 8000e02:	717b      	strb	r3, [r7, #5]
 8000e04:	e00a      	b.n	8000e1c <assignData+0x74>
	{
		pByte[i-8] = data[i];
 8000e06:	797a      	ldrb	r2, [r7, #5]
 8000e08:	797b      	ldrb	r3, [r7, #5]
 8000e0a:	3b08      	subs	r3, #8
 8000e0c:	6839      	ldr	r1, [r7, #0]
 8000e0e:	440b      	add	r3, r1
 8000e10:	490e      	ldr	r1, [pc, #56]	; (8000e4c <assignData+0xa4>)
 8000e12:	5c8a      	ldrb	r2, [r1, r2]
 8000e14:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 8; i < 10; i++)
 8000e16:	797b      	ldrb	r3, [r7, #5]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	717b      	strb	r3, [r7, #5]
 8000e1c:	797b      	ldrb	r3, [r7, #5]
 8000e1e:	2b09      	cmp	r3, #9
 8000e20:	d9f1      	bls.n	8000e06 <assignData+0x5e>
	}
	Dir_Left = data[10];
 8000e22:	4b0a      	ldr	r3, [pc, #40]	; (8000e4c <assignData+0xa4>)
 8000e24:	7a9a      	ldrb	r2, [r3, #10]
 8000e26:	4b0c      	ldr	r3, [pc, #48]	; (8000e58 <assignData+0xb0>)
 8000e28:	701a      	strb	r2, [r3, #0]
	Dir_Right = data[11];
 8000e2a:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <assignData+0xa4>)
 8000e2c:	7ada      	ldrb	r2, [r3, #11]
 8000e2e:	4b0b      	ldr	r3, [pc, #44]	; (8000e5c <assignData+0xb4>)
 8000e30:	701a      	strb	r2, [r3, #0]
	Dir_PID = data[12];
 8000e32:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <assignData+0xa4>)
 8000e34:	7b1a      	ldrb	r2, [r3, #12]
 8000e36:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <assignData+0xb8>)
 8000e38:	701a      	strb	r2, [r3, #0]
	resetBuffer();
 8000e3a:	f7ff ff21 	bl	8000c80 <resetBuffer>
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	2000005c 	.word	0x2000005c
 8000e4c:	200000b0 	.word	0x200000b0
 8000e50:	20000060 	.word	0x20000060
 8000e54:	20000054 	.word	0x20000054
 8000e58:	20000078 	.word	0x20000078
 8000e5c:	20000079 	.word	0x20000079
 8000e60:	2000007a 	.word	0x2000007a

08000e64 <robot_readFlash>:

void robot_readFlash(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < SIZE_DATA; i++) {
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	71fb      	strb	r3, [r7, #7]
 8000e6e:	e00c      	b.n	8000e8a <robot_readFlash+0x26>
		data[i] = *(uint8_t *)(FLASH_ADDR_TARGET + i);
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000e76:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	7811      	ldrb	r1, [r2, #0]
 8000e80:	4a06      	ldr	r2, [pc, #24]	; (8000e9c <robot_readFlash+0x38>)
 8000e82:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < SIZE_DATA; i++) {
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	3301      	adds	r3, #1
 8000e88:	71fb      	strb	r3, [r7, #7]
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	2b0c      	cmp	r3, #12
 8000e8e:	d9ef      	bls.n	8000e70 <robot_readFlash+0xc>
	}
	assignData();
 8000e90:	f7ff ff8a 	bl	8000da8 <assignData>
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	200000b0 	.word	0x200000b0

08000ea0 <robot_writeFlash>:

void robot_writeFlash(void)
{
 8000ea0:	b5b0      	push	{r4, r5, r7, lr}
 8000ea2:	b088      	sub	sp, #32
 8000ea4:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8000ea6:	f002 f8c1 	bl	800302c <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef eraseInitStruct;
	uint32_t pageError;
	eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60bb      	str	r3, [r7, #8]
	eraseInitStruct.PageAddress = FLASH_ADDR_TARGET;
 8000eae:	4b20      	ldr	r3, [pc, #128]	; (8000f30 <robot_writeFlash+0x90>)
 8000eb0:	613b      	str	r3, [r7, #16]
	eraseInitStruct.NbPages = 1;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	617b      	str	r3, [r7, #20]
	HAL_FLASHEx_Erase(&eraseInitStruct, &pageError);
 8000eb6:	1d3a      	adds	r2, r7, #4
 8000eb8:	f107 0308 	add.w	r3, r7, #8
 8000ebc:	4611      	mov	r1, r2
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f002 f99c 	bl	80031fc <HAL_FLASHEx_Erase>

	for(uint8_t i = 0; i < SIZE_DATA; i+=WORD_DISTANCE_BETWEEN)
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	77fb      	strb	r3, [r7, #31]
 8000ec8:	e029      	b.n	8000f1e <robot_writeFlash+0x7e>
	{
		uint32_t data_write = data[i] | (data[i + 1] << 8) | (data[i + 2] << 16) | (data[i + 3] << 24);
 8000eca:	7ffb      	ldrb	r3, [r7, #31]
 8000ecc:	4a19      	ldr	r2, [pc, #100]	; (8000f34 <robot_writeFlash+0x94>)
 8000ece:	5cd3      	ldrb	r3, [r2, r3]
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	7ffb      	ldrb	r3, [r7, #31]
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	4a17      	ldr	r2, [pc, #92]	; (8000f34 <robot_writeFlash+0x94>)
 8000ed8:	5cd3      	ldrb	r3, [r2, r3]
 8000eda:	021b      	lsls	r3, r3, #8
 8000edc:	ea41 0203 	orr.w	r2, r1, r3
 8000ee0:	7ffb      	ldrb	r3, [r7, #31]
 8000ee2:	3302      	adds	r3, #2
 8000ee4:	4913      	ldr	r1, [pc, #76]	; (8000f34 <robot_writeFlash+0x94>)
 8000ee6:	5ccb      	ldrb	r3, [r1, r3]
 8000ee8:	041b      	lsls	r3, r3, #16
 8000eea:	431a      	orrs	r2, r3
 8000eec:	7ffb      	ldrb	r3, [r7, #31]
 8000eee:	3303      	adds	r3, #3
 8000ef0:	4910      	ldr	r1, [pc, #64]	; (8000f34 <robot_writeFlash+0x94>)
 8000ef2:	5ccb      	ldrb	r3, [r1, r3]
 8000ef4:	061b      	lsls	r3, r3, #24
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	61bb      	str	r3, [r7, #24]
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_TARGET + i, data_write);
 8000efa:	7ffb      	ldrb	r3, [r7, #31]
 8000efc:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000f00:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8000f04:	4619      	mov	r1, r3
 8000f06:	69bb      	ldr	r3, [r7, #24]
 8000f08:	2200      	movs	r2, #0
 8000f0a:	461c      	mov	r4, r3
 8000f0c:	4615      	mov	r5, r2
 8000f0e:	4622      	mov	r2, r4
 8000f10:	462b      	mov	r3, r5
 8000f12:	2002      	movs	r0, #2
 8000f14:	f002 f81a 	bl	8002f4c <HAL_FLASH_Program>
	for(uint8_t i = 0; i < SIZE_DATA; i+=WORD_DISTANCE_BETWEEN)
 8000f18:	7ffb      	ldrb	r3, [r7, #31]
 8000f1a:	3304      	adds	r3, #4
 8000f1c:	77fb      	strb	r3, [r7, #31]
 8000f1e:	7ffb      	ldrb	r3, [r7, #31]
 8000f20:	2b0c      	cmp	r3, #12
 8000f22:	d9d2      	bls.n	8000eca <robot_writeFlash+0x2a>
	}
	HAL_FLASH_Lock();
 8000f24:	f002 f8a8 	bl	8003078 <HAL_FLASH_Lock>
}
 8000f28:	bf00      	nop
 8000f2a:	3720      	adds	r7, #32
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bdb0      	pop	{r4, r5, r7, pc}
 8000f30:	0801fc00 	.word	0x0801fc00
 8000f34:	200000b0 	.word	0x200000b0

08000f38 <robot_init>:

void robot_init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 8000f3c:	4835      	ldr	r0, [pc, #212]	; (8001014 <robot_init+0xdc>)
 8000f3e:	f003 f8ff 	bl	8004140 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 8000f42:	4835      	ldr	r0, [pc, #212]	; (8001018 <robot_init+0xe0>)
 8000f44:	f003 f8fc 	bl	8004140 <HAL_TIM_Base_Start_IT>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4834      	ldr	r0, [pc, #208]	; (800101c <robot_init+0xe4>)
 8000f4c:	f003 f99a 	bl	8004284 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000f50:	2104      	movs	r1, #4
 8000f52:	4832      	ldr	r0, [pc, #200]	; (800101c <robot_init+0xe4>)
 8000f54:	f003 f996 	bl	8004284 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000f58:	2108      	movs	r1, #8
 8000f5a:	4830      	ldr	r0, [pc, #192]	; (800101c <robot_init+0xe4>)
 8000f5c:	f003 f992 	bl	8004284 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000f60:	210c      	movs	r1, #12
 8000f62:	482e      	ldr	r0, [pc, #184]	; (800101c <robot_init+0xe4>)
 8000f64:	f003 f98e 	bl	8004284 <HAL_TIM_PWM_Start>

	robot_setDirection(0, 0, 0);
 8000f68:	2200      	movs	r2, #0
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	2000      	movs	r0, #0
 8000f6e:	f7ff fbe7 	bl	8000740 <robot_setDirection>

	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) sensor_value, NUM_OF_ALL_SENSORS);
 8000f72:	2204      	movs	r2, #4
 8000f74:	492a      	ldr	r1, [pc, #168]	; (8001020 <robot_init+0xe8>)
 8000f76:	482b      	ldr	r0, [pc, #172]	; (8001024 <robot_init+0xec>)
 8000f78:	f001 f972 	bl	8002260 <HAL_ADC_Start_DMA>

	robot_readFlash();
 8000f7c:	f7ff ff72 	bl	8000e64 <robot_readFlash>
	robot_setRGB(1, 0, 0);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2100      	movs	r1, #0
 8000f84:	2001      	movs	r0, #1
 8000f86:	f7ff fe1d 	bl	8000bc4 <robot_setRGB>
	HAL_Delay(TIMEBLINK_RGB);
 8000f8a:	2064      	movs	r0, #100	; 0x64
 8000f8c:	f001 f86c 	bl	8002068 <HAL_Delay>
	robot_setRGB(0, 1, 0);
 8000f90:	2200      	movs	r2, #0
 8000f92:	2101      	movs	r1, #1
 8000f94:	2000      	movs	r0, #0
 8000f96:	f7ff fe15 	bl	8000bc4 <robot_setRGB>
	HAL_Delay(TIMEBLINK_RGB);
 8000f9a:	2064      	movs	r0, #100	; 0x64
 8000f9c:	f001 f864 	bl	8002068 <HAL_Delay>
	robot_setRGB(0, 0, 1);
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	2000      	movs	r0, #0
 8000fa6:	f7ff fe0d 	bl	8000bc4 <robot_setRGB>
	HAL_Delay(TIMEBLINK_RGB);
 8000faa:	2064      	movs	r0, #100	; 0x64
 8000fac:	f001 f85c 	bl	8002068 <HAL_Delay>
	robot_setRGB(1, 1, 0);
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	2101      	movs	r1, #1
 8000fb4:	2001      	movs	r0, #1
 8000fb6:	f7ff fe05 	bl	8000bc4 <robot_setRGB>
	HAL_Delay(TIMEBLINK_RGB);
 8000fba:	2064      	movs	r0, #100	; 0x64
 8000fbc:	f001 f854 	bl	8002068 <HAL_Delay>
	robot_setRGB(0, 1, 1);
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	f7ff fdfd 	bl	8000bc4 <robot_setRGB>
	HAL_Delay(TIMEBLINK_RGB);
 8000fca:	2064      	movs	r0, #100	; 0x64
 8000fcc:	f001 f84c 	bl	8002068 <HAL_Delay>
	robot_setRGB(1, 0, 1);
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	f7ff fdf5 	bl	8000bc4 <robot_setRGB>
	HAL_Delay(TIMEBLINK_RGB);
 8000fda:	2064      	movs	r0, #100	; 0x64
 8000fdc:	f001 f844 	bl	8002068 <HAL_Delay>
	robot_setRGB(1, 1, 1);
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	f7ff fded 	bl	8000bc4 <robot_setRGB>
	HAL_Delay(TIMEBLINK_RGB_END);
 8000fea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fee:	f001 f83b 	bl	8002068 <HAL_Delay>
  	robot_setRGB(0, 0, 0);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	f7ff fde4 	bl	8000bc4 <robot_setRGB>

  	robot_setBuzzer(DEFAULT_TIME_BEEP, DEFAULT_BEEP_NUMS);
 8000ffc:	2103      	movs	r1, #3
 8000ffe:	2064      	movs	r0, #100	; 0x64
 8001000:	f7ff fe1e 	bl	8000c40 <robot_setBuzzer>

  	HAL_UART_Receive_IT(&huart1, cmd, SIZE_COMMAND);
 8001004:	2202      	movs	r2, #2
 8001006:	4908      	ldr	r1, [pc, #32]	; (8001028 <robot_init+0xf0>)
 8001008:	4808      	ldr	r0, [pc, #32]	; (800102c <robot_init+0xf4>)
 800100a:	f004 f876 	bl	80050fa <HAL_UART_Receive_IT>
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	2000017c 	.word	0x2000017c
 8001018:	200001c4 	.word	0x200001c4
 800101c:	20000134 	.word	0x20000134
 8001020:	2000007c 	.word	0x2000007c
 8001024:	200000c0 	.word	0x200000c0
 8001028:	200000ac 	.word	0x200000ac
 800102c:	2000020c 	.word	0x2000020c

08001030 <button_handle>:

void button_handle(void)
{
 8001030:	b598      	push	{r3, r4, r7, lr}
 8001032:	af00      	add	r7, sp, #0
	button_event = (HAL_GPIO_ReadPin(BT1_GPIO_Port, BT1_Pin) << 3) |
 8001034:	2101      	movs	r1, #1
 8001036:	482a      	ldr	r0, [pc, #168]	; (80010e0 <button_handle+0xb0>)
 8001038:	f002 fb0c 	bl	8003654 <HAL_GPIO_ReadPin>
 800103c:	4603      	mov	r3, r0
 800103e:	00db      	lsls	r3, r3, #3
 8001040:	b25c      	sxtb	r4, r3
				   (HAL_GPIO_ReadPin(BT2_GPIO_Port, BT2_Pin) << 2) |
 8001042:	2180      	movs	r1, #128	; 0x80
 8001044:	4827      	ldr	r0, [pc, #156]	; (80010e4 <button_handle+0xb4>)
 8001046:	f002 fb05 	bl	8003654 <HAL_GPIO_ReadPin>
 800104a:	4603      	mov	r3, r0
 800104c:	009b      	lsls	r3, r3, #2
	button_event = (HAL_GPIO_ReadPin(BT1_GPIO_Port, BT1_Pin) << 3) |
 800104e:	b25b      	sxtb	r3, r3
 8001050:	4323      	orrs	r3, r4
 8001052:	b25c      	sxtb	r4, r3
				   (HAL_GPIO_ReadPin(BT3_GPIO_Port, BT3_Pin) << 1) |
 8001054:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001058:	4823      	ldr	r0, [pc, #140]	; (80010e8 <button_handle+0xb8>)
 800105a:	f002 fafb 	bl	8003654 <HAL_GPIO_ReadPin>
 800105e:	4603      	mov	r3, r0
 8001060:	005b      	lsls	r3, r3, #1
				   (HAL_GPIO_ReadPin(BT2_GPIO_Port, BT2_Pin) << 2) |
 8001062:	b25b      	sxtb	r3, r3
 8001064:	4323      	orrs	r3, r4
 8001066:	b25c      	sxtb	r4, r3
				   (HAL_GPIO_ReadPin(BT4_GPIO_Port, BT4_Pin) << 0);
 8001068:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800106c:	481d      	ldr	r0, [pc, #116]	; (80010e4 <button_handle+0xb4>)
 800106e:	f002 faf1 	bl	8003654 <HAL_GPIO_ReadPin>
 8001072:	4603      	mov	r3, r0
 8001074:	b25b      	sxtb	r3, r3
				   (HAL_GPIO_ReadPin(BT3_GPIO_Port, BT3_Pin) << 1) |
 8001076:	4323      	orrs	r3, r4
 8001078:	b25b      	sxtb	r3, r3
 800107a:	b2da      	uxtb	r2, r3
	button_event = (HAL_GPIO_ReadPin(BT1_GPIO_Port, BT1_Pin) << 3) |
 800107c:	4b1b      	ldr	r3, [pc, #108]	; (80010ec <button_handle+0xbc>)
 800107e:	701a      	strb	r2, [r3, #0]

	switch(button_event)
 8001080:	4b1a      	ldr	r3, [pc, #104]	; (80010ec <button_handle+0xbc>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	3b07      	subs	r3, #7
 8001086:	2b08      	cmp	r3, #8
 8001088:	d828      	bhi.n	80010dc <button_handle+0xac>
 800108a:	a201      	add	r2, pc, #4	; (adr r2, 8001090 <button_handle+0x60>)
 800108c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001090:	080010b5 	.word	0x080010b5
 8001094:	080010dd 	.word	0x080010dd
 8001098:	080010dd 	.word	0x080010dd
 800109c:	080010dd 	.word	0x080010dd
 80010a0:	080010bd 	.word	0x080010bd
 80010a4:	080010dd 	.word	0x080010dd
 80010a8:	080010c5 	.word	0x080010c5
 80010ac:	080010cd 	.word	0x080010cd
 80010b0:	080010d5 	.word	0x080010d5
	{
		case BT1_PRESSED:
			run_case = LEARN_AUTO;
 80010b4:	4b0e      	ldr	r3, [pc, #56]	; (80010f0 <button_handle+0xc0>)
 80010b6:	2201      	movs	r2, #1
 80010b8:	701a      	strb	r2, [r3, #0]
			break;
 80010ba:	e00f      	b.n	80010dc <button_handle+0xac>

		case BT2_PRESSED:
			run_case = LEARN_MANUAL;
 80010bc:	4b0c      	ldr	r3, [pc, #48]	; (80010f0 <button_handle+0xc0>)
 80010be:	2202      	movs	r2, #2
 80010c0:	701a      	strb	r2, [r3, #0]
			break;
 80010c2:	e00b      	b.n	80010dc <button_handle+0xac>

		case BT3_PRESSED:
			run_case = RUN_NO_TC;
 80010c4:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <button_handle+0xc0>)
 80010c6:	2203      	movs	r2, #3
 80010c8:	701a      	strb	r2, [r3, #0]
			break;
 80010ca:	e007      	b.n	80010dc <button_handle+0xac>

		case BT4_PRESSED:
			run_case = RUN_WITH_TC;
 80010cc:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <button_handle+0xc0>)
 80010ce:	2204      	movs	r2, #4
 80010d0:	701a      	strb	r2, [r3, #0]
			break;
 80010d2:	e003      	b.n	80010dc <button_handle+0xac>

		case ALL_BT_UP:
			run_case = STOP;
 80010d4:	4b06      	ldr	r3, [pc, #24]	; (80010f0 <button_handle+0xc0>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	701a      	strb	r2, [r3, #0]
			break;
 80010da:	bf00      	nop
	}
}
 80010dc:	bf00      	nop
 80010de:	bd98      	pop	{r3, r4, r7, pc}
 80010e0:	40010c00 	.word	0x40010c00
 80010e4:	40010800 	.word	0x40010800
 80010e8:	40011000 	.word	0x40011000
 80010ec:	20000098 	.word	0x20000098
 80010f0:	20000070 	.word	0x20000070

080010f4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
	if(huart -> Instance == USART1)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a28      	ldr	r2, [pc, #160]	; (80011a4 <HAL_UART_RxCpltCallback+0xb0>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d14a      	bne.n	800119c <HAL_UART_RxCpltCallback+0xa8>
	{
		if(cmd[0] == '#' && cmd[1] == '\n')
 8001106:	4b28      	ldr	r3, [pc, #160]	; (80011a8 <HAL_UART_RxCpltCallback+0xb4>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b23      	cmp	r3, #35	; 0x23
 800110c:	d10f      	bne.n	800112e <HAL_UART_RxCpltCallback+0x3a>
 800110e:	4b26      	ldr	r3, [pc, #152]	; (80011a8 <HAL_UART_RxCpltCallback+0xb4>)
 8001110:	785b      	ldrb	r3, [r3, #1]
 8001112:	2b0a      	cmp	r3, #10
 8001114:	d10b      	bne.n	800112e <HAL_UART_RxCpltCallback+0x3a>
		{
			robot_setRGB(0, 0, 0);
 8001116:	2200      	movs	r2, #0
 8001118:	2100      	movs	r1, #0
 800111a:	2000      	movs	r0, #0
 800111c:	f7ff fd52 	bl	8000bc4 <robot_setRGB>
			resetBuffer();
 8001120:	f7ff fdae 	bl	8000c80 <resetBuffer>
			HAL_UART_Receive_IT(huart, cmd, SIZE_COMMAND);
 8001124:	2202      	movs	r2, #2
 8001126:	4920      	ldr	r1, [pc, #128]	; (80011a8 <HAL_UART_RxCpltCallback+0xb4>)
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f003 ffe6 	bl	80050fa <HAL_UART_Receive_IT>
		}
		if(cmd[0] == '@' && cmd[1] == '\n')
 800112e:	4b1e      	ldr	r3, [pc, #120]	; (80011a8 <HAL_UART_RxCpltCallback+0xb4>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b40      	cmp	r3, #64	; 0x40
 8001134:	d10f      	bne.n	8001156 <HAL_UART_RxCpltCallback+0x62>
 8001136:	4b1c      	ldr	r3, [pc, #112]	; (80011a8 <HAL_UART_RxCpltCallback+0xb4>)
 8001138:	785b      	ldrb	r3, [r3, #1]
 800113a:	2b0a      	cmp	r3, #10
 800113c:	d10b      	bne.n	8001156 <HAL_UART_RxCpltCallback+0x62>
		{
			robot_setRGB(1, 0, 1);
 800113e:	2201      	movs	r2, #1
 8001140:	2100      	movs	r1, #0
 8001142:	2001      	movs	r0, #1
 8001144:	f7ff fd3e 	bl	8000bc4 <robot_setRGB>
			prepareToSend();
 8001148:	f7ff fdc4 	bl	8000cd4 <prepareToSend>
			HAL_UART_Receive_IT(huart, cmd, SIZE_COMMAND);
 800114c:	2202      	movs	r2, #2
 800114e:	4916      	ldr	r1, [pc, #88]	; (80011a8 <HAL_UART_RxCpltCallback+0xb4>)
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f003 ffd2 	bl	80050fa <HAL_UART_Receive_IT>
		}
		if(cmd[0] == '$' && cmd[1] == '\n')
 8001156:	4b14      	ldr	r3, [pc, #80]	; (80011a8 <HAL_UART_RxCpltCallback+0xb4>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	2b24      	cmp	r3, #36	; 0x24
 800115c:	d113      	bne.n	8001186 <HAL_UART_RxCpltCallback+0x92>
 800115e:	4b12      	ldr	r3, [pc, #72]	; (80011a8 <HAL_UART_RxCpltCallback+0xb4>)
 8001160:	785b      	ldrb	r3, [r3, #1]
 8001162:	2b0a      	cmp	r3, #10
 8001164:	d10f      	bne.n	8001186 <HAL_UART_RxCpltCallback+0x92>
		{
			HAL_UART_AbortReceive_IT(huart);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f003 ffec 	bl	8005144 <HAL_UART_AbortReceive_IT>
			robot_setRGB(0, 1, 0);
 800116c:	2200      	movs	r2, #0
 800116e:	2101      	movs	r1, #1
 8001170:	2000      	movs	r0, #0
 8001172:	f7ff fd27 	bl	8000bc4 <robot_setRGB>
			HAL_UART_Receive_IT(huart, data, SIZE_DATA);
 8001176:	220d      	movs	r2, #13
 8001178:	490c      	ldr	r1, [pc, #48]	; (80011ac <HAL_UART_RxCpltCallback+0xb8>)
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f003 ffbd 	bl	80050fa <HAL_UART_Receive_IT>
			readyToAssign = 1;
 8001180:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <HAL_UART_RxCpltCallback+0xbc>)
 8001182:	2201      	movs	r2, #1
 8001184:	701a      	strb	r2, [r3, #0]
		}
		if(cmd[0] == '%' && cmd[1] == '\n')
 8001186:	4b08      	ldr	r3, [pc, #32]	; (80011a8 <HAL_UART_RxCpltCallback+0xb4>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b25      	cmp	r3, #37	; 0x25
 800118c:	d106      	bne.n	800119c <HAL_UART_RxCpltCallback+0xa8>
 800118e:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <HAL_UART_RxCpltCallback+0xb4>)
 8001190:	785b      	ldrb	r3, [r3, #1]
 8001192:	2b0a      	cmp	r3, #10
 8001194:	d102      	bne.n	800119c <HAL_UART_RxCpltCallback+0xa8>
		{
			readyToWrite = 1;
 8001196:	4b07      	ldr	r3, [pc, #28]	; (80011b4 <HAL_UART_RxCpltCallback+0xc0>)
 8001198:	2201      	movs	r2, #1
 800119a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40013800 	.word	0x40013800
 80011a8:	200000ac 	.word	0x200000ac
 80011ac:	200000b0 	.word	0x200000b0
 80011b0:	2000008c 	.word	0x2000008c
 80011b4:	2000008d 	.word	0x2000008d

080011b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011be:	f000 ff21 	bl	8002004 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011c2:	f000 f94b 	bl	800145c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c6:	f000 fb6d 	bl	80018a4 <MX_GPIO_Init>
  MX_DMA_Init();
 80011ca:	f000 fb4d 	bl	8001868 <MX_DMA_Init>
  MX_TIM2_Init();
 80011ce:	f000 fa0b 	bl	80015e8 <MX_TIM2_Init>
  MX_ADC1_Init();
 80011d2:	f000 f99f 	bl	8001514 <MX_ADC1_Init>
  MX_TIM4_Init();
 80011d6:	f000 facf 	bl	8001778 <MX_TIM4_Init>
  MX_TIM3_Init();
 80011da:	f000 fa7f 	bl	80016dc <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80011de:	f000 fb19 	bl	8001814 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  robot_init();
 80011e2:	f7ff fea9 	bl	8000f38 <robot_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	switch(run_case)
 80011e6:	4b8e      	ldr	r3, [pc, #568]	; (8001420 <main+0x268>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	2b04      	cmp	r3, #4
 80011ec:	d8fb      	bhi.n	80011e6 <main+0x2e>
 80011ee:	a201      	add	r2, pc, #4	; (adr r2, 80011f4 <main+0x3c>)
 80011f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011f4:	080013a9 	.word	0x080013a9
 80011f8:	08001209 	.word	0x08001209
 80011fc:	080012cb 	.word	0x080012cb
 8001200:	08001379 	.word	0x08001379
 8001204:	0800139b 	.word	0x0800139b
	{
		case LEARN_AUTO:
			robot_setBuzzer(LEARN_AUTO_TIME_BEEP, DEFAULT_BEEP_NUMS);
 8001208:	2103      	movs	r1, #3
 800120a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800120e:	f7ff fd17 	bl	8000c40 <robot_setBuzzer>
			for(uint32_t i = 0; i < TIME_LEARN_AUTO; i++)
 8001212:	2300      	movs	r3, #0
 8001214:	60fb      	str	r3, [r7, #12]
 8001216:	e04c      	b.n	80012b2 <main+0xfa>
			{
				robot_setSpeed(SPEED_LEARN_AUTO, -SPEED_LEARN_AUTO);
 8001218:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
 800121c:	20c8      	movs	r0, #200	; 0xc8
 800121e:	f7ff faa7 	bl	8000770 <robot_setSpeed>
				for(uint8_t j = 0; j < NUM_OF_LINE_SENSOR; j++)
 8001222:	2300      	movs	r3, #0
 8001224:	72fb      	strb	r3, [r7, #11]
 8001226:	e03e      	b.n	80012a6 <main+0xee>
				{
					if(sensor_value[j] > maxOfMin[j])
 8001228:	7afb      	ldrb	r3, [r7, #11]
 800122a:	4a7e      	ldr	r2, [pc, #504]	; (8001424 <main+0x26c>)
 800122c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001230:	7afb      	ldrb	r3, [r7, #11]
 8001232:	497d      	ldr	r1, [pc, #500]	; (8001428 <main+0x270>)
 8001234:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001238:	429a      	cmp	r2, r3
 800123a:	d907      	bls.n	800124c <main+0x94>
					{
						maxOfMin[j] = sensor_value[j];
 800123c:	7afa      	ldrb	r2, [r7, #11]
 800123e:	7afb      	ldrb	r3, [r7, #11]
 8001240:	4978      	ldr	r1, [pc, #480]	; (8001424 <main+0x26c>)
 8001242:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8001246:	4a78      	ldr	r2, [pc, #480]	; (8001428 <main+0x270>)
 8001248:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					}
					if(sensor_value[j] < minOfMax[j])
 800124c:	7afb      	ldrb	r3, [r7, #11]
 800124e:	4a75      	ldr	r2, [pc, #468]	; (8001424 <main+0x26c>)
 8001250:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001254:	7afb      	ldrb	r3, [r7, #11]
 8001256:	4975      	ldr	r1, [pc, #468]	; (800142c <main+0x274>)
 8001258:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800125c:	429a      	cmp	r2, r3
 800125e:	d207      	bcs.n	8001270 <main+0xb8>
					{
						minOfMax[j] = sensor_value[j];
 8001260:	7afa      	ldrb	r2, [r7, #11]
 8001262:	7afb      	ldrb	r3, [r7, #11]
 8001264:	496f      	ldr	r1, [pc, #444]	; (8001424 <main+0x26c>)
 8001266:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800126a:	4a70      	ldr	r2, [pc, #448]	; (800142c <main+0x274>)
 800126c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					}
					v_compare[j] = ((minOfMax[j] + maxOfMin[j]) / 2) + calib_weight[j];
 8001270:	7afb      	ldrb	r3, [r7, #11]
 8001272:	4a6e      	ldr	r2, [pc, #440]	; (800142c <main+0x274>)
 8001274:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001278:	4619      	mov	r1, r3
 800127a:	7afb      	ldrb	r3, [r7, #11]
 800127c:	4a6a      	ldr	r2, [pc, #424]	; (8001428 <main+0x270>)
 800127e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001282:	440b      	add	r3, r1
 8001284:	0fda      	lsrs	r2, r3, #31
 8001286:	4413      	add	r3, r2
 8001288:	105b      	asrs	r3, r3, #1
 800128a:	b299      	uxth	r1, r3
 800128c:	7afb      	ldrb	r3, [r7, #11]
 800128e:	4a68      	ldr	r2, [pc, #416]	; (8001430 <main+0x278>)
 8001290:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001294:	7afb      	ldrb	r3, [r7, #11]
 8001296:	440a      	add	r2, r1
 8001298:	b291      	uxth	r1, r2
 800129a:	4a66      	ldr	r2, [pc, #408]	; (8001434 <main+0x27c>)
 800129c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for(uint8_t j = 0; j < NUM_OF_LINE_SENSOR; j++)
 80012a0:	7afb      	ldrb	r3, [r7, #11]
 80012a2:	3301      	adds	r3, #1
 80012a4:	72fb      	strb	r3, [r7, #11]
 80012a6:	7afb      	ldrb	r3, [r7, #11]
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d9bd      	bls.n	8001228 <main+0x70>
			for(uint32_t i = 0; i < TIME_LEARN_AUTO; i++)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	3301      	adds	r3, #1
 80012b0:	60fb      	str	r3, [r7, #12]
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	4a60      	ldr	r2, [pc, #384]	; (8001438 <main+0x280>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d9ae      	bls.n	8001218 <main+0x60>
				}
			}
			robot_setSpeed(0, 0);
 80012ba:	2100      	movs	r1, #0
 80012bc:	2000      	movs	r0, #0
 80012be:	f7ff fa57 	bl	8000770 <robot_setSpeed>
			run_case = STOP;
 80012c2:	4b57      	ldr	r3, [pc, #348]	; (8001420 <main+0x268>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]
			break;
 80012c8:	e0a9      	b.n	800141e <main+0x266>
		case LEARN_MANUAL:
			robot_setBuzzer(LEARN_MANUAL_TIME_BEEP, DEFAULT_BEEP_NUMS);
 80012ca:	2103      	movs	r1, #3
 80012cc:	20c8      	movs	r0, #200	; 0xc8
 80012ce:	f7ff fcb7 	bl	8000c40 <robot_setBuzzer>
			for(uint32_t i = 0; i < TIME_LEARN_AUTO; i++)
 80012d2:	2300      	movs	r3, #0
 80012d4:	607b      	str	r3, [r7, #4]
 80012d6:	e047      	b.n	8001368 <main+0x1b0>
			{
				for(uint8_t j = 0; j < NUM_OF_LINE_SENSOR; j++)
 80012d8:	2300      	movs	r3, #0
 80012da:	70fb      	strb	r3, [r7, #3]
 80012dc:	e03e      	b.n	800135c <main+0x1a4>
				{
					if(sensor_value[j] > maxOfMin[j])
 80012de:	78fb      	ldrb	r3, [r7, #3]
 80012e0:	4a50      	ldr	r2, [pc, #320]	; (8001424 <main+0x26c>)
 80012e2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80012e6:	78fb      	ldrb	r3, [r7, #3]
 80012e8:	494f      	ldr	r1, [pc, #316]	; (8001428 <main+0x270>)
 80012ea:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d907      	bls.n	8001302 <main+0x14a>
					{
						maxOfMin[j] = sensor_value[j];
 80012f2:	78fa      	ldrb	r2, [r7, #3]
 80012f4:	78fb      	ldrb	r3, [r7, #3]
 80012f6:	494b      	ldr	r1, [pc, #300]	; (8001424 <main+0x26c>)
 80012f8:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80012fc:	4a4a      	ldr	r2, [pc, #296]	; (8001428 <main+0x270>)
 80012fe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					}
					if(sensor_value[j] < minOfMax[j])
 8001302:	78fb      	ldrb	r3, [r7, #3]
 8001304:	4a47      	ldr	r2, [pc, #284]	; (8001424 <main+0x26c>)
 8001306:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800130a:	78fb      	ldrb	r3, [r7, #3]
 800130c:	4947      	ldr	r1, [pc, #284]	; (800142c <main+0x274>)
 800130e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001312:	429a      	cmp	r2, r3
 8001314:	d207      	bcs.n	8001326 <main+0x16e>
					{
						minOfMax[j] = sensor_value[j];
 8001316:	78fa      	ldrb	r2, [r7, #3]
 8001318:	78fb      	ldrb	r3, [r7, #3]
 800131a:	4942      	ldr	r1, [pc, #264]	; (8001424 <main+0x26c>)
 800131c:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8001320:	4a42      	ldr	r2, [pc, #264]	; (800142c <main+0x274>)
 8001322:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					}
					v_compare[j] = ((minOfMax[j] + maxOfMin[j]) / 2) + calib_weight[j];
 8001326:	78fb      	ldrb	r3, [r7, #3]
 8001328:	4a40      	ldr	r2, [pc, #256]	; (800142c <main+0x274>)
 800132a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800132e:	4619      	mov	r1, r3
 8001330:	78fb      	ldrb	r3, [r7, #3]
 8001332:	4a3d      	ldr	r2, [pc, #244]	; (8001428 <main+0x270>)
 8001334:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001338:	440b      	add	r3, r1
 800133a:	0fda      	lsrs	r2, r3, #31
 800133c:	4413      	add	r3, r2
 800133e:	105b      	asrs	r3, r3, #1
 8001340:	b299      	uxth	r1, r3
 8001342:	78fb      	ldrb	r3, [r7, #3]
 8001344:	4a3a      	ldr	r2, [pc, #232]	; (8001430 <main+0x278>)
 8001346:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800134a:	78fb      	ldrb	r3, [r7, #3]
 800134c:	440a      	add	r2, r1
 800134e:	b291      	uxth	r1, r2
 8001350:	4a38      	ldr	r2, [pc, #224]	; (8001434 <main+0x27c>)
 8001352:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for(uint8_t j = 0; j < NUM_OF_LINE_SENSOR; j++)
 8001356:	78fb      	ldrb	r3, [r7, #3]
 8001358:	3301      	adds	r3, #1
 800135a:	70fb      	strb	r3, [r7, #3]
 800135c:	78fb      	ldrb	r3, [r7, #3]
 800135e:	2b02      	cmp	r3, #2
 8001360:	d9bd      	bls.n	80012de <main+0x126>
			for(uint32_t i = 0; i < TIME_LEARN_AUTO; i++)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	3301      	adds	r3, #1
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	4a33      	ldr	r2, [pc, #204]	; (8001438 <main+0x280>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d9b3      	bls.n	80012d8 <main+0x120>
				}
			}
			run_case = STOP;
 8001370:	4b2b      	ldr	r3, [pc, #172]	; (8001420 <main+0x268>)
 8001372:	2200      	movs	r2, #0
 8001374:	701a      	strb	r2, [r3, #0]
			break;
 8001376:	e052      	b.n	800141e <main+0x266>
		case RUN_NO_TC:
			if((sensor_mask & MASK_4BIT) == MASK_010)
 8001378:	4b30      	ldr	r3, [pc, #192]	; (800143c <main+0x284>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	f003 030f 	and.w	r3, r3, #15
 8001380:	2b02      	cmp	r3, #2
 8001382:	d106      	bne.n	8001392 <main+0x1da>
			{
				robot_beepLong(RUN_NO_TC_TIME_BEEP);
 8001384:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001388:	f7ff fc40 	bl	8000c0c <robot_beepLong>
				pid_enable = 1;
 800138c:	4b2c      	ldr	r3, [pc, #176]	; (8001440 <main+0x288>)
 800138e:	2201      	movs	r2, #1
 8001390:	701a      	strb	r2, [r3, #0]
			}
			run_case = STOP;
 8001392:	4b23      	ldr	r3, [pc, #140]	; (8001420 <main+0x268>)
 8001394:	2200      	movs	r2, #0
 8001396:	701a      	strb	r2, [r3, #0]
			break;
 8001398:	e041      	b.n	800141e <main+0x266>
		case RUN_WITH_TC:
			run_with_sensor = 1;
 800139a:	4b2a      	ldr	r3, [pc, #168]	; (8001444 <main+0x28c>)
 800139c:	2201      	movs	r2, #1
 800139e:	701a      	strb	r2, [r3, #0]
			run_case = STOP;
 80013a0:	4b1f      	ldr	r3, [pc, #124]	; (8001420 <main+0x268>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	701a      	strb	r2, [r3, #0]
			break;
 80013a6:	e03a      	b.n	800141e <main+0x266>

		case STOP:
		  	if(readyToAssign)
 80013a8:	4b27      	ldr	r3, [pc, #156]	; (8001448 <main+0x290>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d019      	beq.n	80013e4 <main+0x22c>
		  	{
		  		HAL_UART_Receive_IT(&huart1, data, SIZE_DATA);
 80013b0:	220d      	movs	r2, #13
 80013b2:	4926      	ldr	r1, [pc, #152]	; (800144c <main+0x294>)
 80013b4:	4826      	ldr	r0, [pc, #152]	; (8001450 <main+0x298>)
 80013b6:	f003 fea0 	bl	80050fa <HAL_UART_Receive_IT>
		  		HAL_Delay(TIMEOUT_RECEIVING_DATA);
 80013ba:	20c8      	movs	r0, #200	; 0xc8
 80013bc:	f000 fe54 	bl	8002068 <HAL_Delay>
		  		assignData();
 80013c0:	f7ff fcf2 	bl	8000da8 <assignData>
		  		HAL_UART_AbortReceive_IT(&huart1);
 80013c4:	4822      	ldr	r0, [pc, #136]	; (8001450 <main+0x298>)
 80013c6:	f003 febd 	bl	8005144 <HAL_UART_AbortReceive_IT>
		  		readyToAssign = 0;
 80013ca:	4b1f      	ldr	r3, [pc, #124]	; (8001448 <main+0x290>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
			  	HAL_UART_Receive_IT(&huart1, cmd, SIZE_COMMAND);
 80013d0:	2202      	movs	r2, #2
 80013d2:	4920      	ldr	r1, [pc, #128]	; (8001454 <main+0x29c>)
 80013d4:	481e      	ldr	r0, [pc, #120]	; (8001450 <main+0x298>)
 80013d6:	f003 fe90 	bl	80050fa <HAL_UART_Receive_IT>
				robot_setRGB(1, 0, 1);
 80013da:	2201      	movs	r2, #1
 80013dc:	2100      	movs	r1, #0
 80013de:	2001      	movs	r0, #1
 80013e0:	f7ff fbf0 	bl	8000bc4 <robot_setRGB>
		  	}
		  	if(readyToWrite)
 80013e4:	4b1c      	ldr	r3, [pc, #112]	; (8001458 <main+0x2a0>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d016      	beq.n	800141a <main+0x262>
		  	{
		  		robot_setRGB(0, 0, 1);
 80013ec:	2201      	movs	r2, #1
 80013ee:	2100      	movs	r1, #0
 80013f0:	2000      	movs	r0, #0
 80013f2:	f7ff fbe7 	bl	8000bc4 <robot_setRGB>
		  		robot_writeFlash();
 80013f6:	f7ff fd53 	bl	8000ea0 <robot_writeFlash>
		  		HAL_Delay(TIMEOUT_WRITE_FLASH);
 80013fa:	20c8      	movs	r0, #200	; 0xc8
 80013fc:	f000 fe34 	bl	8002068 <HAL_Delay>
		  		robot_setRGB(1, 0, 1);
 8001400:	2201      	movs	r2, #1
 8001402:	2100      	movs	r1, #0
 8001404:	2001      	movs	r0, #1
 8001406:	f7ff fbdd 	bl	8000bc4 <robot_setRGB>
		  		HAL_UART_Receive_IT(&huart1, cmd, SIZE_COMMAND);
 800140a:	2202      	movs	r2, #2
 800140c:	4911      	ldr	r1, [pc, #68]	; (8001454 <main+0x29c>)
 800140e:	4810      	ldr	r0, [pc, #64]	; (8001450 <main+0x298>)
 8001410:	f003 fe73 	bl	80050fa <HAL_UART_Receive_IT>
		  		readyToWrite = 0;
 8001414:	4b10      	ldr	r3, [pc, #64]	; (8001458 <main+0x2a0>)
 8001416:	2200      	movs	r2, #0
 8001418:	701a      	strb	r2, [r3, #0]
		  	}
		  	break;
 800141a:	bf00      	nop
 800141c:	e6e3      	b.n	80011e6 <main+0x2e>
	switch(run_case)
 800141e:	e6e2      	b.n	80011e6 <main+0x2e>
 8001420:	20000070 	.word	0x20000070
 8001424:	2000007c 	.word	0x2000007c
 8001428:	20000008 	.word	0x20000008
 800142c:	20000000 	.word	0x20000000
 8001430:	20000010 	.word	0x20000010
 8001434:	20000084 	.word	0x20000084
 8001438:	0007a11f 	.word	0x0007a11f
 800143c:	2000007b 	.word	0x2000007b
 8001440:	2000008a 	.word	0x2000008a
 8001444:	2000008b 	.word	0x2000008b
 8001448:	2000008c 	.word	0x2000008c
 800144c:	200000b0 	.word	0x200000b0
 8001450:	2000020c 	.word	0x2000020c
 8001454:	200000ac 	.word	0x200000ac
 8001458:	2000008d 	.word	0x2000008d

0800145c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b094      	sub	sp, #80	; 0x50
 8001460:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001462:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001466:	2228      	movs	r2, #40	; 0x28
 8001468:	2100      	movs	r1, #0
 800146a:	4618      	mov	r0, r3
 800146c:	f004 fca8 	bl	8005dc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001470:	f107 0314 	add.w	r3, r7, #20
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]
 800147e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001480:	1d3b      	adds	r3, r7, #4
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800148c:	2301      	movs	r3, #1
 800148e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001490:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001494:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001496:	2300      	movs	r3, #0
 8001498:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800149a:	2301      	movs	r3, #1
 800149c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800149e:	2302      	movs	r3, #2
 80014a0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014a8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80014ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014b2:	4618      	mov	r0, r3
 80014b4:	f002 f8fe 	bl	80036b4 <HAL_RCC_OscConfig>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80014be:	f000 fb0f 	bl	8001ae0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014c2:	230f      	movs	r3, #15
 80014c4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014c6:	2302      	movs	r3, #2
 80014c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014d2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014d4:	2300      	movs	r3, #0
 80014d6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014d8:	f107 0314 	add.w	r3, r7, #20
 80014dc:	2102      	movs	r1, #2
 80014de:	4618      	mov	r0, r3
 80014e0:	f002 fb6a 	bl	8003bb8 <HAL_RCC_ClockConfig>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <SystemClock_Config+0x92>
  {
    Error_Handler();
 80014ea:	f000 faf9 	bl	8001ae0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80014ee:	2302      	movs	r3, #2
 80014f0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80014f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014f6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	4618      	mov	r0, r3
 80014fc:	f002 fd1a 	bl	8003f34 <HAL_RCCEx_PeriphCLKConfig>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001506:	f000 faeb 	bl	8001ae0 <Error_Handler>
  }
}
 800150a:	bf00      	nop
 800150c:	3750      	adds	r7, #80	; 0x50
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
	...

08001514 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800151a:	1d3b      	adds	r3, r7, #4
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001524:	4b2e      	ldr	r3, [pc, #184]	; (80015e0 <MX_ADC1_Init+0xcc>)
 8001526:	4a2f      	ldr	r2, [pc, #188]	; (80015e4 <MX_ADC1_Init+0xd0>)
 8001528:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800152a:	4b2d      	ldr	r3, [pc, #180]	; (80015e0 <MX_ADC1_Init+0xcc>)
 800152c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001530:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001532:	4b2b      	ldr	r3, [pc, #172]	; (80015e0 <MX_ADC1_Init+0xcc>)
 8001534:	2201      	movs	r2, #1
 8001536:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001538:	4b29      	ldr	r3, [pc, #164]	; (80015e0 <MX_ADC1_Init+0xcc>)
 800153a:	2200      	movs	r2, #0
 800153c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800153e:	4b28      	ldr	r3, [pc, #160]	; (80015e0 <MX_ADC1_Init+0xcc>)
 8001540:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001544:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001546:	4b26      	ldr	r3, [pc, #152]	; (80015e0 <MX_ADC1_Init+0xcc>)
 8001548:	2200      	movs	r2, #0
 800154a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 800154c:	4b24      	ldr	r3, [pc, #144]	; (80015e0 <MX_ADC1_Init+0xcc>)
 800154e:	2204      	movs	r2, #4
 8001550:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001552:	4823      	ldr	r0, [pc, #140]	; (80015e0 <MX_ADC1_Init+0xcc>)
 8001554:	f000 fdac 	bl	80020b0 <HAL_ADC_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800155e:	f000 fabf 	bl	8001ae0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001562:	2306      	movs	r3, #6
 8001564:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001566:	2301      	movs	r3, #1
 8001568:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800156a:	2307      	movs	r3, #7
 800156c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800156e:	1d3b      	adds	r3, r7, #4
 8001570:	4619      	mov	r1, r3
 8001572:	481b      	ldr	r0, [pc, #108]	; (80015e0 <MX_ADC1_Init+0xcc>)
 8001574:	f000 ff6e 	bl	8002454 <HAL_ADC_ConfigChannel>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800157e:	f000 faaf 	bl	8001ae0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001582:	2305      	movs	r3, #5
 8001584:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001586:	2302      	movs	r3, #2
 8001588:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	4619      	mov	r1, r3
 800158e:	4814      	ldr	r0, [pc, #80]	; (80015e0 <MX_ADC1_Init+0xcc>)
 8001590:	f000 ff60 	bl	8002454 <HAL_ADC_ConfigChannel>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800159a:	f000 faa1 	bl	8001ae0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800159e:	2304      	movs	r3, #4
 80015a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80015a2:	2303      	movs	r3, #3
 80015a4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015a6:	1d3b      	adds	r3, r7, #4
 80015a8:	4619      	mov	r1, r3
 80015aa:	480d      	ldr	r0, [pc, #52]	; (80015e0 <MX_ADC1_Init+0xcc>)
 80015ac:	f000 ff52 	bl	8002454 <HAL_ADC_ConfigChannel>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80015b6:	f000 fa93 	bl	8001ae0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80015ba:	2309      	movs	r3, #9
 80015bc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80015be:	2304      	movs	r3, #4
 80015c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c2:	1d3b      	adds	r3, r7, #4
 80015c4:	4619      	mov	r1, r3
 80015c6:	4806      	ldr	r0, [pc, #24]	; (80015e0 <MX_ADC1_Init+0xcc>)
 80015c8:	f000 ff44 	bl	8002454 <HAL_ADC_ConfigChannel>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80015d2:	f000 fa85 	bl	8001ae0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015d6:	bf00      	nop
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	200000c0 	.word	0x200000c0
 80015e4:	40012400 	.word	0x40012400

080015e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08a      	sub	sp, #40	; 0x28
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015ee:	f107 0320 	add.w	r3, r7, #32
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015f8:	1d3b      	adds	r3, r7, #4
 80015fa:	2200      	movs	r2, #0
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	605a      	str	r2, [r3, #4]
 8001600:	609a      	str	r2, [r3, #8]
 8001602:	60da      	str	r2, [r3, #12]
 8001604:	611a      	str	r2, [r3, #16]
 8001606:	615a      	str	r2, [r3, #20]
 8001608:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800160a:	4b33      	ldr	r3, [pc, #204]	; (80016d8 <MX_TIM2_Init+0xf0>)
 800160c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001610:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001612:	4b31      	ldr	r3, [pc, #196]	; (80016d8 <MX_TIM2_Init+0xf0>)
 8001614:	2247      	movs	r2, #71	; 0x47
 8001616:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001618:	4b2f      	ldr	r3, [pc, #188]	; (80016d8 <MX_TIM2_Init+0xf0>)
 800161a:	2200      	movs	r2, #0
 800161c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800161e:	4b2e      	ldr	r3, [pc, #184]	; (80016d8 <MX_TIM2_Init+0xf0>)
 8001620:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001624:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001626:	4b2c      	ldr	r3, [pc, #176]	; (80016d8 <MX_TIM2_Init+0xf0>)
 8001628:	2200      	movs	r2, #0
 800162a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800162c:	4b2a      	ldr	r3, [pc, #168]	; (80016d8 <MX_TIM2_Init+0xf0>)
 800162e:	2200      	movs	r2, #0
 8001630:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001632:	4829      	ldr	r0, [pc, #164]	; (80016d8 <MX_TIM2_Init+0xf0>)
 8001634:	f002 fdd6 	bl	80041e4 <HAL_TIM_PWM_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800163e:	f000 fa4f 	bl	8001ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001642:	2300      	movs	r3, #0
 8001644:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001646:	2300      	movs	r3, #0
 8001648:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800164a:	f107 0320 	add.w	r3, r7, #32
 800164e:	4619      	mov	r1, r3
 8001650:	4821      	ldr	r0, [pc, #132]	; (80016d8 <MX_TIM2_Init+0xf0>)
 8001652:	f003 fc07 	bl	8004e64 <HAL_TIMEx_MasterConfigSynchronization>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800165c:	f000 fa40 	bl	8001ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001660:	2360      	movs	r3, #96	; 0x60
 8001662:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001664:	2300      	movs	r3, #0
 8001666:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001668:	2300      	movs	r3, #0
 800166a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001670:	1d3b      	adds	r3, r7, #4
 8001672:	2200      	movs	r2, #0
 8001674:	4619      	mov	r1, r3
 8001676:	4818      	ldr	r0, [pc, #96]	; (80016d8 <MX_TIM2_Init+0xf0>)
 8001678:	f002 ff96 	bl	80045a8 <HAL_TIM_PWM_ConfigChannel>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001682:	f000 fa2d 	bl	8001ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	2204      	movs	r2, #4
 800168a:	4619      	mov	r1, r3
 800168c:	4812      	ldr	r0, [pc, #72]	; (80016d8 <MX_TIM2_Init+0xf0>)
 800168e:	f002 ff8b 	bl	80045a8 <HAL_TIM_PWM_ConfigChannel>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001698:	f000 fa22 	bl	8001ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800169c:	1d3b      	adds	r3, r7, #4
 800169e:	2208      	movs	r2, #8
 80016a0:	4619      	mov	r1, r3
 80016a2:	480d      	ldr	r0, [pc, #52]	; (80016d8 <MX_TIM2_Init+0xf0>)
 80016a4:	f002 ff80 	bl	80045a8 <HAL_TIM_PWM_ConfigChannel>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 80016ae:	f000 fa17 	bl	8001ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	220c      	movs	r2, #12
 80016b6:	4619      	mov	r1, r3
 80016b8:	4807      	ldr	r0, [pc, #28]	; (80016d8 <MX_TIM2_Init+0xf0>)
 80016ba:	f002 ff75 	bl	80045a8 <HAL_TIM_PWM_ConfigChannel>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 80016c4:	f000 fa0c 	bl	8001ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80016c8:	4803      	ldr	r0, [pc, #12]	; (80016d8 <MX_TIM2_Init+0xf0>)
 80016ca:	f000 fb1f 	bl	8001d0c <HAL_TIM_MspPostInit>

}
 80016ce:	bf00      	nop
 80016d0:	3728      	adds	r7, #40	; 0x28
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000134 	.word	0x20000134

080016dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016e2:	f107 0308 	add.w	r3, r7, #8
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]
 80016ec:	609a      	str	r2, [r3, #8]
 80016ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f0:	463b      	mov	r3, r7
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016f8:	4b1d      	ldr	r3, [pc, #116]	; (8001770 <MX_TIM3_Init+0x94>)
 80016fa:	4a1e      	ldr	r2, [pc, #120]	; (8001774 <MX_TIM3_Init+0x98>)
 80016fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80016fe:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <MX_TIM3_Init+0x94>)
 8001700:	2247      	movs	r2, #71	; 0x47
 8001702:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001704:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <MX_TIM3_Init+0x94>)
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800170a:	4b19      	ldr	r3, [pc, #100]	; (8001770 <MX_TIM3_Init+0x94>)
 800170c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001710:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001712:	4b17      	ldr	r3, [pc, #92]	; (8001770 <MX_TIM3_Init+0x94>)
 8001714:	2200      	movs	r2, #0
 8001716:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001718:	4b15      	ldr	r3, [pc, #84]	; (8001770 <MX_TIM3_Init+0x94>)
 800171a:	2200      	movs	r2, #0
 800171c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800171e:	4814      	ldr	r0, [pc, #80]	; (8001770 <MX_TIM3_Init+0x94>)
 8001720:	f002 fcbe 	bl	80040a0 <HAL_TIM_Base_Init>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800172a:	f000 f9d9 	bl	8001ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800172e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001732:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001734:	f107 0308 	add.w	r3, r7, #8
 8001738:	4619      	mov	r1, r3
 800173a:	480d      	ldr	r0, [pc, #52]	; (8001770 <MX_TIM3_Init+0x94>)
 800173c:	f002 fff6 	bl	800472c <HAL_TIM_ConfigClockSource>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001746:	f000 f9cb 	bl	8001ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800174a:	2300      	movs	r3, #0
 800174c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800174e:	2300      	movs	r3, #0
 8001750:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001752:	463b      	mov	r3, r7
 8001754:	4619      	mov	r1, r3
 8001756:	4806      	ldr	r0, [pc, #24]	; (8001770 <MX_TIM3_Init+0x94>)
 8001758:	f003 fb84 	bl	8004e64 <HAL_TIMEx_MasterConfigSynchronization>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001762:	f000 f9bd 	bl	8001ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001766:	bf00      	nop
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	2000017c 	.word	0x2000017c
 8001774:	40000400 	.word	0x40000400

08001778 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800177e:	f107 0308 	add.w	r3, r7, #8
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	605a      	str	r2, [r3, #4]
 8001788:	609a      	str	r2, [r3, #8]
 800178a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800178c:	463b      	mov	r3, r7
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001794:	4b1d      	ldr	r3, [pc, #116]	; (800180c <MX_TIM4_Init+0x94>)
 8001796:	4a1e      	ldr	r2, [pc, #120]	; (8001810 <MX_TIM4_Init+0x98>)
 8001798:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 800179a:	4b1c      	ldr	r3, [pc, #112]	; (800180c <MX_TIM4_Init+0x94>)
 800179c:	2247      	movs	r2, #71	; 0x47
 800179e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a0:	4b1a      	ldr	r3, [pc, #104]	; (800180c <MX_TIM4_Init+0x94>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 80017a6:	4b19      	ldr	r3, [pc, #100]	; (800180c <MX_TIM4_Init+0x94>)
 80017a8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80017ac:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ae:	4b17      	ldr	r3, [pc, #92]	; (800180c <MX_TIM4_Init+0x94>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017b4:	4b15      	ldr	r3, [pc, #84]	; (800180c <MX_TIM4_Init+0x94>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80017ba:	4814      	ldr	r0, [pc, #80]	; (800180c <MX_TIM4_Init+0x94>)
 80017bc:	f002 fc70 	bl	80040a0 <HAL_TIM_Base_Init>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80017c6:	f000 f98b 	bl	8001ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80017d0:	f107 0308 	add.w	r3, r7, #8
 80017d4:	4619      	mov	r1, r3
 80017d6:	480d      	ldr	r0, [pc, #52]	; (800180c <MX_TIM4_Init+0x94>)
 80017d8:	f002 ffa8 	bl	800472c <HAL_TIM_ConfigClockSource>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80017e2:	f000 f97d 	bl	8001ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017e6:	2300      	movs	r3, #0
 80017e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ea:	2300      	movs	r3, #0
 80017ec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017ee:	463b      	mov	r3, r7
 80017f0:	4619      	mov	r1, r3
 80017f2:	4806      	ldr	r0, [pc, #24]	; (800180c <MX_TIM4_Init+0x94>)
 80017f4:	f003 fb36 	bl	8004e64 <HAL_TIMEx_MasterConfigSynchronization>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80017fe:	f000 f96f 	bl	8001ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001802:	bf00      	nop
 8001804:	3718      	adds	r7, #24
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	200001c4 	.word	0x200001c4
 8001810:	40000800 	.word	0x40000800

08001814 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001818:	4b11      	ldr	r3, [pc, #68]	; (8001860 <MX_USART1_UART_Init+0x4c>)
 800181a:	4a12      	ldr	r2, [pc, #72]	; (8001864 <MX_USART1_UART_Init+0x50>)
 800181c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800181e:	4b10      	ldr	r3, [pc, #64]	; (8001860 <MX_USART1_UART_Init+0x4c>)
 8001820:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001824:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001826:	4b0e      	ldr	r3, [pc, #56]	; (8001860 <MX_USART1_UART_Init+0x4c>)
 8001828:	2200      	movs	r2, #0
 800182a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800182c:	4b0c      	ldr	r3, [pc, #48]	; (8001860 <MX_USART1_UART_Init+0x4c>)
 800182e:	2200      	movs	r2, #0
 8001830:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001832:	4b0b      	ldr	r3, [pc, #44]	; (8001860 <MX_USART1_UART_Init+0x4c>)
 8001834:	2200      	movs	r2, #0
 8001836:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001838:	4b09      	ldr	r3, [pc, #36]	; (8001860 <MX_USART1_UART_Init+0x4c>)
 800183a:	220c      	movs	r2, #12
 800183c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800183e:	4b08      	ldr	r3, [pc, #32]	; (8001860 <MX_USART1_UART_Init+0x4c>)
 8001840:	2200      	movs	r2, #0
 8001842:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001844:	4b06      	ldr	r3, [pc, #24]	; (8001860 <MX_USART1_UART_Init+0x4c>)
 8001846:	2200      	movs	r2, #0
 8001848:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800184a:	4805      	ldr	r0, [pc, #20]	; (8001860 <MX_USART1_UART_Init+0x4c>)
 800184c:	f003 fb7a 	bl	8004f44 <HAL_UART_Init>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001856:	f000 f943 	bl	8001ae0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	2000020c 	.word	0x2000020c
 8001864:	40013800 	.word	0x40013800

08001868 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800186e:	4b0c      	ldr	r3, [pc, #48]	; (80018a0 <MX_DMA_Init+0x38>)
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	4a0b      	ldr	r2, [pc, #44]	; (80018a0 <MX_DMA_Init+0x38>)
 8001874:	f043 0301 	orr.w	r3, r3, #1
 8001878:	6153      	str	r3, [r2, #20]
 800187a:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <MX_DMA_Init+0x38>)
 800187c:	695b      	ldr	r3, [r3, #20]
 800187e:	f003 0301 	and.w	r3, r3, #1
 8001882:	607b      	str	r3, [r7, #4]
 8001884:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001886:	2200      	movs	r2, #0
 8001888:	2100      	movs	r1, #0
 800188a:	200b      	movs	r0, #11
 800188c:	f001 f891 	bl	80029b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001890:	200b      	movs	r0, #11
 8001892:	f001 f8aa 	bl	80029ea <HAL_NVIC_EnableIRQ>

}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40021000 	.word	0x40021000

080018a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b088      	sub	sp, #32
 80018a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018aa:	f107 0310 	add.w	r3, r7, #16
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	605a      	str	r2, [r3, #4]
 80018b4:	609a      	str	r2, [r3, #8]
 80018b6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018b8:	4b41      	ldr	r3, [pc, #260]	; (80019c0 <MX_GPIO_Init+0x11c>)
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	4a40      	ldr	r2, [pc, #256]	; (80019c0 <MX_GPIO_Init+0x11c>)
 80018be:	f043 0310 	orr.w	r3, r3, #16
 80018c2:	6193      	str	r3, [r2, #24]
 80018c4:	4b3e      	ldr	r3, [pc, #248]	; (80019c0 <MX_GPIO_Init+0x11c>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	f003 0310 	and.w	r3, r3, #16
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018d0:	4b3b      	ldr	r3, [pc, #236]	; (80019c0 <MX_GPIO_Init+0x11c>)
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	4a3a      	ldr	r2, [pc, #232]	; (80019c0 <MX_GPIO_Init+0x11c>)
 80018d6:	f043 0320 	orr.w	r3, r3, #32
 80018da:	6193      	str	r3, [r2, #24]
 80018dc:	4b38      	ldr	r3, [pc, #224]	; (80019c0 <MX_GPIO_Init+0x11c>)
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	f003 0320 	and.w	r3, r3, #32
 80018e4:	60bb      	str	r3, [r7, #8]
 80018e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e8:	4b35      	ldr	r3, [pc, #212]	; (80019c0 <MX_GPIO_Init+0x11c>)
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	4a34      	ldr	r2, [pc, #208]	; (80019c0 <MX_GPIO_Init+0x11c>)
 80018ee:	f043 0304 	orr.w	r3, r3, #4
 80018f2:	6193      	str	r3, [r2, #24]
 80018f4:	4b32      	ldr	r3, [pc, #200]	; (80019c0 <MX_GPIO_Init+0x11c>)
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	f003 0304 	and.w	r3, r3, #4
 80018fc:	607b      	str	r3, [r7, #4]
 80018fe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001900:	4b2f      	ldr	r3, [pc, #188]	; (80019c0 <MX_GPIO_Init+0x11c>)
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	4a2e      	ldr	r2, [pc, #184]	; (80019c0 <MX_GPIO_Init+0x11c>)
 8001906:	f043 0308 	orr.w	r3, r3, #8
 800190a:	6193      	str	r3, [r2, #24]
 800190c:	4b2c      	ldr	r3, [pc, #176]	; (80019c0 <MX_GPIO_Init+0x11c>)
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	f003 0308 	and.w	r3, r3, #8
 8001914:	603b      	str	r3, [r7, #0]
 8001916:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin|B_Pin|G_Pin
 8001918:	2200      	movs	r2, #0
 800191a:	f24e 4114 	movw	r1, #58388	; 0xe414
 800191e:	4829      	ldr	r0, [pc, #164]	; (80019c4 <MX_GPIO_Init+0x120>)
 8001920:	f001 feaf 	bl	8003682 <HAL_GPIO_WritePin>
                          |R_Pin|BUZZER_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001924:	2200      	movs	r2, #0
 8001926:	f44f 7180 	mov.w	r1, #256	; 0x100
 800192a:	4827      	ldr	r0, [pc, #156]	; (80019c8 <MX_GPIO_Init+0x124>)
 800192c:	f001 fea9 	bl	8003682 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BT3_Pin */
  GPIO_InitStruct.Pin = BT3_Pin;
 8001930:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001934:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800193a:	2301      	movs	r3, #1
 800193c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BT3_GPIO_Port, &GPIO_InitStruct);
 800193e:	f107 0310 	add.w	r3, r7, #16
 8001942:	4619      	mov	r1, r3
 8001944:	4821      	ldr	r0, [pc, #132]	; (80019cc <MX_GPIO_Init+0x128>)
 8001946:	f001 fd01 	bl	800334c <HAL_GPIO_Init>

  /*Configure GPIO pins : BT2_Pin BT4_Pin */
  GPIO_InitStruct.Pin = BT2_Pin|BT4_Pin;
 800194a:	f248 0380 	movw	r3, #32896	; 0x8080
 800194e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001950:	2300      	movs	r3, #0
 8001952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001954:	2301      	movs	r3, #1
 8001956:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001958:	f107 0310 	add.w	r3, r7, #16
 800195c:	4619      	mov	r1, r3
 800195e:	481a      	ldr	r0, [pc, #104]	; (80019c8 <MX_GPIO_Init+0x124>)
 8001960:	f001 fcf4 	bl	800334c <HAL_GPIO_Init>

  /*Configure GPIO pin : BT1_Pin */
  GPIO_InitStruct.Pin = BT1_Pin;
 8001964:	2301      	movs	r3, #1
 8001966:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800196c:	2301      	movs	r3, #1
 800196e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BT1_GPIO_Port, &GPIO_InitStruct);
 8001970:	f107 0310 	add.w	r3, r7, #16
 8001974:	4619      	mov	r1, r3
 8001976:	4813      	ldr	r0, [pc, #76]	; (80019c4 <MX_GPIO_Init+0x120>)
 8001978:	f001 fce8 	bl	800334c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED1_Pin B_Pin G_Pin
                           R_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin|B_Pin|G_Pin
 800197c:	f24e 4314 	movw	r3, #58388	; 0xe414
 8001980:	613b      	str	r3, [r7, #16]
                          |R_Pin|BUZZER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001982:	2301      	movs	r3, #1
 8001984:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001986:	2300      	movs	r3, #0
 8001988:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198a:	2302      	movs	r3, #2
 800198c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800198e:	f107 0310 	add.w	r3, r7, #16
 8001992:	4619      	mov	r1, r3
 8001994:	480b      	ldr	r0, [pc, #44]	; (80019c4 <MX_GPIO_Init+0x120>)
 8001996:	f001 fcd9 	bl	800334c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 800199a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800199e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a0:	2301      	movs	r3, #1
 80019a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a8:	2302      	movs	r3, #2
 80019aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 80019ac:	f107 0310 	add.w	r3, r7, #16
 80019b0:	4619      	mov	r1, r3
 80019b2:	4805      	ldr	r0, [pc, #20]	; (80019c8 <MX_GPIO_Init+0x124>)
 80019b4:	f001 fcca 	bl	800334c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019b8:	bf00      	nop
 80019ba:	3720      	adds	r7, #32
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40021000 	.word	0x40021000
 80019c4:	40010c00 	.word	0x40010c00
 80019c8:	40010800 	.word	0x40010800
 80019cc:	40011000 	.word	0x40011000

080019d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a34      	ldr	r2, [pc, #208]	; (8001ab0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d101      	bne.n	80019e6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80019e2:	f000 fb25 	bl	8002030 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM3) {
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a32      	ldr	r2, [pc, #200]	; (8001ab4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d12a      	bne.n	8001a46 <HAL_TIM_PeriodElapsedCallback+0x76>
	if(pid_enable == 1)
 80019f0:	4b31      	ldr	r3, [pc, #196]	; (8001ab8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d119      	bne.n	8001a2c <HAL_TIM_PeriodElapsedCallback+0x5c>
	{
		if(sensor_value[1] > v_compare[1])
 80019f8:	4b30      	ldr	r3, [pc, #192]	; (8001abc <HAL_TIM_PeriodElapsedCallback+0xec>)
 80019fa:	885a      	ldrh	r2, [r3, #2]
 80019fc:	4b30      	ldr	r3, [pc, #192]	; (8001ac0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80019fe:	885b      	ldrh	r3, [r3, #2]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d920      	bls.n	8001a46 <HAL_TIM_PeriodElapsedCallback+0x76>
		{
			// 	robot_setParam(SPEED_NORMAL, 1, 0.5);
			if(speed < targetSpeed)
 8001a04:	4b2f      	ldr	r3, [pc, #188]	; (8001ac4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001a06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	4b2e      	ldr	r3, [pc, #184]	; (8001ac8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001a0e:	881b      	ldrh	r3, [r3, #0]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	da08      	bge.n	8001a26 <HAL_TIM_PeriodElapsedCallback+0x56>
			{
				speed += (uint8_t) ACCEL_SPEED;
 8001a14:	4b2b      	ldr	r3, [pc, #172]	; (8001ac4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001a16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	3302      	adds	r3, #2
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	b21a      	sxth	r2, r3
 8001a22:	4b28      	ldr	r3, [pc, #160]	; (8001ac4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001a24:	801a      	strh	r2, [r3, #0]
			}
			robot_PIDCalib();
 8001a26:	f7fe ff55 	bl	80008d4 <robot_PIDCalib>
 8001a2a:	e00c      	b.n	8001a46 <HAL_TIM_PeriodElapsedCallback+0x76>
			// 	robot_setParam(SPEED_BRAKE, 1.5, 0.5);
		}
	}
	else
	{
		speed = 0;
 8001a2c:	4b25      	ldr	r3, [pc, #148]	; (8001ac4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	801a      	strh	r2, [r3, #0]
		left_speed = 0;
 8001a32:	4b26      	ldr	r3, [pc, #152]	; (8001acc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	801a      	strh	r2, [r3, #0]
		right_speed = 0;
 8001a38:	4b25      	ldr	r3, [pc, #148]	; (8001ad0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	801a      	strh	r2, [r3, #0]
		robot_setSpeed(0, 0);
 8001a3e:	2100      	movs	r1, #0
 8001a40:	2000      	movs	r0, #0
 8001a42:	f7fe fe95 	bl	8000770 <robot_setSpeed>
	}
  }
  if (htim->Instance == TIM4) {
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a22      	ldr	r2, [pc, #136]	; (8001ad4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d12a      	bne.n	8001aa6 <HAL_TIM_PeriodElapsedCallback+0xd6>
	button_handle();
 8001a50:	f7ff faee 	bl	8001030 <button_handle>
	sensor_mask = sensor_writeLED();
 8001a54:	f7ff f86e 	bl	8000b34 <sensor_writeLED>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	4b1e      	ldr	r3, [pc, #120]	; (8001ad8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001a5e:	701a      	strb	r2, [r3, #0]
	if((sensor_mask & MASK_4BIT) == MASK_111)
 8001a60:	4b1d      	ldr	r3, [pc, #116]	; (8001ad8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	f003 030f 	and.w	r3, r3, #15
 8001a68:	2b07      	cmp	r3, #7
 8001a6a:	d102      	bne.n	8001a72 <HAL_TIM_PeriodElapsedCallback+0xa2>
	{
		pid_enable = 0;
 8001a6c:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	701a      	strb	r2, [r3, #0]
	}
	if(run_with_sensor == 1)
 8001a72:	4b1a      	ldr	r3, [pc, #104]	; (8001adc <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d115      	bne.n	8001aa6 <HAL_TIM_PeriodElapsedCallback+0xd6>
	{
		if(sensor_value[3] > TC_DETECT_VALUE)
 8001a7a:	4b10      	ldr	r3, [pc, #64]	; (8001abc <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001a7c:	88db      	ldrh	r3, [r3, #6]
 8001a7e:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001a82:	d905      	bls.n	8001a90 <HAL_TIM_PeriodElapsedCallback+0xc0>
		{
			robot_setRGB(0, 0, 1);
 8001a84:	2201      	movs	r2, #1
 8001a86:	2100      	movs	r1, #0
 8001a88:	2000      	movs	r0, #0
 8001a8a:	f7ff f89b 	bl	8000bc4 <robot_setRGB>
			run_with_sensor = 0;
		}
	}
  }
  /* USER CODE END Callback 1 */
}
 8001a8e:	e00a      	b.n	8001aa6 <HAL_TIM_PeriodElapsedCallback+0xd6>
			robot_setRGB(0, 0, 0);
 8001a90:	2200      	movs	r2, #0
 8001a92:	2100      	movs	r1, #0
 8001a94:	2000      	movs	r0, #0
 8001a96:	f7ff f895 	bl	8000bc4 <robot_setRGB>
			pid_enable = 1;
 8001a9a:	4b07      	ldr	r3, [pc, #28]	; (8001ab8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	701a      	strb	r2, [r3, #0]
			run_with_sensor = 0;
 8001aa0:	4b0e      	ldr	r3, [pc, #56]	; (8001adc <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	701a      	strb	r2, [r3, #0]
}
 8001aa6:	bf00      	nop
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40012c00 	.word	0x40012c00
 8001ab4:	40000400 	.word	0x40000400
 8001ab8:	2000008a 	.word	0x2000008a
 8001abc:	2000007c 	.word	0x2000007c
 8001ac0:	20000084 	.word	0x20000084
 8001ac4:	20000076 	.word	0x20000076
 8001ac8:	20000054 	.word	0x20000054
 8001acc:	20000072 	.word	0x20000072
 8001ad0:	20000074 	.word	0x20000074
 8001ad4:	40000800 	.word	0x40000800
 8001ad8:	2000007b 	.word	0x2000007b
 8001adc:	2000008b 	.word	0x2000008b

08001ae0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ae4:	b672      	cpsid	i
}
 8001ae6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ae8:	e7fe      	b.n	8001ae8 <Error_Handler+0x8>
	...

08001aec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001af2:	4b15      	ldr	r3, [pc, #84]	; (8001b48 <HAL_MspInit+0x5c>)
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	4a14      	ldr	r2, [pc, #80]	; (8001b48 <HAL_MspInit+0x5c>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	6193      	str	r3, [r2, #24]
 8001afe:	4b12      	ldr	r3, [pc, #72]	; (8001b48 <HAL_MspInit+0x5c>)
 8001b00:	699b      	ldr	r3, [r3, #24]
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	60bb      	str	r3, [r7, #8]
 8001b08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b0a:	4b0f      	ldr	r3, [pc, #60]	; (8001b48 <HAL_MspInit+0x5c>)
 8001b0c:	69db      	ldr	r3, [r3, #28]
 8001b0e:	4a0e      	ldr	r2, [pc, #56]	; (8001b48 <HAL_MspInit+0x5c>)
 8001b10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b14:	61d3      	str	r3, [r2, #28]
 8001b16:	4b0c      	ldr	r3, [pc, #48]	; (8001b48 <HAL_MspInit+0x5c>)
 8001b18:	69db      	ldr	r3, [r3, #28]
 8001b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b1e:	607b      	str	r3, [r7, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b22:	4b0a      	ldr	r3, [pc, #40]	; (8001b4c <HAL_MspInit+0x60>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b2e:	60fb      	str	r3, [r7, #12]
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b36:	60fb      	str	r3, [r7, #12]
 8001b38:	4a04      	ldr	r2, [pc, #16]	; (8001b4c <HAL_MspInit+0x60>)
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	3714      	adds	r7, #20
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	40010000 	.word	0x40010000

08001b50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08a      	sub	sp, #40	; 0x28
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b58:	f107 0318 	add.w	r3, r7, #24
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a33      	ldr	r2, [pc, #204]	; (8001c38 <HAL_ADC_MspInit+0xe8>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d15f      	bne.n	8001c30 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b70:	4b32      	ldr	r3, [pc, #200]	; (8001c3c <HAL_ADC_MspInit+0xec>)
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	4a31      	ldr	r2, [pc, #196]	; (8001c3c <HAL_ADC_MspInit+0xec>)
 8001b76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b7a:	6193      	str	r3, [r2, #24]
 8001b7c:	4b2f      	ldr	r3, [pc, #188]	; (8001c3c <HAL_ADC_MspInit+0xec>)
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b84:	617b      	str	r3, [r7, #20]
 8001b86:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b88:	4b2c      	ldr	r3, [pc, #176]	; (8001c3c <HAL_ADC_MspInit+0xec>)
 8001b8a:	699b      	ldr	r3, [r3, #24]
 8001b8c:	4a2b      	ldr	r2, [pc, #172]	; (8001c3c <HAL_ADC_MspInit+0xec>)
 8001b8e:	f043 0304 	orr.w	r3, r3, #4
 8001b92:	6193      	str	r3, [r2, #24]
 8001b94:	4b29      	ldr	r3, [pc, #164]	; (8001c3c <HAL_ADC_MspInit+0xec>)
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	613b      	str	r3, [r7, #16]
 8001b9e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ba0:	4b26      	ldr	r3, [pc, #152]	; (8001c3c <HAL_ADC_MspInit+0xec>)
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	4a25      	ldr	r2, [pc, #148]	; (8001c3c <HAL_ADC_MspInit+0xec>)
 8001ba6:	f043 0308 	orr.w	r3, r3, #8
 8001baa:	6193      	str	r3, [r2, #24]
 8001bac:	4b23      	ldr	r3, [pc, #140]	; (8001c3c <HAL_ADC_MspInit+0xec>)
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	f003 0308 	and.w	r3, r3, #8
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001bb8:	2370      	movs	r3, #112	; 0x70
 8001bba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc0:	f107 0318 	add.w	r3, r7, #24
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	481e      	ldr	r0, [pc, #120]	; (8001c40 <HAL_ADC_MspInit+0xf0>)
 8001bc8:	f001 fbc0 	bl	800334c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd4:	f107 0318 	add.w	r3, r7, #24
 8001bd8:	4619      	mov	r1, r3
 8001bda:	481a      	ldr	r0, [pc, #104]	; (8001c44 <HAL_ADC_MspInit+0xf4>)
 8001bdc:	f001 fbb6 	bl	800334c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001be0:	4b19      	ldr	r3, [pc, #100]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001be2:	4a1a      	ldr	r2, [pc, #104]	; (8001c4c <HAL_ADC_MspInit+0xfc>)
 8001be4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001be6:	4b18      	ldr	r3, [pc, #96]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bec:	4b16      	ldr	r3, [pc, #88]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001bf2:	4b15      	ldr	r3, [pc, #84]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001bf4:	2280      	movs	r2, #128	; 0x80
 8001bf6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bf8:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001bfa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bfe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c00:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001c02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c06:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c08:	4b0f      	ldr	r3, [pc, #60]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001c0a:	2220      	movs	r2, #32
 8001c0c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c0e:	4b0e      	ldr	r3, [pc, #56]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c14:	480c      	ldr	r0, [pc, #48]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001c16:	f000 fef7 	bl	8002a08 <HAL_DMA_Init>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8001c20:	f7ff ff5e 	bl	8001ae0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4a08      	ldr	r2, [pc, #32]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001c28:	621a      	str	r2, [r3, #32]
 8001c2a:	4a07      	ldr	r2, [pc, #28]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c30:	bf00      	nop
 8001c32:	3728      	adds	r7, #40	; 0x28
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40012400 	.word	0x40012400
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	40010800 	.word	0x40010800
 8001c44:	40010c00 	.word	0x40010c00
 8001c48:	200000f0 	.word	0x200000f0
 8001c4c:	40020008 	.word	0x40020008

08001c50 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c60:	d10b      	bne.n	8001c7a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c62:	4b08      	ldr	r3, [pc, #32]	; (8001c84 <HAL_TIM_PWM_MspInit+0x34>)
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	4a07      	ldr	r2, [pc, #28]	; (8001c84 <HAL_TIM_PWM_MspInit+0x34>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	61d3      	str	r3, [r2, #28]
 8001c6e:	4b05      	ldr	r3, [pc, #20]	; (8001c84 <HAL_TIM_PWM_MspInit+0x34>)
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001c7a:	bf00      	nop
 8001c7c:	3714      	adds	r7, #20
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr
 8001c84:	40021000 	.word	0x40021000

08001c88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a1a      	ldr	r2, [pc, #104]	; (8001d00 <HAL_TIM_Base_MspInit+0x78>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d114      	bne.n	8001cc4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c9a:	4b1a      	ldr	r3, [pc, #104]	; (8001d04 <HAL_TIM_Base_MspInit+0x7c>)
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	4a19      	ldr	r2, [pc, #100]	; (8001d04 <HAL_TIM_Base_MspInit+0x7c>)
 8001ca0:	f043 0302 	orr.w	r3, r3, #2
 8001ca4:	61d3      	str	r3, [r2, #28]
 8001ca6:	4b17      	ldr	r3, [pc, #92]	; (8001d04 <HAL_TIM_Base_MspInit+0x7c>)
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	60fb      	str	r3, [r7, #12]
 8001cb0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	201d      	movs	r0, #29
 8001cb8:	f000 fe7b 	bl	80029b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001cbc:	201d      	movs	r0, #29
 8001cbe:	f000 fe94 	bl	80029ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001cc2:	e018      	b.n	8001cf6 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM4)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a0f      	ldr	r2, [pc, #60]	; (8001d08 <HAL_TIM_Base_MspInit+0x80>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d113      	bne.n	8001cf6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001cce:	4b0d      	ldr	r3, [pc, #52]	; (8001d04 <HAL_TIM_Base_MspInit+0x7c>)
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	4a0c      	ldr	r2, [pc, #48]	; (8001d04 <HAL_TIM_Base_MspInit+0x7c>)
 8001cd4:	f043 0304 	orr.w	r3, r3, #4
 8001cd8:	61d3      	str	r3, [r2, #28]
 8001cda:	4b0a      	ldr	r3, [pc, #40]	; (8001d04 <HAL_TIM_Base_MspInit+0x7c>)
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	f003 0304 	and.w	r3, r3, #4
 8001ce2:	60bb      	str	r3, [r7, #8]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	2100      	movs	r1, #0
 8001cea:	201e      	movs	r0, #30
 8001cec:	f000 fe61 	bl	80029b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001cf0:	201e      	movs	r0, #30
 8001cf2:	f000 fe7a 	bl	80029ea <HAL_NVIC_EnableIRQ>
}
 8001cf6:	bf00      	nop
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40000400 	.word	0x40000400
 8001d04:	40021000 	.word	0x40021000
 8001d08:	40000800 	.word	0x40000800

08001d0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b088      	sub	sp, #32
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d14:	f107 0310 	add.w	r3, r7, #16
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d2a:	d117      	bne.n	8001d5c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2c:	4b0d      	ldr	r3, [pc, #52]	; (8001d64 <HAL_TIM_MspPostInit+0x58>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	4a0c      	ldr	r2, [pc, #48]	; (8001d64 <HAL_TIM_MspPostInit+0x58>)
 8001d32:	f043 0304 	orr.w	r3, r3, #4
 8001d36:	6193      	str	r3, [r2, #24]
 8001d38:	4b0a      	ldr	r3, [pc, #40]	; (8001d64 <HAL_TIM_MspPostInit+0x58>)
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	f003 0304 	and.w	r3, r3, #4
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001d44:	230f      	movs	r3, #15
 8001d46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d50:	f107 0310 	add.w	r3, r7, #16
 8001d54:	4619      	mov	r1, r3
 8001d56:	4804      	ldr	r0, [pc, #16]	; (8001d68 <HAL_TIM_MspPostInit+0x5c>)
 8001d58:	f001 faf8 	bl	800334c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001d5c:	bf00      	nop
 8001d5e:	3720      	adds	r7, #32
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40021000 	.word	0x40021000
 8001d68:	40010800 	.word	0x40010800

08001d6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b088      	sub	sp, #32
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d74:	f107 0310 	add.w	r3, r7, #16
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a20      	ldr	r2, [pc, #128]	; (8001e08 <HAL_UART_MspInit+0x9c>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d139      	bne.n	8001e00 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d8c:	4b1f      	ldr	r3, [pc, #124]	; (8001e0c <HAL_UART_MspInit+0xa0>)
 8001d8e:	699b      	ldr	r3, [r3, #24]
 8001d90:	4a1e      	ldr	r2, [pc, #120]	; (8001e0c <HAL_UART_MspInit+0xa0>)
 8001d92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d96:	6193      	str	r3, [r2, #24]
 8001d98:	4b1c      	ldr	r3, [pc, #112]	; (8001e0c <HAL_UART_MspInit+0xa0>)
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da4:	4b19      	ldr	r3, [pc, #100]	; (8001e0c <HAL_UART_MspInit+0xa0>)
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	4a18      	ldr	r2, [pc, #96]	; (8001e0c <HAL_UART_MspInit+0xa0>)
 8001daa:	f043 0304 	orr.w	r3, r3, #4
 8001dae:	6193      	str	r3, [r2, #24]
 8001db0:	4b16      	ldr	r3, [pc, #88]	; (8001e0c <HAL_UART_MspInit+0xa0>)
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	f003 0304 	and.w	r3, r3, #4
 8001db8:	60bb      	str	r3, [r7, #8]
 8001dba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001dbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001dc0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dca:	f107 0310 	add.w	r3, r7, #16
 8001dce:	4619      	mov	r1, r3
 8001dd0:	480f      	ldr	r0, [pc, #60]	; (8001e10 <HAL_UART_MspInit+0xa4>)
 8001dd2:	f001 fabb 	bl	800334c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001dd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de0:	2300      	movs	r3, #0
 8001de2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de4:	f107 0310 	add.w	r3, r7, #16
 8001de8:	4619      	mov	r1, r3
 8001dea:	4809      	ldr	r0, [pc, #36]	; (8001e10 <HAL_UART_MspInit+0xa4>)
 8001dec:	f001 faae 	bl	800334c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001df0:	2200      	movs	r2, #0
 8001df2:	2100      	movs	r1, #0
 8001df4:	2025      	movs	r0, #37	; 0x25
 8001df6:	f000 fddc 	bl	80029b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001dfa:	2025      	movs	r0, #37	; 0x25
 8001dfc:	f000 fdf5 	bl	80029ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001e00:	bf00      	nop
 8001e02:	3720      	adds	r7, #32
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40013800 	.word	0x40013800
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	40010800 	.word	0x40010800

08001e14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b08c      	sub	sp, #48	; 0x30
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001e20:	2300      	movs	r3, #0
 8001e22:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001e24:	2300      	movs	r3, #0
 8001e26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001e2a:	4b2e      	ldr	r3, [pc, #184]	; (8001ee4 <HAL_InitTick+0xd0>)
 8001e2c:	699b      	ldr	r3, [r3, #24]
 8001e2e:	4a2d      	ldr	r2, [pc, #180]	; (8001ee4 <HAL_InitTick+0xd0>)
 8001e30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e34:	6193      	str	r3, [r2, #24]
 8001e36:	4b2b      	ldr	r3, [pc, #172]	; (8001ee4 <HAL_InitTick+0xd0>)
 8001e38:	699b      	ldr	r3, [r3, #24]
 8001e3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e3e:	60bb      	str	r3, [r7, #8]
 8001e40:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e42:	f107 020c 	add.w	r2, r7, #12
 8001e46:	f107 0310 	add.w	r3, r7, #16
 8001e4a:	4611      	mov	r1, r2
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f002 f823 	bl	8003e98 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001e52:	f002 f80d 	bl	8003e70 <HAL_RCC_GetPCLK2Freq>
 8001e56:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e5a:	4a23      	ldr	r2, [pc, #140]	; (8001ee8 <HAL_InitTick+0xd4>)
 8001e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e60:	0c9b      	lsrs	r3, r3, #18
 8001e62:	3b01      	subs	r3, #1
 8001e64:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001e66:	4b21      	ldr	r3, [pc, #132]	; (8001eec <HAL_InitTick+0xd8>)
 8001e68:	4a21      	ldr	r2, [pc, #132]	; (8001ef0 <HAL_InitTick+0xdc>)
 8001e6a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001e6c:	4b1f      	ldr	r3, [pc, #124]	; (8001eec <HAL_InitTick+0xd8>)
 8001e6e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e72:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001e74:	4a1d      	ldr	r2, [pc, #116]	; (8001eec <HAL_InitTick+0xd8>)
 8001e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e78:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001e7a:	4b1c      	ldr	r3, [pc, #112]	; (8001eec <HAL_InitTick+0xd8>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e80:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <HAL_InitTick+0xd8>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e86:	4b19      	ldr	r3, [pc, #100]	; (8001eec <HAL_InitTick+0xd8>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001e8c:	4817      	ldr	r0, [pc, #92]	; (8001eec <HAL_InitTick+0xd8>)
 8001e8e:	f002 f907 	bl	80040a0 <HAL_TIM_Base_Init>
 8001e92:	4603      	mov	r3, r0
 8001e94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001e98:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d11b      	bne.n	8001ed8 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001ea0:	4812      	ldr	r0, [pc, #72]	; (8001eec <HAL_InitTick+0xd8>)
 8001ea2:	f002 f94d 	bl	8004140 <HAL_TIM_Base_Start_IT>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001eac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d111      	bne.n	8001ed8 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001eb4:	2019      	movs	r0, #25
 8001eb6:	f000 fd98 	bl	80029ea <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b0f      	cmp	r3, #15
 8001ebe:	d808      	bhi.n	8001ed2 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	6879      	ldr	r1, [r7, #4]
 8001ec4:	2019      	movs	r0, #25
 8001ec6:	f000 fd74 	bl	80029b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001eca:	4a0a      	ldr	r2, [pc, #40]	; (8001ef4 <HAL_InitTick+0xe0>)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6013      	str	r3, [r2, #0]
 8001ed0:	e002      	b.n	8001ed8 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001ed8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3730      	adds	r7, #48	; 0x30
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	431bde83 	.word	0x431bde83
 8001eec:	20000254 	.word	0x20000254
 8001ef0:	40012c00 	.word	0x40012c00
 8001ef4:	20000030 	.word	0x20000030

08001ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001efc:	e7fe      	b.n	8001efc <NMI_Handler+0x4>

08001efe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001efe:	b480      	push	{r7}
 8001f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f02:	e7fe      	b.n	8001f02 <HardFault_Handler+0x4>

08001f04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f08:	e7fe      	b.n	8001f08 <MemManage_Handler+0x4>

08001f0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f0e:	e7fe      	b.n	8001f0e <BusFault_Handler+0x4>

08001f10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f14:	e7fe      	b.n	8001f14 <UsageFault_Handler+0x4>

08001f16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f16:	b480      	push	{r7}
 8001f18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bc80      	pop	{r7}
 8001f20:	4770      	bx	lr

08001f22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f22:	b480      	push	{r7}
 8001f24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bc80      	pop	{r7}
 8001f2c:	4770      	bx	lr

08001f2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f2e:	b480      	push	{r7}
 8001f30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f32:	bf00      	nop
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bc80      	pop	{r7}
 8001f38:	4770      	bx	lr

08001f3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bc80      	pop	{r7}
 8001f44:	4770      	bx	lr
	...

08001f48 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f4c:	4802      	ldr	r0, [pc, #8]	; (8001f58 <DMA1_Channel1_IRQHandler+0x10>)
 8001f4e:	f000 fec9 	bl	8002ce4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	200000f0 	.word	0x200000f0

08001f5c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f60:	4802      	ldr	r0, [pc, #8]	; (8001f6c <TIM1_UP_IRQHandler+0x10>)
 8001f62:	f002 fa31 	bl	80043c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	20000254 	.word	0x20000254

08001f70 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f74:	4802      	ldr	r0, [pc, #8]	; (8001f80 <TIM3_IRQHandler+0x10>)
 8001f76:	f002 fa27 	bl	80043c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	2000017c 	.word	0x2000017c

08001f84 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001f88:	4802      	ldr	r0, [pc, #8]	; (8001f94 <TIM4_IRQHandler+0x10>)
 8001f8a:	f002 fa1d 	bl	80043c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	200001c4 	.word	0x200001c4

08001f98 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f9c:	4802      	ldr	r0, [pc, #8]	; (8001fa8 <USART1_IRQHandler+0x10>)
 8001f9e:	f003 f983 	bl	80052a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	2000020c 	.word	0x2000020c

08001fac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fb0:	bf00      	nop
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr

08001fb8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fb8:	f7ff fff8 	bl	8001fac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fbc:	480b      	ldr	r0, [pc, #44]	; (8001fec <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001fbe:	490c      	ldr	r1, [pc, #48]	; (8001ff0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001fc0:	4a0c      	ldr	r2, [pc, #48]	; (8001ff4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fc4:	e002      	b.n	8001fcc <LoopCopyDataInit>

08001fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fca:	3304      	adds	r3, #4

08001fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fd0:	d3f9      	bcc.n	8001fc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fd2:	4a09      	ldr	r2, [pc, #36]	; (8001ff8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001fd4:	4c09      	ldr	r4, [pc, #36]	; (8001ffc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd8:	e001      	b.n	8001fde <LoopFillZerobss>

08001fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fdc:	3204      	adds	r2, #4

08001fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fe0:	d3fb      	bcc.n	8001fda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fe2:	f003 fef5 	bl	8005dd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fe6:	f7ff f8e7 	bl	80011b8 <main>
  bx lr
 8001fea:	4770      	bx	lr
  ldr r0, =_sdata
 8001fec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ff0:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 8001ff4:	08005e64 	.word	0x08005e64
  ldr r2, =_sbss
 8001ff8:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 8001ffc:	200002c0 	.word	0x200002c0

08002000 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002000:	e7fe      	b.n	8002000 <ADC1_2_IRQHandler>
	...

08002004 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002008:	4b08      	ldr	r3, [pc, #32]	; (800202c <HAL_Init+0x28>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a07      	ldr	r2, [pc, #28]	; (800202c <HAL_Init+0x28>)
 800200e:	f043 0310 	orr.w	r3, r3, #16
 8002012:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002014:	2003      	movs	r0, #3
 8002016:	f000 fcc1 	bl	800299c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800201a:	200f      	movs	r0, #15
 800201c:	f7ff fefa 	bl	8001e14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002020:	f7ff fd64 	bl	8001aec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40022000 	.word	0x40022000

08002030 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002034:	4b05      	ldr	r3, [pc, #20]	; (800204c <HAL_IncTick+0x1c>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	461a      	mov	r2, r3
 800203a:	4b05      	ldr	r3, [pc, #20]	; (8002050 <HAL_IncTick+0x20>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4413      	add	r3, r2
 8002040:	4a03      	ldr	r2, [pc, #12]	; (8002050 <HAL_IncTick+0x20>)
 8002042:	6013      	str	r3, [r2, #0]
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr
 800204c:	20000034 	.word	0x20000034
 8002050:	2000029c 	.word	0x2000029c

08002054 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return uwTick;
 8002058:	4b02      	ldr	r3, [pc, #8]	; (8002064 <HAL_GetTick+0x10>)
 800205a:	681b      	ldr	r3, [r3, #0]
}
 800205c:	4618      	mov	r0, r3
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr
 8002064:	2000029c 	.word	0x2000029c

08002068 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002070:	f7ff fff0 	bl	8002054 <HAL_GetTick>
 8002074:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002080:	d005      	beq.n	800208e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002082:	4b0a      	ldr	r3, [pc, #40]	; (80020ac <HAL_Delay+0x44>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4413      	add	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800208e:	bf00      	nop
 8002090:	f7ff ffe0 	bl	8002054 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	429a      	cmp	r2, r3
 800209e:	d8f7      	bhi.n	8002090 <HAL_Delay+0x28>
  {
  }
}
 80020a0:	bf00      	nop
 80020a2:	bf00      	nop
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20000034 	.word	0x20000034

080020b0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020b8:	2300      	movs	r3, #0
 80020ba:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e0be      	b.n	8002250 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d109      	bne.n	80020f4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f7ff fd2e 	bl	8001b50 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f000 faff 	bl	80026f8 <ADC_ConversionStop_Disable>
 80020fa:	4603      	mov	r3, r0
 80020fc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002102:	f003 0310 	and.w	r3, r3, #16
 8002106:	2b00      	cmp	r3, #0
 8002108:	f040 8099 	bne.w	800223e <HAL_ADC_Init+0x18e>
 800210c:	7dfb      	ldrb	r3, [r7, #23]
 800210e:	2b00      	cmp	r3, #0
 8002110:	f040 8095 	bne.w	800223e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002118:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800211c:	f023 0302 	bic.w	r3, r3, #2
 8002120:	f043 0202 	orr.w	r2, r3, #2
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002130:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	7b1b      	ldrb	r3, [r3, #12]
 8002136:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002138:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800213a:	68ba      	ldr	r2, [r7, #8]
 800213c:	4313      	orrs	r3, r2
 800213e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002148:	d003      	beq.n	8002152 <HAL_ADC_Init+0xa2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	2b01      	cmp	r3, #1
 8002150:	d102      	bne.n	8002158 <HAL_ADC_Init+0xa8>
 8002152:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002156:	e000      	b.n	800215a <HAL_ADC_Init+0xaa>
 8002158:	2300      	movs	r3, #0
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	4313      	orrs	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	7d1b      	ldrb	r3, [r3, #20]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d119      	bne.n	800219c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	7b1b      	ldrb	r3, [r3, #12]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d109      	bne.n	8002184 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	3b01      	subs	r3, #1
 8002176:	035a      	lsls	r2, r3, #13
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	4313      	orrs	r3, r2
 800217c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	e00b      	b.n	800219c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002188:	f043 0220 	orr.w	r2, r3, #32
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002194:	f043 0201 	orr.w	r2, r3, #1
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	430a      	orrs	r2, r1
 80021ae:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	4b28      	ldr	r3, [pc, #160]	; (8002258 <HAL_ADC_Init+0x1a8>)
 80021b8:	4013      	ands	r3, r2
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	6812      	ldr	r2, [r2, #0]
 80021be:	68b9      	ldr	r1, [r7, #8]
 80021c0:	430b      	orrs	r3, r1
 80021c2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021cc:	d003      	beq.n	80021d6 <HAL_ADC_Init+0x126>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d104      	bne.n	80021e0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	3b01      	subs	r3, #1
 80021dc:	051b      	lsls	r3, r3, #20
 80021de:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021e6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	430a      	orrs	r2, r1
 80021f2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	689a      	ldr	r2, [r3, #8]
 80021fa:	4b18      	ldr	r3, [pc, #96]	; (800225c <HAL_ADC_Init+0x1ac>)
 80021fc:	4013      	ands	r3, r2
 80021fe:	68ba      	ldr	r2, [r7, #8]
 8002200:	429a      	cmp	r2, r3
 8002202:	d10b      	bne.n	800221c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800220e:	f023 0303 	bic.w	r3, r3, #3
 8002212:	f043 0201 	orr.w	r2, r3, #1
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800221a:	e018      	b.n	800224e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002220:	f023 0312 	bic.w	r3, r3, #18
 8002224:	f043 0210 	orr.w	r2, r3, #16
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002230:	f043 0201 	orr.w	r2, r3, #1
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800223c:	e007      	b.n	800224e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002242:	f043 0210 	orr.w	r2, r3, #16
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800224e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002250:	4618      	mov	r0, r3
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	ffe1f7fd 	.word	0xffe1f7fd
 800225c:	ff1f0efe 	.word	0xff1f0efe

08002260 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800226c:	2300      	movs	r3, #0
 800226e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a64      	ldr	r2, [pc, #400]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d004      	beq.n	8002284 <HAL_ADC_Start_DMA+0x24>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a63      	ldr	r2, [pc, #396]	; (800240c <HAL_ADC_Start_DMA+0x1ac>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d106      	bne.n	8002292 <HAL_ADC_Start_DMA+0x32>
 8002284:	4b60      	ldr	r3, [pc, #384]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800228c:	2b00      	cmp	r3, #0
 800228e:	f040 80b3 	bne.w	80023f8 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002298:	2b01      	cmp	r3, #1
 800229a:	d101      	bne.n	80022a0 <HAL_ADC_Start_DMA+0x40>
 800229c:	2302      	movs	r3, #2
 800229e:	e0ae      	b.n	80023fe <HAL_ADC_Start_DMA+0x19e>
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2201      	movs	r2, #1
 80022a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80022a8:	68f8      	ldr	r0, [r7, #12]
 80022aa:	f000 f9cb 	bl	8002644 <ADC_Enable>
 80022ae:	4603      	mov	r3, r0
 80022b0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80022b2:	7dfb      	ldrb	r3, [r7, #23]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	f040 809a 	bne.w	80023ee <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022be:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80022c2:	f023 0301 	bic.w	r3, r3, #1
 80022c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a4e      	ldr	r2, [pc, #312]	; (800240c <HAL_ADC_Start_DMA+0x1ac>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d105      	bne.n	80022e4 <HAL_ADC_Start_DMA+0x84>
 80022d8:	4b4b      	ldr	r3, [pc, #300]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d115      	bne.n	8002310 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d026      	beq.n	800234c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002302:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002306:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800230e:	e01d      	b.n	800234c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002314:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a39      	ldr	r2, [pc, #228]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d004      	beq.n	8002330 <HAL_ADC_Start_DMA+0xd0>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a38      	ldr	r2, [pc, #224]	; (800240c <HAL_ADC_Start_DMA+0x1ac>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d10d      	bne.n	800234c <HAL_ADC_Start_DMA+0xec>
 8002330:	4b35      	ldr	r3, [pc, #212]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002338:	2b00      	cmp	r3, #0
 800233a:	d007      	beq.n	800234c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002340:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002344:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002350:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d006      	beq.n	8002366 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235c:	f023 0206 	bic.w	r2, r3, #6
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	62da      	str	r2, [r3, #44]	; 0x2c
 8002364:	e002      	b.n	800236c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2200      	movs	r2, #0
 800236a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	4a25      	ldr	r2, [pc, #148]	; (8002410 <HAL_ADC_Start_DMA+0x1b0>)
 800237a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6a1b      	ldr	r3, [r3, #32]
 8002380:	4a24      	ldr	r2, [pc, #144]	; (8002414 <HAL_ADC_Start_DMA+0x1b4>)
 8002382:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6a1b      	ldr	r3, [r3, #32]
 8002388:	4a23      	ldr	r2, [pc, #140]	; (8002418 <HAL_ADC_Start_DMA+0x1b8>)
 800238a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f06f 0202 	mvn.w	r2, #2
 8002394:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023a4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6a18      	ldr	r0, [r3, #32]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	334c      	adds	r3, #76	; 0x4c
 80023b0:	4619      	mov	r1, r3
 80023b2:	68ba      	ldr	r2, [r7, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f000 fb81 	bl	8002abc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80023c4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023c8:	d108      	bne.n	80023dc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80023d8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80023da:	e00f      	b.n	80023fc <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80023ea:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80023ec:	e006      	b.n	80023fc <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80023f6:	e001      	b.n	80023fc <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80023fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3718      	adds	r7, #24
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40012400 	.word	0x40012400
 800240c:	40012800 	.word	0x40012800
 8002410:	0800277b 	.word	0x0800277b
 8002414:	080027f7 	.word	0x080027f7
 8002418:	08002813 	.word	0x08002813

0800241c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	bc80      	pop	{r7}
 800242c:	4770      	bx	lr

0800242e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800242e:	b480      	push	{r7}
 8002430:	b083      	sub	sp, #12
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr

08002440 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	bc80      	pop	{r7}
 8002450:	4770      	bx	lr
	...

08002454 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800245e:	2300      	movs	r3, #0
 8002460:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002462:	2300      	movs	r3, #0
 8002464:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800246c:	2b01      	cmp	r3, #1
 800246e:	d101      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x20>
 8002470:	2302      	movs	r3, #2
 8002472:	e0dc      	b.n	800262e <HAL_ADC_ConfigChannel+0x1da>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2201      	movs	r2, #1
 8002478:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b06      	cmp	r3, #6
 8002482:	d81c      	bhi.n	80024be <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685a      	ldr	r2, [r3, #4]
 800248e:	4613      	mov	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	3b05      	subs	r3, #5
 8002496:	221f      	movs	r2, #31
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	43db      	mvns	r3, r3
 800249e:	4019      	ands	r1, r3
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	6818      	ldr	r0, [r3, #0]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	4413      	add	r3, r2
 80024ae:	3b05      	subs	r3, #5
 80024b0:	fa00 f203 	lsl.w	r2, r0, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	635a      	str	r2, [r3, #52]	; 0x34
 80024bc:	e03c      	b.n	8002538 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b0c      	cmp	r3, #12
 80024c4:	d81c      	bhi.n	8002500 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685a      	ldr	r2, [r3, #4]
 80024d0:	4613      	mov	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	4413      	add	r3, r2
 80024d6:	3b23      	subs	r3, #35	; 0x23
 80024d8:	221f      	movs	r2, #31
 80024da:	fa02 f303 	lsl.w	r3, r2, r3
 80024de:	43db      	mvns	r3, r3
 80024e0:	4019      	ands	r1, r3
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	6818      	ldr	r0, [r3, #0]
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685a      	ldr	r2, [r3, #4]
 80024ea:	4613      	mov	r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4413      	add	r3, r2
 80024f0:	3b23      	subs	r3, #35	; 0x23
 80024f2:	fa00 f203 	lsl.w	r2, r0, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	430a      	orrs	r2, r1
 80024fc:	631a      	str	r2, [r3, #48]	; 0x30
 80024fe:	e01b      	b.n	8002538 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	4613      	mov	r3, r2
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	4413      	add	r3, r2
 8002510:	3b41      	subs	r3, #65	; 0x41
 8002512:	221f      	movs	r2, #31
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	4019      	ands	r1, r3
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	6818      	ldr	r0, [r3, #0]
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685a      	ldr	r2, [r3, #4]
 8002524:	4613      	mov	r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	4413      	add	r3, r2
 800252a:	3b41      	subs	r3, #65	; 0x41
 800252c:	fa00 f203 	lsl.w	r2, r0, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	430a      	orrs	r2, r1
 8002536:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2b09      	cmp	r3, #9
 800253e:	d91c      	bls.n	800257a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68d9      	ldr	r1, [r3, #12]
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	4613      	mov	r3, r2
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	4413      	add	r3, r2
 8002550:	3b1e      	subs	r3, #30
 8002552:	2207      	movs	r2, #7
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	4019      	ands	r1, r3
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	6898      	ldr	r0, [r3, #8]
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	4613      	mov	r3, r2
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	4413      	add	r3, r2
 800256a:	3b1e      	subs	r3, #30
 800256c:	fa00 f203 	lsl.w	r2, r0, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	430a      	orrs	r2, r1
 8002576:	60da      	str	r2, [r3, #12]
 8002578:	e019      	b.n	80025ae <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6919      	ldr	r1, [r3, #16]
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	4613      	mov	r3, r2
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	4413      	add	r3, r2
 800258a:	2207      	movs	r2, #7
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43db      	mvns	r3, r3
 8002592:	4019      	ands	r1, r3
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	6898      	ldr	r0, [r3, #8]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4613      	mov	r3, r2
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	4413      	add	r3, r2
 80025a2:	fa00 f203 	lsl.w	r2, r0, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2b10      	cmp	r3, #16
 80025b4:	d003      	beq.n	80025be <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025ba:	2b11      	cmp	r3, #17
 80025bc:	d132      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a1d      	ldr	r2, [pc, #116]	; (8002638 <HAL_ADC_ConfigChannel+0x1e4>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d125      	bne.n	8002614 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d126      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80025e4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2b10      	cmp	r3, #16
 80025ec:	d11a      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025ee:	4b13      	ldr	r3, [pc, #76]	; (800263c <HAL_ADC_ConfigChannel+0x1e8>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a13      	ldr	r2, [pc, #76]	; (8002640 <HAL_ADC_ConfigChannel+0x1ec>)
 80025f4:	fba2 2303 	umull	r2, r3, r2, r3
 80025f8:	0c9a      	lsrs	r2, r3, #18
 80025fa:	4613      	mov	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	4413      	add	r3, r2
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002604:	e002      	b.n	800260c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	3b01      	subs	r3, #1
 800260a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1f9      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x1b2>
 8002612:	e007      	b.n	8002624 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002618:	f043 0220 	orr.w	r2, r3, #32
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800262c:	7bfb      	ldrb	r3, [r7, #15]
}
 800262e:	4618      	mov	r0, r3
 8002630:	3714      	adds	r7, #20
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr
 8002638:	40012400 	.word	0x40012400
 800263c:	2000002c 	.word	0x2000002c
 8002640:	431bde83 	.word	0x431bde83

08002644 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800264c:	2300      	movs	r3, #0
 800264e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002650:	2300      	movs	r3, #0
 8002652:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	2b01      	cmp	r3, #1
 8002660:	d040      	beq.n	80026e4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f042 0201 	orr.w	r2, r2, #1
 8002670:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002672:	4b1f      	ldr	r3, [pc, #124]	; (80026f0 <ADC_Enable+0xac>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a1f      	ldr	r2, [pc, #124]	; (80026f4 <ADC_Enable+0xb0>)
 8002678:	fba2 2303 	umull	r2, r3, r2, r3
 800267c:	0c9b      	lsrs	r3, r3, #18
 800267e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002680:	e002      	b.n	8002688 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	3b01      	subs	r3, #1
 8002686:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1f9      	bne.n	8002682 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800268e:	f7ff fce1 	bl	8002054 <HAL_GetTick>
 8002692:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002694:	e01f      	b.n	80026d6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002696:	f7ff fcdd 	bl	8002054 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d918      	bls.n	80026d6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d011      	beq.n	80026d6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b6:	f043 0210 	orr.w	r2, r3, #16
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c2:	f043 0201 	orr.w	r2, r3, #1
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e007      	b.n	80026e6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 0301 	and.w	r3, r3, #1
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d1d8      	bne.n	8002696 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	2000002c 	.word	0x2000002c
 80026f4:	431bde83 	.word	0x431bde83

080026f8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002700:	2300      	movs	r3, #0
 8002702:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b01      	cmp	r3, #1
 8002710:	d12e      	bne.n	8002770 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	689a      	ldr	r2, [r3, #8]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f022 0201 	bic.w	r2, r2, #1
 8002720:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002722:	f7ff fc97 	bl	8002054 <HAL_GetTick>
 8002726:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002728:	e01b      	b.n	8002762 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800272a:	f7ff fc93 	bl	8002054 <HAL_GetTick>
 800272e:	4602      	mov	r2, r0
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	2b02      	cmp	r3, #2
 8002736:	d914      	bls.n	8002762 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	2b01      	cmp	r3, #1
 8002744:	d10d      	bne.n	8002762 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800274a:	f043 0210 	orr.w	r2, r3, #16
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002756:	f043 0201 	orr.w	r2, r3, #1
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e007      	b.n	8002772 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	2b01      	cmp	r3, #1
 800276e:	d0dc      	beq.n	800272a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b084      	sub	sp, #16
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002786:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800278c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002790:	2b00      	cmp	r3, #0
 8002792:	d127      	bne.n	80027e4 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002798:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80027aa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80027ae:	d115      	bne.n	80027dc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d111      	bne.n	80027dc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d105      	bne.n	80027dc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d4:	f043 0201 	orr.w	r2, r3, #1
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027dc:	68f8      	ldr	r0, [r7, #12]
 80027de:	f7ff fe1d 	bl	800241c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80027e2:	e004      	b.n	80027ee <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	4798      	blx	r3
}
 80027ee:	bf00      	nop
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b084      	sub	sp, #16
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002802:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002804:	68f8      	ldr	r0, [r7, #12]
 8002806:	f7ff fe12 	bl	800242e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800280a:	bf00      	nop
 800280c:	3710      	adds	r7, #16
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b084      	sub	sp, #16
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002824:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002830:	f043 0204 	orr.w	r2, r3, #4
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	f7ff fe01 	bl	8002440 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800283e:	bf00      	nop
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
	...

08002848 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002848:	b480      	push	{r7}
 800284a:	b085      	sub	sp, #20
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002858:	4b0c      	ldr	r3, [pc, #48]	; (800288c <__NVIC_SetPriorityGrouping+0x44>)
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800285e:	68ba      	ldr	r2, [r7, #8]
 8002860:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002864:	4013      	ands	r3, r2
 8002866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002870:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002874:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800287a:	4a04      	ldr	r2, [pc, #16]	; (800288c <__NVIC_SetPriorityGrouping+0x44>)
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	60d3      	str	r3, [r2, #12]
}
 8002880:	bf00      	nop
 8002882:	3714      	adds	r7, #20
 8002884:	46bd      	mov	sp, r7
 8002886:	bc80      	pop	{r7}
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	e000ed00 	.word	0xe000ed00

08002890 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002894:	4b04      	ldr	r3, [pc, #16]	; (80028a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	0a1b      	lsrs	r3, r3, #8
 800289a:	f003 0307 	and.w	r3, r3, #7
}
 800289e:	4618      	mov	r0, r3
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bc80      	pop	{r7}
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	e000ed00 	.word	0xe000ed00

080028ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	4603      	mov	r3, r0
 80028b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	db0b      	blt.n	80028d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028be:	79fb      	ldrb	r3, [r7, #7]
 80028c0:	f003 021f 	and.w	r2, r3, #31
 80028c4:	4906      	ldr	r1, [pc, #24]	; (80028e0 <__NVIC_EnableIRQ+0x34>)
 80028c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ca:	095b      	lsrs	r3, r3, #5
 80028cc:	2001      	movs	r0, #1
 80028ce:	fa00 f202 	lsl.w	r2, r0, r2
 80028d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr
 80028e0:	e000e100 	.word	0xe000e100

080028e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4603      	mov	r3, r0
 80028ec:	6039      	str	r1, [r7, #0]
 80028ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	db0a      	blt.n	800290e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	b2da      	uxtb	r2, r3
 80028fc:	490c      	ldr	r1, [pc, #48]	; (8002930 <__NVIC_SetPriority+0x4c>)
 80028fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002902:	0112      	lsls	r2, r2, #4
 8002904:	b2d2      	uxtb	r2, r2
 8002906:	440b      	add	r3, r1
 8002908:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800290c:	e00a      	b.n	8002924 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	b2da      	uxtb	r2, r3
 8002912:	4908      	ldr	r1, [pc, #32]	; (8002934 <__NVIC_SetPriority+0x50>)
 8002914:	79fb      	ldrb	r3, [r7, #7]
 8002916:	f003 030f 	and.w	r3, r3, #15
 800291a:	3b04      	subs	r3, #4
 800291c:	0112      	lsls	r2, r2, #4
 800291e:	b2d2      	uxtb	r2, r2
 8002920:	440b      	add	r3, r1
 8002922:	761a      	strb	r2, [r3, #24]
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	bc80      	pop	{r7}
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	e000e100 	.word	0xe000e100
 8002934:	e000ed00 	.word	0xe000ed00

08002938 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002938:	b480      	push	{r7}
 800293a:	b089      	sub	sp, #36	; 0x24
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f003 0307 	and.w	r3, r3, #7
 800294a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	f1c3 0307 	rsb	r3, r3, #7
 8002952:	2b04      	cmp	r3, #4
 8002954:	bf28      	it	cs
 8002956:	2304      	movcs	r3, #4
 8002958:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	3304      	adds	r3, #4
 800295e:	2b06      	cmp	r3, #6
 8002960:	d902      	bls.n	8002968 <NVIC_EncodePriority+0x30>
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	3b03      	subs	r3, #3
 8002966:	e000      	b.n	800296a <NVIC_EncodePriority+0x32>
 8002968:	2300      	movs	r3, #0
 800296a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800296c:	f04f 32ff 	mov.w	r2, #4294967295
 8002970:	69bb      	ldr	r3, [r7, #24]
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43da      	mvns	r2, r3
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	401a      	ands	r2, r3
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002980:	f04f 31ff 	mov.w	r1, #4294967295
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	fa01 f303 	lsl.w	r3, r1, r3
 800298a:	43d9      	mvns	r1, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002990:	4313      	orrs	r3, r2
         );
}
 8002992:	4618      	mov	r0, r3
 8002994:	3724      	adds	r7, #36	; 0x24
 8002996:	46bd      	mov	sp, r7
 8002998:	bc80      	pop	{r7}
 800299a:	4770      	bx	lr

0800299c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f7ff ff4f 	bl	8002848 <__NVIC_SetPriorityGrouping>
}
 80029aa:	bf00      	nop
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b086      	sub	sp, #24
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	4603      	mov	r3, r0
 80029ba:	60b9      	str	r1, [r7, #8]
 80029bc:	607a      	str	r2, [r7, #4]
 80029be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029c4:	f7ff ff64 	bl	8002890 <__NVIC_GetPriorityGrouping>
 80029c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	68b9      	ldr	r1, [r7, #8]
 80029ce:	6978      	ldr	r0, [r7, #20]
 80029d0:	f7ff ffb2 	bl	8002938 <NVIC_EncodePriority>
 80029d4:	4602      	mov	r2, r0
 80029d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029da:	4611      	mov	r1, r2
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff ff81 	bl	80028e4 <__NVIC_SetPriority>
}
 80029e2:	bf00      	nop
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b082      	sub	sp, #8
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	4603      	mov	r3, r0
 80029f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff ff57 	bl	80028ac <__NVIC_EnableIRQ>
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
	...

08002a08 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a10:	2300      	movs	r3, #0
 8002a12:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d101      	bne.n	8002a1e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e043      	b.n	8002aa6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	4b22      	ldr	r3, [pc, #136]	; (8002ab0 <HAL_DMA_Init+0xa8>)
 8002a26:	4413      	add	r3, r2
 8002a28:	4a22      	ldr	r2, [pc, #136]	; (8002ab4 <HAL_DMA_Init+0xac>)
 8002a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2e:	091b      	lsrs	r3, r3, #4
 8002a30:	009a      	lsls	r2, r3, #2
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a1f      	ldr	r2, [pc, #124]	; (8002ab8 <HAL_DMA_Init+0xb0>)
 8002a3a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2202      	movs	r2, #2
 8002a40:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002a52:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002a56:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002a60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002a80:	68fa      	ldr	r2, [r7, #12]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002aa4:	2300      	movs	r3, #0
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3714      	adds	r7, #20
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bc80      	pop	{r7}
 8002aae:	4770      	bx	lr
 8002ab0:	bffdfff8 	.word	0xbffdfff8
 8002ab4:	cccccccd 	.word	0xcccccccd
 8002ab8:	40020000 	.word	0x40020000

08002abc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
 8002ac8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d101      	bne.n	8002adc <HAL_DMA_Start_IT+0x20>
 8002ad8:	2302      	movs	r3, #2
 8002ada:	e04b      	b.n	8002b74 <HAL_DMA_Start_IT+0xb8>
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d13a      	bne.n	8002b66 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2202      	movs	r2, #2
 8002af4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f022 0201 	bic.w	r2, r2, #1
 8002b0c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	68b9      	ldr	r1, [r7, #8]
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f000 f9eb 	bl	8002ef0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d008      	beq.n	8002b34 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f042 020e 	orr.w	r2, r2, #14
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	e00f      	b.n	8002b54 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 0204 	bic.w	r2, r2, #4
 8002b42:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f042 020a 	orr.w	r2, r2, #10
 8002b52:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 0201 	orr.w	r2, r2, #1
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	e005      	b.n	8002b72 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002b6e:	2302      	movs	r3, #2
 8002b70:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002b72:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3718      	adds	r7, #24
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b84:	2300      	movs	r3, #0
 8002b86:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d008      	beq.n	8002ba6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2204      	movs	r2, #4
 8002b98:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e020      	b.n	8002be8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f022 020e 	bic.w	r2, r2, #14
 8002bb4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 0201 	bic.w	r2, r2, #1
 8002bc4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bce:	2101      	movs	r1, #1
 8002bd0:	fa01 f202 	lsl.w	r2, r1, r2
 8002bd4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3714      	adds	r7, #20
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bc80      	pop	{r7}
 8002bf0:	4770      	bx	lr
	...

08002bf4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d005      	beq.n	8002c18 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2204      	movs	r2, #4
 8002c10:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	73fb      	strb	r3, [r7, #15]
 8002c16:	e051      	b.n	8002cbc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f022 020e 	bic.w	r2, r2, #14
 8002c26:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f022 0201 	bic.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a22      	ldr	r2, [pc, #136]	; (8002cc8 <HAL_DMA_Abort_IT+0xd4>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d029      	beq.n	8002c96 <HAL_DMA_Abort_IT+0xa2>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a21      	ldr	r2, [pc, #132]	; (8002ccc <HAL_DMA_Abort_IT+0xd8>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d022      	beq.n	8002c92 <HAL_DMA_Abort_IT+0x9e>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a1f      	ldr	r2, [pc, #124]	; (8002cd0 <HAL_DMA_Abort_IT+0xdc>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d01a      	beq.n	8002c8c <HAL_DMA_Abort_IT+0x98>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a1e      	ldr	r2, [pc, #120]	; (8002cd4 <HAL_DMA_Abort_IT+0xe0>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d012      	beq.n	8002c86 <HAL_DMA_Abort_IT+0x92>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a1c      	ldr	r2, [pc, #112]	; (8002cd8 <HAL_DMA_Abort_IT+0xe4>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d00a      	beq.n	8002c80 <HAL_DMA_Abort_IT+0x8c>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a1b      	ldr	r2, [pc, #108]	; (8002cdc <HAL_DMA_Abort_IT+0xe8>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d102      	bne.n	8002c7a <HAL_DMA_Abort_IT+0x86>
 8002c74:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002c78:	e00e      	b.n	8002c98 <HAL_DMA_Abort_IT+0xa4>
 8002c7a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c7e:	e00b      	b.n	8002c98 <HAL_DMA_Abort_IT+0xa4>
 8002c80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c84:	e008      	b.n	8002c98 <HAL_DMA_Abort_IT+0xa4>
 8002c86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c8a:	e005      	b.n	8002c98 <HAL_DMA_Abort_IT+0xa4>
 8002c8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c90:	e002      	b.n	8002c98 <HAL_DMA_Abort_IT+0xa4>
 8002c92:	2310      	movs	r3, #16
 8002c94:	e000      	b.n	8002c98 <HAL_DMA_Abort_IT+0xa4>
 8002c96:	2301      	movs	r3, #1
 8002c98:	4a11      	ldr	r2, [pc, #68]	; (8002ce0 <HAL_DMA_Abort_IT+0xec>)
 8002c9a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d003      	beq.n	8002cbc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	4798      	blx	r3
    } 
  }
  return status;
 8002cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	40020008 	.word	0x40020008
 8002ccc:	4002001c 	.word	0x4002001c
 8002cd0:	40020030 	.word	0x40020030
 8002cd4:	40020044 	.word	0x40020044
 8002cd8:	40020058 	.word	0x40020058
 8002cdc:	4002006c 	.word	0x4002006c
 8002ce0:	40020000 	.word	0x40020000

08002ce4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d00:	2204      	movs	r2, #4
 8002d02:	409a      	lsls	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d04f      	beq.n	8002dac <HAL_DMA_IRQHandler+0xc8>
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	f003 0304 	and.w	r3, r3, #4
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d04a      	beq.n	8002dac <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0320 	and.w	r3, r3, #32
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d107      	bne.n	8002d34 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f022 0204 	bic.w	r2, r2, #4
 8002d32:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a66      	ldr	r2, [pc, #408]	; (8002ed4 <HAL_DMA_IRQHandler+0x1f0>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d029      	beq.n	8002d92 <HAL_DMA_IRQHandler+0xae>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a65      	ldr	r2, [pc, #404]	; (8002ed8 <HAL_DMA_IRQHandler+0x1f4>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d022      	beq.n	8002d8e <HAL_DMA_IRQHandler+0xaa>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a63      	ldr	r2, [pc, #396]	; (8002edc <HAL_DMA_IRQHandler+0x1f8>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d01a      	beq.n	8002d88 <HAL_DMA_IRQHandler+0xa4>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a62      	ldr	r2, [pc, #392]	; (8002ee0 <HAL_DMA_IRQHandler+0x1fc>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d012      	beq.n	8002d82 <HAL_DMA_IRQHandler+0x9e>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a60      	ldr	r2, [pc, #384]	; (8002ee4 <HAL_DMA_IRQHandler+0x200>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d00a      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x98>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a5f      	ldr	r2, [pc, #380]	; (8002ee8 <HAL_DMA_IRQHandler+0x204>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d102      	bne.n	8002d76 <HAL_DMA_IRQHandler+0x92>
 8002d70:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002d74:	e00e      	b.n	8002d94 <HAL_DMA_IRQHandler+0xb0>
 8002d76:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002d7a:	e00b      	b.n	8002d94 <HAL_DMA_IRQHandler+0xb0>
 8002d7c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002d80:	e008      	b.n	8002d94 <HAL_DMA_IRQHandler+0xb0>
 8002d82:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d86:	e005      	b.n	8002d94 <HAL_DMA_IRQHandler+0xb0>
 8002d88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d8c:	e002      	b.n	8002d94 <HAL_DMA_IRQHandler+0xb0>
 8002d8e:	2340      	movs	r3, #64	; 0x40
 8002d90:	e000      	b.n	8002d94 <HAL_DMA_IRQHandler+0xb0>
 8002d92:	2304      	movs	r3, #4
 8002d94:	4a55      	ldr	r2, [pc, #340]	; (8002eec <HAL_DMA_IRQHandler+0x208>)
 8002d96:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	f000 8094 	beq.w	8002eca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002daa:	e08e      	b.n	8002eca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db0:	2202      	movs	r2, #2
 8002db2:	409a      	lsls	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	4013      	ands	r3, r2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d056      	beq.n	8002e6a <HAL_DMA_IRQHandler+0x186>
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d051      	beq.n	8002e6a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0320 	and.w	r3, r3, #32
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d10b      	bne.n	8002dec <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 020a 	bic.w	r2, r2, #10
 8002de2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a38      	ldr	r2, [pc, #224]	; (8002ed4 <HAL_DMA_IRQHandler+0x1f0>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d029      	beq.n	8002e4a <HAL_DMA_IRQHandler+0x166>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a37      	ldr	r2, [pc, #220]	; (8002ed8 <HAL_DMA_IRQHandler+0x1f4>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d022      	beq.n	8002e46 <HAL_DMA_IRQHandler+0x162>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a35      	ldr	r2, [pc, #212]	; (8002edc <HAL_DMA_IRQHandler+0x1f8>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d01a      	beq.n	8002e40 <HAL_DMA_IRQHandler+0x15c>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a34      	ldr	r2, [pc, #208]	; (8002ee0 <HAL_DMA_IRQHandler+0x1fc>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d012      	beq.n	8002e3a <HAL_DMA_IRQHandler+0x156>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a32      	ldr	r2, [pc, #200]	; (8002ee4 <HAL_DMA_IRQHandler+0x200>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d00a      	beq.n	8002e34 <HAL_DMA_IRQHandler+0x150>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a31      	ldr	r2, [pc, #196]	; (8002ee8 <HAL_DMA_IRQHandler+0x204>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d102      	bne.n	8002e2e <HAL_DMA_IRQHandler+0x14a>
 8002e28:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002e2c:	e00e      	b.n	8002e4c <HAL_DMA_IRQHandler+0x168>
 8002e2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e32:	e00b      	b.n	8002e4c <HAL_DMA_IRQHandler+0x168>
 8002e34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e38:	e008      	b.n	8002e4c <HAL_DMA_IRQHandler+0x168>
 8002e3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e3e:	e005      	b.n	8002e4c <HAL_DMA_IRQHandler+0x168>
 8002e40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e44:	e002      	b.n	8002e4c <HAL_DMA_IRQHandler+0x168>
 8002e46:	2320      	movs	r3, #32
 8002e48:	e000      	b.n	8002e4c <HAL_DMA_IRQHandler+0x168>
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	4a27      	ldr	r2, [pc, #156]	; (8002eec <HAL_DMA_IRQHandler+0x208>)
 8002e4e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d034      	beq.n	8002eca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002e68:	e02f      	b.n	8002eca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6e:	2208      	movs	r2, #8
 8002e70:	409a      	lsls	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	4013      	ands	r3, r2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d028      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x1e8>
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	f003 0308 	and.w	r3, r3, #8
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d023      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f022 020e 	bic.w	r2, r2, #14
 8002e92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e9c:	2101      	movs	r1, #1
 8002e9e:	fa01 f202 	lsl.w	r2, r1, r2
 8002ea2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d004      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	4798      	blx	r3
    }
  }
  return;
 8002eca:	bf00      	nop
 8002ecc:	bf00      	nop
}
 8002ece:	3710      	adds	r7, #16
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40020008 	.word	0x40020008
 8002ed8:	4002001c 	.word	0x4002001c
 8002edc:	40020030 	.word	0x40020030
 8002ee0:	40020044 	.word	0x40020044
 8002ee4:	40020058 	.word	0x40020058
 8002ee8:	4002006c 	.word	0x4002006c
 8002eec:	40020000 	.word	0x40020000

08002ef0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	60b9      	str	r1, [r7, #8]
 8002efa:	607a      	str	r2, [r7, #4]
 8002efc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f06:	2101      	movs	r1, #1
 8002f08:	fa01 f202 	lsl.w	r2, r1, r2
 8002f0c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	2b10      	cmp	r3, #16
 8002f1c:	d108      	bne.n	8002f30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002f2e:	e007      	b.n	8002f40 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68ba      	ldr	r2, [r7, #8]
 8002f36:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	60da      	str	r2, [r3, #12]
}
 8002f40:	bf00      	nop
 8002f42:	3714      	adds	r7, #20
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bc80      	pop	{r7}
 8002f48:	4770      	bx	lr
	...

08002f4c <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f4e:	b087      	sub	sp, #28
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002f62:	2300      	movs	r3, #0
 8002f64:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002f66:	4b2f      	ldr	r3, [pc, #188]	; (8003024 <HAL_FLASH_Program+0xd8>)
 8002f68:	7e1b      	ldrb	r3, [r3, #24]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d101      	bne.n	8002f72 <HAL_FLASH_Program+0x26>
 8002f6e:	2302      	movs	r3, #2
 8002f70:	e054      	b.n	800301c <HAL_FLASH_Program+0xd0>
 8002f72:	4b2c      	ldr	r3, [pc, #176]	; (8003024 <HAL_FLASH_Program+0xd8>)
 8002f74:	2201      	movs	r2, #1
 8002f76:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002f78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002f7c:	f000 f8a8 	bl	80030d0 <FLASH_WaitForLastOperation>
 8002f80:	4603      	mov	r3, r0
 8002f82:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002f84:	7dfb      	ldrb	r3, [r7, #23]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d144      	bne.n	8003014 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d102      	bne.n	8002f96 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002f90:	2301      	movs	r3, #1
 8002f92:	757b      	strb	r3, [r7, #21]
 8002f94:	e007      	b.n	8002fa6 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d102      	bne.n	8002fa2 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	757b      	strb	r3, [r7, #21]
 8002fa0:	e001      	b.n	8002fa6 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002fa2:	2304      	movs	r3, #4
 8002fa4:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	75bb      	strb	r3, [r7, #22]
 8002faa:	e02d      	b.n	8003008 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002fac:	7dbb      	ldrb	r3, [r7, #22]
 8002fae:	005a      	lsls	r2, r3, #1
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	eb02 0c03 	add.w	ip, r2, r3
 8002fb6:	7dbb      	ldrb	r3, [r7, #22]
 8002fb8:	0119      	lsls	r1, r3, #4
 8002fba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002fbe:	f1c1 0620 	rsb	r6, r1, #32
 8002fc2:	f1a1 0020 	sub.w	r0, r1, #32
 8002fc6:	fa22 f401 	lsr.w	r4, r2, r1
 8002fca:	fa03 f606 	lsl.w	r6, r3, r6
 8002fce:	4334      	orrs	r4, r6
 8002fd0:	fa23 f000 	lsr.w	r0, r3, r0
 8002fd4:	4304      	orrs	r4, r0
 8002fd6:	fa23 f501 	lsr.w	r5, r3, r1
 8002fda:	b2a3      	uxth	r3, r4
 8002fdc:	4619      	mov	r1, r3
 8002fde:	4660      	mov	r0, ip
 8002fe0:	f000 f85a 	bl	8003098 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002fe4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002fe8:	f000 f872 	bl	80030d0 <FLASH_WaitForLastOperation>
 8002fec:	4603      	mov	r3, r0
 8002fee:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002ff0:	4b0d      	ldr	r3, [pc, #52]	; (8003028 <HAL_FLASH_Program+0xdc>)
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	4a0c      	ldr	r2, [pc, #48]	; (8003028 <HAL_FLASH_Program+0xdc>)
 8002ff6:	f023 0301 	bic.w	r3, r3, #1
 8002ffa:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002ffc:	7dfb      	ldrb	r3, [r7, #23]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d107      	bne.n	8003012 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8003002:	7dbb      	ldrb	r3, [r7, #22]
 8003004:	3301      	adds	r3, #1
 8003006:	75bb      	strb	r3, [r7, #22]
 8003008:	7dba      	ldrb	r2, [r7, #22]
 800300a:	7d7b      	ldrb	r3, [r7, #21]
 800300c:	429a      	cmp	r2, r3
 800300e:	d3cd      	bcc.n	8002fac <HAL_FLASH_Program+0x60>
 8003010:	e000      	b.n	8003014 <HAL_FLASH_Program+0xc8>
      {
        break;
 8003012:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003014:	4b03      	ldr	r3, [pc, #12]	; (8003024 <HAL_FLASH_Program+0xd8>)
 8003016:	2200      	movs	r2, #0
 8003018:	761a      	strb	r2, [r3, #24]

  return status;
 800301a:	7dfb      	ldrb	r3, [r7, #23]
}
 800301c:	4618      	mov	r0, r3
 800301e:	371c      	adds	r7, #28
 8003020:	46bd      	mov	sp, r7
 8003022:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003024:	200002a0 	.word	0x200002a0
 8003028:	40022000 	.word	0x40022000

0800302c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003032:	2300      	movs	r3, #0
 8003034:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003036:	4b0d      	ldr	r3, [pc, #52]	; (800306c <HAL_FLASH_Unlock+0x40>)
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800303e:	2b00      	cmp	r3, #0
 8003040:	d00d      	beq.n	800305e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003042:	4b0a      	ldr	r3, [pc, #40]	; (800306c <HAL_FLASH_Unlock+0x40>)
 8003044:	4a0a      	ldr	r2, [pc, #40]	; (8003070 <HAL_FLASH_Unlock+0x44>)
 8003046:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003048:	4b08      	ldr	r3, [pc, #32]	; (800306c <HAL_FLASH_Unlock+0x40>)
 800304a:	4a0a      	ldr	r2, [pc, #40]	; (8003074 <HAL_FLASH_Unlock+0x48>)
 800304c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800304e:	4b07      	ldr	r3, [pc, #28]	; (800306c <HAL_FLASH_Unlock+0x40>)
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800305e:	79fb      	ldrb	r3, [r7, #7]
}
 8003060:	4618      	mov	r0, r3
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	bc80      	pop	{r7}
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	40022000 	.word	0x40022000
 8003070:	45670123 	.word	0x45670123
 8003074:	cdef89ab 	.word	0xcdef89ab

08003078 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800307c:	4b05      	ldr	r3, [pc, #20]	; (8003094 <HAL_FLASH_Lock+0x1c>)
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	4a04      	ldr	r2, [pc, #16]	; (8003094 <HAL_FLASH_Lock+0x1c>)
 8003082:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003086:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	46bd      	mov	sp, r7
 800308e:	bc80      	pop	{r7}
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	40022000 	.word	0x40022000

08003098 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	460b      	mov	r3, r1
 80030a2:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80030a4:	4b08      	ldr	r3, [pc, #32]	; (80030c8 <FLASH_Program_HalfWord+0x30>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80030aa:	4b08      	ldr	r3, [pc, #32]	; (80030cc <FLASH_Program_HalfWord+0x34>)
 80030ac:	691b      	ldr	r3, [r3, #16]
 80030ae:	4a07      	ldr	r2, [pc, #28]	; (80030cc <FLASH_Program_HalfWord+0x34>)
 80030b0:	f043 0301 	orr.w	r3, r3, #1
 80030b4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	887a      	ldrh	r2, [r7, #2]
 80030ba:	801a      	strh	r2, [r3, #0]
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bc80      	pop	{r7}
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	200002a0 	.word	0x200002a0
 80030cc:	40022000 	.word	0x40022000

080030d0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80030d8:	f7fe ffbc 	bl	8002054 <HAL_GetTick>
 80030dc:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80030de:	e010      	b.n	8003102 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030e6:	d00c      	beq.n	8003102 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d007      	beq.n	80030fe <FLASH_WaitForLastOperation+0x2e>
 80030ee:	f7fe ffb1 	bl	8002054 <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d201      	bcs.n	8003102 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e025      	b.n	800314e <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003102:	4b15      	ldr	r3, [pc, #84]	; (8003158 <FLASH_WaitForLastOperation+0x88>)
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1e8      	bne.n	80030e0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800310e:	4b12      	ldr	r3, [pc, #72]	; (8003158 <FLASH_WaitForLastOperation+0x88>)
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	f003 0320 	and.w	r3, r3, #32
 8003116:	2b00      	cmp	r3, #0
 8003118:	d002      	beq.n	8003120 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800311a:	4b0f      	ldr	r3, [pc, #60]	; (8003158 <FLASH_WaitForLastOperation+0x88>)
 800311c:	2220      	movs	r2, #32
 800311e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003120:	4b0d      	ldr	r3, [pc, #52]	; (8003158 <FLASH_WaitForLastOperation+0x88>)
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	f003 0310 	and.w	r3, r3, #16
 8003128:	2b00      	cmp	r3, #0
 800312a:	d10b      	bne.n	8003144 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800312c:	4b0a      	ldr	r3, [pc, #40]	; (8003158 <FLASH_WaitForLastOperation+0x88>)
 800312e:	69db      	ldr	r3, [r3, #28]
 8003130:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003134:	2b00      	cmp	r3, #0
 8003136:	d105      	bne.n	8003144 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003138:	4b07      	ldr	r3, [pc, #28]	; (8003158 <FLASH_WaitForLastOperation+0x88>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003140:	2b00      	cmp	r3, #0
 8003142:	d003      	beq.n	800314c <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003144:	f000 f80a 	bl	800315c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e000      	b.n	800314e <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	40022000 	.word	0x40022000

0800315c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003162:	2300      	movs	r3, #0
 8003164:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003166:	4b23      	ldr	r3, [pc, #140]	; (80031f4 <FLASH_SetErrorCode+0x98>)
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	f003 0310 	and.w	r3, r3, #16
 800316e:	2b00      	cmp	r3, #0
 8003170:	d009      	beq.n	8003186 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003172:	4b21      	ldr	r3, [pc, #132]	; (80031f8 <FLASH_SetErrorCode+0x9c>)
 8003174:	69db      	ldr	r3, [r3, #28]
 8003176:	f043 0302 	orr.w	r3, r3, #2
 800317a:	4a1f      	ldr	r2, [pc, #124]	; (80031f8 <FLASH_SetErrorCode+0x9c>)
 800317c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f043 0310 	orr.w	r3, r3, #16
 8003184:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003186:	4b1b      	ldr	r3, [pc, #108]	; (80031f4 <FLASH_SetErrorCode+0x98>)
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	f003 0304 	and.w	r3, r3, #4
 800318e:	2b00      	cmp	r3, #0
 8003190:	d009      	beq.n	80031a6 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003192:	4b19      	ldr	r3, [pc, #100]	; (80031f8 <FLASH_SetErrorCode+0x9c>)
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	f043 0301 	orr.w	r3, r3, #1
 800319a:	4a17      	ldr	r2, [pc, #92]	; (80031f8 <FLASH_SetErrorCode+0x9c>)
 800319c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f043 0304 	orr.w	r3, r3, #4
 80031a4:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80031a6:	4b13      	ldr	r3, [pc, #76]	; (80031f4 <FLASH_SetErrorCode+0x98>)
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	f003 0301 	and.w	r3, r3, #1
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00b      	beq.n	80031ca <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80031b2:	4b11      	ldr	r3, [pc, #68]	; (80031f8 <FLASH_SetErrorCode+0x9c>)
 80031b4:	69db      	ldr	r3, [r3, #28]
 80031b6:	f043 0304 	orr.w	r3, r3, #4
 80031ba:	4a0f      	ldr	r2, [pc, #60]	; (80031f8 <FLASH_SetErrorCode+0x9c>)
 80031bc:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80031be:	4b0d      	ldr	r3, [pc, #52]	; (80031f4 <FLASH_SetErrorCode+0x98>)
 80031c0:	69db      	ldr	r3, [r3, #28]
 80031c2:	4a0c      	ldr	r2, [pc, #48]	; (80031f4 <FLASH_SetErrorCode+0x98>)
 80031c4:	f023 0301 	bic.w	r3, r3, #1
 80031c8:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f240 1201 	movw	r2, #257	; 0x101
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d106      	bne.n	80031e2 <FLASH_SetErrorCode+0x86>
 80031d4:	4b07      	ldr	r3, [pc, #28]	; (80031f4 <FLASH_SetErrorCode+0x98>)
 80031d6:	69db      	ldr	r3, [r3, #28]
 80031d8:	4a06      	ldr	r2, [pc, #24]	; (80031f4 <FLASH_SetErrorCode+0x98>)
 80031da:	f023 0301 	bic.w	r3, r3, #1
 80031de:	61d3      	str	r3, [r2, #28]
}  
 80031e0:	e002      	b.n	80031e8 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80031e2:	4a04      	ldr	r2, [pc, #16]	; (80031f4 <FLASH_SetErrorCode+0x98>)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	60d3      	str	r3, [r2, #12]
}  
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	40022000 	.word	0x40022000
 80031f8:	200002a0 	.word	0x200002a0

080031fc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800320a:	2300      	movs	r3, #0
 800320c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800320e:	4b2f      	ldr	r3, [pc, #188]	; (80032cc <HAL_FLASHEx_Erase+0xd0>)
 8003210:	7e1b      	ldrb	r3, [r3, #24]
 8003212:	2b01      	cmp	r3, #1
 8003214:	d101      	bne.n	800321a <HAL_FLASHEx_Erase+0x1e>
 8003216:	2302      	movs	r3, #2
 8003218:	e053      	b.n	80032c2 <HAL_FLASHEx_Erase+0xc6>
 800321a:	4b2c      	ldr	r3, [pc, #176]	; (80032cc <HAL_FLASHEx_Erase+0xd0>)
 800321c:	2201      	movs	r2, #1
 800321e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2b02      	cmp	r3, #2
 8003226:	d116      	bne.n	8003256 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003228:	f24c 3050 	movw	r0, #50000	; 0xc350
 800322c:	f7ff ff50 	bl	80030d0 <FLASH_WaitForLastOperation>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d141      	bne.n	80032ba <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003236:	2001      	movs	r0, #1
 8003238:	f000 f84c 	bl	80032d4 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800323c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003240:	f7ff ff46 	bl	80030d0 <FLASH_WaitForLastOperation>
 8003244:	4603      	mov	r3, r0
 8003246:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003248:	4b21      	ldr	r3, [pc, #132]	; (80032d0 <HAL_FLASHEx_Erase+0xd4>)
 800324a:	691b      	ldr	r3, [r3, #16]
 800324c:	4a20      	ldr	r2, [pc, #128]	; (80032d0 <HAL_FLASHEx_Erase+0xd4>)
 800324e:	f023 0304 	bic.w	r3, r3, #4
 8003252:	6113      	str	r3, [r2, #16]
 8003254:	e031      	b.n	80032ba <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003256:	f24c 3050 	movw	r0, #50000	; 0xc350
 800325a:	f7ff ff39 	bl	80030d0 <FLASH_WaitForLastOperation>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d12a      	bne.n	80032ba <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	f04f 32ff 	mov.w	r2, #4294967295
 800326a:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	60bb      	str	r3, [r7, #8]
 8003272:	e019      	b.n	80032a8 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003274:	68b8      	ldr	r0, [r7, #8]
 8003276:	f000 f849 	bl	800330c <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800327a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800327e:	f7ff ff27 	bl	80030d0 <FLASH_WaitForLastOperation>
 8003282:	4603      	mov	r3, r0
 8003284:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003286:	4b12      	ldr	r3, [pc, #72]	; (80032d0 <HAL_FLASHEx_Erase+0xd4>)
 8003288:	691b      	ldr	r3, [r3, #16]
 800328a:	4a11      	ldr	r2, [pc, #68]	; (80032d0 <HAL_FLASHEx_Erase+0xd4>)
 800328c:	f023 0302 	bic.w	r3, r3, #2
 8003290:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8003292:	7bfb      	ldrb	r3, [r7, #15]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d003      	beq.n	80032a0 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	68ba      	ldr	r2, [r7, #8]
 800329c:	601a      	str	r2, [r3, #0]
            break;
 800329e:	e00c      	b.n	80032ba <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032a6:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	029a      	lsls	r2, r3, #10
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	4413      	add	r3, r2
 80032b4:	68ba      	ldr	r2, [r7, #8]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d3dc      	bcc.n	8003274 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80032ba:	4b04      	ldr	r3, [pc, #16]	; (80032cc <HAL_FLASHEx_Erase+0xd0>)
 80032bc:	2200      	movs	r2, #0
 80032be:	761a      	strb	r2, [r3, #24]

  return status;
 80032c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3710      	adds	r7, #16
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	200002a0 	.word	0x200002a0
 80032d0:	40022000 	.word	0x40022000

080032d4 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80032dc:	4b09      	ldr	r3, [pc, #36]	; (8003304 <FLASH_MassErase+0x30>)
 80032de:	2200      	movs	r2, #0
 80032e0:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80032e2:	4b09      	ldr	r3, [pc, #36]	; (8003308 <FLASH_MassErase+0x34>)
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	4a08      	ldr	r2, [pc, #32]	; (8003308 <FLASH_MassErase+0x34>)
 80032e8:	f043 0304 	orr.w	r3, r3, #4
 80032ec:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80032ee:	4b06      	ldr	r3, [pc, #24]	; (8003308 <FLASH_MassErase+0x34>)
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	4a05      	ldr	r2, [pc, #20]	; (8003308 <FLASH_MassErase+0x34>)
 80032f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032f8:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80032fa:	bf00      	nop
 80032fc:	370c      	adds	r7, #12
 80032fe:	46bd      	mov	sp, r7
 8003300:	bc80      	pop	{r7}
 8003302:	4770      	bx	lr
 8003304:	200002a0 	.word	0x200002a0
 8003308:	40022000 	.word	0x40022000

0800330c <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003314:	4b0b      	ldr	r3, [pc, #44]	; (8003344 <FLASH_PageErase+0x38>)
 8003316:	2200      	movs	r2, #0
 8003318:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800331a:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <FLASH_PageErase+0x3c>)
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	4a0a      	ldr	r2, [pc, #40]	; (8003348 <FLASH_PageErase+0x3c>)
 8003320:	f043 0302 	orr.w	r3, r3, #2
 8003324:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003326:	4a08      	ldr	r2, [pc, #32]	; (8003348 <FLASH_PageErase+0x3c>)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800332c:	4b06      	ldr	r3, [pc, #24]	; (8003348 <FLASH_PageErase+0x3c>)
 800332e:	691b      	ldr	r3, [r3, #16]
 8003330:	4a05      	ldr	r2, [pc, #20]	; (8003348 <FLASH_PageErase+0x3c>)
 8003332:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003336:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	bc80      	pop	{r7}
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	200002a0 	.word	0x200002a0
 8003348:	40022000 	.word	0x40022000

0800334c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800334c:	b480      	push	{r7}
 800334e:	b08b      	sub	sp, #44	; 0x2c
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003356:	2300      	movs	r3, #0
 8003358:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800335a:	2300      	movs	r3, #0
 800335c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800335e:	e169      	b.n	8003634 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003360:	2201      	movs	r2, #1
 8003362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	69fa      	ldr	r2, [r7, #28]
 8003370:	4013      	ands	r3, r2
 8003372:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	429a      	cmp	r2, r3
 800337a:	f040 8158 	bne.w	800362e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	4a9a      	ldr	r2, [pc, #616]	; (80035ec <HAL_GPIO_Init+0x2a0>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d05e      	beq.n	8003446 <HAL_GPIO_Init+0xfa>
 8003388:	4a98      	ldr	r2, [pc, #608]	; (80035ec <HAL_GPIO_Init+0x2a0>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d875      	bhi.n	800347a <HAL_GPIO_Init+0x12e>
 800338e:	4a98      	ldr	r2, [pc, #608]	; (80035f0 <HAL_GPIO_Init+0x2a4>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d058      	beq.n	8003446 <HAL_GPIO_Init+0xfa>
 8003394:	4a96      	ldr	r2, [pc, #600]	; (80035f0 <HAL_GPIO_Init+0x2a4>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d86f      	bhi.n	800347a <HAL_GPIO_Init+0x12e>
 800339a:	4a96      	ldr	r2, [pc, #600]	; (80035f4 <HAL_GPIO_Init+0x2a8>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d052      	beq.n	8003446 <HAL_GPIO_Init+0xfa>
 80033a0:	4a94      	ldr	r2, [pc, #592]	; (80035f4 <HAL_GPIO_Init+0x2a8>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d869      	bhi.n	800347a <HAL_GPIO_Init+0x12e>
 80033a6:	4a94      	ldr	r2, [pc, #592]	; (80035f8 <HAL_GPIO_Init+0x2ac>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d04c      	beq.n	8003446 <HAL_GPIO_Init+0xfa>
 80033ac:	4a92      	ldr	r2, [pc, #584]	; (80035f8 <HAL_GPIO_Init+0x2ac>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d863      	bhi.n	800347a <HAL_GPIO_Init+0x12e>
 80033b2:	4a92      	ldr	r2, [pc, #584]	; (80035fc <HAL_GPIO_Init+0x2b0>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d046      	beq.n	8003446 <HAL_GPIO_Init+0xfa>
 80033b8:	4a90      	ldr	r2, [pc, #576]	; (80035fc <HAL_GPIO_Init+0x2b0>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d85d      	bhi.n	800347a <HAL_GPIO_Init+0x12e>
 80033be:	2b12      	cmp	r3, #18
 80033c0:	d82a      	bhi.n	8003418 <HAL_GPIO_Init+0xcc>
 80033c2:	2b12      	cmp	r3, #18
 80033c4:	d859      	bhi.n	800347a <HAL_GPIO_Init+0x12e>
 80033c6:	a201      	add	r2, pc, #4	; (adr r2, 80033cc <HAL_GPIO_Init+0x80>)
 80033c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033cc:	08003447 	.word	0x08003447
 80033d0:	08003421 	.word	0x08003421
 80033d4:	08003433 	.word	0x08003433
 80033d8:	08003475 	.word	0x08003475
 80033dc:	0800347b 	.word	0x0800347b
 80033e0:	0800347b 	.word	0x0800347b
 80033e4:	0800347b 	.word	0x0800347b
 80033e8:	0800347b 	.word	0x0800347b
 80033ec:	0800347b 	.word	0x0800347b
 80033f0:	0800347b 	.word	0x0800347b
 80033f4:	0800347b 	.word	0x0800347b
 80033f8:	0800347b 	.word	0x0800347b
 80033fc:	0800347b 	.word	0x0800347b
 8003400:	0800347b 	.word	0x0800347b
 8003404:	0800347b 	.word	0x0800347b
 8003408:	0800347b 	.word	0x0800347b
 800340c:	0800347b 	.word	0x0800347b
 8003410:	08003429 	.word	0x08003429
 8003414:	0800343d 	.word	0x0800343d
 8003418:	4a79      	ldr	r2, [pc, #484]	; (8003600 <HAL_GPIO_Init+0x2b4>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d013      	beq.n	8003446 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800341e:	e02c      	b.n	800347a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	623b      	str	r3, [r7, #32]
          break;
 8003426:	e029      	b.n	800347c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	3304      	adds	r3, #4
 800342e:	623b      	str	r3, [r7, #32]
          break;
 8003430:	e024      	b.n	800347c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	3308      	adds	r3, #8
 8003438:	623b      	str	r3, [r7, #32]
          break;
 800343a:	e01f      	b.n	800347c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	330c      	adds	r3, #12
 8003442:	623b      	str	r3, [r7, #32]
          break;
 8003444:	e01a      	b.n	800347c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d102      	bne.n	8003454 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800344e:	2304      	movs	r3, #4
 8003450:	623b      	str	r3, [r7, #32]
          break;
 8003452:	e013      	b.n	800347c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d105      	bne.n	8003468 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800345c:	2308      	movs	r3, #8
 800345e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	69fa      	ldr	r2, [r7, #28]
 8003464:	611a      	str	r2, [r3, #16]
          break;
 8003466:	e009      	b.n	800347c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003468:	2308      	movs	r3, #8
 800346a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	69fa      	ldr	r2, [r7, #28]
 8003470:	615a      	str	r2, [r3, #20]
          break;
 8003472:	e003      	b.n	800347c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003474:	2300      	movs	r3, #0
 8003476:	623b      	str	r3, [r7, #32]
          break;
 8003478:	e000      	b.n	800347c <HAL_GPIO_Init+0x130>
          break;
 800347a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	2bff      	cmp	r3, #255	; 0xff
 8003480:	d801      	bhi.n	8003486 <HAL_GPIO_Init+0x13a>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	e001      	b.n	800348a <HAL_GPIO_Init+0x13e>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	3304      	adds	r3, #4
 800348a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	2bff      	cmp	r3, #255	; 0xff
 8003490:	d802      	bhi.n	8003498 <HAL_GPIO_Init+0x14c>
 8003492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	e002      	b.n	800349e <HAL_GPIO_Init+0x152>
 8003498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349a:	3b08      	subs	r3, #8
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	210f      	movs	r1, #15
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	fa01 f303 	lsl.w	r3, r1, r3
 80034ac:	43db      	mvns	r3, r3
 80034ae:	401a      	ands	r2, r3
 80034b0:	6a39      	ldr	r1, [r7, #32]
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	fa01 f303 	lsl.w	r3, r1, r3
 80034b8:	431a      	orrs	r2, r3
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 80b1 	beq.w	800362e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80034cc:	4b4d      	ldr	r3, [pc, #308]	; (8003604 <HAL_GPIO_Init+0x2b8>)
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	4a4c      	ldr	r2, [pc, #304]	; (8003604 <HAL_GPIO_Init+0x2b8>)
 80034d2:	f043 0301 	orr.w	r3, r3, #1
 80034d6:	6193      	str	r3, [r2, #24]
 80034d8:	4b4a      	ldr	r3, [pc, #296]	; (8003604 <HAL_GPIO_Init+0x2b8>)
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	f003 0301 	and.w	r3, r3, #1
 80034e0:	60bb      	str	r3, [r7, #8]
 80034e2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80034e4:	4a48      	ldr	r2, [pc, #288]	; (8003608 <HAL_GPIO_Init+0x2bc>)
 80034e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e8:	089b      	lsrs	r3, r3, #2
 80034ea:	3302      	adds	r3, #2
 80034ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034f0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80034f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f4:	f003 0303 	and.w	r3, r3, #3
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	220f      	movs	r2, #15
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	43db      	mvns	r3, r3
 8003502:	68fa      	ldr	r2, [r7, #12]
 8003504:	4013      	ands	r3, r2
 8003506:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a40      	ldr	r2, [pc, #256]	; (800360c <HAL_GPIO_Init+0x2c0>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d013      	beq.n	8003538 <HAL_GPIO_Init+0x1ec>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4a3f      	ldr	r2, [pc, #252]	; (8003610 <HAL_GPIO_Init+0x2c4>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d00d      	beq.n	8003534 <HAL_GPIO_Init+0x1e8>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a3e      	ldr	r2, [pc, #248]	; (8003614 <HAL_GPIO_Init+0x2c8>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d007      	beq.n	8003530 <HAL_GPIO_Init+0x1e4>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a3d      	ldr	r2, [pc, #244]	; (8003618 <HAL_GPIO_Init+0x2cc>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d101      	bne.n	800352c <HAL_GPIO_Init+0x1e0>
 8003528:	2303      	movs	r3, #3
 800352a:	e006      	b.n	800353a <HAL_GPIO_Init+0x1ee>
 800352c:	2304      	movs	r3, #4
 800352e:	e004      	b.n	800353a <HAL_GPIO_Init+0x1ee>
 8003530:	2302      	movs	r3, #2
 8003532:	e002      	b.n	800353a <HAL_GPIO_Init+0x1ee>
 8003534:	2301      	movs	r3, #1
 8003536:	e000      	b.n	800353a <HAL_GPIO_Init+0x1ee>
 8003538:	2300      	movs	r3, #0
 800353a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800353c:	f002 0203 	and.w	r2, r2, #3
 8003540:	0092      	lsls	r2, r2, #2
 8003542:	4093      	lsls	r3, r2
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	4313      	orrs	r3, r2
 8003548:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800354a:	492f      	ldr	r1, [pc, #188]	; (8003608 <HAL_GPIO_Init+0x2bc>)
 800354c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354e:	089b      	lsrs	r3, r3, #2
 8003550:	3302      	adds	r3, #2
 8003552:	68fa      	ldr	r2, [r7, #12]
 8003554:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003560:	2b00      	cmp	r3, #0
 8003562:	d006      	beq.n	8003572 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003564:	4b2d      	ldr	r3, [pc, #180]	; (800361c <HAL_GPIO_Init+0x2d0>)
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	492c      	ldr	r1, [pc, #176]	; (800361c <HAL_GPIO_Init+0x2d0>)
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	4313      	orrs	r3, r2
 800356e:	608b      	str	r3, [r1, #8]
 8003570:	e006      	b.n	8003580 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003572:	4b2a      	ldr	r3, [pc, #168]	; (800361c <HAL_GPIO_Init+0x2d0>)
 8003574:	689a      	ldr	r2, [r3, #8]
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	43db      	mvns	r3, r3
 800357a:	4928      	ldr	r1, [pc, #160]	; (800361c <HAL_GPIO_Init+0x2d0>)
 800357c:	4013      	ands	r3, r2
 800357e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d006      	beq.n	800359a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800358c:	4b23      	ldr	r3, [pc, #140]	; (800361c <HAL_GPIO_Init+0x2d0>)
 800358e:	68da      	ldr	r2, [r3, #12]
 8003590:	4922      	ldr	r1, [pc, #136]	; (800361c <HAL_GPIO_Init+0x2d0>)
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	4313      	orrs	r3, r2
 8003596:	60cb      	str	r3, [r1, #12]
 8003598:	e006      	b.n	80035a8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800359a:	4b20      	ldr	r3, [pc, #128]	; (800361c <HAL_GPIO_Init+0x2d0>)
 800359c:	68da      	ldr	r2, [r3, #12]
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	43db      	mvns	r3, r3
 80035a2:	491e      	ldr	r1, [pc, #120]	; (800361c <HAL_GPIO_Init+0x2d0>)
 80035a4:	4013      	ands	r3, r2
 80035a6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d006      	beq.n	80035c2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80035b4:	4b19      	ldr	r3, [pc, #100]	; (800361c <HAL_GPIO_Init+0x2d0>)
 80035b6:	685a      	ldr	r2, [r3, #4]
 80035b8:	4918      	ldr	r1, [pc, #96]	; (800361c <HAL_GPIO_Init+0x2d0>)
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	4313      	orrs	r3, r2
 80035be:	604b      	str	r3, [r1, #4]
 80035c0:	e006      	b.n	80035d0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80035c2:	4b16      	ldr	r3, [pc, #88]	; (800361c <HAL_GPIO_Init+0x2d0>)
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	43db      	mvns	r3, r3
 80035ca:	4914      	ldr	r1, [pc, #80]	; (800361c <HAL_GPIO_Init+0x2d0>)
 80035cc:	4013      	ands	r3, r2
 80035ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d021      	beq.n	8003620 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80035dc:	4b0f      	ldr	r3, [pc, #60]	; (800361c <HAL_GPIO_Init+0x2d0>)
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	490e      	ldr	r1, [pc, #56]	; (800361c <HAL_GPIO_Init+0x2d0>)
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	600b      	str	r3, [r1, #0]
 80035e8:	e021      	b.n	800362e <HAL_GPIO_Init+0x2e2>
 80035ea:	bf00      	nop
 80035ec:	10320000 	.word	0x10320000
 80035f0:	10310000 	.word	0x10310000
 80035f4:	10220000 	.word	0x10220000
 80035f8:	10210000 	.word	0x10210000
 80035fc:	10120000 	.word	0x10120000
 8003600:	10110000 	.word	0x10110000
 8003604:	40021000 	.word	0x40021000
 8003608:	40010000 	.word	0x40010000
 800360c:	40010800 	.word	0x40010800
 8003610:	40010c00 	.word	0x40010c00
 8003614:	40011000 	.word	0x40011000
 8003618:	40011400 	.word	0x40011400
 800361c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003620:	4b0b      	ldr	r3, [pc, #44]	; (8003650 <HAL_GPIO_Init+0x304>)
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	43db      	mvns	r3, r3
 8003628:	4909      	ldr	r1, [pc, #36]	; (8003650 <HAL_GPIO_Init+0x304>)
 800362a:	4013      	ands	r3, r2
 800362c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800362e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003630:	3301      	adds	r3, #1
 8003632:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363a:	fa22 f303 	lsr.w	r3, r2, r3
 800363e:	2b00      	cmp	r3, #0
 8003640:	f47f ae8e 	bne.w	8003360 <HAL_GPIO_Init+0x14>
  }
}
 8003644:	bf00      	nop
 8003646:	bf00      	nop
 8003648:	372c      	adds	r7, #44	; 0x2c
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr
 8003650:	40010400 	.word	0x40010400

08003654 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003654:	b480      	push	{r7}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	460b      	mov	r3, r1
 800365e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	887b      	ldrh	r3, [r7, #2]
 8003666:	4013      	ands	r3, r2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d002      	beq.n	8003672 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800366c:	2301      	movs	r3, #1
 800366e:	73fb      	strb	r3, [r7, #15]
 8003670:	e001      	b.n	8003676 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003672:	2300      	movs	r3, #0
 8003674:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003676:	7bfb      	ldrb	r3, [r7, #15]
}
 8003678:	4618      	mov	r0, r3
 800367a:	3714      	adds	r7, #20
 800367c:	46bd      	mov	sp, r7
 800367e:	bc80      	pop	{r7}
 8003680:	4770      	bx	lr

08003682 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003682:	b480      	push	{r7}
 8003684:	b083      	sub	sp, #12
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
 800368a:	460b      	mov	r3, r1
 800368c:	807b      	strh	r3, [r7, #2]
 800368e:	4613      	mov	r3, r2
 8003690:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003692:	787b      	ldrb	r3, [r7, #1]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d003      	beq.n	80036a0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003698:	887a      	ldrh	r2, [r7, #2]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800369e:	e003      	b.n	80036a8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80036a0:	887b      	ldrh	r3, [r7, #2]
 80036a2:	041a      	lsls	r2, r3, #16
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	611a      	str	r2, [r3, #16]
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bc80      	pop	{r7}
 80036b0:	4770      	bx	lr
	...

080036b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e272      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	f000 8087 	beq.w	80037e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036d4:	4b92      	ldr	r3, [pc, #584]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f003 030c 	and.w	r3, r3, #12
 80036dc:	2b04      	cmp	r3, #4
 80036de:	d00c      	beq.n	80036fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036e0:	4b8f      	ldr	r3, [pc, #572]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f003 030c 	and.w	r3, r3, #12
 80036e8:	2b08      	cmp	r3, #8
 80036ea:	d112      	bne.n	8003712 <HAL_RCC_OscConfig+0x5e>
 80036ec:	4b8c      	ldr	r3, [pc, #560]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036f8:	d10b      	bne.n	8003712 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036fa:	4b89      	ldr	r3, [pc, #548]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d06c      	beq.n	80037e0 <HAL_RCC_OscConfig+0x12c>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d168      	bne.n	80037e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e24c      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800371a:	d106      	bne.n	800372a <HAL_RCC_OscConfig+0x76>
 800371c:	4b80      	ldr	r3, [pc, #512]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a7f      	ldr	r2, [pc, #508]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003722:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003726:	6013      	str	r3, [r2, #0]
 8003728:	e02e      	b.n	8003788 <HAL_RCC_OscConfig+0xd4>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10c      	bne.n	800374c <HAL_RCC_OscConfig+0x98>
 8003732:	4b7b      	ldr	r3, [pc, #492]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a7a      	ldr	r2, [pc, #488]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003738:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	4b78      	ldr	r3, [pc, #480]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a77      	ldr	r2, [pc, #476]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003744:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003748:	6013      	str	r3, [r2, #0]
 800374a:	e01d      	b.n	8003788 <HAL_RCC_OscConfig+0xd4>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003754:	d10c      	bne.n	8003770 <HAL_RCC_OscConfig+0xbc>
 8003756:	4b72      	ldr	r3, [pc, #456]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a71      	ldr	r2, [pc, #452]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 800375c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003760:	6013      	str	r3, [r2, #0]
 8003762:	4b6f      	ldr	r3, [pc, #444]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a6e      	ldr	r2, [pc, #440]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003768:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800376c:	6013      	str	r3, [r2, #0]
 800376e:	e00b      	b.n	8003788 <HAL_RCC_OscConfig+0xd4>
 8003770:	4b6b      	ldr	r3, [pc, #428]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a6a      	ldr	r2, [pc, #424]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800377a:	6013      	str	r3, [r2, #0]
 800377c:	4b68      	ldr	r3, [pc, #416]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a67      	ldr	r2, [pc, #412]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003782:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003786:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d013      	beq.n	80037b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003790:	f7fe fc60 	bl	8002054 <HAL_GetTick>
 8003794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003796:	e008      	b.n	80037aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003798:	f7fe fc5c 	bl	8002054 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b64      	cmp	r3, #100	; 0x64
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e200      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037aa:	4b5d      	ldr	r3, [pc, #372]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d0f0      	beq.n	8003798 <HAL_RCC_OscConfig+0xe4>
 80037b6:	e014      	b.n	80037e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b8:	f7fe fc4c 	bl	8002054 <HAL_GetTick>
 80037bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037c0:	f7fe fc48 	bl	8002054 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b64      	cmp	r3, #100	; 0x64
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e1ec      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037d2:	4b53      	ldr	r3, [pc, #332]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1f0      	bne.n	80037c0 <HAL_RCC_OscConfig+0x10c>
 80037de:	e000      	b.n	80037e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d063      	beq.n	80038b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037ee:	4b4c      	ldr	r3, [pc, #304]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f003 030c 	and.w	r3, r3, #12
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00b      	beq.n	8003812 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80037fa:	4b49      	ldr	r3, [pc, #292]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f003 030c 	and.w	r3, r3, #12
 8003802:	2b08      	cmp	r3, #8
 8003804:	d11c      	bne.n	8003840 <HAL_RCC_OscConfig+0x18c>
 8003806:	4b46      	ldr	r3, [pc, #280]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d116      	bne.n	8003840 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003812:	4b43      	ldr	r3, [pc, #268]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d005      	beq.n	800382a <HAL_RCC_OscConfig+0x176>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d001      	beq.n	800382a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e1c0      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800382a:	4b3d      	ldr	r3, [pc, #244]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	00db      	lsls	r3, r3, #3
 8003838:	4939      	ldr	r1, [pc, #228]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 800383a:	4313      	orrs	r3, r2
 800383c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800383e:	e03a      	b.n	80038b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d020      	beq.n	800388a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003848:	4b36      	ldr	r3, [pc, #216]	; (8003924 <HAL_RCC_OscConfig+0x270>)
 800384a:	2201      	movs	r2, #1
 800384c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800384e:	f7fe fc01 	bl	8002054 <HAL_GetTick>
 8003852:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003854:	e008      	b.n	8003868 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003856:	f7fe fbfd 	bl	8002054 <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e1a1      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003868:	4b2d      	ldr	r3, [pc, #180]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d0f0      	beq.n	8003856 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003874:	4b2a      	ldr	r3, [pc, #168]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	00db      	lsls	r3, r3, #3
 8003882:	4927      	ldr	r1, [pc, #156]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 8003884:	4313      	orrs	r3, r2
 8003886:	600b      	str	r3, [r1, #0]
 8003888:	e015      	b.n	80038b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800388a:	4b26      	ldr	r3, [pc, #152]	; (8003924 <HAL_RCC_OscConfig+0x270>)
 800388c:	2200      	movs	r2, #0
 800388e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003890:	f7fe fbe0 	bl	8002054 <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003896:	e008      	b.n	80038aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003898:	f7fe fbdc 	bl	8002054 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e180      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038aa:	4b1d      	ldr	r3, [pc, #116]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1f0      	bne.n	8003898 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0308 	and.w	r3, r3, #8
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d03a      	beq.n	8003938 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	699b      	ldr	r3, [r3, #24]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d019      	beq.n	80038fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038ca:	4b17      	ldr	r3, [pc, #92]	; (8003928 <HAL_RCC_OscConfig+0x274>)
 80038cc:	2201      	movs	r2, #1
 80038ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038d0:	f7fe fbc0 	bl	8002054 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038d8:	f7fe fbbc 	bl	8002054 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e160      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038ea:	4b0d      	ldr	r3, [pc, #52]	; (8003920 <HAL_RCC_OscConfig+0x26c>)
 80038ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0f0      	beq.n	80038d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80038f6:	2001      	movs	r0, #1
 80038f8:	f000 fafe 	bl	8003ef8 <RCC_Delay>
 80038fc:	e01c      	b.n	8003938 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038fe:	4b0a      	ldr	r3, [pc, #40]	; (8003928 <HAL_RCC_OscConfig+0x274>)
 8003900:	2200      	movs	r2, #0
 8003902:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003904:	f7fe fba6 	bl	8002054 <HAL_GetTick>
 8003908:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800390a:	e00f      	b.n	800392c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800390c:	f7fe fba2 	bl	8002054 <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	2b02      	cmp	r3, #2
 8003918:	d908      	bls.n	800392c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e146      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
 800391e:	bf00      	nop
 8003920:	40021000 	.word	0x40021000
 8003924:	42420000 	.word	0x42420000
 8003928:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800392c:	4b92      	ldr	r3, [pc, #584]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 800392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d1e9      	bne.n	800390c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0304 	and.w	r3, r3, #4
 8003940:	2b00      	cmp	r3, #0
 8003942:	f000 80a6 	beq.w	8003a92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003946:	2300      	movs	r3, #0
 8003948:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800394a:	4b8b      	ldr	r3, [pc, #556]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 800394c:	69db      	ldr	r3, [r3, #28]
 800394e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10d      	bne.n	8003972 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003956:	4b88      	ldr	r3, [pc, #544]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003958:	69db      	ldr	r3, [r3, #28]
 800395a:	4a87      	ldr	r2, [pc, #540]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 800395c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003960:	61d3      	str	r3, [r2, #28]
 8003962:	4b85      	ldr	r3, [pc, #532]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003964:	69db      	ldr	r3, [r3, #28]
 8003966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800396a:	60bb      	str	r3, [r7, #8]
 800396c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800396e:	2301      	movs	r3, #1
 8003970:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003972:	4b82      	ldr	r3, [pc, #520]	; (8003b7c <HAL_RCC_OscConfig+0x4c8>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800397a:	2b00      	cmp	r3, #0
 800397c:	d118      	bne.n	80039b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800397e:	4b7f      	ldr	r3, [pc, #508]	; (8003b7c <HAL_RCC_OscConfig+0x4c8>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a7e      	ldr	r2, [pc, #504]	; (8003b7c <HAL_RCC_OscConfig+0x4c8>)
 8003984:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003988:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800398a:	f7fe fb63 	bl	8002054 <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003990:	e008      	b.n	80039a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003992:	f7fe fb5f 	bl	8002054 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b64      	cmp	r3, #100	; 0x64
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e103      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a4:	4b75      	ldr	r3, [pc, #468]	; (8003b7c <HAL_RCC_OscConfig+0x4c8>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0f0      	beq.n	8003992 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d106      	bne.n	80039c6 <HAL_RCC_OscConfig+0x312>
 80039b8:	4b6f      	ldr	r3, [pc, #444]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039ba:	6a1b      	ldr	r3, [r3, #32]
 80039bc:	4a6e      	ldr	r2, [pc, #440]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039be:	f043 0301 	orr.w	r3, r3, #1
 80039c2:	6213      	str	r3, [r2, #32]
 80039c4:	e02d      	b.n	8003a22 <HAL_RCC_OscConfig+0x36e>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10c      	bne.n	80039e8 <HAL_RCC_OscConfig+0x334>
 80039ce:	4b6a      	ldr	r3, [pc, #424]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	4a69      	ldr	r2, [pc, #420]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039d4:	f023 0301 	bic.w	r3, r3, #1
 80039d8:	6213      	str	r3, [r2, #32]
 80039da:	4b67      	ldr	r3, [pc, #412]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	4a66      	ldr	r2, [pc, #408]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039e0:	f023 0304 	bic.w	r3, r3, #4
 80039e4:	6213      	str	r3, [r2, #32]
 80039e6:	e01c      	b.n	8003a22 <HAL_RCC_OscConfig+0x36e>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	2b05      	cmp	r3, #5
 80039ee:	d10c      	bne.n	8003a0a <HAL_RCC_OscConfig+0x356>
 80039f0:	4b61      	ldr	r3, [pc, #388]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	4a60      	ldr	r2, [pc, #384]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039f6:	f043 0304 	orr.w	r3, r3, #4
 80039fa:	6213      	str	r3, [r2, #32]
 80039fc:	4b5e      	ldr	r3, [pc, #376]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 80039fe:	6a1b      	ldr	r3, [r3, #32]
 8003a00:	4a5d      	ldr	r2, [pc, #372]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a02:	f043 0301 	orr.w	r3, r3, #1
 8003a06:	6213      	str	r3, [r2, #32]
 8003a08:	e00b      	b.n	8003a22 <HAL_RCC_OscConfig+0x36e>
 8003a0a:	4b5b      	ldr	r3, [pc, #364]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
 8003a0e:	4a5a      	ldr	r2, [pc, #360]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a10:	f023 0301 	bic.w	r3, r3, #1
 8003a14:	6213      	str	r3, [r2, #32]
 8003a16:	4b58      	ldr	r3, [pc, #352]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	4a57      	ldr	r2, [pc, #348]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a1c:	f023 0304 	bic.w	r3, r3, #4
 8003a20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d015      	beq.n	8003a56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a2a:	f7fe fb13 	bl	8002054 <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a30:	e00a      	b.n	8003a48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a32:	f7fe fb0f 	bl	8002054 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d901      	bls.n	8003a48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e0b1      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a48:	4b4b      	ldr	r3, [pc, #300]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a4a:	6a1b      	ldr	r3, [r3, #32]
 8003a4c:	f003 0302 	and.w	r3, r3, #2
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d0ee      	beq.n	8003a32 <HAL_RCC_OscConfig+0x37e>
 8003a54:	e014      	b.n	8003a80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a56:	f7fe fafd 	bl	8002054 <HAL_GetTick>
 8003a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a5c:	e00a      	b.n	8003a74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a5e:	f7fe faf9 	bl	8002054 <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d901      	bls.n	8003a74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e09b      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a74:	4b40      	ldr	r3, [pc, #256]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a76:	6a1b      	ldr	r3, [r3, #32]
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1ee      	bne.n	8003a5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a80:	7dfb      	ldrb	r3, [r7, #23]
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d105      	bne.n	8003a92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a86:	4b3c      	ldr	r3, [pc, #240]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a88:	69db      	ldr	r3, [r3, #28]
 8003a8a:	4a3b      	ldr	r2, [pc, #236]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f000 8087 	beq.w	8003baa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a9c:	4b36      	ldr	r3, [pc, #216]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f003 030c 	and.w	r3, r3, #12
 8003aa4:	2b08      	cmp	r3, #8
 8003aa6:	d061      	beq.n	8003b6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	69db      	ldr	r3, [r3, #28]
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d146      	bne.n	8003b3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab0:	4b33      	ldr	r3, [pc, #204]	; (8003b80 <HAL_RCC_OscConfig+0x4cc>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab6:	f7fe facd 	bl	8002054 <HAL_GetTick>
 8003aba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003abc:	e008      	b.n	8003ad0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003abe:	f7fe fac9 	bl	8002054 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e06d      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ad0:	4b29      	ldr	r3, [pc, #164]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1f0      	bne.n	8003abe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ae4:	d108      	bne.n	8003af8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ae6:	4b24      	ldr	r3, [pc, #144]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	4921      	ldr	r1, [pc, #132]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003af8:	4b1f      	ldr	r3, [pc, #124]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a19      	ldr	r1, [r3, #32]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b08:	430b      	orrs	r3, r1
 8003b0a:	491b      	ldr	r1, [pc, #108]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b10:	4b1b      	ldr	r3, [pc, #108]	; (8003b80 <HAL_RCC_OscConfig+0x4cc>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b16:	f7fe fa9d 	bl	8002054 <HAL_GetTick>
 8003b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b1e:	f7fe fa99 	bl	8002054 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e03d      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b30:	4b11      	ldr	r3, [pc, #68]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCC_OscConfig+0x46a>
 8003b3c:	e035      	b.n	8003baa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b3e:	4b10      	ldr	r3, [pc, #64]	; (8003b80 <HAL_RCC_OscConfig+0x4cc>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b44:	f7fe fa86 	bl	8002054 <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b4c:	f7fe fa82 	bl	8002054 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e026      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b5e:	4b06      	ldr	r3, [pc, #24]	; (8003b78 <HAL_RCC_OscConfig+0x4c4>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x498>
 8003b6a:	e01e      	b.n	8003baa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	69db      	ldr	r3, [r3, #28]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d107      	bne.n	8003b84 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e019      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
 8003b78:	40021000 	.word	0x40021000
 8003b7c:	40007000 	.word	0x40007000
 8003b80:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b84:	4b0b      	ldr	r3, [pc, #44]	; (8003bb4 <HAL_RCC_OscConfig+0x500>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d106      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d001      	beq.n	8003baa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e000      	b.n	8003bac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40021000 	.word	0x40021000

08003bb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d101      	bne.n	8003bcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e0d0      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bcc:	4b6a      	ldr	r3, [pc, #424]	; (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0307 	and.w	r3, r3, #7
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d910      	bls.n	8003bfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bda:	4b67      	ldr	r3, [pc, #412]	; (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f023 0207 	bic.w	r2, r3, #7
 8003be2:	4965      	ldr	r1, [pc, #404]	; (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bea:	4b63      	ldr	r3, [pc, #396]	; (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0307 	and.w	r3, r3, #7
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d001      	beq.n	8003bfc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e0b8      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0302 	and.w	r3, r3, #2
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d020      	beq.n	8003c4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0304 	and.w	r3, r3, #4
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d005      	beq.n	8003c20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c14:	4b59      	ldr	r3, [pc, #356]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	4a58      	ldr	r2, [pc, #352]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c1a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003c1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0308 	and.w	r3, r3, #8
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d005      	beq.n	8003c38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c2c:	4b53      	ldr	r3, [pc, #332]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	4a52      	ldr	r2, [pc, #328]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c32:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003c36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c38:	4b50      	ldr	r3, [pc, #320]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	494d      	ldr	r1, [pc, #308]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d040      	beq.n	8003cd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d107      	bne.n	8003c6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c5e:	4b47      	ldr	r3, [pc, #284]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d115      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e07f      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d107      	bne.n	8003c86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c76:	4b41      	ldr	r3, [pc, #260]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d109      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e073      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c86:	4b3d      	ldr	r3, [pc, #244]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e06b      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c96:	4b39      	ldr	r3, [pc, #228]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f023 0203 	bic.w	r2, r3, #3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	4936      	ldr	r1, [pc, #216]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ca8:	f7fe f9d4 	bl	8002054 <HAL_GetTick>
 8003cac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cae:	e00a      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cb0:	f7fe f9d0 	bl	8002054 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e053      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cc6:	4b2d      	ldr	r3, [pc, #180]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f003 020c 	and.w	r2, r3, #12
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d1eb      	bne.n	8003cb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cd8:	4b27      	ldr	r3, [pc, #156]	; (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0307 	and.w	r3, r3, #7
 8003ce0:	683a      	ldr	r2, [r7, #0]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d210      	bcs.n	8003d08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ce6:	4b24      	ldr	r3, [pc, #144]	; (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f023 0207 	bic.w	r2, r3, #7
 8003cee:	4922      	ldr	r1, [pc, #136]	; (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cf6:	4b20      	ldr	r3, [pc, #128]	; (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0307 	and.w	r3, r3, #7
 8003cfe:	683a      	ldr	r2, [r7, #0]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d001      	beq.n	8003d08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e032      	b.n	8003d6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0304 	and.w	r3, r3, #4
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d008      	beq.n	8003d26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d14:	4b19      	ldr	r3, [pc, #100]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	4916      	ldr	r1, [pc, #88]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0308 	and.w	r3, r3, #8
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d009      	beq.n	8003d46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d32:	4b12      	ldr	r3, [pc, #72]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	00db      	lsls	r3, r3, #3
 8003d40:	490e      	ldr	r1, [pc, #56]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d46:	f000 f821 	bl	8003d8c <HAL_RCC_GetSysClockFreq>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	4b0b      	ldr	r3, [pc, #44]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	091b      	lsrs	r3, r3, #4
 8003d52:	f003 030f 	and.w	r3, r3, #15
 8003d56:	490a      	ldr	r1, [pc, #40]	; (8003d80 <HAL_RCC_ClockConfig+0x1c8>)
 8003d58:	5ccb      	ldrb	r3, [r1, r3]
 8003d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d5e:	4a09      	ldr	r2, [pc, #36]	; (8003d84 <HAL_RCC_ClockConfig+0x1cc>)
 8003d60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d62:	4b09      	ldr	r3, [pc, #36]	; (8003d88 <HAL_RCC_ClockConfig+0x1d0>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7fe f854 	bl	8001e14 <HAL_InitTick>

  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3710      	adds	r7, #16
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	40022000 	.word	0x40022000
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	08005e30 	.word	0x08005e30
 8003d84:	2000002c 	.word	0x2000002c
 8003d88:	20000030 	.word	0x20000030

08003d8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b087      	sub	sp, #28
 8003d90:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d92:	2300      	movs	r3, #0
 8003d94:	60fb      	str	r3, [r7, #12]
 8003d96:	2300      	movs	r3, #0
 8003d98:	60bb      	str	r3, [r7, #8]
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	617b      	str	r3, [r7, #20]
 8003d9e:	2300      	movs	r3, #0
 8003da0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003da2:	2300      	movs	r3, #0
 8003da4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003da6:	4b1e      	ldr	r3, [pc, #120]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x94>)
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f003 030c 	and.w	r3, r3, #12
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	d002      	beq.n	8003dbc <HAL_RCC_GetSysClockFreq+0x30>
 8003db6:	2b08      	cmp	r3, #8
 8003db8:	d003      	beq.n	8003dc2 <HAL_RCC_GetSysClockFreq+0x36>
 8003dba:	e027      	b.n	8003e0c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003dbc:	4b19      	ldr	r3, [pc, #100]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dbe:	613b      	str	r3, [r7, #16]
      break;
 8003dc0:	e027      	b.n	8003e12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	0c9b      	lsrs	r3, r3, #18
 8003dc6:	f003 030f 	and.w	r3, r3, #15
 8003dca:	4a17      	ldr	r2, [pc, #92]	; (8003e28 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003dcc:	5cd3      	ldrb	r3, [r2, r3]
 8003dce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d010      	beq.n	8003dfc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003dda:	4b11      	ldr	r3, [pc, #68]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	0c5b      	lsrs	r3, r3, #17
 8003de0:	f003 0301 	and.w	r3, r3, #1
 8003de4:	4a11      	ldr	r2, [pc, #68]	; (8003e2c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003de6:	5cd3      	ldrb	r3, [r2, r3]
 8003de8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a0d      	ldr	r2, [pc, #52]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dee:	fb03 f202 	mul.w	r2, r3, r2
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df8:	617b      	str	r3, [r7, #20]
 8003dfa:	e004      	b.n	8003e06 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a0c      	ldr	r2, [pc, #48]	; (8003e30 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e00:	fb02 f303 	mul.w	r3, r2, r3
 8003e04:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	613b      	str	r3, [r7, #16]
      break;
 8003e0a:	e002      	b.n	8003e12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e0c:	4b05      	ldr	r3, [pc, #20]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e0e:	613b      	str	r3, [r7, #16]
      break;
 8003e10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e12:	693b      	ldr	r3, [r7, #16]
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	371c      	adds	r7, #28
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bc80      	pop	{r7}
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	40021000 	.word	0x40021000
 8003e24:	007a1200 	.word	0x007a1200
 8003e28:	08005e48 	.word	0x08005e48
 8003e2c:	08005e58 	.word	0x08005e58
 8003e30:	003d0900 	.word	0x003d0900

08003e34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e34:	b480      	push	{r7}
 8003e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e38:	4b02      	ldr	r3, [pc, #8]	; (8003e44 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bc80      	pop	{r7}
 8003e42:	4770      	bx	lr
 8003e44:	2000002c 	.word	0x2000002c

08003e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e4c:	f7ff fff2 	bl	8003e34 <HAL_RCC_GetHCLKFreq>
 8003e50:	4602      	mov	r2, r0
 8003e52:	4b05      	ldr	r3, [pc, #20]	; (8003e68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	0a1b      	lsrs	r3, r3, #8
 8003e58:	f003 0307 	and.w	r3, r3, #7
 8003e5c:	4903      	ldr	r1, [pc, #12]	; (8003e6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e5e:	5ccb      	ldrb	r3, [r1, r3]
 8003e60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	40021000 	.word	0x40021000
 8003e6c:	08005e40 	.word	0x08005e40

08003e70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e74:	f7ff ffde 	bl	8003e34 <HAL_RCC_GetHCLKFreq>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	4b05      	ldr	r3, [pc, #20]	; (8003e90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	0adb      	lsrs	r3, r3, #11
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	4903      	ldr	r1, [pc, #12]	; (8003e94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e86:	5ccb      	ldrb	r3, [r1, r3]
 8003e88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	40021000 	.word	0x40021000
 8003e94:	08005e40 	.word	0x08005e40

08003e98 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	220f      	movs	r2, #15
 8003ea6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003ea8:	4b11      	ldr	r3, [pc, #68]	; (8003ef0 <HAL_RCC_GetClockConfig+0x58>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f003 0203 	and.w	r2, r3, #3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003eb4:	4b0e      	ldr	r3, [pc, #56]	; (8003ef0 <HAL_RCC_GetClockConfig+0x58>)
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003ec0:	4b0b      	ldr	r3, [pc, #44]	; (8003ef0 <HAL_RCC_GetClockConfig+0x58>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003ecc:	4b08      	ldr	r3, [pc, #32]	; (8003ef0 <HAL_RCC_GetClockConfig+0x58>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	08db      	lsrs	r3, r3, #3
 8003ed2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003eda:	4b06      	ldr	r3, [pc, #24]	; (8003ef4 <HAL_RCC_GetClockConfig+0x5c>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0207 	and.w	r2, r3, #7
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003ee6:	bf00      	nop
 8003ee8:	370c      	adds	r7, #12
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bc80      	pop	{r7}
 8003eee:	4770      	bx	lr
 8003ef0:	40021000 	.word	0x40021000
 8003ef4:	40022000 	.word	0x40022000

08003ef8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003f00:	4b0a      	ldr	r3, [pc, #40]	; (8003f2c <RCC_Delay+0x34>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a0a      	ldr	r2, [pc, #40]	; (8003f30 <RCC_Delay+0x38>)
 8003f06:	fba2 2303 	umull	r2, r3, r2, r3
 8003f0a:	0a5b      	lsrs	r3, r3, #9
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	fb02 f303 	mul.w	r3, r2, r3
 8003f12:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003f14:	bf00      	nop
  }
  while (Delay --);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	1e5a      	subs	r2, r3, #1
 8003f1a:	60fa      	str	r2, [r7, #12]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d1f9      	bne.n	8003f14 <RCC_Delay+0x1c>
}
 8003f20:	bf00      	nop
 8003f22:	bf00      	nop
 8003f24:	3714      	adds	r7, #20
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bc80      	pop	{r7}
 8003f2a:	4770      	bx	lr
 8003f2c:	2000002c 	.word	0x2000002c
 8003f30:	10624dd3 	.word	0x10624dd3

08003f34 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b086      	sub	sp, #24
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	613b      	str	r3, [r7, #16]
 8003f40:	2300      	movs	r3, #0
 8003f42:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0301 	and.w	r3, r3, #1
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d07d      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003f50:	2300      	movs	r3, #0
 8003f52:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f54:	4b4f      	ldr	r3, [pc, #316]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f56:	69db      	ldr	r3, [r3, #28]
 8003f58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d10d      	bne.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f60:	4b4c      	ldr	r3, [pc, #304]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f62:	69db      	ldr	r3, [r3, #28]
 8003f64:	4a4b      	ldr	r2, [pc, #300]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f6a:	61d3      	str	r3, [r2, #28]
 8003f6c:	4b49      	ldr	r3, [pc, #292]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f6e:	69db      	ldr	r3, [r3, #28]
 8003f70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f74:	60bb      	str	r3, [r7, #8]
 8003f76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f7c:	4b46      	ldr	r3, [pc, #280]	; (8004098 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d118      	bne.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f88:	4b43      	ldr	r3, [pc, #268]	; (8004098 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a42      	ldr	r2, [pc, #264]	; (8004098 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f94:	f7fe f85e 	bl	8002054 <HAL_GetTick>
 8003f98:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f9a:	e008      	b.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f9c:	f7fe f85a 	bl	8002054 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b64      	cmp	r3, #100	; 0x64
 8003fa8:	d901      	bls.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e06d      	b.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fae:	4b3a      	ldr	r3, [pc, #232]	; (8004098 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d0f0      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003fba:	4b36      	ldr	r3, [pc, #216]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fc2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d02e      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d027      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003fd8:	4b2e      	ldr	r3, [pc, #184]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fda:	6a1b      	ldr	r3, [r3, #32]
 8003fdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fe0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003fe2:	4b2e      	ldr	r3, [pc, #184]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fe8:	4b2c      	ldr	r3, [pc, #176]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003fee:	4a29      	ldr	r2, [pc, #164]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d014      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ffe:	f7fe f829 	bl	8002054 <HAL_GetTick>
 8004002:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004004:	e00a      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004006:	f7fe f825 	bl	8002054 <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	f241 3288 	movw	r2, #5000	; 0x1388
 8004014:	4293      	cmp	r3, r2
 8004016:	d901      	bls.n	800401c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e036      	b.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800401c:	4b1d      	ldr	r3, [pc, #116]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	f003 0302 	and.w	r3, r3, #2
 8004024:	2b00      	cmp	r3, #0
 8004026:	d0ee      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004028:	4b1a      	ldr	r3, [pc, #104]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800402a:	6a1b      	ldr	r3, [r3, #32]
 800402c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	4917      	ldr	r1, [pc, #92]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004036:	4313      	orrs	r3, r2
 8004038:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800403a:	7dfb      	ldrb	r3, [r7, #23]
 800403c:	2b01      	cmp	r3, #1
 800403e:	d105      	bne.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004040:	4b14      	ldr	r3, [pc, #80]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004042:	69db      	ldr	r3, [r3, #28]
 8004044:	4a13      	ldr	r2, [pc, #76]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004046:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800404a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b00      	cmp	r3, #0
 8004056:	d008      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004058:	4b0e      	ldr	r3, [pc, #56]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	490b      	ldr	r1, [pc, #44]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004066:	4313      	orrs	r3, r2
 8004068:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0310 	and.w	r3, r3, #16
 8004072:	2b00      	cmp	r3, #0
 8004074:	d008      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004076:	4b07      	ldr	r3, [pc, #28]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	4904      	ldr	r1, [pc, #16]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004084:	4313      	orrs	r3, r2
 8004086:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3718      	adds	r7, #24
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	40021000 	.word	0x40021000
 8004098:	40007000 	.word	0x40007000
 800409c:	42420440 	.word	0x42420440

080040a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b082      	sub	sp, #8
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e041      	b.n	8004136 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d106      	bne.n	80040cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f7fd fdde 	bl	8001c88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2202      	movs	r2, #2
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	3304      	adds	r3, #4
 80040dc:	4619      	mov	r1, r3
 80040de:	4610      	mov	r0, r2
 80040e0:	f000 fc10 	bl	8004904 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
	...

08004140 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004140:	b480      	push	{r7}
 8004142:	b085      	sub	sp, #20
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b01      	cmp	r3, #1
 8004152:	d001      	beq.n	8004158 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e03a      	b.n	80041ce <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2202      	movs	r2, #2
 800415c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	68da      	ldr	r2, [r3, #12]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f042 0201 	orr.w	r2, r2, #1
 800416e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a18      	ldr	r2, [pc, #96]	; (80041d8 <HAL_TIM_Base_Start_IT+0x98>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d00e      	beq.n	8004198 <HAL_TIM_Base_Start_IT+0x58>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004182:	d009      	beq.n	8004198 <HAL_TIM_Base_Start_IT+0x58>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a14      	ldr	r2, [pc, #80]	; (80041dc <HAL_TIM_Base_Start_IT+0x9c>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d004      	beq.n	8004198 <HAL_TIM_Base_Start_IT+0x58>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a13      	ldr	r2, [pc, #76]	; (80041e0 <HAL_TIM_Base_Start_IT+0xa0>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d111      	bne.n	80041bc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f003 0307 	and.w	r3, r3, #7
 80041a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2b06      	cmp	r3, #6
 80041a8:	d010      	beq.n	80041cc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f042 0201 	orr.w	r2, r2, #1
 80041b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ba:	e007      	b.n	80041cc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f042 0201 	orr.w	r2, r2, #1
 80041ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3714      	adds	r7, #20
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bc80      	pop	{r7}
 80041d6:	4770      	bx	lr
 80041d8:	40012c00 	.word	0x40012c00
 80041dc:	40000400 	.word	0x40000400
 80041e0:	40000800 	.word	0x40000800

080041e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b082      	sub	sp, #8
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d101      	bne.n	80041f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e041      	b.n	800427a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d106      	bne.n	8004210 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f7fd fd20 	bl	8001c50 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2202      	movs	r2, #2
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	3304      	adds	r3, #4
 8004220:	4619      	mov	r1, r3
 8004222:	4610      	mov	r0, r2
 8004224:	f000 fb6e 	bl	8004904 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3708      	adds	r7, #8
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
	...

08004284 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d109      	bne.n	80042a8 <HAL_TIM_PWM_Start+0x24>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b01      	cmp	r3, #1
 800429e:	bf14      	ite	ne
 80042a0:	2301      	movne	r3, #1
 80042a2:	2300      	moveq	r3, #0
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	e022      	b.n	80042ee <HAL_TIM_PWM_Start+0x6a>
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	2b04      	cmp	r3, #4
 80042ac:	d109      	bne.n	80042c2 <HAL_TIM_PWM_Start+0x3e>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	bf14      	ite	ne
 80042ba:	2301      	movne	r3, #1
 80042bc:	2300      	moveq	r3, #0
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	e015      	b.n	80042ee <HAL_TIM_PWM_Start+0x6a>
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	2b08      	cmp	r3, #8
 80042c6:	d109      	bne.n	80042dc <HAL_TIM_PWM_Start+0x58>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	bf14      	ite	ne
 80042d4:	2301      	movne	r3, #1
 80042d6:	2300      	moveq	r3, #0
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	e008      	b.n	80042ee <HAL_TIM_PWM_Start+0x6a>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	bf14      	ite	ne
 80042e8:	2301      	movne	r3, #1
 80042ea:	2300      	moveq	r3, #0
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d001      	beq.n	80042f6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e05e      	b.n	80043b4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d104      	bne.n	8004306 <HAL_TIM_PWM_Start+0x82>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2202      	movs	r2, #2
 8004300:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004304:	e013      	b.n	800432e <HAL_TIM_PWM_Start+0xaa>
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	2b04      	cmp	r3, #4
 800430a:	d104      	bne.n	8004316 <HAL_TIM_PWM_Start+0x92>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2202      	movs	r2, #2
 8004310:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004314:	e00b      	b.n	800432e <HAL_TIM_PWM_Start+0xaa>
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	2b08      	cmp	r3, #8
 800431a:	d104      	bne.n	8004326 <HAL_TIM_PWM_Start+0xa2>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004324:	e003      	b.n	800432e <HAL_TIM_PWM_Start+0xaa>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2202      	movs	r2, #2
 800432a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2201      	movs	r2, #1
 8004334:	6839      	ldr	r1, [r7, #0]
 8004336:	4618      	mov	r0, r3
 8004338:	f000 fd70 	bl	8004e1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a1e      	ldr	r2, [pc, #120]	; (80043bc <HAL_TIM_PWM_Start+0x138>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d107      	bne.n	8004356 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004354:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a18      	ldr	r2, [pc, #96]	; (80043bc <HAL_TIM_PWM_Start+0x138>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d00e      	beq.n	800437e <HAL_TIM_PWM_Start+0xfa>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004368:	d009      	beq.n	800437e <HAL_TIM_PWM_Start+0xfa>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a14      	ldr	r2, [pc, #80]	; (80043c0 <HAL_TIM_PWM_Start+0x13c>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d004      	beq.n	800437e <HAL_TIM_PWM_Start+0xfa>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a12      	ldr	r2, [pc, #72]	; (80043c4 <HAL_TIM_PWM_Start+0x140>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d111      	bne.n	80043a2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f003 0307 	and.w	r3, r3, #7
 8004388:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2b06      	cmp	r3, #6
 800438e:	d010      	beq.n	80043b2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f042 0201 	orr.w	r2, r2, #1
 800439e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043a0:	e007      	b.n	80043b2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 0201 	orr.w	r2, r2, #1
 80043b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3710      	adds	r7, #16
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	40012c00 	.word	0x40012c00
 80043c0:	40000400 	.word	0x40000400
 80043c4:	40000800 	.word	0x40000800

080043c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	f003 0302 	and.w	r3, r3, #2
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d020      	beq.n	800442c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f003 0302 	and.w	r3, r3, #2
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d01b      	beq.n	800442c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f06f 0202 	mvn.w	r2, #2
 80043fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2201      	movs	r2, #1
 8004402:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	f003 0303 	and.w	r3, r3, #3
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 fa5a 	bl	80048cc <HAL_TIM_IC_CaptureCallback>
 8004418:	e005      	b.n	8004426 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 fa4d 	bl	80048ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 fa5c 	bl	80048de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	f003 0304 	and.w	r3, r3, #4
 8004432:	2b00      	cmp	r3, #0
 8004434:	d020      	beq.n	8004478 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f003 0304 	and.w	r3, r3, #4
 800443c:	2b00      	cmp	r3, #0
 800443e:	d01b      	beq.n	8004478 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f06f 0204 	mvn.w	r2, #4
 8004448:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2202      	movs	r2, #2
 800444e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	699b      	ldr	r3, [r3, #24]
 8004456:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 fa34 	bl	80048cc <HAL_TIM_IC_CaptureCallback>
 8004464:	e005      	b.n	8004472 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 fa27 	bl	80048ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 fa36 	bl	80048de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	f003 0308 	and.w	r3, r3, #8
 800447e:	2b00      	cmp	r3, #0
 8004480:	d020      	beq.n	80044c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f003 0308 	and.w	r3, r3, #8
 8004488:	2b00      	cmp	r3, #0
 800448a:	d01b      	beq.n	80044c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f06f 0208 	mvn.w	r2, #8
 8004494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2204      	movs	r2, #4
 800449a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	f003 0303 	and.w	r3, r3, #3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d003      	beq.n	80044b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 fa0e 	bl	80048cc <HAL_TIM_IC_CaptureCallback>
 80044b0:	e005      	b.n	80044be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 fa01 	bl	80048ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 fa10 	bl	80048de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	f003 0310 	and.w	r3, r3, #16
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d020      	beq.n	8004510 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f003 0310 	and.w	r3, r3, #16
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d01b      	beq.n	8004510 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f06f 0210 	mvn.w	r2, #16
 80044e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2208      	movs	r2, #8
 80044e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	69db      	ldr	r3, [r3, #28]
 80044ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d003      	beq.n	80044fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 f9e8 	bl	80048cc <HAL_TIM_IC_CaptureCallback>
 80044fc:	e005      	b.n	800450a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 f9db 	bl	80048ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 f9ea 	bl	80048de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	f003 0301 	and.w	r3, r3, #1
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00c      	beq.n	8004534 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f003 0301 	and.w	r3, r3, #1
 8004520:	2b00      	cmp	r3, #0
 8004522:	d007      	beq.n	8004534 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f06f 0201 	mvn.w	r2, #1
 800452c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f7fd fa4e 	bl	80019d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00c      	beq.n	8004558 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004544:	2b00      	cmp	r3, #0
 8004546:	d007      	beq.n	8004558 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 fced 	bl	8004f32 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00c      	beq.n	800457c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004568:	2b00      	cmp	r3, #0
 800456a:	d007      	beq.n	800457c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 f9ba 	bl	80048f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	f003 0320 	and.w	r3, r3, #32
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00c      	beq.n	80045a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f003 0320 	and.w	r3, r3, #32
 800458c:	2b00      	cmp	r3, #0
 800458e:	d007      	beq.n	80045a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f06f 0220 	mvn.w	r2, #32
 8004598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 fcc0 	bl	8004f20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045a0:	bf00      	nop
 80045a2:	3710      	adds	r7, #16
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045b4:	2300      	movs	r3, #0
 80045b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045be:	2b01      	cmp	r3, #1
 80045c0:	d101      	bne.n	80045c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045c2:	2302      	movs	r3, #2
 80045c4:	e0ae      	b.n	8004724 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2b0c      	cmp	r3, #12
 80045d2:	f200 809f 	bhi.w	8004714 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80045d6:	a201      	add	r2, pc, #4	; (adr r2, 80045dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045dc:	08004611 	.word	0x08004611
 80045e0:	08004715 	.word	0x08004715
 80045e4:	08004715 	.word	0x08004715
 80045e8:	08004715 	.word	0x08004715
 80045ec:	08004651 	.word	0x08004651
 80045f0:	08004715 	.word	0x08004715
 80045f4:	08004715 	.word	0x08004715
 80045f8:	08004715 	.word	0x08004715
 80045fc:	08004693 	.word	0x08004693
 8004600:	08004715 	.word	0x08004715
 8004604:	08004715 	.word	0x08004715
 8004608:	08004715 	.word	0x08004715
 800460c:	080046d3 	.word	0x080046d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68b9      	ldr	r1, [r7, #8]
 8004616:	4618      	mov	r0, r3
 8004618:	f000 f9e2 	bl	80049e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	699a      	ldr	r2, [r3, #24]
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f042 0208 	orr.w	r2, r2, #8
 800462a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	699a      	ldr	r2, [r3, #24]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f022 0204 	bic.w	r2, r2, #4
 800463a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	6999      	ldr	r1, [r3, #24]
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	691a      	ldr	r2, [r3, #16]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	430a      	orrs	r2, r1
 800464c:	619a      	str	r2, [r3, #24]
      break;
 800464e:	e064      	b.n	800471a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68b9      	ldr	r1, [r7, #8]
 8004656:	4618      	mov	r0, r3
 8004658:	f000 fa28 	bl	8004aac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	699a      	ldr	r2, [r3, #24]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800466a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	699a      	ldr	r2, [r3, #24]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800467a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6999      	ldr	r1, [r3, #24]
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	021a      	lsls	r2, r3, #8
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	430a      	orrs	r2, r1
 800468e:	619a      	str	r2, [r3, #24]
      break;
 8004690:	e043      	b.n	800471a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	68b9      	ldr	r1, [r7, #8]
 8004698:	4618      	mov	r0, r3
 800469a:	f000 fa71 	bl	8004b80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	69da      	ldr	r2, [r3, #28]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f042 0208 	orr.w	r2, r2, #8
 80046ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	69da      	ldr	r2, [r3, #28]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f022 0204 	bic.w	r2, r2, #4
 80046bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	69d9      	ldr	r1, [r3, #28]
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	691a      	ldr	r2, [r3, #16]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	430a      	orrs	r2, r1
 80046ce:	61da      	str	r2, [r3, #28]
      break;
 80046d0:	e023      	b.n	800471a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68b9      	ldr	r1, [r7, #8]
 80046d8:	4618      	mov	r0, r3
 80046da:	f000 fabb 	bl	8004c54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	69da      	ldr	r2, [r3, #28]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	69da      	ldr	r2, [r3, #28]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	69d9      	ldr	r1, [r3, #28]
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	691b      	ldr	r3, [r3, #16]
 8004708:	021a      	lsls	r2, r3, #8
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	430a      	orrs	r2, r1
 8004710:	61da      	str	r2, [r3, #28]
      break;
 8004712:	e002      	b.n	800471a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	75fb      	strb	r3, [r7, #23]
      break;
 8004718:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2200      	movs	r2, #0
 800471e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004722:	7dfb      	ldrb	r3, [r7, #23]
}
 8004724:	4618      	mov	r0, r3
 8004726:	3718      	adds	r7, #24
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004736:	2300      	movs	r3, #0
 8004738:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004740:	2b01      	cmp	r3, #1
 8004742:	d101      	bne.n	8004748 <HAL_TIM_ConfigClockSource+0x1c>
 8004744:	2302      	movs	r3, #2
 8004746:	e0b4      	b.n	80048b2 <HAL_TIM_ConfigClockSource+0x186>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2202      	movs	r2, #2
 8004754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004766:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800476e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004780:	d03e      	beq.n	8004800 <HAL_TIM_ConfigClockSource+0xd4>
 8004782:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004786:	f200 8087 	bhi.w	8004898 <HAL_TIM_ConfigClockSource+0x16c>
 800478a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800478e:	f000 8086 	beq.w	800489e <HAL_TIM_ConfigClockSource+0x172>
 8004792:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004796:	d87f      	bhi.n	8004898 <HAL_TIM_ConfigClockSource+0x16c>
 8004798:	2b70      	cmp	r3, #112	; 0x70
 800479a:	d01a      	beq.n	80047d2 <HAL_TIM_ConfigClockSource+0xa6>
 800479c:	2b70      	cmp	r3, #112	; 0x70
 800479e:	d87b      	bhi.n	8004898 <HAL_TIM_ConfigClockSource+0x16c>
 80047a0:	2b60      	cmp	r3, #96	; 0x60
 80047a2:	d050      	beq.n	8004846 <HAL_TIM_ConfigClockSource+0x11a>
 80047a4:	2b60      	cmp	r3, #96	; 0x60
 80047a6:	d877      	bhi.n	8004898 <HAL_TIM_ConfigClockSource+0x16c>
 80047a8:	2b50      	cmp	r3, #80	; 0x50
 80047aa:	d03c      	beq.n	8004826 <HAL_TIM_ConfigClockSource+0xfa>
 80047ac:	2b50      	cmp	r3, #80	; 0x50
 80047ae:	d873      	bhi.n	8004898 <HAL_TIM_ConfigClockSource+0x16c>
 80047b0:	2b40      	cmp	r3, #64	; 0x40
 80047b2:	d058      	beq.n	8004866 <HAL_TIM_ConfigClockSource+0x13a>
 80047b4:	2b40      	cmp	r3, #64	; 0x40
 80047b6:	d86f      	bhi.n	8004898 <HAL_TIM_ConfigClockSource+0x16c>
 80047b8:	2b30      	cmp	r3, #48	; 0x30
 80047ba:	d064      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0x15a>
 80047bc:	2b30      	cmp	r3, #48	; 0x30
 80047be:	d86b      	bhi.n	8004898 <HAL_TIM_ConfigClockSource+0x16c>
 80047c0:	2b20      	cmp	r3, #32
 80047c2:	d060      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0x15a>
 80047c4:	2b20      	cmp	r3, #32
 80047c6:	d867      	bhi.n	8004898 <HAL_TIM_ConfigClockSource+0x16c>
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d05c      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0x15a>
 80047cc:	2b10      	cmp	r3, #16
 80047ce:	d05a      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0x15a>
 80047d0:	e062      	b.n	8004898 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047e2:	f000 fafc 	bl	8004dde <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80047f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68ba      	ldr	r2, [r7, #8]
 80047fc:	609a      	str	r2, [r3, #8]
      break;
 80047fe:	e04f      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004810:	f000 fae5 	bl	8004dde <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004822:	609a      	str	r2, [r3, #8]
      break;
 8004824:	e03c      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004832:	461a      	mov	r2, r3
 8004834:	f000 fa5c 	bl	8004cf0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2150      	movs	r1, #80	; 0x50
 800483e:	4618      	mov	r0, r3
 8004840:	f000 fab3 	bl	8004daa <TIM_ITRx_SetConfig>
      break;
 8004844:	e02c      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004852:	461a      	mov	r2, r3
 8004854:	f000 fa7a 	bl	8004d4c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2160      	movs	r1, #96	; 0x60
 800485e:	4618      	mov	r0, r3
 8004860:	f000 faa3 	bl	8004daa <TIM_ITRx_SetConfig>
      break;
 8004864:	e01c      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004872:	461a      	mov	r2, r3
 8004874:	f000 fa3c 	bl	8004cf0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2140      	movs	r1, #64	; 0x40
 800487e:	4618      	mov	r0, r3
 8004880:	f000 fa93 	bl	8004daa <TIM_ITRx_SetConfig>
      break;
 8004884:	e00c      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4619      	mov	r1, r3
 8004890:	4610      	mov	r0, r2
 8004892:	f000 fa8a 	bl	8004daa <TIM_ITRx_SetConfig>
      break;
 8004896:	e003      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	73fb      	strb	r3, [r7, #15]
      break;
 800489c:	e000      	b.n	80048a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800489e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80048b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3710      	adds	r7, #16
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}

080048ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b083      	sub	sp, #12
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048c2:	bf00      	nop
 80048c4:	370c      	adds	r7, #12
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bc80      	pop	{r7}
 80048ca:	4770      	bx	lr

080048cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	bc80      	pop	{r7}
 80048dc:	4770      	bx	lr

080048de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048de:	b480      	push	{r7}
 80048e0:	b083      	sub	sp, #12
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048e6:	bf00      	nop
 80048e8:	370c      	adds	r7, #12
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bc80      	pop	{r7}
 80048ee:	4770      	bx	lr

080048f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048f8:	bf00      	nop
 80048fa:	370c      	adds	r7, #12
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bc80      	pop	{r7}
 8004900:	4770      	bx	lr
	...

08004904 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a2f      	ldr	r2, [pc, #188]	; (80049d4 <TIM_Base_SetConfig+0xd0>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d00b      	beq.n	8004934 <TIM_Base_SetConfig+0x30>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004922:	d007      	beq.n	8004934 <TIM_Base_SetConfig+0x30>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a2c      	ldr	r2, [pc, #176]	; (80049d8 <TIM_Base_SetConfig+0xd4>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d003      	beq.n	8004934 <TIM_Base_SetConfig+0x30>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a2b      	ldr	r2, [pc, #172]	; (80049dc <TIM_Base_SetConfig+0xd8>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d108      	bne.n	8004946 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	4313      	orrs	r3, r2
 8004944:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a22      	ldr	r2, [pc, #136]	; (80049d4 <TIM_Base_SetConfig+0xd0>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d00b      	beq.n	8004966 <TIM_Base_SetConfig+0x62>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004954:	d007      	beq.n	8004966 <TIM_Base_SetConfig+0x62>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a1f      	ldr	r2, [pc, #124]	; (80049d8 <TIM_Base_SetConfig+0xd4>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d003      	beq.n	8004966 <TIM_Base_SetConfig+0x62>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a1e      	ldr	r2, [pc, #120]	; (80049dc <TIM_Base_SetConfig+0xd8>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d108      	bne.n	8004978 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800496c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	68db      	ldr	r3, [r3, #12]
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	4313      	orrs	r3, r2
 8004976:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	695b      	ldr	r3, [r3, #20]
 8004982:	4313      	orrs	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	68fa      	ldr	r2, [r7, #12]
 800498a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	689a      	ldr	r2, [r3, #8]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a0d      	ldr	r2, [pc, #52]	; (80049d4 <TIM_Base_SetConfig+0xd0>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d103      	bne.n	80049ac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	691a      	ldr	r2, [r3, #16]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d005      	beq.n	80049ca <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	691b      	ldr	r3, [r3, #16]
 80049c2:	f023 0201 	bic.w	r2, r3, #1
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	611a      	str	r2, [r3, #16]
  }
}
 80049ca:	bf00      	nop
 80049cc:	3714      	adds	r7, #20
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bc80      	pop	{r7}
 80049d2:	4770      	bx	lr
 80049d4:	40012c00 	.word	0x40012c00
 80049d8:	40000400 	.word	0x40000400
 80049dc:	40000800 	.word	0x40000800

080049e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b087      	sub	sp, #28
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	f023 0201 	bic.w	r2, r3, #1
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f023 0303 	bic.w	r3, r3, #3
 8004a16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f023 0302 	bic.w	r3, r3, #2
 8004a28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4a1c      	ldr	r2, [pc, #112]	; (8004aa8 <TIM_OC1_SetConfig+0xc8>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d10c      	bne.n	8004a56 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	f023 0308 	bic.w	r3, r3, #8
 8004a42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	697a      	ldr	r2, [r7, #20]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f023 0304 	bic.w	r3, r3, #4
 8004a54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a13      	ldr	r2, [pc, #76]	; (8004aa8 <TIM_OC1_SetConfig+0xc8>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d111      	bne.n	8004a82 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	695b      	ldr	r3, [r3, #20]
 8004a72:	693a      	ldr	r2, [r7, #16]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	693a      	ldr	r2, [r7, #16]
 8004a86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	685a      	ldr	r2, [r3, #4]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	697a      	ldr	r2, [r7, #20]
 8004a9a:	621a      	str	r2, [r3, #32]
}
 8004a9c:	bf00      	nop
 8004a9e:	371c      	adds	r7, #28
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bc80      	pop	{r7}
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	40012c00 	.word	0x40012c00

08004aac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b087      	sub	sp, #28
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a1b      	ldr	r3, [r3, #32]
 8004aba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6a1b      	ldr	r3, [r3, #32]
 8004ac0:	f023 0210 	bic.w	r2, r3, #16
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	699b      	ldr	r3, [r3, #24]
 8004ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ae2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	021b      	lsls	r3, r3, #8
 8004aea:	68fa      	ldr	r2, [r7, #12]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	f023 0320 	bic.w	r3, r3, #32
 8004af6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	011b      	lsls	r3, r3, #4
 8004afe:	697a      	ldr	r2, [r7, #20]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a1d      	ldr	r2, [pc, #116]	; (8004b7c <TIM_OC2_SetConfig+0xd0>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d10d      	bne.n	8004b28 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	011b      	lsls	r3, r3, #4
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a14      	ldr	r2, [pc, #80]	; (8004b7c <TIM_OC2_SetConfig+0xd0>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d113      	bne.n	8004b58 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	693a      	ldr	r2, [r7, #16]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	68fa      	ldr	r2, [r7, #12]
 8004b62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	685a      	ldr	r2, [r3, #4]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	697a      	ldr	r2, [r7, #20]
 8004b70:	621a      	str	r2, [r3, #32]
}
 8004b72:	bf00      	nop
 8004b74:	371c      	adds	r7, #28
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bc80      	pop	{r7}
 8004b7a:	4770      	bx	lr
 8004b7c:	40012c00 	.word	0x40012c00

08004b80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b087      	sub	sp, #28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
 8004b8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6a1b      	ldr	r3, [r3, #32]
 8004b94:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	69db      	ldr	r3, [r3, #28]
 8004ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f023 0303 	bic.w	r3, r3, #3
 8004bb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	68fa      	ldr	r2, [r7, #12]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004bc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	021b      	lsls	r3, r3, #8
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a1d      	ldr	r2, [pc, #116]	; (8004c50 <TIM_OC3_SetConfig+0xd0>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d10d      	bne.n	8004bfa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004be4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	021b      	lsls	r3, r3, #8
 8004bec:	697a      	ldr	r2, [r7, #20]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a14      	ldr	r2, [pc, #80]	; (8004c50 <TIM_OC3_SetConfig+0xd0>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d113      	bne.n	8004c2a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	695b      	ldr	r3, [r3, #20]
 8004c16:	011b      	lsls	r3, r3, #4
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	011b      	lsls	r3, r3, #4
 8004c24:	693a      	ldr	r2, [r7, #16]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	693a      	ldr	r2, [r7, #16]
 8004c2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685a      	ldr	r2, [r3, #4]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	621a      	str	r2, [r3, #32]
}
 8004c44:	bf00      	nop
 8004c46:	371c      	adds	r7, #28
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bc80      	pop	{r7}
 8004c4c:	4770      	bx	lr
 8004c4e:	bf00      	nop
 8004c50:	40012c00 	.word	0x40012c00

08004c54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b087      	sub	sp, #28
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a1b      	ldr	r3, [r3, #32]
 8004c62:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6a1b      	ldr	r3, [r3, #32]
 8004c68:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	69db      	ldr	r3, [r3, #28]
 8004c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	021b      	lsls	r3, r3, #8
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	031b      	lsls	r3, r3, #12
 8004ca6:	693a      	ldr	r2, [r7, #16]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a0f      	ldr	r2, [pc, #60]	; (8004cec <TIM_OC4_SetConfig+0x98>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d109      	bne.n	8004cc8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004cba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	695b      	ldr	r3, [r3, #20]
 8004cc0:	019b      	lsls	r3, r3, #6
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	697a      	ldr	r2, [r7, #20]
 8004ccc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	621a      	str	r2, [r3, #32]
}
 8004ce2:	bf00      	nop
 8004ce4:	371c      	adds	r7, #28
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bc80      	pop	{r7}
 8004cea:	4770      	bx	lr
 8004cec:	40012c00 	.word	0x40012c00

08004cf0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b087      	sub	sp, #28
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6a1b      	ldr	r3, [r3, #32]
 8004d00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6a1b      	ldr	r3, [r3, #32]
 8004d06:	f023 0201 	bic.w	r2, r3, #1
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	699b      	ldr	r3, [r3, #24]
 8004d12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	011b      	lsls	r3, r3, #4
 8004d20:	693a      	ldr	r2, [r7, #16]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f023 030a 	bic.w	r3, r3, #10
 8004d2c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d2e:	697a      	ldr	r2, [r7, #20]
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	693a      	ldr	r2, [r7, #16]
 8004d3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	621a      	str	r2, [r3, #32]
}
 8004d42:	bf00      	nop
 8004d44:	371c      	adds	r7, #28
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bc80      	pop	{r7}
 8004d4a:	4770      	bx	lr

08004d4c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b087      	sub	sp, #28
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	60b9      	str	r1, [r7, #8]
 8004d56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6a1b      	ldr	r3, [r3, #32]
 8004d5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6a1b      	ldr	r3, [r3, #32]
 8004d62:	f023 0210 	bic.w	r2, r3, #16
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	031b      	lsls	r3, r3, #12
 8004d7c:	693a      	ldr	r2, [r7, #16]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d88:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	011b      	lsls	r3, r3, #4
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	693a      	ldr	r2, [r7, #16]
 8004d98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	621a      	str	r2, [r3, #32]
}
 8004da0:	bf00      	nop
 8004da2:	371c      	adds	r7, #28
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bc80      	pop	{r7}
 8004da8:	4770      	bx	lr

08004daa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004daa:	b480      	push	{r7}
 8004dac:	b085      	sub	sp, #20
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
 8004db2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dc2:	683a      	ldr	r2, [r7, #0]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	f043 0307 	orr.w	r3, r3, #7
 8004dcc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	68fa      	ldr	r2, [r7, #12]
 8004dd2:	609a      	str	r2, [r3, #8]
}
 8004dd4:	bf00      	nop
 8004dd6:	3714      	adds	r7, #20
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bc80      	pop	{r7}
 8004ddc:	4770      	bx	lr

08004dde <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b087      	sub	sp, #28
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	60f8      	str	r0, [r7, #12]
 8004de6:	60b9      	str	r1, [r7, #8]
 8004de8:	607a      	str	r2, [r7, #4]
 8004dea:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004df8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	021a      	lsls	r2, r3, #8
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	431a      	orrs	r2, r3
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	697a      	ldr	r2, [r7, #20]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	609a      	str	r2, [r3, #8]
}
 8004e12:	bf00      	nop
 8004e14:	371c      	adds	r7, #28
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bc80      	pop	{r7}
 8004e1a:	4770      	bx	lr

08004e1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b087      	sub	sp, #28
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	60b9      	str	r1, [r7, #8]
 8004e26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	f003 031f 	and.w	r3, r3, #31
 8004e2e:	2201      	movs	r2, #1
 8004e30:	fa02 f303 	lsl.w	r3, r2, r3
 8004e34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6a1a      	ldr	r2, [r3, #32]
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	43db      	mvns	r3, r3
 8004e3e:	401a      	ands	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6a1a      	ldr	r2, [r3, #32]
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	f003 031f 	and.w	r3, r3, #31
 8004e4e:	6879      	ldr	r1, [r7, #4]
 8004e50:	fa01 f303 	lsl.w	r3, r1, r3
 8004e54:	431a      	orrs	r2, r3
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	621a      	str	r2, [r3, #32]
}
 8004e5a:	bf00      	nop
 8004e5c:	371c      	adds	r7, #28
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bc80      	pop	{r7}
 8004e62:	4770      	bx	lr

08004e64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d101      	bne.n	8004e7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e78:	2302      	movs	r3, #2
 8004e7a:	e046      	b.n	8004f0a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2202      	movs	r2, #2
 8004e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ea2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68fa      	ldr	r2, [r7, #12]
 8004eb4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a16      	ldr	r2, [pc, #88]	; (8004f14 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d00e      	beq.n	8004ede <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ec8:	d009      	beq.n	8004ede <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a12      	ldr	r2, [pc, #72]	; (8004f18 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d004      	beq.n	8004ede <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a10      	ldr	r2, [pc, #64]	; (8004f1c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d10c      	bne.n	8004ef8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ee4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	68ba      	ldr	r2, [r7, #8]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	68ba      	ldr	r2, [r7, #8]
 8004ef6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3714      	adds	r7, #20
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bc80      	pop	{r7}
 8004f12:	4770      	bx	lr
 8004f14:	40012c00 	.word	0x40012c00
 8004f18:	40000400 	.word	0x40000400
 8004f1c:	40000800 	.word	0x40000800

08004f20 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f28:	bf00      	nop
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bc80      	pop	{r7}
 8004f30:	4770      	bx	lr

08004f32 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f3a:	bf00      	nop
 8004f3c:	370c      	adds	r7, #12
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bc80      	pop	{r7}
 8004f42:	4770      	bx	lr

08004f44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b082      	sub	sp, #8
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d101      	bne.n	8004f56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e042      	b.n	8004fdc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d106      	bne.n	8004f70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f7fc fefe 	bl	8001d6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2224      	movs	r2, #36	; 0x24
 8004f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68da      	ldr	r2, [r3, #12]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f000 fe8b 	bl	8005ca4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	691a      	ldr	r2, [r3, #16]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	695a      	ldr	r2, [r3, #20]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004fac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68da      	ldr	r2, [r3, #12]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fbc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2220      	movs	r2, #32
 8004fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2220      	movs	r2, #32
 8004fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004fda:	2300      	movs	r3, #0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3708      	adds	r7, #8
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b08a      	sub	sp, #40	; 0x28
 8004fe8:	af02      	add	r7, sp, #8
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	603b      	str	r3, [r7, #0]
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	2b20      	cmp	r3, #32
 8005002:	d175      	bne.n	80050f0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d002      	beq.n	8005010 <HAL_UART_Transmit+0x2c>
 800500a:	88fb      	ldrh	r3, [r7, #6]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d101      	bne.n	8005014 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	e06e      	b.n	80050f2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2200      	movs	r2, #0
 8005018:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2221      	movs	r2, #33	; 0x21
 800501e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005022:	f7fd f817 	bl	8002054 <HAL_GetTick>
 8005026:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	88fa      	ldrh	r2, [r7, #6]
 800502c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	88fa      	ldrh	r2, [r7, #6]
 8005032:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800503c:	d108      	bne.n	8005050 <HAL_UART_Transmit+0x6c>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	691b      	ldr	r3, [r3, #16]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d104      	bne.n	8005050 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005046:	2300      	movs	r3, #0
 8005048:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	61bb      	str	r3, [r7, #24]
 800504e:	e003      	b.n	8005058 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005054:	2300      	movs	r3, #0
 8005056:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005058:	e02e      	b.n	80050b8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	9300      	str	r3, [sp, #0]
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	2200      	movs	r2, #0
 8005062:	2180      	movs	r1, #128	; 0x80
 8005064:	68f8      	ldr	r0, [r7, #12]
 8005066:	f000 fbd7 	bl	8005818 <UART_WaitOnFlagUntilTimeout>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d005      	beq.n	800507c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2220      	movs	r2, #32
 8005074:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e03a      	b.n	80050f2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d10b      	bne.n	800509a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	881b      	ldrh	r3, [r3, #0]
 8005086:	461a      	mov	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005090:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	3302      	adds	r3, #2
 8005096:	61bb      	str	r3, [r7, #24]
 8005098:	e007      	b.n	80050aa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	781a      	ldrb	r2, [r3, #0]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	3301      	adds	r3, #1
 80050a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	3b01      	subs	r3, #1
 80050b2:	b29a      	uxth	r2, r3
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80050bc:	b29b      	uxth	r3, r3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d1cb      	bne.n	800505a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	9300      	str	r3, [sp, #0]
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	2200      	movs	r2, #0
 80050ca:	2140      	movs	r1, #64	; 0x40
 80050cc:	68f8      	ldr	r0, [r7, #12]
 80050ce:	f000 fba3 	bl	8005818 <UART_WaitOnFlagUntilTimeout>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d005      	beq.n	80050e4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2220      	movs	r2, #32
 80050dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e006      	b.n	80050f2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2220      	movs	r2, #32
 80050e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80050ec:	2300      	movs	r3, #0
 80050ee:	e000      	b.n	80050f2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80050f0:	2302      	movs	r3, #2
  }
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3720      	adds	r7, #32
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}

080050fa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050fa:	b580      	push	{r7, lr}
 80050fc:	b084      	sub	sp, #16
 80050fe:	af00      	add	r7, sp, #0
 8005100:	60f8      	str	r0, [r7, #12]
 8005102:	60b9      	str	r1, [r7, #8]
 8005104:	4613      	mov	r3, r2
 8005106:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800510e:	b2db      	uxtb	r3, r3
 8005110:	2b20      	cmp	r3, #32
 8005112:	d112      	bne.n	800513a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d002      	beq.n	8005120 <HAL_UART_Receive_IT+0x26>
 800511a:	88fb      	ldrh	r3, [r7, #6]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d101      	bne.n	8005124 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e00b      	b.n	800513c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800512a:	88fb      	ldrh	r3, [r7, #6]
 800512c:	461a      	mov	r2, r3
 800512e:	68b9      	ldr	r1, [r7, #8]
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f000 fbca 	bl	80058ca <UART_Start_Receive_IT>
 8005136:	4603      	mov	r3, r0
 8005138:	e000      	b.n	800513c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800513a:	2302      	movs	r3, #2
  }
}
 800513c:	4618      	mov	r0, r3
 800513e:	3710      	adds	r7, #16
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b09a      	sub	sp, #104	; 0x68
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	330c      	adds	r3, #12
 8005152:	64bb      	str	r3, [r7, #72]	; 0x48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005154:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005156:	e853 3f00 	ldrex	r3, [r3]
 800515a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800515c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800515e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005162:	667b      	str	r3, [r7, #100]	; 0x64
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	330c      	adds	r3, #12
 800516a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800516c:	657a      	str	r2, [r7, #84]	; 0x54
 800516e:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005170:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005172:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005174:	e841 2300 	strex	r3, r2, [r1]
 8005178:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800517a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800517c:	2b00      	cmp	r3, #0
 800517e:	d1e5      	bne.n	800514c <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	3314      	adds	r3, #20
 8005186:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005188:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800518a:	e853 3f00 	ldrex	r3, [r3]
 800518e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005192:	f023 0301 	bic.w	r3, r3, #1
 8005196:	663b      	str	r3, [r7, #96]	; 0x60
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	3314      	adds	r3, #20
 800519e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80051a0:	643a      	str	r2, [r7, #64]	; 0x40
 80051a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80051a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80051a8:	e841 2300 	strex	r3, r2, [r1]
 80051ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80051ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d1e5      	bne.n	8005180 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d119      	bne.n	80051f0 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	330c      	adds	r3, #12
 80051c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c4:	6a3b      	ldr	r3, [r7, #32]
 80051c6:	e853 3f00 	ldrex	r3, [r3]
 80051ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	f023 0310 	bic.w	r3, r3, #16
 80051d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	330c      	adds	r3, #12
 80051da:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80051dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80051e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051e4:	e841 2300 	strex	r3, r2, [r1]
 80051e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80051ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d1e5      	bne.n	80051bc <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	695b      	ldr	r3, [r3, #20]
 80051f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d03f      	beq.n	800527e <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	3314      	adds	r3, #20
 8005204:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	e853 3f00 	ldrex	r3, [r3]
 800520c:	60bb      	str	r3, [r7, #8]
   return(result);
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005214:	65bb      	str	r3, [r7, #88]	; 0x58
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	3314      	adds	r3, #20
 800521c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800521e:	61ba      	str	r2, [r7, #24]
 8005220:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005222:	6979      	ldr	r1, [r7, #20]
 8005224:	69ba      	ldr	r2, [r7, #24]
 8005226:	e841 2300 	strex	r3, r2, [r1]
 800522a:	613b      	str	r3, [r7, #16]
   return(result);
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d1e5      	bne.n	80051fe <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005236:	2b00      	cmp	r3, #0
 8005238:	d013      	beq.n	8005262 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800523e:	4a19      	ldr	r2, [pc, #100]	; (80052a4 <HAL_UART_AbortReceive_IT+0x160>)
 8005240:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005246:	4618      	mov	r0, r3
 8005248:	f7fd fcd4 	bl	8002bf4 <HAL_DMA_Abort_IT>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d022      	beq.n	8005298 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800525c:	4610      	mov	r0, r2
 800525e:	4798      	blx	r3
 8005260:	e01a      	b.n	8005298 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2220      	movs	r2, #32
 800526c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 faba 	bl	80057f0 <HAL_UART_AbortReceiveCpltCallback>
 800527c:	e00c      	b.n	8005298 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2220      	movs	r2, #32
 8005288:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 faac 	bl	80057f0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3768      	adds	r7, #104	; 0x68
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	08005a29 	.word	0x08005a29

080052a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b0ba      	sub	sp, #232	; 0xe8
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80052ce:	2300      	movs	r3, #0
 80052d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80052d4:	2300      	movs	r3, #0
 80052d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80052da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052de:	f003 030f 	and.w	r3, r3, #15
 80052e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80052e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10f      	bne.n	800530e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052f2:	f003 0320 	and.w	r3, r3, #32
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d009      	beq.n	800530e <HAL_UART_IRQHandler+0x66>
 80052fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052fe:	f003 0320 	and.w	r3, r3, #32
 8005302:	2b00      	cmp	r3, #0
 8005304:	d003      	beq.n	800530e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 fc0d 	bl	8005b26 <UART_Receive_IT>
      return;
 800530c:	e25b      	b.n	80057c6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800530e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005312:	2b00      	cmp	r3, #0
 8005314:	f000 80de 	beq.w	80054d4 <HAL_UART_IRQHandler+0x22c>
 8005318:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800531c:	f003 0301 	and.w	r3, r3, #1
 8005320:	2b00      	cmp	r3, #0
 8005322:	d106      	bne.n	8005332 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005324:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005328:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800532c:	2b00      	cmp	r3, #0
 800532e:	f000 80d1 	beq.w	80054d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005336:	f003 0301 	and.w	r3, r3, #1
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00b      	beq.n	8005356 <HAL_UART_IRQHandler+0xae>
 800533e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005346:	2b00      	cmp	r3, #0
 8005348:	d005      	beq.n	8005356 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800534e:	f043 0201 	orr.w	r2, r3, #1
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800535a:	f003 0304 	and.w	r3, r3, #4
 800535e:	2b00      	cmp	r3, #0
 8005360:	d00b      	beq.n	800537a <HAL_UART_IRQHandler+0xd2>
 8005362:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	2b00      	cmp	r3, #0
 800536c:	d005      	beq.n	800537a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005372:	f043 0202 	orr.w	r2, r3, #2
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800537a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800537e:	f003 0302 	and.w	r3, r3, #2
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00b      	beq.n	800539e <HAL_UART_IRQHandler+0xf6>
 8005386:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800538a:	f003 0301 	and.w	r3, r3, #1
 800538e:	2b00      	cmp	r3, #0
 8005390:	d005      	beq.n	800539e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005396:	f043 0204 	orr.w	r2, r3, #4
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800539e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053a2:	f003 0308 	and.w	r3, r3, #8
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d011      	beq.n	80053ce <HAL_UART_IRQHandler+0x126>
 80053aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053ae:	f003 0320 	and.w	r3, r3, #32
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d105      	bne.n	80053c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80053b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053ba:	f003 0301 	and.w	r3, r3, #1
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d005      	beq.n	80053ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053c6:	f043 0208 	orr.w	r2, r3, #8
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	f000 81f2 	beq.w	80057bc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053dc:	f003 0320 	and.w	r3, r3, #32
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d008      	beq.n	80053f6 <HAL_UART_IRQHandler+0x14e>
 80053e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053e8:	f003 0320 	and.w	r3, r3, #32
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d002      	beq.n	80053f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 fb98 	bl	8005b26 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	695b      	ldr	r3, [r3, #20]
 80053fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005400:	2b00      	cmp	r3, #0
 8005402:	bf14      	ite	ne
 8005404:	2301      	movne	r3, #1
 8005406:	2300      	moveq	r3, #0
 8005408:	b2db      	uxtb	r3, r3
 800540a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005412:	f003 0308 	and.w	r3, r3, #8
 8005416:	2b00      	cmp	r3, #0
 8005418:	d103      	bne.n	8005422 <HAL_UART_IRQHandler+0x17a>
 800541a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800541e:	2b00      	cmp	r3, #0
 8005420:	d04f      	beq.n	80054c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 fa8a 	bl	800593c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	695b      	ldr	r3, [r3, #20]
 800542e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005432:	2b00      	cmp	r3, #0
 8005434:	d041      	beq.n	80054ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	3314      	adds	r3, #20
 800543c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005440:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005444:	e853 3f00 	ldrex	r3, [r3]
 8005448:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800544c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005450:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005454:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	3314      	adds	r3, #20
 800545e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005462:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005466:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800546a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800546e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005472:	e841 2300 	strex	r3, r2, [r1]
 8005476:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800547a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d1d9      	bne.n	8005436 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005486:	2b00      	cmp	r3, #0
 8005488:	d013      	beq.n	80054b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800548e:	4a7e      	ldr	r2, [pc, #504]	; (8005688 <HAL_UART_IRQHandler+0x3e0>)
 8005490:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005496:	4618      	mov	r0, r3
 8005498:	f7fd fbac 	bl	8002bf4 <HAL_DMA_Abort_IT>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d016      	beq.n	80054d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80054ac:	4610      	mov	r0, r2
 80054ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b0:	e00e      	b.n	80054d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f993 	bl	80057de <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b8:	e00a      	b.n	80054d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 f98f 	bl	80057de <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054c0:	e006      	b.n	80054d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 f98b 	bl	80057de <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80054ce:	e175      	b.n	80057bc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054d0:	bf00      	nop
    return;
 80054d2:	e173      	b.n	80057bc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d8:	2b01      	cmp	r3, #1
 80054da:	f040 814f 	bne.w	800577c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80054de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054e2:	f003 0310 	and.w	r3, r3, #16
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 8148 	beq.w	800577c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80054ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054f0:	f003 0310 	and.w	r3, r3, #16
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 8141 	beq.w	800577c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054fa:	2300      	movs	r3, #0
 80054fc:	60bb      	str	r3, [r7, #8]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	60bb      	str	r3, [r7, #8]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	60bb      	str	r3, [r7, #8]
 800550e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800551a:	2b00      	cmp	r3, #0
 800551c:	f000 80b6 	beq.w	800568c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800552c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005530:	2b00      	cmp	r3, #0
 8005532:	f000 8145 	beq.w	80057c0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800553a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800553e:	429a      	cmp	r2, r3
 8005540:	f080 813e 	bcs.w	80057c0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800554a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	2b20      	cmp	r3, #32
 8005554:	f000 8088 	beq.w	8005668 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	330c      	adds	r3, #12
 800555e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005562:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005566:	e853 3f00 	ldrex	r3, [r3]
 800556a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800556e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005572:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005576:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	330c      	adds	r3, #12
 8005580:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005584:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005588:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800558c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005590:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005594:	e841 2300 	strex	r3, r2, [r1]
 8005598:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800559c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d1d9      	bne.n	8005558 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	3314      	adds	r3, #20
 80055aa:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055ae:	e853 3f00 	ldrex	r3, [r3]
 80055b2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80055b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80055b6:	f023 0301 	bic.w	r3, r3, #1
 80055ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	3314      	adds	r3, #20
 80055c4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80055c8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80055cc:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ce:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80055d0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80055d4:	e841 2300 	strex	r3, r2, [r1]
 80055d8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80055da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1e1      	bne.n	80055a4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	3314      	adds	r3, #20
 80055e6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80055ea:	e853 3f00 	ldrex	r3, [r3]
 80055ee:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80055f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80055f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055f6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	3314      	adds	r3, #20
 8005600:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005604:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005606:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005608:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800560a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800560c:	e841 2300 	strex	r3, r2, [r1]
 8005610:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005612:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1e3      	bne.n	80055e0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2220      	movs	r2, #32
 800561c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	330c      	adds	r3, #12
 800562c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005630:	e853 3f00 	ldrex	r3, [r3]
 8005634:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005636:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005638:	f023 0310 	bic.w	r3, r3, #16
 800563c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	330c      	adds	r3, #12
 8005646:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800564a:	65ba      	str	r2, [r7, #88]	; 0x58
 800564c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005650:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005652:	e841 2300 	strex	r3, r2, [r1]
 8005656:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005658:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1e3      	bne.n	8005626 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005662:	4618      	mov	r0, r3
 8005664:	f7fd fa8a 	bl	8002b7c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2202      	movs	r2, #2
 800566c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005676:	b29b      	uxth	r3, r3
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	b29b      	uxth	r3, r3
 800567c:	4619      	mov	r1, r3
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 f8bf 	bl	8005802 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005684:	e09c      	b.n	80057c0 <HAL_UART_IRQHandler+0x518>
 8005686:	bf00      	nop
 8005688:	08005a01 	.word	0x08005a01
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005694:	b29b      	uxth	r3, r3
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	f000 808e 	beq.w	80057c4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80056a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f000 8089 	beq.w	80057c4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	330c      	adds	r3, #12
 80056b8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056bc:	e853 3f00 	ldrex	r3, [r3]
 80056c0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80056c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80056c8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	330c      	adds	r3, #12
 80056d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80056d6:	647a      	str	r2, [r7, #68]	; 0x44
 80056d8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80056dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80056de:	e841 2300 	strex	r3, r2, [r1]
 80056e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80056e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d1e3      	bne.n	80056b2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	3314      	adds	r3, #20
 80056f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f4:	e853 3f00 	ldrex	r3, [r3]
 80056f8:	623b      	str	r3, [r7, #32]
   return(result);
 80056fa:	6a3b      	ldr	r3, [r7, #32]
 80056fc:	f023 0301 	bic.w	r3, r3, #1
 8005700:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	3314      	adds	r3, #20
 800570a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800570e:	633a      	str	r2, [r7, #48]	; 0x30
 8005710:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005712:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005714:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005716:	e841 2300 	strex	r3, r2, [r1]
 800571a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800571c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1e3      	bne.n	80056ea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2220      	movs	r2, #32
 8005726:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	330c      	adds	r3, #12
 8005736:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	e853 3f00 	ldrex	r3, [r3]
 800573e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f023 0310 	bic.w	r3, r3, #16
 8005746:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	330c      	adds	r3, #12
 8005750:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005754:	61fa      	str	r2, [r7, #28]
 8005756:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005758:	69b9      	ldr	r1, [r7, #24]
 800575a:	69fa      	ldr	r2, [r7, #28]
 800575c:	e841 2300 	strex	r3, r2, [r1]
 8005760:	617b      	str	r3, [r7, #20]
   return(result);
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1e3      	bne.n	8005730 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2202      	movs	r2, #2
 800576c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800576e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005772:	4619      	mov	r1, r3
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f000 f844 	bl	8005802 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800577a:	e023      	b.n	80057c4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800577c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005780:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005784:	2b00      	cmp	r3, #0
 8005786:	d009      	beq.n	800579c <HAL_UART_IRQHandler+0x4f4>
 8005788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800578c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005790:	2b00      	cmp	r3, #0
 8005792:	d003      	beq.n	800579c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f000 f95f 	bl	8005a58 <UART_Transmit_IT>
    return;
 800579a:	e014      	b.n	80057c6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800579c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00e      	beq.n	80057c6 <HAL_UART_IRQHandler+0x51e>
 80057a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d008      	beq.n	80057c6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 f99e 	bl	8005af6 <UART_EndTransmit_IT>
    return;
 80057ba:	e004      	b.n	80057c6 <HAL_UART_IRQHandler+0x51e>
    return;
 80057bc:	bf00      	nop
 80057be:	e002      	b.n	80057c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80057c0:	bf00      	nop
 80057c2:	e000      	b.n	80057c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80057c4:	bf00      	nop
  }
}
 80057c6:	37e8      	adds	r7, #232	; 0xe8
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}

080057cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80057d4:	bf00      	nop
 80057d6:	370c      	adds	r7, #12
 80057d8:	46bd      	mov	sp, r7
 80057da:	bc80      	pop	{r7}
 80057dc:	4770      	bx	lr

080057de <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057de:	b480      	push	{r7}
 80057e0:	b083      	sub	sp, #12
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80057e6:	bf00      	nop
 80057e8:	370c      	adds	r7, #12
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bc80      	pop	{r7}
 80057ee:	4770      	bx	lr

080057f0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80057f8:	bf00      	nop
 80057fa:	370c      	adds	r7, #12
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bc80      	pop	{r7}
 8005800:	4770      	bx	lr

08005802 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005802:	b480      	push	{r7}
 8005804:	b083      	sub	sp, #12
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
 800580a:	460b      	mov	r3, r1
 800580c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800580e:	bf00      	nop
 8005810:	370c      	adds	r7, #12
 8005812:	46bd      	mov	sp, r7
 8005814:	bc80      	pop	{r7}
 8005816:	4770      	bx	lr

08005818 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b086      	sub	sp, #24
 800581c:	af00      	add	r7, sp, #0
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	603b      	str	r3, [r7, #0]
 8005824:	4613      	mov	r3, r2
 8005826:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005828:	e03b      	b.n	80058a2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800582a:	6a3b      	ldr	r3, [r7, #32]
 800582c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005830:	d037      	beq.n	80058a2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005832:	f7fc fc0f 	bl	8002054 <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	6a3a      	ldr	r2, [r7, #32]
 800583e:	429a      	cmp	r2, r3
 8005840:	d302      	bcc.n	8005848 <UART_WaitOnFlagUntilTimeout+0x30>
 8005842:	6a3b      	ldr	r3, [r7, #32]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d101      	bne.n	800584c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005848:	2303      	movs	r3, #3
 800584a:	e03a      	b.n	80058c2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	f003 0304 	and.w	r3, r3, #4
 8005856:	2b00      	cmp	r3, #0
 8005858:	d023      	beq.n	80058a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	2b80      	cmp	r3, #128	; 0x80
 800585e:	d020      	beq.n	80058a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	2b40      	cmp	r3, #64	; 0x40
 8005864:	d01d      	beq.n	80058a2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0308 	and.w	r3, r3, #8
 8005870:	2b08      	cmp	r3, #8
 8005872:	d116      	bne.n	80058a2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005874:	2300      	movs	r3, #0
 8005876:	617b      	str	r3, [r7, #20]
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	617b      	str	r3, [r7, #20]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	617b      	str	r3, [r7, #20]
 8005888:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f000 f856 	bl	800593c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2208      	movs	r2, #8
 8005894:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2200      	movs	r2, #0
 800589a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e00f      	b.n	80058c2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	4013      	ands	r3, r2
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	bf0c      	ite	eq
 80058b2:	2301      	moveq	r3, #1
 80058b4:	2300      	movne	r3, #0
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	461a      	mov	r2, r3
 80058ba:	79fb      	ldrb	r3, [r7, #7]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d0b4      	beq.n	800582a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3718      	adds	r7, #24
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}

080058ca <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058ca:	b480      	push	{r7}
 80058cc:	b085      	sub	sp, #20
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	60f8      	str	r0, [r7, #12]
 80058d2:	60b9      	str	r1, [r7, #8]
 80058d4:	4613      	mov	r3, r2
 80058d6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	68ba      	ldr	r2, [r7, #8]
 80058dc:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	88fa      	ldrh	r2, [r7, #6]
 80058e2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	88fa      	ldrh	r2, [r7, #6]
 80058e8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2222      	movs	r2, #34	; 0x22
 80058f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	691b      	ldr	r3, [r3, #16]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d007      	beq.n	8005910 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68da      	ldr	r2, [r3, #12]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800590e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	695a      	ldr	r2, [r3, #20]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f042 0201 	orr.w	r2, r2, #1
 800591e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68da      	ldr	r2, [r3, #12]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f042 0220 	orr.w	r2, r2, #32
 800592e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	bc80      	pop	{r7}
 800593a:	4770      	bx	lr

0800593c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800593c:	b480      	push	{r7}
 800593e:	b095      	sub	sp, #84	; 0x54
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	330c      	adds	r3, #12
 800594a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800594e:	e853 3f00 	ldrex	r3, [r3]
 8005952:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005956:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800595a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	330c      	adds	r3, #12
 8005962:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005964:	643a      	str	r2, [r7, #64]	; 0x40
 8005966:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005968:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800596a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800596c:	e841 2300 	strex	r3, r2, [r1]
 8005970:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1e5      	bne.n	8005944 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	3314      	adds	r3, #20
 800597e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005980:	6a3b      	ldr	r3, [r7, #32]
 8005982:	e853 3f00 	ldrex	r3, [r3]
 8005986:	61fb      	str	r3, [r7, #28]
   return(result);
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	f023 0301 	bic.w	r3, r3, #1
 800598e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	3314      	adds	r3, #20
 8005996:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005998:	62fa      	str	r2, [r7, #44]	; 0x2c
 800599a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800599e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059a0:	e841 2300 	strex	r3, r2, [r1]
 80059a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1e5      	bne.n	8005978 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d119      	bne.n	80059e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	330c      	adds	r3, #12
 80059ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	e853 3f00 	ldrex	r3, [r3]
 80059c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	f023 0310 	bic.w	r3, r3, #16
 80059ca:	647b      	str	r3, [r7, #68]	; 0x44
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	330c      	adds	r3, #12
 80059d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059d4:	61ba      	str	r2, [r7, #24]
 80059d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d8:	6979      	ldr	r1, [r7, #20]
 80059da:	69ba      	ldr	r2, [r7, #24]
 80059dc:	e841 2300 	strex	r3, r2, [r1]
 80059e0:	613b      	str	r3, [r7, #16]
   return(result);
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1e5      	bne.n	80059b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2220      	movs	r2, #32
 80059ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80059f6:	bf00      	nop
 80059f8:	3754      	adds	r7, #84	; 0x54
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bc80      	pop	{r7}
 80059fe:	4770      	bx	lr

08005a00 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a1a:	68f8      	ldr	r0, [r7, #12]
 8005a1c:	f7ff fedf 	bl	80057de <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a20:	bf00      	nop
 8005a22:	3710      	adds	r7, #16
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a34:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2220      	movs	r2, #32
 8005a40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2200      	movs	r2, #0
 8005a48:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f7ff fed0 	bl	80057f0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a50:	bf00      	nop
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b085      	sub	sp, #20
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	2b21      	cmp	r3, #33	; 0x21
 8005a6a:	d13e      	bne.n	8005aea <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a74:	d114      	bne.n	8005aa0 <UART_Transmit_IT+0x48>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d110      	bne.n	8005aa0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	881b      	ldrh	r3, [r3, #0]
 8005a88:	461a      	mov	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a92:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a1b      	ldr	r3, [r3, #32]
 8005a98:	1c9a      	adds	r2, r3, #2
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	621a      	str	r2, [r3, #32]
 8005a9e:	e008      	b.n	8005ab2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a1b      	ldr	r3, [r3, #32]
 8005aa4:	1c59      	adds	r1, r3, #1
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	6211      	str	r1, [r2, #32]
 8005aaa:	781a      	ldrb	r2, [r3, #0]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	3b01      	subs	r3, #1
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	4619      	mov	r1, r3
 8005ac0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d10f      	bne.n	8005ae6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68da      	ldr	r2, [r3, #12]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ad4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	68da      	ldr	r2, [r3, #12]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ae4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	e000      	b.n	8005aec <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005aea:	2302      	movs	r3, #2
  }
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3714      	adds	r7, #20
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bc80      	pop	{r7}
 8005af4:	4770      	bx	lr

08005af6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005af6:	b580      	push	{r7, lr}
 8005af8:	b082      	sub	sp, #8
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68da      	ldr	r2, [r3, #12]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b0c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2220      	movs	r2, #32
 8005b12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f7ff fe58 	bl	80057cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3708      	adds	r7, #8
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}

08005b26 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b26:	b580      	push	{r7, lr}
 8005b28:	b08c      	sub	sp, #48	; 0x30
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	2b22      	cmp	r3, #34	; 0x22
 8005b38:	f040 80ae 	bne.w	8005c98 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b44:	d117      	bne.n	8005b76 <UART_Receive_IT+0x50>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d113      	bne.n	8005b76 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b56:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b64:	b29a      	uxth	r2, r3
 8005b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b68:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b6e:	1c9a      	adds	r2, r3, #2
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	629a      	str	r2, [r3, #40]	; 0x28
 8005b74:	e026      	b.n	8005bc4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b88:	d007      	beq.n	8005b9a <UART_Receive_IT+0x74>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10a      	bne.n	8005ba8 <UART_Receive_IT+0x82>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d106      	bne.n	8005ba8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	b2da      	uxtb	r2, r3
 8005ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ba4:	701a      	strb	r2, [r3, #0]
 8005ba6:	e008      	b.n	8005bba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bb4:	b2da      	uxtb	r2, r3
 8005bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bb8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bbe:	1c5a      	adds	r2, r3, #1
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d15d      	bne.n	8005c94 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	68da      	ldr	r2, [r3, #12]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f022 0220 	bic.w	r2, r2, #32
 8005be6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68da      	ldr	r2, [r3, #12]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005bf6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	695a      	ldr	r2, [r3, #20]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f022 0201 	bic.w	r2, r2, #1
 8005c06:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2220      	movs	r2, #32
 8005c0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d135      	bne.n	8005c8a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	330c      	adds	r3, #12
 8005c2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	e853 3f00 	ldrex	r3, [r3]
 8005c32:	613b      	str	r3, [r7, #16]
   return(result);
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	f023 0310 	bic.w	r3, r3, #16
 8005c3a:	627b      	str	r3, [r7, #36]	; 0x24
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	330c      	adds	r3, #12
 8005c42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c44:	623a      	str	r2, [r7, #32]
 8005c46:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c48:	69f9      	ldr	r1, [r7, #28]
 8005c4a:	6a3a      	ldr	r2, [r7, #32]
 8005c4c:	e841 2300 	strex	r3, r2, [r1]
 8005c50:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1e5      	bne.n	8005c24 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f003 0310 	and.w	r3, r3, #16
 8005c62:	2b10      	cmp	r3, #16
 8005c64:	d10a      	bne.n	8005c7c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c66:	2300      	movs	r3, #0
 8005c68:	60fb      	str	r3, [r7, #12]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	60fb      	str	r3, [r7, #12]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	60fb      	str	r3, [r7, #12]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c80:	4619      	mov	r1, r3
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f7ff fdbd 	bl	8005802 <HAL_UARTEx_RxEventCallback>
 8005c88:	e002      	b.n	8005c90 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f7fb fa32 	bl	80010f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c90:	2300      	movs	r3, #0
 8005c92:	e002      	b.n	8005c9a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005c94:	2300      	movs	r3, #0
 8005c96:	e000      	b.n	8005c9a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005c98:	2302      	movs	r3, #2
  }
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3730      	adds	r7, #48	; 0x30
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
	...

08005ca4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	68da      	ldr	r2, [r3, #12]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	430a      	orrs	r2, r1
 8005cc0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	689a      	ldr	r2, [r3, #8]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	431a      	orrs	r2, r3
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005cde:	f023 030c 	bic.w	r3, r3, #12
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	6812      	ldr	r2, [r2, #0]
 8005ce6:	68b9      	ldr	r1, [r7, #8]
 8005ce8:	430b      	orrs	r3, r1
 8005cea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	695b      	ldr	r3, [r3, #20]
 8005cf2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	699a      	ldr	r2, [r3, #24]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	430a      	orrs	r2, r1
 8005d00:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a2c      	ldr	r2, [pc, #176]	; (8005db8 <UART_SetConfig+0x114>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d103      	bne.n	8005d14 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005d0c:	f7fe f8b0 	bl	8003e70 <HAL_RCC_GetPCLK2Freq>
 8005d10:	60f8      	str	r0, [r7, #12]
 8005d12:	e002      	b.n	8005d1a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005d14:	f7fe f898 	bl	8003e48 <HAL_RCC_GetPCLK1Freq>
 8005d18:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	4413      	add	r3, r2
 8005d22:	009a      	lsls	r2, r3, #2
 8005d24:	441a      	add	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d30:	4a22      	ldr	r2, [pc, #136]	; (8005dbc <UART_SetConfig+0x118>)
 8005d32:	fba2 2303 	umull	r2, r3, r2, r3
 8005d36:	095b      	lsrs	r3, r3, #5
 8005d38:	0119      	lsls	r1, r3, #4
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	4613      	mov	r3, r2
 8005d3e:	009b      	lsls	r3, r3, #2
 8005d40:	4413      	add	r3, r2
 8005d42:	009a      	lsls	r2, r3, #2
 8005d44:	441a      	add	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d50:	4b1a      	ldr	r3, [pc, #104]	; (8005dbc <UART_SetConfig+0x118>)
 8005d52:	fba3 0302 	umull	r0, r3, r3, r2
 8005d56:	095b      	lsrs	r3, r3, #5
 8005d58:	2064      	movs	r0, #100	; 0x64
 8005d5a:	fb00 f303 	mul.w	r3, r0, r3
 8005d5e:	1ad3      	subs	r3, r2, r3
 8005d60:	011b      	lsls	r3, r3, #4
 8005d62:	3332      	adds	r3, #50	; 0x32
 8005d64:	4a15      	ldr	r2, [pc, #84]	; (8005dbc <UART_SetConfig+0x118>)
 8005d66:	fba2 2303 	umull	r2, r3, r2, r3
 8005d6a:	095b      	lsrs	r3, r3, #5
 8005d6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d70:	4419      	add	r1, r3
 8005d72:	68fa      	ldr	r2, [r7, #12]
 8005d74:	4613      	mov	r3, r2
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	4413      	add	r3, r2
 8005d7a:	009a      	lsls	r2, r3, #2
 8005d7c:	441a      	add	r2, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	009b      	lsls	r3, r3, #2
 8005d84:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d88:	4b0c      	ldr	r3, [pc, #48]	; (8005dbc <UART_SetConfig+0x118>)
 8005d8a:	fba3 0302 	umull	r0, r3, r3, r2
 8005d8e:	095b      	lsrs	r3, r3, #5
 8005d90:	2064      	movs	r0, #100	; 0x64
 8005d92:	fb00 f303 	mul.w	r3, r0, r3
 8005d96:	1ad3      	subs	r3, r2, r3
 8005d98:	011b      	lsls	r3, r3, #4
 8005d9a:	3332      	adds	r3, #50	; 0x32
 8005d9c:	4a07      	ldr	r2, [pc, #28]	; (8005dbc <UART_SetConfig+0x118>)
 8005d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005da2:	095b      	lsrs	r3, r3, #5
 8005da4:	f003 020f 	and.w	r2, r3, #15
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	440a      	add	r2, r1
 8005dae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005db0:	bf00      	nop
 8005db2:	3710      	adds	r7, #16
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	40013800 	.word	0x40013800
 8005dbc:	51eb851f 	.word	0x51eb851f

08005dc0 <memset>:
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	4402      	add	r2, r0
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d100      	bne.n	8005dca <memset+0xa>
 8005dc8:	4770      	bx	lr
 8005dca:	f803 1b01 	strb.w	r1, [r3], #1
 8005dce:	e7f9      	b.n	8005dc4 <memset+0x4>

08005dd0 <__libc_init_array>:
 8005dd0:	b570      	push	{r4, r5, r6, lr}
 8005dd2:	2600      	movs	r6, #0
 8005dd4:	4d0c      	ldr	r5, [pc, #48]	; (8005e08 <__libc_init_array+0x38>)
 8005dd6:	4c0d      	ldr	r4, [pc, #52]	; (8005e0c <__libc_init_array+0x3c>)
 8005dd8:	1b64      	subs	r4, r4, r5
 8005dda:	10a4      	asrs	r4, r4, #2
 8005ddc:	42a6      	cmp	r6, r4
 8005dde:	d109      	bne.n	8005df4 <__libc_init_array+0x24>
 8005de0:	f000 f81a 	bl	8005e18 <_init>
 8005de4:	2600      	movs	r6, #0
 8005de6:	4d0a      	ldr	r5, [pc, #40]	; (8005e10 <__libc_init_array+0x40>)
 8005de8:	4c0a      	ldr	r4, [pc, #40]	; (8005e14 <__libc_init_array+0x44>)
 8005dea:	1b64      	subs	r4, r4, r5
 8005dec:	10a4      	asrs	r4, r4, #2
 8005dee:	42a6      	cmp	r6, r4
 8005df0:	d105      	bne.n	8005dfe <__libc_init_array+0x2e>
 8005df2:	bd70      	pop	{r4, r5, r6, pc}
 8005df4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005df8:	4798      	blx	r3
 8005dfa:	3601      	adds	r6, #1
 8005dfc:	e7ee      	b.n	8005ddc <__libc_init_array+0xc>
 8005dfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e02:	4798      	blx	r3
 8005e04:	3601      	adds	r6, #1
 8005e06:	e7f2      	b.n	8005dee <__libc_init_array+0x1e>
 8005e08:	08005e5c 	.word	0x08005e5c
 8005e0c:	08005e5c 	.word	0x08005e5c
 8005e10:	08005e5c 	.word	0x08005e5c
 8005e14:	08005e60 	.word	0x08005e60

08005e18 <_init>:
 8005e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e1a:	bf00      	nop
 8005e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e1e:	bc08      	pop	{r3}
 8005e20:	469e      	mov	lr, r3
 8005e22:	4770      	bx	lr

08005e24 <_fini>:
 8005e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e26:	bf00      	nop
 8005e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e2a:	bc08      	pop	{r3}
 8005e2c:	469e      	mov	lr, r3
 8005e2e:	4770      	bx	lr
