<doc:document xmlns:doc="http://www.elsevier.com/xml/document/schema" xmlns:dp="http://www.elsevier.com/xml/common/doc-properties/schema" xmlns:cps="http://www.elsevier.com/xml/common/consyn-properties/schema" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:dct="http://purl.org/dc/terms/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:oa="http://vtw.elsevier.com/data/ns/properties/OpenAccess-1/" xmlns:bam="http://vtw.elsevier.com/data/voc/ns/bam-vtw-1/" xmlns:cp="http://vtw.elsevier.com/data/ns/properties/Copyright-1/" xmlns:cja="http://www.elsevier.com/xml/cja/schema" xmlns:ja="http://www.elsevier.com/xml/ja/schema" xmlns:bk="http://www.elsevier.com/xml/bk/schema" xmlns:ce="http://www.elsevier.com/xml/common/schema" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:cals="http://www.elsevier.com/xml/common/cals/schema" xmlns:tb="http://www.elsevier.com/xml/common/table/schema" xmlns:sa="http://www.elsevier.com/xml/common/struct-aff/schema" xmlns:sb="http://www.elsevier.com/xml/common/struct-bib/schema" xmlns:xlink="http://www.w3.org/1999/xlink"><rdf:RDF><rdf:Description rdf:about="http://dx.doi.org/10.1016/j.nima.2023.168018"><dct:format>application/xml</dct:format><dct:title>Developments of stitched monolithic pixel sensors towards the ALICE ITS3</dct:title><dct:creator>G. Aglieri Rinella</dct:creator><dct:creator>ALICE Collaboration</dct:creator><dct:subject><rdf:Bag><rdf:li>Monolithic active pixel sensors (MAPS)</rdf:li><rdf:li>Pixel detectors</rdf:li><rdf:li>Stitching</rdf:li><rdf:li>CMOS</rdf:li><rdf:li>Tracking</rdf:li><rdf:li>Low radiation length</rdf:li><rdf:li>Bent sensors</rdf:li></rdf:Bag></dct:subject><dct:description>Nuclear Inst. and Methods in Physics Research, A 1049 (2023). doi:10.1016/j.nima.2023.168018</dct:description><prism:aggregationType>journal</prism:aggregationType><prism:publicationName>Nuclear Inst. and Methods in Physics Research, A</prism:publicationName><prism:copyright>&#169; 2023 Published by Elsevier B.V.</prism:copyright><dct:publisher>Elsevier B.V.</dct:publisher><prism:issn>0168-9002</prism:issn><prism:volume>1049</prism:volume><prism:coverDisplayDate>April 2023</prism:coverDisplayDate><prism:doi>10.1016/j.nima.2023.168018</prism:doi><prism:url>http://dx.doi.org/10.1016/j.nima.2023.168018</prism:url><dct:identifier>doi:10.1016/j.nima.2023.168018</dct:identifier><bam:articleNumber>168018</bam:articleNumber><dp:availableOnlineInformation><bam:availableOnline xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">2023-01-02T00:00:00.000Z</bam:availableOnline><bam:vorAvailableOnline xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">2023-01-17T00:00:00.000Z</bam:vorAvailableOnline></dp:availableOnlineInformation></rdf:Description></rdf:RDF><dp:document-properties><dp:aggregation-type>Journals</dp:aggregation-type><dp:version-number>S250.1</dp:version-number></dp:document-properties><ja:article docsubtype="fla" version="5.6" xml:lang="en"><ja:item-info><ja:jid>NIMA</ja:jid><ja:aid>168018</ja:aid><ce:article-number>168018</ce:article-number><ce:pii>S0168-9002(23)00008-6</ce:pii><ce:doi>10.1016/j.nima.2023.168018</ce:doi><ce:copyright type="unknown" year="2023"/></ja:item-info><ce:floats><ce:figure id="fig1"><ce:label>Fig. 1</ce:label><ce:caption id="d1e22"><ce:simple-para view="all" id="d1e23">CAD rendering of the ITS3 detector concept.</ce:simple-para></ce:caption><ce:link locator="gr1" xlink:type="simple" xlink:href="pii:S0168900223000086/gr1" xlink:role="http://data.elsevier.com/vocabulary/ElsevierContentTypes/23.4" id="d1e25"/></ce:figure><ce:figure id="fig2"><ce:label>Fig. 2</ce:label><ce:caption id="d1e30"><ce:simple-para view="all" id="d1e31">Views of the DUT for beam tests with 6 ALPIDE chips bent at the radii of the ITS3.</ce:simple-para></ce:caption><ce:link locator="gr2" xlink:type="simple" xlink:href="pii:S0168900223000086/gr2" xlink:role="http://data.elsevier.com/vocabulary/ElsevierContentTypes/23.4" id="d1e33"/></ce:figure><ce:figure id="fig3"><ce:label>Fig. 3</ce:label><ce:caption id="d1e38"><ce:simple-para view="all" id="d1e39">Mechanical integration prototype of a half barrel of ITS3.</ce:simple-para></ce:caption><ce:link locator="gr3" xlink:type="simple" xlink:href="pii:S0168900223000086/gr3" xlink:role="http://data.elsevier.com/vocabulary/ElsevierContentTypes/23.4" id="d1e41"/></ce:figure><ce:figure id="fig4"><ce:label>Fig. 4</ce:label><ce:caption id="d1e46"><ce:simple-para view="all" id="d1e47">Principles of stitching. Left: design reticle with sub-frames. Right: circuits on the wafer (not to scale).</ce:simple-para></ce:caption><ce:link locator="gr4" xlink:type="simple" xlink:href="pii:S0168900223000086/gr4" xlink:role="http://data.elsevier.com/vocabulary/ElsevierContentTypes/23.4" id="d1e49"/></ce:figure><ce:figure id="fig5"><ce:label>Fig. 5</ce:label><ce:caption id="d1e54"><ce:simple-para view="all" id="d1e55">Floor-plan of the wafers of the ER1 submission including six MOSS stitched sensors and six MOST stitched sensors. Insert: design reticle with sub-frames.</ce:simple-para></ce:caption><ce:link locator="gr5" xlink:type="simple" xlink:href="pii:S0168900223000086/gr5" xlink:role="http://data.elsevier.com/vocabulary/ElsevierContentTypes/23.4" id="d1e57"/></ce:figure><ce:figure id="fig6"><ce:label>Fig. 6</ce:label><ce:caption id="d1e63"><ce:simple-para view="all" id="d1e64">Concept diagram of the MOSS chip.</ce:simple-para></ce:caption><ce:link locator="gr6" xlink:type="simple" xlink:href="pii:S0168900223000086/gr6" xlink:role="http://data.elsevier.com/vocabulary/ElsevierContentTypes/23.4" id="d1e66"/></ce:figure><ce:figure id="fig7"><ce:label>Fig. 7</ce:label><ce:caption id="d1e71"><ce:simple-para view="all" id="d1e72">Architecture of one Bottom Half Unit.</ce:simple-para></ce:caption><ce:link locator="gr7" xlink:type="simple" xlink:href="pii:S0168900223000086/gr7" xlink:role="http://data.elsevier.com/vocabulary/ElsevierContentTypes/23.4" id="d1e74"/></ce:figure></ce:floats><ja:head><ce:article-footnote><ce:label>&#x2606;</ce:label><ce:note-para view="all" id="d1e79">This report describes results of a large collaborative effort between the ALICE Collaboration and scientists contributing to the technology developments coordinated by CERN EP R&amp;D Work Package 1.2. A list of participants to WP1.2 is available at: <ce:inter-ref id="interref1" xlink:role="http://www.elsevier.com/xml/linking-roles/text/html" xlink:href="https://indico.cern.ch/event/1156197/contributions/4855158/subcontributions/385642/attachments/2465175/4257728/202207-Authors-List.html" xlink:type="simple">https://indico.cern.ch/event/1156197/contributions/4855158/subcontributions/385642/attachments/2465175/4257728/202207-Authors-List.html</ce:inter-ref>.</ce:note-para></ce:article-footnote><ce:title id="d1e84">Developments of stitched monolithic pixel sensors towards the ALICE ITS3</ce:title><ce:author-group id="d1e87"><ce:author id="au000001" author-id="S0168900223000086-ed2d58d89990c41bb43c091d01e5029a" orcid="0000-0002-9611-3696"><ce:given-name>G.</ce:given-name><ce:surname>Aglieri Rinella</ce:surname><ce:e-address id="ea1" type="email" xlink:href="mailto:gianluca.aglieri.rinella@cern.ch">gianluca.aglieri.rinella@cern.ch</ce:e-address></ce:author><ce:text>On behalf of the</ce:text><ce:collaboration id="coll000001" collaboration-id="S0168900223000086-3bea72599603117cd9d18494a0279c47"><ce:text>ALICE Collaboration</ce:text><ce:cross-ref refid="fn1" id="d1e100"><ce:sup loc="post">1</ce:sup></ce:cross-ref></ce:collaboration><ce:affiliation affiliation-id="S0168900223000086-2604da60b409c07b287fe4f3e0785cf3" id="aff1"><ce:textfn>CERN European Organization for Nuclear Research, Esplanade des Particules 1, Meyrin, 1217, Switzerland</ce:textfn><sa:affiliation><sa:organization>CERN European Organization for Nuclear Research</sa:organization><sa:address-line>Esplanade des Particules 1</sa:address-line><sa:city>Meyrin</sa:city><sa:postal-code>1217</sa:postal-code><sa:country>Switzerland</sa:country></sa:affiliation><ce:source-text id="afs12">CERN European Organization for Nuclear Research, Esplanade des Particules 1, Meyrin, 1217, Switzerland</ce:source-text></ce:affiliation><ce:footnote id="fn1"><ce:label>1</ce:label><ce:note-para view="all" id="d1e122"><ce:inter-ref id="interref2" xlink:href="https://alice-collaboration.web.cern.ch" xlink:type="simple">https://alice-collaboration.web.cern.ch</ce:inter-ref>.</ce:note-para></ce:footnote></ce:author-group><ce:date-received day="18" month="7" year="2022"/><ce:date-revised day="16" month="11" year="2022"/><ce:date-accepted day="23" month="12" year="2022"/><ce:abstract class="author" view="all" id="d1e130"><ce:section-title id="d1e131">Abstract</ce:section-title><ce:abstract-sec view="all" id="d1e133"><ce:simple-para view="all" id="d1e134">The ALICE collaboration is pursuing the development of a novel and considerably improved vertexing detector called ITS3, to replace the three innermost layers of the Inner Tracker System during the LHC Long Shutdown&#160;3. The primary goals are to reduce the material budget to the unprecedented value of 0.05% X<ce:inf loc="post">0</ce:inf> per layer, and to place the first layer at a radial distance of 18&#160;mm from the interaction point. These features will boost the impact parameter resolution by a factor two over all momenta and drastically enhance the tracking efficiency at low transverse momentum.</ce:simple-para><ce:simple-para view="all" id="d1e139">The new detector will consist of true cylindrical layers. Each half-cylinder is based on curved wafer-scale monolithic pixel sensors. The bending radii are 18, 24 and 30&#160;mm, and the length of the sensors in the beam direction is 27&#160;cm. The sensors will be produced using a commercial 65&#160;nm CMOS Imaging technology and a recent technique called stitching. This allows to manufacture chips reaching the dimensions of 27&#160;cm <mml:math display="inline" id="d1e142" altimg="si3.svg"><mml:mo>&#215;</mml:mo></mml:math> 9&#160;cm on silicon wafers of 300&#160;mm diameter. The sensors will be thinned down to 50&#160;&#181;m or below. The ITS3 concept foresees cooling by air flow, ultra-light carbon foam support elements and no flexible printed circuits in the active area. This demands a power density limit of 20 mW/cm<ce:sup loc="post">2</ce:sup> for the sensor, and the need to distribute supply and transfer data over the entire sensors towards circuits located at the short edges of the chip.</ce:simple-para><ce:simple-para view="all" id="d1e149">This contribution summarises the status of the microelectronic developments and presents selected results from the characterisation of the first prototype chips. Furthermore, it describes the ongoing efforts on the design of a first wafer-scale stitched sensor prototype, the MOSS (Monolithic Stitched Sensor) chip.</ce:simple-para></ce:abstract-sec></ce:abstract><ce:keywords class="keyword" view="all" id="d1e151"><ce:section-title id="d1e152">Keywords</ce:section-title><ce:keyword id="d1e154"><ce:text>Monolithic active pixel sensors (MAPS)</ce:text></ce:keyword><ce:keyword id="d1e157"><ce:text>Pixel detectors</ce:text></ce:keyword><ce:keyword id="d1e160"><ce:text>Stitching</ce:text></ce:keyword><ce:keyword id="d1e163"><ce:text>CMOS</ce:text></ce:keyword><ce:keyword id="d1e166"><ce:text>Tracking</ce:text></ce:keyword><ce:keyword id="d1e169"><ce:text>Low radiation length</ce:text></ce:keyword><ce:keyword id="d1e172"><ce:text>Bent sensors</ce:text></ce:keyword></ce:keywords></ja:head><ja:body view="all"><ce:sections><ce:section id="sec1" role="introduction" view="all"><ce:label>1</ce:label><ce:section-title id="d1e180">Introduction</ce:section-title><ce:para view="all" id="d1e182">The current Inner Tracker System (ITS2) of the ALICE experiment at the LHC is a 7 layers pixel silicon detector built with 24120 ALPIDE sensors&#160;<ce:cross-ref refid="b1" id="d1e185">[1]</ce:cross-ref>. The ALPIDE chip&#160;<ce:cross-ref refid="b2" id="d1e189">[2]</ce:cross-ref> is a monolithic active pixel sensor manufactured in a 180<ce:hsp sp="0.16667"/>nm CMOS Imaging Technology. The ITS2 detector has a sensitive area larger than 10 m<ce:sup loc="post">2</ce:sup> and more than 12.5 billion pixel channels.</ce:para><ce:para view="all" id="d1e197">The ALICE ITS3 project&#160;<ce:cross-refs refid="b3 b4 b5" id="d1e200">[3&#x2013;5]</ce:cross-refs> aims at replacing the three innermost layers of the ITS2 with a new detector in which flexible printed circuits, cooling and mechanical holding structures are removed or minimised and silicon sensors are the only components in the active area. This would provide a significant reduction of radiation length per layer from the current 0.35%&#160;X<ce:inf loc="post">0</ce:inf> down to an unprecedented value of 0.05%&#160;X<ce:inf loc="post">0</ce:inf>. The radial distance of the innermost layer would also be reduced from 22&#160;mm down to 18&#160;mm in the new layout. This requires the replacement of the beam pipe.</ce:para><ce:para view="all" id="d1e209">The tracking and vertexing performances will be significantly enhanced by these changes. The pointing resolution is expected to improve by a factor 2 over the full range of interest of transverse momentum. The tracking efficiency would increase significantly, especially in the low transverse momentum region of the spectrum.</ce:para></ce:section><ce:section id="sec2" view="all"><ce:label>2</ce:label><ce:section-title id="d1e214">Layout of the ITS3</ce:section-title><ce:para view="all" id="d1e216">The new ITS3 detector will consist of three true cylindrical layers. These will be made with very large silicon dies curved and shaped into half cylinders&#160;(<ce:cross-ref refid="fig1" id="d1e220">Fig.&#160;1</ce:cross-ref>). The sensors will be thinned down to 50 &#181;m or less, to allow the bending of the silicon. The bending radii of the three layers will be 18, 24 and 30 mm. The sensors need to reach a length of 27 cm along the <mml:math display="inline" id="d1e224" altimg="si4.svg"><mml:mi>z</mml:mi></mml:math>-axis and more than 9&#160;cm on the azimuth direction. The required single hit position resolution is of the order of 5 &#181;m, which demands a pixel pitch of the order of 20 &#181;m.</ce:para><ce:para view="all" id="d1e228">One of the primary goals is to remove or minimise external components from the active area to meet the target material budget. This requires that power supply and data transfer are implemented on the sensor, possibly entirely in the metal stack of the chip, over distances that can reach 27&#160;cm.</ce:para><ce:para view="all" id="d1e230">Cooling has to be by air flow to minimise the cooling components and material. Past developments&#160;<ce:cross-ref refid="b3" id="d1e233">[3]</ce:cross-ref> in the context of the ALICE ITS Upgrade have shown that cooling using a low-speed air flow is a viable option if the average power dissipation over the sensor surface is less than 20&#160;mW/cm<ce:sup loc="post">2</ce:sup>.</ce:para><ce:para view="all" id="d1e239">The ALPIDE chip dissipation is close to 40&#160;mW/cm<ce:sup loc="post">2</ce:sup>, with the pixels consuming less than 7&#160;mW/cm<ce:sup loc="post">2</ce:sup> and the remainder being dissipated in the periphery and in the output drivers. The change of technology node from 180&#160;nm node to 65&#160;nm with the related voltage scaling is expected to bring a reduction of power by at least a factor 2 for similar sensor features.</ce:para><ce:para view="all" id="d1e247"><ce:float-anchor refid="fig1"/></ce:para></ce:section><ce:section id="sec3" view="all"><ce:label>3</ce:label><ce:section-title id="d1e253">Developments on bent sensors and mechanical integration</ce:section-title><ce:para view="all" id="d1e255"><ce:float-anchor refid="fig2"/>The feasibility of operating monolithic sensors after bending has been demonstrated using ALPIDE sensor chips&#160;<ce:cross-ref refid="b6" id="d1e260">[6]</ce:cross-ref>. Several ALPIDE chips have now been operated after bending at 18 mm radius in various laboratory setups and beam tests. The tests have confirmed experimentally that a high detection efficiency is maintained over comfortable operating ranges when the sensors are bent.</ce:para><ce:para view="all" id="d1e263">The ITS3 project has accumulated experience in operating bent ALPIDE chips in beam tests. <ce:cross-ref refid="fig2" id="d1e266">Fig.&#160;2</ce:cross-ref> shows one of the more complex samples under test. Its layout mimics the configuration foreseen for ITS3. It contains 6 ALPIDE chips bent at the target radii and simultaneously functional.</ce:para><ce:para view="all" id="d1e269"><ce:float-anchor refid="fig3"/>Another major development line relates to the questions on the feasibility of the mechanical integration of the ITS3 detector. A series of mechanical integration prototypes have been produced to develop the methods and address these questions. A mechanical prototype of a full half barrel integrating three half cylindrical layers has been manufactured (<ce:cross-ref refid="fig3" id="d1e275">Fig.&#160;3</ce:cross-ref>). This prototype is based on dummy silicon dies of the final dimensions, thinned down to 50&#160;&#181;m or less and bent at the nominal radii. The silicon dummies are held in place by very lightweight carbon foam support components.</ce:para></ce:section><ce:section id="sec4" view="all"><ce:label>4</ce:label><ce:section-title id="d1e281">Microelectronic developments</ce:section-title><ce:para view="all" id="d1e283">The primary objective for the microelectronic developments is to search and find a path to build single-die monolithic pixel sensors with the required dimensions of 27&#160;cm on the long edge and 5.6 or 7.5 or 9.4&#160;cm on the shorter edges, at the same time meeting the required resolution and readout rate capabilities. This has to be achieved with a single design corresponding to a single manufacturing masks set.</ce:para><ce:para view="all" id="d1e285">The target technology is a 65<ce:hsp sp="0.16667"/>nm CMOS Imaging Process by TPSCo&#160;<ce:cross-ref refid="b7" id="d1e290">[7]</ce:cross-ref>. This is implemented on wafers with a diameter of 300&#160;mm and offers a stitching option which enables the building of very large devices.</ce:para><ce:para view="all" id="d1e293">The developments are phased through a series of submissions in silicon planned over the years 2020&#x2013;2026. The installation of the new detector in the cavern is planned in the course of LHC Long Shutdown 3 (2026&#x2013;2028). A first submission was completed at the end of 2020. This employed a Multi-Layer per Reticle strategy and was called MLR1. At date, work is ongoing to complete the submission of an Engineering Run (ER1) using the full mask set and stitching. The microelectronics development activities have been framed within the CERN EP R&amp;D Work Package focusing on the development of monolithic pixel sensors. This allowed the fruitful sharing and coordination of design effort among engineers of several institutes, including ones that are not members of the ALICE Collaboration.</ce:para></ce:section><ce:section id="sec5" view="all"><ce:label>5</ce:label><ce:section-title id="d1e298">Results of the first submission</ce:section-title><ce:para view="all" id="d1e300">The MLR1 submission had as primary goals to develop know-how about the target technology, to verify that efficient particle detectors could be made with it and to characterise experimentally the performance of prototype circuits and pixel sensors.</ce:para><ce:para view="all" id="d1e302">The submission included a large variety of prototype circuits, complete functional blocks and prototypes of pixel arrays. Most of the designs were implemented in small test chips with a common footprint of 1.5 mm&#160;<mml:math display="inline" id="d1e305" altimg="si3.svg"><mml:mo>&#215;</mml:mo></mml:math>&#160;1.5 mm. Tests on the prototype chips have been made or are currently being completed.</ce:para><ce:para view="all" id="d1e309">Transistor Test Structure included in MLR1 allowed a detail characterisation of many basic devices. These work as expected and presented performances similar to other 65<ce:hsp sp="0.16667"/>nm technologies that have been previously characterised for applications in particle detection.</ce:para><ce:para view="all" id="d1e313">Prototypes of IP blocks implementing analog functions such as band-gaps, DACs, temperature sensing, VCOs, were produced and qualified. These designs are now silicon proven and are being re-used as components of circuits of the next submission.</ce:para><ce:para view="all" id="d1e315">The MLR1 submission also contained prototypes of pixel sensors. A family of Analog Pixel Test Structures (APTS) chips implemented small (4&#160;&#215;&#160;4) pixel arrays of pitches between 10&#160;&#181;m and 25&#160;&#181;m. The APTS chips feature direct analogue readout and explore variants of the design of the pixel sensor and of the analog front-end. The Digital Pixel Test Structure (DPTS) chip has a 32&#160;&#215;&#160;32 array of pixels with 15&#160;&#181;m pitch with in-pixel fast discrimination, encoding of Time Over Threshold and data-driven asynchronous binary readout. The CE65 chips&#160;<ce:cross-ref refid="b8" id="d1e318">[8]</ce:cross-ref> have 32&#160;&#215;&#160;32 pixels of 15&#160;&#181;m pitch with three variants of front-ends. The readout is analog and based on a rolling shutter architecture.</ce:para><ce:para view="all" id="d1e321">Multiple beam tests with MLR1 pixel test chips have been performed. One key milestone was the measurement of particle detection efficiency larger than 99.5% with two DPTS chips simultaneously operated in combination with a beam telescope of six planes based on ALPIDE chips&#160;<ce:cross-refs refid="b4 b5" id="d1e324">[4,5]</ce:cross-refs>. Results of the characterisation of the APTS and DPTS chips are expected to be published in 2022.</ce:para><ce:para view="all" id="d1e327">The MLR1 submission also included process optimisation techniques that were pioneered in the previous generation of sensors built with the 180<ce:hsp sp="0.16667"/>nm TowerJazz process&#160;<ce:cross-refs refid="b9 b10" id="d1e332">[9,10]</ce:cross-refs>. Their effectiveness to increase the margins of sensing performance with the new 65&#160;nm technology is being experimentally confirmed and results will be published.</ce:para></ce:section><ce:section id="sec6" view="all"><ce:label>6</ce:label><ce:section-title id="d1e338">Microelectronic developments in the next submission</ce:section-title><ce:para view="all" id="d1e340">The main aims of the second silicon submission, Engineering Run 1 (ER1), are to learn and prove stitching. This is to be completed by mid 2022.</ce:para><ce:para view="all" id="d1e342"><ce:float-anchor refid="fig4"/>The stitching technique&#160;<ce:cross-ref refid="b11" id="d1e347">[11]</ce:cross-ref> allows to manufacture devices that are much larger than the dimensions of the design reticle, normally limited to about 3&#160;cm&#160;<mml:math display="inline" id="d1e351" altimg="si3.svg"><mml:mo>&#215;</mml:mo></mml:math>&#160;2&#160;cm. <ce:cross-ref refid="fig4" id="d1e356">Fig.&#160;4</ce:cross-ref> illustrates the principles. The design reticle (left side of the illustration) gets subdivided in sub-frames that correspond to sub-frames of the photomasks. During the photolithographic patterning of wafers, these are selectively exposed onto adjacent locations according to a pre-established pattern (right side of the illustration). This requires very accurate translations and alignment of the wafers between each exposure. The peripheral structures along the outer edges of the core array and at the four corners are designed in dedicated sub-frames of the reticle. The red lines in the figure indicate the dicing lanes. With a judicious design of the geometries in the reticle sub-frames, large chips with diagonals approaching the wafer diameter become feasible, provided their core area can be constructed as an array of sub-units regularly repeating in space. Interconnections across the sub-units are made with the joining of wiring geometries at the abutment boundaries.</ce:para><ce:para view="all" id="d1e359"><ce:float-anchor refid="fig5"/>The floorplan of the ER1 submission is shown in <ce:cross-ref refid="fig5" id="d1e364">Fig.&#160;5</ce:cross-ref>. It contains two prototypes of stitched sensors, the Monolithic Stitched Sensor (MOSS) and Monolithic Stitched sensor with Timing (MOST) chips. These actually use stitching along only one axis (vertical in the figure), although the manufacturing process is a full 2D stitching process. This technique allows the dicing of sensors with different widths required for the different ITS3 layers (see <ce:cross-ref refid="fig3" id="d1e368">Fig.&#160;3</ce:cross-ref>) starting from a single design. A crucial unknown is the manufacturing yield achievable with such large designs. The two prototypes explore different approaches to mitigate the impact on the functional yield of possible, although rare, manufacturing defects.</ce:para><ce:para view="all" id="d1e371">The submission will contain also additional small test chips. These include designs to further develop the pixel cells and prototypes of integrated functional blocks like data transmitters for fast serial links.</ce:para></ce:section><ce:section id="sec7" view="all"><ce:label>7</ce:label><ce:section-title id="d1e376">The monolithic stitched sensor prototype</ce:section-title><ce:para view="all" id="d1e378">The primary goals of the MOSS chip are: to explore the viability of the stitching technique to make a particle detector, to learn how to make interconnects for the distribution of supplies and signalling on a wafer size chip, to learn about the yield that can be obtained with such a design and to study experimentally electrical performance parameters. These include IR drops, leakage currents, noise distributions, speed and spreads of characteristics.</ce:para><ce:para view="all" id="d1e380">The MOSS chip, depicted in <ce:cross-ref refid="fig6" id="d1e383">Fig.&#160;6</ce:cross-ref>, is made abutting ten Repeated Sensor Units using stitching. The layout is completed on the two sides by two smaller end-cap regions. The overall dimensions are 25.9&#160;cm&#160;<mml:math display="inline" id="d1e387" altimg="si3.svg"><mml:mo>&#215;</mml:mo></mml:math>&#160;14&#160;mm. Referring to <ce:cross-refs refid="fig4 fig5" id="d1e392">Figs.&#160;4 and 5</ce:cross-refs>, the Repeated Sensor Unit is designed in the frame &#x201c;M&#x201d; of the reticle, while the end-cap regions are contained in the &#x201c;T&#x201d; and &#x201c;B&#x201d; frames.</ce:para><ce:para view="all" id="d1e395">The Repeated Sensor Unit (RSU) is subdivided in two half-units with pixel arrays of different pitches. One contains four matrices of 256&#160;<mml:math display="inline" id="d1e398" altimg="si3.svg"><mml:mo>&#215;</mml:mo></mml:math>&#160;256 pixels with a pitch of 22.5&#160;&#181;m. The other one contains four matrices of 320&#160;<mml:math display="inline" id="d1e403" altimg="si3.svg"><mml:mo>&#215;</mml:mo></mml:math>&#160;320 pixels with a pitch of 18&#160;&#181;m. The two half units are characterised by different circuit densities and different widths and spacing of the interconnecting metal structures. The full sensor contains 6.72 million pixels. Each half unit is a standalone powering and functional unit including its own periphery and I/Os and it is independent from all the others.</ce:para><ce:para view="all" id="d1e407"><ce:float-anchor refid="fig6"/><ce:float-anchor refid="fig7"/>The analog front-end of the pixels is derived from the DPTS chip prototype. By design, the minimum and nominal power consumption values are 15&#160;nW and 36&#160;nW. The nominal value corresponds to analog power densities of 11&#160;mW/cm<ce:sup loc="post">2</ce:sup> and 7&#160;mW/cm<ce:sup loc="post">2</ce:sup> for the large and fine pixel pitch respectively.</ce:para><ce:para view="all" id="d1e419">The architecture of one half unit is illustrated in <ce:cross-ref refid="fig7" id="d1e422">Fig.&#160;7</ce:cross-ref>. The four matrices have dedicated and independent analog biasing blocks and regional readout circuits. Each half unit has a top level peripheral control module and a readout module.</ce:para><ce:para view="all" id="d1e425">Metal interconnects are the only structures crossing the stitching boundaries. The metal stripes of all power domains traverse all RSUs and extend from the left end-cap to the right end-cap. Wiring through the stitching boundaries is also used in the two Stitched Communication Backbones. These blocks prototype the wiring and the circuits needed to achieve signalling between the repeated units and the left end-cap. Each of them contains a control bus shared across all the RSUs and multiple point-to-point data readout busses between each half unit and the left end-cap. They are implemented in their own independent power domains and with conservative width and spacing layout rules.</ce:para><ce:para view="all" id="d1e427">Thanks to the stitched backbone, control and readout of the full MOSS chip can be done via interfaces on the left end-cap. This feature complements the twenty control and readout ports distributed on the two long edges of the chip, each dedicated to one of the half units.</ce:para><ce:para view="all" id="d1e429">The design of the MOSS chip supports different testing scenarios. The first tests will consist of powering and operating the twenty half units independently, studying the yield of the half units and its possible dependence on the density of circuits. In addition, the highly modular architecture is intended to quantify the yield at various levels of granularity below the half-unit, that is at region level, at pixel column or pixel row level, down to the single pixel cell level.</ce:para></ce:section><ce:section id="sec8" role="conclusion" view="all"><ce:label>8</ce:label><ce:section-title id="d1e434">Conclusions</ce:section-title><ce:para view="all" id="d1e436">This contribution described the aim of the ALICE ITS3 project which is to replace the three inner layers of the ALICE ITS2 detector with true cylindrical sensing layers, removing most of the electrical, mechanical and cooling components from the active volume.</ce:para><ce:para view="all" id="d1e438">The sensors will consist of monolithic pixel chips implemented in a 65&#160;nm CMOS Imaging technology with stitching. Their dimensions would reach full wafer scale, they will be thinned down to less than 50&#160;&#181;m.</ce:para><ce:para view="all" id="d1e440">At the time of writing, the project has demonstrated the operation of thinned ALPIDE sensors, implemented in 180<ce:hsp sp="0.16667"/>nm CMOS, curved at 18 mm bending radius. A full scale mechanical prototype based on dummy silicon dies has also been produced and it demonstrated the feasibility of the mechanical integration.</ce:para><ce:para view="all" id="d1e444">The microelectronic developments towards the final sensor are ongoing. The technology has been validated for particle sensing and a detailed characterisation of prototype pixel chips from the first exploratory submission is on the way. The next silicon submission will focus on exploring the stitching technique.</ce:para><ce:para view="all" id="d1e446">The MOSS chip is one of the stitched sensor prototypes under development. It is a full wafer scale chip design with dimensions of 25.9<ce:hsp sp="0.16667"/>cm&#160;<mml:math display="inline" id="d1e451" altimg="si3.svg"><mml:mo>&#215;</mml:mo></mml:math>&#160;14<ce:hsp sp="0.16667"/>mm. It is designed to investigate experimentally the achievable functional yield, to prototype the distribution of supply and signals over the full chip range and to prototype large arrays of pixels with different layout densities.</ce:para></ce:section></ce:sections><ce:conflict-of-interest id="coi1" view="all"><ce:section-title id="d1e458">Declaration of Competing Interest</ce:section-title><ce:para view="all" id="d1e460">The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.</ce:para></ce:conflict-of-interest><ce:acknowledgment view="all" id="d1e462"><ce:section-title id="d1e463">Acknowledgements</ce:section-title><ce:para view="all" id="d1e465">This work was supported by the <ce:grant-sponsor id="GS1" xlink:type="simple" xlink:role="http://www.elsevier.com/xml/linking-roles/grant-sponsor">ALICE Collaboration</ce:grant-sponsor>, the <ce:grant-sponsor id="GS2" xlink:type="simple" xlink:role="http://www.elsevier.com/xml/linking-roles/grant-sponsor">CERN EP R&amp;D WP1.2 and collaborating institutes</ce:grant-sponsor> . Credits for the results go to members of the ALICE Collaboration and to several non-member contributors who worked on the electro-mechanical integration, characterisation and microelectronics developments. The following people contributed to the designs of MLR1 chips and stitched sensor prototypes: G. Aglieri Rinella, G. Borghello, S. Bugiel, L. Cecconi, J. De Melo, W. Deng, G. De Robertis, A. Dorda Martin, A. Dorokhov, P. Dorosz, K. Dort, X. Fang, D. Gajanana, V. Gromov, A. Habib, K. Hansen, J. Hasenbichler, A. Hodges, G.H. Hong, I. Kremastiotis, T. Kugathasan, F. Loddo, D. Marras, S. Matthew, F. Morel, M. Munker, P. Pangaud, F. Piro, I. Sedgwick, W. Snoeys, H.K. Soltveit, J. Soudier, G. Termo, I. Valin, P. Vicente Leitao, A. Vitkovskiy, A. Yelkenci.</ce:para></ce:acknowledgment></ja:body><ja:tail view="all"><ce:bibliography id="bib1" view="all"><ce:section-title id="d1e479">References</ce:section-title><ce:bibliography-sec view="all" id="d1e481"><ce:bib-reference id="b1"><ce:label>[1]</ce:label><sb:reference id="sb1"><sb:contribution langtype="en"><sb:authors><sb:author><ce:surname>Abelev</ce:surname><ce:given-name>B.</ce:given-name></sb:author><sb:et-al/></sb:authors><sb:title><sb:maintitle>Technical design report for the upgrade of the ALICE inner tracking system</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>J. Phys. G: Nucl. Part. Phys.</sb:maintitle></sb:title><sb:volume-nr>41</sb:volume-nr></sb:series><sb:issue-nr>8</sb:issue-nr><sb:date>2014</sb:date></sb:issue><sb:article-number>087002</sb:article-number><ce:doi>10.1088/0954-3899/41/8/087002</ce:doi></sb:host></sb:reference><ce:source-text id="afs1">B. Abelev, others, Technical design report for the upgrade of the ALICE inner tracking system, Journal of Physics G: Nuclear and Particle Physics 41 (8) (2014) 087002. DOI: 10.1088/0954-3899/41/8/087002.</ce:source-text></ce:bib-reference><ce:bib-reference id="b2"><ce:label>[2]</ce:label><sb:reference id="sb2"><sb:contribution langtype="en"><sb:authors><sb:author><ce:surname>Aglieri&#160;Rinella</ce:surname><ce:given-name>G.</ce:given-name></sb:author><sb:et-al/></sb:authors><sb:title><sb:maintitle>Monolithic active pixel sensor development for the upgrade of the ALICE inner tracking system</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>J. Instrum.</sb:maintitle></sb:title><sb:volume-nr>8</sb:volume-nr></sb:series><sb:issue-nr>12</sb:issue-nr><sb:date>2013</sb:date></sb:issue><sb:pages><sb:first-page>C12041</sb:first-page></sb:pages><ce:doi>10.1088/1748-0221/8/12/c12041</ce:doi></sb:host></sb:reference><ce:source-text id="afs2">G. Aglieri Rinella, others, Monolithic active pixel sensor development for the upgrade of the ALICE inner tracking system, Journal of Instrumentation 8 (12) (2013) C12041&#x2013;C12041. DOI: 10.1088/1748-0221/8/12/c12041.</ce:source-text></ce:bib-reference><ce:bib-reference id="b3"><ce:label>[3]</ce:label><sb:reference id="sb3"><sb:contribution langtype="en"><sb:authors><sb:author><ce:surname>Musa</ce:surname><ce:given-name>L.</ce:given-name></sb:author></sb:authors><sb:title><sb:maintitle>Letter of Intent for an ALICE ITS Upgrade in LS3</sb:maintitle><sb:subtitle>Tech. rep.</sb:subtitle></sb:title></sb:contribution><sb:host><sb:book class="report"><sb:date>2019</sb:date><sb:publisher><sb:name>CERN</sb:name><sb:location>Geneva</sb:location></sb:publisher></sb:book></sb:host><sb:comment>URL <ce:inter-ref id="interref3" xlink:href="https://cds.cern.ch/record/2703140" xlink:type="simple">https://cds.cern.ch/record/2703140</ce:inter-ref></sb:comment></sb:reference><ce:source-text id="afs3">L. Musa, Letter of Intent for an ALICE ITS Upgrade in LS3, Tech. rep., CERN, Geneva (2019). https://cds.cern.ch/record/2703140</ce:source-text></ce:bib-reference><ce:bib-reference id="b4"><ce:label>[4]</ce:label><sb:reference id="sb4"><sb:contribution langtype="en"><sb:authors><sb:author><ce:surname>Kluge</ce:surname><ce:given-name>A.</ce:given-name></sb:author></sb:authors><sb:title><sb:maintitle>ALICE-ITS3 - A bent, wafer-scale CMOS detector</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>Nucl. Instrum. Methods Phys. Res. A</sb:maintitle></sb:title><sb:volume-nr>1041</sb:volume-nr></sb:series><sb:date>2022</sb:date></sb:issue><sb:article-number>167315</sb:article-number><ce:doi>10.1016/j.nima.2022.167315</ce:doi></sb:host></sb:reference><ce:source-text id="afs4">A. Kluge, ALICE-ITS3 - A bent, wafer-scale CMOS detector, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 1041 (2022) 167315. DOI: DOI: 10.1016/j.nima.2022.167315.</ce:source-text></ce:bib-reference><ce:bib-reference id="b5"><ce:label>[5]</ce:label><sb:reference id="sb5"><sb:contribution langtype="en"><sb:authors><sb:author><ce:surname>Mager</ce:surname><ce:given-name>M.</ce:given-name></sb:author></sb:authors><sb:title><sb:maintitle>ALICE ITS3 - A next generation vertex detector based on bent, wafer-scale CMOS sensors</sb:maintitle></sb:title></sb:contribution><sb:host><sb:book><sb:date>2021</sb:date></sb:book></sb:host><sb:comment><ce:inter-ref id="interref4" xlink:href="https://indico.cern.ch/event/1071914/" xlink:type="simple">https://indico.cern.ch/event/1071914/</ce:inter-ref>&#160;(Last Accessed: 15 Nov 2022)</sb:comment></sb:reference><ce:source-text id="afs5">M. Mager, ALICE ITS3 - A next generation vertex detector based on bent, wafer-scale CMOS sensors, https://indico.cern.ch/event/1071914/, last accessed: 2022-11-15 (2021).</ce:source-text></ce:bib-reference><ce:bib-reference id="b6"><ce:label>[6]</ce:label><sb:reference id="sb6"><sb:contribution langtype="en"><sb:authors><sb:author><ce:surname>The ALICE ITS Project</ce:surname><ce:given-name>M.</ce:given-name></sb:author></sb:authors><sb:title><sb:maintitle>First demonstration of in-beam performance of bent monolithic active pixel sensors</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>Nucl. Instrum. Methods Phys. Res. A</sb:maintitle></sb:title><sb:volume-nr>1028</sb:volume-nr></sb:series><sb:date>2022</sb:date></sb:issue><sb:article-number>166280</sb:article-number><ce:doi>10.1016/j.nima.2021.166280</ce:doi></sb:host></sb:reference><ce:source-text id="afs6">The ALICE ITS Project, First demonstration of in-beam performance of bent monolithic active pixel sensors, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 1028 (2022) 166280. DOI: 10.1016/j.nima.2021.166280.</ce:source-text></ce:bib-reference><ce:bib-reference id="b7"><ce:label>[7]</ce:label><sb:reference id="sb7"><sb:contribution langtype="en"><sb:title><sb:maintitle>TPSCo Tower Partners Semiconductors Overview and History</sb:maintitle></sb:title></sb:contribution><sb:host><sb:book><sb:date>2022</sb:date></sb:book></sb:host><sb:comment><ce:inter-ref id="interref5" xlink:href="https://towersemi.com/tpsco/" xlink:type="simple">https://towersemi.com/tpsco/</ce:inter-ref>&#160;(Accessed: 14 Nov 2022)</sb:comment></sb:reference><ce:source-text id="afs7">TPSCo Tower Partners Semiconductors Overview and History, https://towersemi.com/tpsco/, accessed: 2022-11-14 (2022).</ce:source-text></ce:bib-reference><ce:bib-reference id="b8"><ce:label>[8]</ce:label><sb:reference id="sb8"><sb:contribution langtype="en"><sb:authors><sb:author><ce:surname>Bugiel</ce:surname><ce:given-name>S.</ce:given-name></sb:author><sb:et-al/></sb:authors><sb:title><sb:maintitle>Charge sensing properties of monolithic CMOS pixel sensors fabricated in a 65 nm technology</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>Nucl. Instrum. Methods Phys. Res. A</sb:maintitle></sb:title><sb:volume-nr>1040</sb:volume-nr></sb:series><sb:date>2022</sb:date></sb:issue><sb:article-number>167213</sb:article-number><ce:doi>10.1016/j.nima.2022.167213</ce:doi></sb:host></sb:reference><ce:source-text id="afs8">S. Bugiel, others, Charge sensing properties of monolithic cmos pixel sensors fabricated in a 65 nm technology, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 1040 (2022) 167213. DOI: DOI: 10.1016/j.nima.2022.167213.</ce:source-text></ce:bib-reference><ce:bib-reference id="b9"><ce:label>[9]</ce:label><sb:reference id="sb9"><sb:contribution langtype="en"><sb:authors><sb:author><ce:surname>Aglieri&#160;Rinella</ce:surname><ce:given-name>G.</ce:given-name></sb:author><sb:et-al/></sb:authors><sb:title><sb:maintitle>Charge collection properties of TowerJazz 180 nm CMOS Pixel Sensors in dependence of pixel geometries and bias parameters, studied using a dedicated test-vehicle: the Investigator chip</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>Nucl. Instrum. Methods Phys. Res., A</sb:maintitle></sb:title><sb:volume-nr>988</sb:volume-nr></sb:series><sb:date>2020</sb:date></sb:issue><sb:pages><sb:first-page>164859</sb:first-page></sb:pages><ce:doi>10.1016/j.nima.2020.164859</ce:doi></sb:host><sb:comment>15 <ce:inter-ref id="interref6" xlink:href="http://arxiv.org/abs/2009.10517" xlink:type="simple">arXiv:2009.10517</ce:inter-ref>&#160;URL <ce:inter-ref id="interref7" xlink:href="http://cds.cern.ch/record/2742921" xlink:type="simple">http://cds.cern.ch/record/2742921</ce:inter-ref></sb:comment></sb:reference><ce:source-text id="afs9">G. Aglieri Rinella, others, Charge collection properties of TowerJazz 180 nm CMOS Pixel Sensors in dependence of pixel geometries and bias parameters, studied using a dedicated test-vehicle: the Investigator chip., Nucl. Instrum. Methods Phys. Res., A 988 (2020) 164859. 15 p. DOI: 10.1016/j.nima.2020.164859. http://arxiv.org/abs/2009.10517[arXiv:2009.10517] http://cds.cern.ch/record/2742921</ce:source-text></ce:bib-reference><ce:bib-reference id="b10"><ce:label>[10]</ce:label><sb:reference id="sb10"><sb:contribution langtype="en"><sb:authors><sb:author><ce:surname>Snoeys</ce:surname><ce:given-name>W.</ce:given-name></sb:author><sb:et-al/></sb:authors><sb:title><sb:maintitle>A process modification for CMOS monolithic active pixel sensors for enhanced depletion, timing performance and radiation tolerance</sb:maintitle></sb:title></sb:contribution><sb:host><sb:issue><sb:series><sb:title><sb:maintitle>Nucl. Instrum. Methods A</sb:maintitle></sb:title><sb:volume-nr>871</sb:volume-nr></sb:series><sb:date>2017</sb:date></sb:issue><sb:pages><sb:first-page>90</sb:first-page><sb:last-page>96</sb:last-page></sb:pages><ce:doi>10.1016/j.nima.2017.07.046</ce:doi></sb:host></sb:reference><ce:source-text id="afs10">W. Snoeys, others, A process modification for CMOS monolithic active pixel sensors for enhanced depletion, timing performance and radiation tolerance, Nucl. Instrum. Meth. A 871 (2017) 90&#x2013;96. DOI: 10.1016/j.nima.2017.07.046.</ce:source-text></ce:bib-reference><ce:bib-reference id="b11"><ce:label>[11]</ce:label><sb:reference id="sb11"><sb:contribution langtype="en"><sb:authors><sb:author><ce:surname>Tower Semiconductor Ltd</ce:surname><ce:given-name>W.</ce:given-name></sb:author></sb:authors><sb:title><sb:maintitle>Stitching design rules for forming interconnect layers, US Patent 6225013B1</sb:maintitle></sb:title></sb:contribution><sb:host><sb:book><sb:date>2001</sb:date></sb:book></sb:host></sb:reference><ce:source-text id="afs11">Tower Semiconductor Ltd, Stitching design rules for forming interconnect layers, US Patent 6225013B1 (2001).</ce:source-text></ce:bib-reference></ce:bibliography-sec></ce:bibliography></ja:tail></ja:article></doc:document>
