:toc: macro
toc::[]

= *FPGA TABANLI SİSTEM TASARIMI* +

image::https://github.com/fatihpir/FPGA_2017/raw/master/resim62.png[Giriş,width=50%]
== *Modül* +

image::https://github.com/fatihpir/FPGA_2017/raw/master/resim63.png[Giriş,width=25%]

== *Verilog Modül* +
** *Yarı Toplayıcı* +

image::https://github.com/fatihpir/FPGA_2017/raw/master/ek1.png[Giriş,width=25%]
** *Tam Toplayıcı* +

image::https://github.com/fatihpir/FPGA_2017/raw/master/ek2.png[Giriş,width=25%]
** *8 Bit Toplayıcı* 

image::https://github.com/fatihpir/FPGA_2017/raw/master/resim64.png[Giriş,width=50%]
** *8 Bit İşaretli Sayı Çarpıcı* 

image::https://github.com/fatihpir/FPGA_2017/raw/master/resim65.png[Giriş,width=50%]
== *Modül Tanımlama* +

image::https://github.com/fatihpir/FPGA_2017/raw/master/resim66.png[Giriş,width=50%]

[source,verilog]
module or3(A, B, C, y);
  input A;
  input B;
  input C;
  output y;
  wire w1;
  or or1(w1, A, B);
  or or2(y, w1, C);
endmodule;

image::https://github.com/fatihpir/FPGA_2017/raw/master/resim67.png[Giriş,width=50%]
