spawn su - root
[?2004h]0;root@wse-huican-8d134-ubt2204: ~root@wse-huican-8d134-ubt2204:~# cd /home/automation_scripts/l1_mrc/timer;source ./timerenv.sh;cd  /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/testmac/; ./l2.sh --testfile=./icelake-sp/icxsp_mu1_100mhz_4x4_hton.cfg
[?2004l----------------common config-----------------
-----------oran.conf------------------
-----------timer.conf------------------
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
------------env--------------
WORK_DIR=/home/flexran_src
RTE_SDK=/home/flexran_src/networking.wireless.flexran.wireless-dpdk-ae
FLEXRAN_L1_SW=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw
WIRELESS_SDK=/home/flexran_src/networking.wireless.flexran.wireless-sdk
RTE_TARGET=x86_64-native-linuxapp-icx
WIRELESS_SDK_TARGET_ISA=snc
RPE_DIR=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/libs/ferrybridge
ROE_DIR=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/libs/roe
CPA_DIR=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/libs/cpa
XRAN_DIR=/home/flexran_src/networking.wireless.flexran.flexran-xran
DIR_WIRELESS_SDK_ROOT=/home/flexran_src/networking.wireless.flexran.wireless-sdk
DIR_WIRELESS_FW=/home/flexran_src/networking.wireless.flexran.wireless-convergence-l1/framework
DIR_WIRELESS_TEST_4G=/home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test
DIR_WIRELESS_TEST_5G=/home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test
SDK_BUILD=build-snc-icx
DIR_WIRELESS_SDK=/home/flexran_src/networking.wireless.flexran.wireless-sdk/build-snc-icx
FLEXRAN_SDK=/home/flexran_src/networking.wireless.flexran.wireless-sdk/build-snc-icx/install
DIR_WIRELESS_TABLE_5G=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table
GTEST_ROOT=/opt/gtest/gtest-1.7.0
RTE_SDK_KMOD=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/../dpdk-kmods
 
:: initializing oneAPI environment ...
   -bash: BASH_VERSION = 5.1.16(1)-release
   args: Using "$@" for setvars.sh arguments: --include-intel-llvm --force
:: advisor -- latest
:: ccl -- latest
:: compiler -- latest
:: dal -- latest
:: debugger -- latest
:: dev-utilities -- latest
:: dnnl -- latest
:: dpcpp-ct -- latest
:: dpl -- latest
:: ipp -- latest
:: ippcp -- latest
:: ipp -- latest
:: mkl -- latest
:: mpi -- latest
:: tbb -- latest
:: vpl -- latest
:: vtune -- latest
:: oneAPI environment initialized ::
 
cmake at: /usr/bin/cmake
ORANISA=snc
WORK_DIR=/home/flexran_src
timer_test_cases=
case_dir=
sdk_results_dir=/home/flexran_src/MRC_RES/05-08-23-10-56/sdk_results
timer_results_dir=
ANALYSE_IP_FOLDER=
Number of commandline: 1
kernel.sched_rt_runtime_us = -1
kernel.shmmax = 2147483648
kernel.shmall = 2147483648
using configuration file testmac_cfg.xml
start LTE Test MAC
>> Running... taskset -c 0 ./testmac DIR_WIRELESS_TEST_4G=/home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test DIR_WIRELESS_TEST_5G=/home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test --cfgfile testmac_cfg.xml --testfile=./icelake-sp/icxsp_mu1_100mhz_4x4_hton.cfg CORE_LIST=0-63
FlexRAN SDK bblib_lte_ldpc_decoder version #DIRTY#
FlexRAN SDK bblib_lte_ldpc_encoder version #DIRTY#
FlexRAN SDK bblib_lte_LDPC_ratematch version #DIRTY#
FlexRAN SDK bblib_lte_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_lte_turbo version #DIRTY#
FlexRAN SDK bblib_lte_crc version #DIRTY#
FlexRAN SDK bblib_lte_rate_matching version #DIRTY#
FlexRAN SDK bblib_common version #DIRTY#
FlexRAN SDK bblib_srs_fft_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_mldts_process_5gnr version #DIRTY#
=========================
Testmac Application  
=========================


---------------------------
File testmac_cfg.xml Version: 23.03
---------------------------

 --version=23.03
 --wls_dev_name=wls0
 --wls_block_size=0x40000
 --wls_carrier_aggregation=0
 --dpdkFilePrefix=gnb0
 --dpdkIovaMode=0
 --PhyStartMode=1
 --PhyStartPeriod=40
 --PhyStartCount=0
 --PhyCoreCheck=1
 --MlogSubframes=128
 --MlogCores=3
 --MlogSize=2048
 --nDbgPrintTime=0
 --latencyTest=0
 --staggerCells=0
 --shortApiMode=0
 --sendRadioCfg=0
 --radioCfg0=radio_config/radio_cfg.xml
 --radioCfg1=radio_config/radio_cfg.xml
 --radioCfg2=radio_config/radio_cfg.xml
 --radioCfg3=radio_config/radio_cfg.xml
 --radioCfg4=radio_config/radio_cfg.xml
 --radioCfg5=radio_config/radio_cfg.xml
 --radioCfg6=radio_config/radio_cfg.xml
 --radioCfg7=radio_config/radio_cfg.xml
 --radioCfg8=radio_config/radio_cfg.xml
 --radioCfg9=radio_config/radio_cfg.xml
 --wlsRxThread=1, 90, 0
 --systemThread=0, 0, 0
 --runThread=0, 89, 0
 --urllcThread=15, 90, 0
 --StreamStats=0
 --StreamIp=127.0.0.1
 --StreamPort=4000
 --StreamPacket=0
 --StreamPacketNumStreams=12
 --StreamPacketType=1
 --StreamPacketDisableL1Api=0
 --StreamNet2PhyThread=3, 0, 0
 --StreamPhy2NetThread=3, 0, 0
 --StreamSocketType=0
 --StreamDpdkInterface=0000:bb:aa.0
 --StreamSharedMemPoolName=testmac_pkt
 --StreamSrcIp0=0.0.0.0
 --StreamDstIp0=127.0.0.1
 --StreamSrcPort0=2234
 --StreamDstPort0=1234
 --StreamSrcIp1=0.0.0.0
 --StreamDstIp1=127.0.0.1
 --StreamSrcPort1=2235
 --StreamDstPort1=1235
 --StreamSrcIp2=0.0.0.0
 --StreamDstIp2=127.0.0.1
 --StreamSrcPort2=2236
 --StreamDstPort2=1236
 --StreamSrcIp3=0.0.0.0
 --StreamDstIp3=127.0.0.1
 --StreamSrcPort3=2237
 --StreamDstPort3=1237
 --StreamSrcIp4=0.0.0.0
 --StreamDstIp4=127.0.0.1
 --StreamSrcPort4=2238
 --StreamDstPort4=1238
 --StreamSrcIp5=0.0.0.0
 --StreamDstIp5=127.0.0.1
 --StreamSrcPort5=2239
 --StreamDstPort5=1239
 --StreamSrcIp6=0.0.0.0
 --StreamDstIp6=127.0.0.1
 --StreamSrcPort6=2240
 --StreamDstPort6=1240
 --StreamSrcIp7=0.0.0.0
 --StreamDstIp7=127.0.0.1
 --StreamSrcPort7=2241
 --StreamDstPort7=1241
 --StreamSrcIp8=0.0.0.0
 --StreamDstIp8=127.0.0.1
 --StreamSrcPort8=2242
 --StreamDstPort8=1242
 --StreamSrcIp9=0.0.0.0
 --StreamDstIp9=127.0.0.1
 --StreamSrcPort9=2243
 --StreamDstPort9=1243
 --StreamSrcIp10=0.0.0.0
 --StreamDstIp10=127.0.0.1
 --StreamSrcPort10=2244
 --StreamDstPort10=1244
 --StreamSrcIp11=0.0.0.0
 --StreamDstIp11=127.0.0.1
 --StreamSrcPort11=2245
 --StreamDstPort11=1245
 --StreamPacketSetL1Core=0
 --StreamPacketL1CoreCell0=0x3000030, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell1=0x3000030, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell2=0x7000070, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell3=0x1f0001f0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell4=0x1f0001f0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell5=0xff000ff0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell6=0xff000ff0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell7=0x7ff007ff0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell8=0xfff00fff0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell9=0x3fff03fff0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell10=0x7fff07fff0, 0x0, 0x0, 0x0
 --StreamPacketL1CoreCell11=0x7fff07fff0, 0x0, 0x0, 0x0
 --ConfigFromTestFile=0
 --ConfigFromTestFileType=1
 --TestFileNameType0=traffic_profile/traffic_profile.csv
 --TestFileSetL1Core=0
 --TestFileSetL1CoreName=traffic_profile/core_mask.txt
 --TestFileDuration=2000
 --TestFileNameType1DL=traffic_profile/dl_traffic.csv
 --TestFileNameType1UL=traffic_profile/ul_traffic.csv
 --TestFileNumerology=1
 --TestFileOffsetCell0=0
 --TestFileOffsetCell1=1000
 --TestFileOffsetCell2=2000
 --TestFileOffsetCell3=3000
 --TestFileOffsetCell4=4000
 --TestFileOffsetCell5=5000
 --TestFileOffsetCell6=6000
 --TestFileOffsetCell7=7000
 --TestFileOffsetCell8=8000
 --TestFileOffsetCell9=9000
 --TestFileOffsetCell10=10000
 --TestFileOffsetCell11=11000
 --TestMacTraceLevelModumask=0xE1FF
 --TestMacTraceSubModumask0=0x1
 --TestMacTraceSubModumask1=0x1
 --TestMacTraceSubModumask2=0x1
 --TestMacTraceSubModumask3=0x1
 --TestMacTraceSubModumask4=0x1
 --TestMacTraceSubModumask5=0x1
 --TestMacTraceSubModumask6=0x1
 --TestMacTraceSubModumask7=0x1
 --TestMacTraceSubModumask8=0x1
 --TestMacTracelogThread=0, 0, 0

sDpdkFilePrefix: gnb0
sWlsDevName: wls0
not found in XML: param "UplinkSlotDelay" set to default value 0
not found in XML: param "TestFileOffsetCell12" set to default value 0
not found in XML: param "TestFileOffsetCell13" set to default value 0
not found in XML: param "TestFileOffsetCell14" set to default value 0
not found in XML: param "TestFileOffsetCell15" set to default value 0
not found in XML: param "TestFileOffsetCell16" set to default value 0
not found in XML: param "TestFileOffsetCell17" set to default value 0
not found in XML: param "TestFileOffsetCell18" set to default value 0
not found in XML: param "TestFileOffsetCell19" set to default value 0
not found in XML: param "TestFileOffsetCell20" set to default value 0
not found in XML: param "TestFileOffsetCell21" set to default value 0
not found in XML: param "TestFileOffsetCell22" set to default value 0
not found in XML: param "TestFileOffsetCell23" set to default value 0
not found in XML: param "TestFileOffsetCell24" set to default value 0
not found in XML: param "TestFileOffsetCell25" set to default value 0
not found in XML: param "TestFileOffsetCell26" set to default value 0
not found in XML: param "TestFileOffsetCell27" set to default value 0
not found in XML: param "TestFileOffsetCell28" set to default value 0
not found in XML: param "TestFileOffsetCell29" set to default value 0
not found in XML: param "TestFileOffsetCell30" set to default value 0
not found in XML: param "TestFileOffsetCell31" set to default value 0
not found in XML: param "TestFileOffsetCell32" set to default value 0
not found in XML: param "TestFileOffsetCell33" set to default value 0
not found in XML: param "TestFileOffsetCell34" set to default value 0
not found in XML: param "TestFileOffsetCell35" set to default value 0
not found in XML: param "TestFileOffsetCell36" set to default value 0
not found in XML: param "TestFileOffsetCell37" set to default value 0
not found in XML: param "TestFileOffsetCell38" set to default value 0
not found in XML: param "TestFileOffsetCell39" set to default value 0
[1;33m[info] file[test/testmac/testmac_utils.c] func[testmac_utils_list_cores] line[109]: ActiveCoreList: 0-63

[0mtestmac_utils_list_cores: Total 64 cores are online
    Core List: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
timer_set_tsc_freq_from_clock: System clock (rdtsc) resolution 1496487990 [Hz]
                               Ticks per usec 1496
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488064 [Hz]
        Ticks per us 1496
    MLog Storage: 0xb7d3700 -> 0xb893f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

Calling rte_eal_init: testmac -c 0x00000000000000000000000000000001 --proc-type=auto --file-prefix gnb0 --iova-mode=pa -a0000:00:00.0 
EAL: Detected CPU lcores: 64
EAL: Detected NUMA nodes: 1
EAL: Auto-detected process type: SECONDARY
EAL: Detected static linkage of DPDK
EAL: Multi-process socket /var/run/dpdk/gnb0/mp_socket_139125_9b33537e264c3
EAL: Selected IOVA mode 'PA'
EAL: VFIO support initialized
wls_mac_init:
    wls_device_name[wls0] nBlockSize[262144] nAggregationLevel[0]
        wls_lib: Open wls0 (DPDK memzone)
        wls_lib: WLS_Open 0x240000000
        wls_lib: link: 1 <-> 0
        wls_lib: Mode 1
        wls_lib: WLS shared management memzone: wls0
        wls_lib: Add ctx 0
        wls_lib: WLS_Alloc Size Requested [1453850624] bytes HugePageSize [0x40000000] nHugePagesMapped[2]
        wls_lib: Connecting to remote peer ...
        wls_lib: Connected to remote peer
testmac_mac2phy_stats_thread: [PID: 139161] binding on [CPU  0] [PRIO:  0] [POLICY:  1]
wls_mac_create_mem_array: pMemArray[0x2927540] pMemArrayMemory[0x240180000] totalSize[1050935296] nBlockSize[262144] numBlocks[4009]
WLS inited ok WLS_EnqueueBlock [1200]
Initial TraceLevelModuMask:0xe1ff
Initial SubModuMask[0]:0x1
Initial SubModuMask[1]:0x1
Initial SubModuMask[2]:0x1
Initial SubModuMask[3]:0x1
Initial SubModuMask[4]:0x1
Initial SubModuMask[5]:0x1
Initial SubModuMask[6]:0x1
Initial SubModuMask[7]:0x1
Initial SubModuMask[8]:0x1

===========================================================================================================
TESTMAC VERSION
===========================================================================================================

$Version: #DIRTY# $ (x86)
IMG-date: May  8 2023
IMG-time: 10:49:44
===========================================================================================================


===========================================================================================================
Testmac threads in application
===========================================================================================================
testmac_run_thread:       [PID: 139163] binding on [CPU  0] [PRIO: 89] [POLICY:  1]
wls_mac_rx_task:          [PID: 139162] binding on [CPU  1] [PRIO: 90] [POLICY:  1]
===========================================================================================================

testmac_set_phy_start: mode[1], period[40], count[0]

testmac_run_load_files:
Loading DL Config Files:
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/dl/testmac_dl_mu0_5mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/dl/testmac_dl_mu0_10mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/dl/testmac_dl_mu0_15mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/dl/testmac_dl_mu0_20mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/dl/testmac_dl_mu0_25mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/dl/testmac_dl_mu1_10mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/dl/testmac_dl_mu1_50mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/dl/testmac_dl_mu1_60mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/dl/testmac_dl_mu1_80mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/dl/testmac_dl_mu1_100mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/dl/testmac_dl_mu3_100mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/dl/testmac_dl_mu3_200mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
Loading UL Config Files:
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/ul/testmac_ul_mu0_5mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/ul/testmac_ul_mu0_10mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    Adding setoption srs_agc_target_set_flush [numTests: 2] [nCellMask: 0xffffffff] [nOption: 16384] [nMacOptions: 16384] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_agc_target_set_flush [numTests: 3] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/ul/testmac_ul_mu0_15mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/ul/testmac_ul_mu0_20mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/ul/testmac_ul_mu1_10mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/ul/testmac_ul_mu1_20mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/ul/testmac_ul_mu1_40mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/ul/testmac_ul_mu1_50mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/ul/testmac_ul_mu1_60mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/ul/testmac_ul_mu1_80mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/ul/testmac_ul_mu1_100mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    Adding setoption srs_fft_flag_enable_flush [numTests: 195] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption pusch_foc_enable [numTests: 336] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption pusch_foc_enable [numTests: 339] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption irc_enable_threshold [numTests: 339] [nCellMask: 0xffffffff] [nOption: 50] [nMacOptions: 50] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption linear_interp_enable [numTests: 351] [nCellMask: 0x000000ff] [nBufSize: 1] [nMacOptionsCellMask: 0x00000000000000ff]
    Adding setoption pusch_irc_force [numTests: 351] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0xffffffffffffffff]
    Adding setoption linear_interp_enable [numTests: 355] [nCellMask: 0x000000ff] [nBufSize: 1] [nMacOptionsCellMask: 0x00000000000000ff]
    Adding setoption pusch_irc_force [numTests: 355] [nCellMask: 0xffffffff] [nOption: 4] [nMacOptions: 4] [nMacOptionsCellMask: 0xffffffffffffffff]
    Adding setoption irc_enable_threshold [numTests: 355] [nCellMask: 0xffffffff] [nOption: -100] [nMacOptions: -100] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_dft_ce_fill_full_band [numTests: 407] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_dft_ce_fill_full_band [numTests: 410] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption dft_bf_weight_gen_enable [numTests: 411] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption rx_ant_vertical [numTests: 411] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption rx_ant_horizontal [numTests: 411] [nCellMask: 0xffffffff] [nOption: 8] [nMacOptions: 8] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption rx_ant_polarization [numTests: 411] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption dft_bf_weight_gen_enable [numTests: 412] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption rx_ant_vertical [numTests: 412] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption rx_ant_horizontal [numTests: 412] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption rx_ant_polarization [numTests: 412] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_fft_flag_enable_flush [numTests: 415] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_fft_flag_enable_flush [numTests: 425] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_fft_flag_enable_flush [numTests: 443] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_fft_flag_enable_flush [numTests: 444] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption irc_mmse_switching_enable [numTests: 527] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption irc_mmse_switching_enable [numTests: 542] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/ul/testmac_ul_mu3_100mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/ul/testmac_ul_mu3_200mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
Loading FD Config Files:
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/fd/testmac_fd_mu0_5mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    Adding SetCoreMask[numTests: 2][setCoreCnt: 0]. CoreMask[4080 / 0x0000000000000ff0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/fd/testmac_fd_mu0_10mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    Adding setoption srs_agc_target_set_flush [numTests: 5] [nCellMask: 0xffffffff] [nOption: 16384] [nMacOptions: 16384] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_agc_target_set_flush [numTests: 6] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding SetCoreMask[numTests: 10][setCoreCnt: 0]. CoreMask[4080 / 0x0000000000000ff0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/fd/testmac_fd_mu0_20mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    Adding SetCoreMask[numTests: 45][setCoreCnt: 0]. CoreMask[1008 / 0x00000000000003f0]
    Adding SetCoreMask[numTests: 48][setCoreCnt: 0]. CoreMask[1008 / 0x00000000000003f0]
    Adding SetCoreMask[numTests: 51][setCoreCnt: 0]. CoreMask[4080 / 0x0000000000000ff0]
    Adding SetCoreMask[numTests: 54][setCoreCnt: 0]. CoreMask[4080 / 0x0000000000000ff0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/fd/testmac_fd_mu0_40mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/fd/testmac_fd_mu1_20mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/fd/testmac_fd_mu1_40mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/fd/testmac_fd_mu1_50mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/fd/testmac_fd_mu1_60mhz.cfg
         Forcing RAT to 8 (5GNR)
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/fd/testmac_fd_mu1_100mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    Adding setoption fec_dec_split [numTests: 0] [nCellMask: 0xffffffff] [nOption: 4] [nMacOptions: 4] [nMacOptionsCellMask: 0xffffffffffffffff]
    Adding setoption srs_agc_flag_enable_flush [numTests: 154] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_dft_ce_fill_full_band [numTests: 154] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_agc_flag_enable_flush [numTests: 158] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption srs_dft_ce_fill_full_band [numTests: 159] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding SetCoreMask[numTests: 232][setCoreCnt: 0]. CoreMask[1008 / 0x00000000000003f0]
    Adding SetCoreMask[numTests: 236][setCoreCnt: 0]. CoreMask[4080 / 0x0000000000000ff0]
    Adding SetCoreMask[numTests: 240][setCoreCnt: 0]. CoreMask[65520 / 0x000000000000fff0]
    Adding SetCoreMask[numTests: 241][setCoreCnt: 0]. CoreMask[65520 / 0x000000000000fff0]
    Adding setoption fec_dec_split [numTests: 241] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0xffffffffffffffff]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/fd/testmac_fd_mu3_100mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]
    testmac_run_parse_file Parsing config file: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test/fd/testmac_fd_mu3_200mhz.cfg
         Forcing RAT to 8 (5GNR)
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[240 / 0x00000000000000f0]

TESTMAC DL TESTS:
    5GNR Numerology[0] Bandwidth[5]
         1001  1002  1003  1004  1005  1006  1007  1008  1009 
    5GNR Numerology[0] Bandwidth[10]
         1001  1002  1003  1004  1005  1006  1007  1008  1009  1010 
         1011  1012 
    5GNR Numerology[0] Bandwidth[15]
         1001 
    5GNR Numerology[0] Bandwidth[20]
         1001  1002  1003  1004  1005  1006  1007  1008 
    5GNR Numerology[0] Bandwidth[25]
         1001 
    5GNR Numerology[1] Bandwidth[10]
        11001 11002 11007 
    5GNR Numerology[1] Bandwidth[50]
         1001  1002  1003  1004 
    5GNR Numerology[1] Bandwidth[60]
        16002 16001 16007 
    5GNR Numerology[1] Bandwidth[80]
        18002 18001 18007 
    5GNR Numerology[1] Bandwidth[100]
         1200  1201  1202  1203  1204  1205  1206  1207  1210  1211 
         1212  1213  1214  1215  1216  1217  1218  1219  1220  1221 
         1222  1223  1224  1225  1226  1227  1228  1229  1230  1231 
         1232  1233  1241  1242  1243  1244  1245  1250  1251  1252 
         1255  1260  1261  1262  1263  1264  1265  1266  1267  1268 
         1269  1270  1271  1272  1273  1280  1281  1300  1301  1302 
         1303  1304  1305  1402  1404  1408  1416  1417  1500  1501 
         1502  1503  1504  1505  1506  1507  1508  1509  1510  1511 
         1512  1513  1514  1515  1600  1601  1602  1603  1604  1605 
         1606  1607  1608  1609  1610  1611  1612  1613  1614  1615 
         1616  1617  1618  1619  1620  1621  1622  1623  1700  1701 
         1702  1703  1704  1705  1706  1707  1708  1709  1710  1720 
         1721  1730  1731  1732  1733  1734  1735  1736 
    5GNR Numerology[3] Bandwidth[100]
         1001  1002  1003  1005  1006  1007  1008  1009  1010  1011 
         1012  1013  1014  1015  1016  1017  1018  1019  1020  1030 
         1031  1032  1033 
    5GNR Numerology[3] Bandwidth[200]
         1001 

TESTMAC UL TESTS:
    5GNR Numerology[0] Bandwidth[5]
         1001  1002  1003  1069  1070  1071  1072  1073  1074  1075 
         1076  1077  1078  1079  1080  1081  1082  1083  1084  1085 
         1086  1087  1088  1089 
    5GNR Numerology[0] Bandwidth[10]
         1001  1002  1003  1004  1069  1070  1071  1072  1073  1074 
         1075  1076  1077  1078  1079  1080  1081  1082  1083  1084 
         1085  1086  1087  1088  1089 
    5GNR Numerology[0] Bandwidth[15]
         1001 
    5GNR Numerology[0] Bandwidth[20]
         1001  1002  1003  1004  1005  1006  1007  1008  1069  1070 
         1071  1072  1073  1074  1075  1076  1077  1078  1079  1080 
         1081  1082  1083  1084  1085  1086  1087  1088  1089  1090 
         1091  1092 
    5GNR Numerology[1] Bandwidth[10]
         1069  1070  1071  1072  1073  1074  1075  1076  1077  1078 
         1079  1080  1081  1082  1083  1084  1085  1086  1087  1088 
         1089  1090  1091 11004 11005 
    5GNR Numerology[1] Bandwidth[20]
         1069  1070  1071  1072  1073  1074  1075  1076  1077  1078 
         1079  1080  1081  1082  1083  1084  1085  1086  1087  1088 
         1089  1090  1091  1092 
    5GNR Numerology[1] Bandwidth[40]
         1069  1070  1071  1072  1073  1074  1075  1076  1077  1078 
         1079  1080  1081  1082  1083  1084  1085  1086  1087  1088 
         1089  1090  1091 
    5GNR Numerology[1] Bandwidth[50]
         1001  1002  1003  1004  1005  1006  1007 
    5GNR Numerology[1] Bandwidth[60]
        16004 16006 16005 
    5GNR Numerology[1] Bandwidth[80]
        18004 18006 18005 
    5GNR Numerology[1] Bandwidth[100]
         1001  1002  1003  1004  1010  1011  1012  1013  1014  1015 
         1016  1017  1018  1019  1020  1021  1022  1023  1024  1025 
         1026  1027  1028  1030  1031  1032  1033  1034  1035  1036 
         1037  1038  1039  1040  1041  1042  1043  1044  1050  1051 
         1052  1053  1054  1055  1056  1057  1058  1059  1060  1061 
         1062  1063  1064  1065  1066  1067  1068  1069  1070  1071 
         1072  1073  1074  1075  1076  1077  1078  1079  1080  1081 
         1082  1083  1084  1085  1086  1087  1091  1092  1093  1094 
         1095  1096  1097  1098  1099  1100  1101  1102  1103  1104 
         1105  1106  1107  1108  1109  1110  1111  1113  1114  1115 
         1116  1117  1118  1119  1120  1121  1122  1123  1124  1125 
         1126  1127  1128  1129  1130  1131  1132  1133  1134  1135 
         1136  1137  1138  1139  1140  1141  1142  1143  1144  1145 
         1146  1147  1148  1149  1150  1152  1153  1154  1155  1156 
         1157  1159  1160  1161  1162  1163  1164  1165  1166  1167 
         1168  1169  1170  1171  1172  1173  1175  1176  1177  1178 
         1179  1180  1181  1182  1183  1184  1185  1186  1187  1190 
         1191  1192  1193  1194  1195  1196  1197  1198  1200  1201 
         1202  1203  1204  1205  1206  1207  1208  1209  1210  1211 
         1212  1213  1214  1215  1216  1217  1218  1219  1220  1221 
         1222  1223  1224  1225  1227  1228  1229  1230  1231  1232 
         1233  1234  1235  1236  1237  1238  1239  1240  1241  1242 
         1243  1244  1245  1246  1247  1248  1249  1251  1252  1253 
         1254  1255  1256  1257  1258  1259  1260  1261  1262  1263 
         1264  1265  1266  1267  1268  1269  1270  1271  1272  1273 
         1274  1275  1276  1280  1281  1282  1402  1404  1408  1416 
         1420  1421  1422  1423  1424  1425  1426  1427  1428  1429 
         1430  1431  1432  1433  1434  1435  1436  1437  1438  1439 
         1440  1441  1442  1443  1444  1445  1446  1447  1448  1449 
         1450  1451  1452  1453  1454  1500  1503  1504  1505  1506 
         1507  1508  1512  1513  1514  1515  1516  1517  1518  1519 
         1520  1521  1522  1523  1524  1527  1540  1541  1542  1563 
         1564  1565  1566  1567  1568  1569  1570  1571  1572  1573 
         1574  1575  1576  1577  1578  1579  1582  1583  1584  1586 
         1587  1588  1589  1591  1592  1593  1594  1595  1596  1597 
        81005 81001 81002 81003 81004  1600  1601  1602  1603  1604 
         1605  1606  1607  1608  1609  1610  1611  1612  1613  1614 
         1615  1616  1617  1618  1619  1620  1621  1622  1623  1624 
         1625  1626  1627  1628  1629  1630  1631  1632  1633  1634 
         1635  1636  1637  1638  1639  1640  1641  1642  1650  1651 
         1652  1653  1654  1656  1657  1701  1702  1703  1704  1705 
         1706  1707  1708  1729  1730  1711  1712  1713  1715  1717 
         1719  1725  1726  1727  1728  1731  1732  1733  1734  1735 
         1741  1742  1743  1744  1745  1749  1750  1751  1752  1753 
         1754  1755  1756  1757  1800  1801  1802  1803  1804  1805 
         1806  1807  1808  1809  1810  1811  1812  1813  1820  1821 
         1822  1823  1824  1825  1826  1827  1828  1829  1830  1831 
         1832  1833  1834  1835  1836  1837  1838  1839  1840  1841 
         1842  1843  1844  1845  1846  1847  1848  1849  1850  1851 
         1852  1853  1854  1855  1856  1857  1858  1859  1860  1861 
         1862  1863  1864  1865  1866  1867  1868  1869  1870  1871 
         1872  1873  1874  1875  1876  1877  1878  1879  1880  1881 
         1882  1883  1884  1885  1886  1887  1888  1890  1891  1893 
         1894  1895  1896  1897  1904  1905  1906  1907  1908  1909 
         1910  1911  1969  1970  1971  1972  1973  1974  1975  1976 
        
    5GNR Numerology[3] Bandwidth[100]
         1001  1002  1003  1004  1005  1006  1007  1010  1011  1012 
         1013  1014  1015  1020  1021  1022  1023  1024  1025  1026 
         1027  1028  1029  1030  1031  1032  1033  1034  1035  1036 
         1037  1040  1041  1042  1043  1044  1045  1046  1050  1051 
         1052  1053  1054  1059  1060  1061  1062  1063  1064  1065 
         1066  1067  1070  1071  1073  1074  1081  1082  1083  1084 
         1085  1086 
    5GNR Numerology[3] Bandwidth[200]
         1001 

TESTMAC FD TESTS:
    5GNR Numerology[0] Bandwidth[5]
         1001  6001  8001 10001 12001 
    5GNR Numerology[0] Bandwidth[10]
         1001  1002  1003  1004  1005  1006  1010  2010  4010  6010 
         8010 10010 12010 16010 
    5GNR Numerology[0] Bandwidth[20]
         1001  1002  1004  1005  1006  1007  1008  1009  1010  1012 
         1014  1015  1016  1017  1018  1020  1021  1022  1023  1024 
         1025  1030  1031  1032  1033  1040  1200  1201  1202  1206 
         1207  1208  1209  1210  1211  1212  1220  1221  1222  1223 
         1224  1225  1226  1227  1228  3220  3223  3226  6220  6223 
         6226  9220  9223  9226 12220 12223 12226 
    5GNR Numerology[0] Bandwidth[40]
         1001  1002 
    5GNR Numerology[1] Bandwidth[20]
         1001 
    5GNR Numerology[1] Bandwidth[40]
         1001  1002  1003 
    5GNR Numerology[1] Bandwidth[50]
         1001 
    5GNR Numerology[1] Bandwidth[60]
         2001 
    5GNR Numerology[1] Bandwidth[100]
         1001  1002  1003  1004  1005  1006  1007  1008  1010  1011 
         1012  1013  1020  1021  1022  1023  1030  1031  1032  1033 
         1040  1041  1042  1043  1050  1051  1052  1053  1099  1100 
         1101  1102  1200  1201  1202  1203  1204  1205  1206  1207 
         1208  1209  1210  1220  1221  1222  1223  1224  1225  1226 
         1227  1228  1229  1230  1231  1232  1233  1234  1235  1236 
         1237  1238  1239  1240  1241  1242  1243  1244  1245  1246 
         1247  1248  1249  1250  1251  1252  1253  1254  1255  1256 
         1257  1276  1277  1300  1301  1302  1303  1304  1305  1306 
         1307  1308  1310  1311  1312  1313  1350  1351  1352  1353 
         1354  1355  1356  1357  1358  1359  1362  1363  1364  1369 
         1370  1371  1372  1373  1374  1375  1376  1377  1378  1379 
         1380  1381  1382  1383  1384  1385  1386  1388  1389  1390 
         1391  1392  1393  1395  1397  1398  1399  1400  1401  1402 
         1403  1404  1405  1406  1411  1412  1413  1414  1415  1416 
         1417  1449  1450  1451  1418  1419  1420  1421  1881  1430 
         1431  1432  1433  1434  1490  1494  1500  1501  1502  1503 
         1504  1510  1511  1512  1513  1514  1515  1520  1521  1522 
         1523  1524  1525  1526  1527  1528  1529  1530  1531  1532 
         1540  1541  1600  1602  1604  1608  1613  1614  1615  1616 
         1617  1618  1622  1623  1624  1625  1627  1630  1631  1633 
         1635  1637  1638  1639  1640  1642  1645  1646  1660  1661 
         1680  1700  1701  1702  1730  1731  1732  1733  2300  2303 
         2306  2310  3300  3303  3306  3310  4300  4303  4306  4310 
         8300 16730 16732  1740  1741  1742  1743  1744  1745  1746 
         1747  1748  1749  1750  1751  1752  1387 
    5GNR Numerology[3] Bandwidth[100]
         1001  1002  1004  1005  1006  1007  1008  1009  1010  1011 
         1012  1013  1014  1015  1061  1062  1063  1064  1065  1070 
         1080  1081  1082  2080  3080  4080 
    5GNR Numerology[3] Bandwidth[200]
         1001 
    testmac_run_parse_file Parsing config file: ./icelake-sp/icxsp_mu1_100mhz_4x4_hton.cfg
TestFileName:  icxsp_mu1_100mhz_4x4_hton.cfg
testmac_set_phy_start: mode[1], period[1], count[100200]
    Adding setoption ebbu_pool_num_queue [numTests: 0] [nCellMask: 0xffffffff] [nOption: 4] [nMacOptions: 4] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption ebbu_pool_queue_size [numTests: 0] [nCellMask: 0xffffffff] [nOption: 1024] [nMacOptions: 1024] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption ebbu_pool_num_context [numTests: 0] [nCellMask: 0xffffffff] [nOption: 4] [nMacOptions: 4] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption ebbu_pool_max_context_fetch [numTests: 0] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0x0000000000000000]
    Adding setoption pdsch_split [numTests: 0] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0xffffffffffffffff]
    Adding setoption pusch_mmse_split [numTests: 0] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0xffffffffffffffff]
    Adding setoption pucch_split [numTests: 0] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0xffffffffffffffff]
    Adding setoption ce_interp_method [numTests: 0] [nCellMask: 0xffffffff] [nOption: 2] [nMacOptions: 2] [nMacOptionsCellMask: 0xffffffffffffffff]
    Adding setoption linear_interp_enable [numTests: 0] [nCellMask: 0x00ffffff] [nBufSize: 1] [nMacOptionsCellMask: 0x0000000000ffffff]
    Adding setoption remove_memcpy_memset [numTests: 0] [nCellMask: 0xffffffff] [nOption: 1] [nMacOptions: 1] [nMacOptionsCellMask: 0x0000000000000000]
    Adding SetCoreMask[numTests: 0][setCoreCnt: 0]. CoreMask[68719476752 / 0x0000001000000010]
    Adding Test[1300]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg

    Adding Test[1301]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg

    Adding Test[1302]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg

    Adding Test[1303]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg

    Adding Test[1304]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg

    Adding Test[1305]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg

    Adding Test[1306]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg

    Adding Test[1307]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg

    Adding Test[1308]. NumCarr[1]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg

    Adding SetCoreMask[numTests: 9][setCoreCnt: 0]. CoreMask[240518168632 / 0x0000003800000038]
    Adding Test[2300]. NumCarr[2]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg

    Adding Test[2301]. NumCarr[2]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg

    Adding Test[2302]. NumCarr[2]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg

    Adding Test[2303]. NumCarr[2]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg

    Adding Test[2304]. NumCarr[2]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg

    Adding Test[2305]. NumCarr[2]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg

    Adding SetCoreMask[numTests: 15][setCoreCnt: 0]. CoreMask[103079215120 / 0x0000001800000010]
    Adding Test[2306]. NumCarr[2]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg

    Adding Test[2307]. NumCarr[2]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg

    Adding Test[2308]. NumCarr[2]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg

    Adding SetCoreMask[numTests: 18][setCoreCnt: 0]. CoreMask[2164663517688 / 0x000001f8000001f8]
    Adding Test[4300]. NumCarr[4]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg
        Carrier[2]: ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg
        Carrier[3]: ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg

    Adding Test[4301]. NumCarr[4]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg
        Carrier[2]: ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg
        Carrier[3]: ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg

    Adding Test[4302]. NumCarr[4]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg
        Carrier[2]: ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg
        Carrier[3]: ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg

    Adding Test[4303]. NumCarr[4]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg
        Carrier[2]: ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg
        Carrier[3]: ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg

    Adding Test[4304]. NumCarr[4]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg
        Carrier[2]: ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg
        Carrier[3]: ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg

    Adding Test[4305]. NumCarr[4]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg
        Carrier[2]: ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg
        Carrier[3]: ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg

    Adding SetCoreMask[numTests: 24][setCoreCnt: 0]. CoreMask[481036337264 / 0x0000007000000070]
    Adding Test[4306]. NumCarr[4]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg
        Carrier[2]: ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg
        Carrier[3]: ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg

    Adding Test[4307]. NumCarr[4]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg
        Carrier[2]: ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg
        Carrier[3]: ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg

    Adding Test[4308]. NumCarr[4]
        Carrier[0]: ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg
        Carrier[1]: ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg
        Carrier[2]: ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg
        Carrier[3]: ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg

TESTMAC>welcome to application console

Received MSG_TYPE_PHY_TEST_CONFIG_INFO




----------------------------------------------------------------------------------------
Running Test[1300]. NumCarr[1], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000001000000010 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488017 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f74000e00 -> 0x7f7f740c1620 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1300] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[1508224000]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[158976000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     2,615 /         Size:  2,483,828,186
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     2,615 /         Size:  2,483,828,186
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 15.18.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  2.37%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 15.14.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  4.59%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 15.14.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  4.59%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 15.14.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  4.59%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 15.14.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  4.59%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 15.13.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  4.59%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 15.14.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  4.60%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 15.14.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  4.59%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 15.13.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  4.59%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 15.14.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  4.59%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_1300] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2380]
        nTotalAllocCnt[2156682] nTotalFreeCnt[2154427] Diff[2255]
        nDlBufAllocCnt[1663433] nDlBufFreeCnt[1663433] Diff[0]
        nUlBufAllocCnt[493249] nUlBufFreeCnt[490994] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1301]. NumCarr[1], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000001000000010 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488021 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f74420700 -> 0x7f7f744e0f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1301] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[863091200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[72960000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     2,615 /         Size:  2,481,677,786
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     2,615 /         Size:  2,481,677,786
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.54.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  1.78%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.52.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  3.69%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.52.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  3.69%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.51.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  3.69%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.53.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  3.70%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.52.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  3.69%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.53.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  3.69%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.51.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  3.69%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.52.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  3.69%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 10.51.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  3.69%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_1301] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2380]
        nTotalAllocCnt[4311107] nTotalFreeCnt[4308852] Diff[2255]
        nDlBufAllocCnt[3326865] nDlBufFreeCnt[3326865] Diff[0]
        nUlBufAllocCnt[984242] nUlBufFreeCnt[981987] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1302]. NumCarr[1], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000001000000010 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488089 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f74420700 -> 0x7f7f744e0f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1302] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[491635200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[38092800]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     2,615 /         Size:  2,480,637,402
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     2,615 /         Size:  2,480,637,402
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.36.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  1.51%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.34.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.08%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.34.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.08%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.34.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.08%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.33.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.07%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.34.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.08%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.36.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.08%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.34.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.08%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.34.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.08%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.34.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.08%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_1302] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2380]
        nTotalAllocCnt[6465532] nTotalFreeCnt[6463277] Diff[2255]
        nDlBufAllocCnt[4990297] nDlBufFreeCnt[4990297] Diff[0]
        nUlBufAllocCnt[1475235] nUlBufFreeCnt[1472980] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1303]. NumCarr[1], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000001000000010 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488131 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f744e1100 -> 0x7f7f745a1920 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1303] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[1061054400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[120112000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     2,615 /         Size:  2,482,698,714
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     2,615 /         Size:  2,482,698,714
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 12.28.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  1.93%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 12.30.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  4.05%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 12.28.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  4.04%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 12.28.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  4.04%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 12.28.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  4.04%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 12.28.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  4.04%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 12.28.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  4.04%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 12.30.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  4.05%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 12.28.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  4.04%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00.. 12.28.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  4.04%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_1303] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2380]
        nTotalAllocCnt[8619957] nTotalFreeCnt[8617702] Diff[2255]
        nDlBufAllocCnt[6653729] nDlBufFreeCnt[6653729] Diff[0]
        nUlBufAllocCnt[1966228] nUlBufFreeCnt[1963973] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1304]. NumCarr[1], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000001000000010 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488046 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f745a1a00 -> 0x7f7f74662220 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1304] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[595086400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[56777600]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     2,615 /         Size:  2,481,133,018
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     2,615 /         Size:  2,481,133,018
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.85.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  1.57%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.82.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.15%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.82.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.15%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.83.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.15%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.82.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.15%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.81.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.15%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.83.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.15%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.82.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.15%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.82.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.15%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.82.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  3.15%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_1304] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2380]
        nTotalAllocCnt[10774382] nTotalFreeCnt[10772127] Diff[2255]
        nDlBufAllocCnt[8317161] nDlBufFreeCnt[8317161] Diff[0]
        nUlBufAllocCnt[2457221] nUlBufFreeCnt[2454966] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1305]. NumCarr[1], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000001000000010 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488133 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f74662400 -> 0x7f7f74722c20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1305] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[341504000]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[29177600]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     2,615 /         Size:  2,480,440,794
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     2,615 /         Size:  2,480,440,794
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.99.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.41%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.97.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.82%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.98.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.82%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.98.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.82%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.98.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.82%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.97.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.82%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.97.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.82%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.97.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.82%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.97.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.82%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.98.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.82%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_1305] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2380]
        nTotalAllocCnt[12928807] nTotalFreeCnt[12926552] Diff[2255]
        nDlBufAllocCnt[9980593] nDlBufFreeCnt[9980593] Diff[0]
        nUlBufAllocCnt[2948214] nUlBufFreeCnt[2945959] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1306]. NumCarr[1], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000001000000010 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488079 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f74662400 -> 0x7f7f74722c20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1306] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[535756800]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[60672000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     2,615 /         Size:  2,481,075,674
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     2,615 /         Size:  2,481,075,674
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.12.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.49%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.10.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  3.01%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.11.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  3.00%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.11.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  3.00%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.11.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  3.00%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.11.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  3.01%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.11.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  3.01%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.12.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  3.01%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.11.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  3.00%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  7.11.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  3.01%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_1306] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2380]
        nTotalAllocCnt[15083232] nTotalFreeCnt[15080977] Diff[2255]
        nDlBufAllocCnt[11644025] nDlBufFreeCnt[11644025] Diff[0]
        nUlBufAllocCnt[3439207] nUlBufFreeCnt[3436952] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1307]. NumCarr[1], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000001000000010 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488027 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f74722e00 -> 0x7f7f747e3620 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1307] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[300851200]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[28672000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     2,615 /         Size:  2,480,379,354
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     2,615 /         Size:  2,480,379,354
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.57.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.37%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.56.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.75%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.55.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.74%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.56.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.74%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.56.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.74%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.56.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.74%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.56.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.74%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.55.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.74%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.55.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.74%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  5.55.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.74%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_1307] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2380]
        nTotalAllocCnt[17237657] nTotalFreeCnt[17235402] Diff[2255]
        nDlBufAllocCnt[13307457] nDlBufFreeCnt[13307457] Diff[0]
        nUlBufAllocCnt[3930200] nUlBufFreeCnt[3927945] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[1308]. NumCarr[1], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000001000000010 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496487983 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 1
testmac_config_parse: test_num[1308] test_type[2] numcarrier[1] nLteCells[0] nNr5gCells[1]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[172441600]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[14592000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     2,615 /         Size:  2,480,059,866
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     2,615 /         Size:  2,480,059,866
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[1] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[1] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  4.71.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  1.30%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  4.70.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.57%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  4.69.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.57%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  4.69.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.57%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  4.70.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.57%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  4.69.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.57%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  4.69.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.57%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  4.69.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.57%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  4.69.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.57%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[1] NumCellsActive LTE[0] NR5G[1] Total Proc Time: [  5.00..  4.69.. 10.00] usces====
    Core Utilization [Core: 1] [Util %:  2.57%]
    Cell ID:    0
   Cell2Map:    0
   Map2Cell:    0
        RAT:   NR
      State:  ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_1308] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2380]
        nTotalAllocCnt[19392082] nTotalFreeCnt[19389827] Diff[2255]
        nDlBufAllocCnt[14970889] nDlBufFreeCnt[14970889] Diff[0]
        nUlBufAllocCnt[4421193] nUlBufFreeCnt[4418938] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[2300]. NumCarr[2], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000003800000038 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488095 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 2
testmac_config_parse: test_num[2300] test_type[2] numcarrier[2] nLteCells[0] nNr5gCells[2]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[1508224000]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[158976000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[1508224000]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[158976000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     4,437 /         Size:  2,503,189,610
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     4,437 /         Size:  2,503,189,610
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[2] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[2] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 31.96.. 45.00] usces====
    Core Utilization [Core: 1] [Util %:  4.10%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 31.88.. 45.00] usces====
    Core Utilization [Core: 1] [Util %:  9.08%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 31.85.. 45.00] usces====
    Core Utilization [Core: 1] [Util %:  9.08%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 31.87.. 45.00] usces====
    Core Utilization [Core: 1] [Util %:  9.08%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 31.87.. 45.00] usces====
    Core Utilization [Core: 1] [Util %:  9.08%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 31.92.. 45.00] usces====
    Core Utilization [Core: 1] [Util %:  9.09%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 31.86.. 45.00] usces====
    Core Utilization [Core: 1] [Util %:  9.08%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 31.88.. 45.00] usces====
    Core Utilization [Core: 1] [Util %:  9.09%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 31.89.. 45.00] usces====
    Core Utilization [Core: 1] [Util %:  9.08%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 31.87.. 45.00] usces====
    Core Utilization [Core: 1] [Util %:  9.08%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_2300] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2505]
        nTotalAllocCnt[23600724] nTotalFreeCnt[23598469] Diff[2255]
        nDlBufAllocCnt[18297752] nDlBufFreeCnt[18297752] Diff[0]
        nUlBufAllocCnt[5302972] nUlBufFreeCnt[5300717] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[2301]. NumCarr[2], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000003800000038 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488033 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 2
testmac_config_parse: test_num[2301] test_type[2] numcarrier[2] nLteCells[0] nNr5gCells[2]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[863091200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[72960000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[863091200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[72960000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     4,437 /         Size:  2,498,888,810
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     4,437 /         Size:  2,498,888,810
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[2] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[2] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 22.07.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  3.28%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 22.02.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.12%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 22.03.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.12%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 22.03.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.12%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 22.01.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.11%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 22.05.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.13%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 22.00.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.11%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 22.02.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.12%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 22.00.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.11%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 22.02.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.12%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_2301] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2505]
        nTotalAllocCnt[27809366] nTotalFreeCnt[27807111] Diff[2255]
        nDlBufAllocCnt[21624615] nDlBufFreeCnt[21624615] Diff[0]
        nUlBufAllocCnt[6184751] nUlBufFreeCnt[6182496] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[2302]. NumCarr[2], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000003800000038 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488032 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 2
testmac_config_parse: test_num[2302] test_type[2] numcarrier[2] nLteCells[0] nNr5gCells[2]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[491635200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[38092800]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[491635200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[38092800]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     4,437 /         Size:  2,496,808,042
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     4,437 /         Size:  2,496,808,042
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[2] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[2] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 16.23.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  2.82%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 16.18.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.97%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 16.18.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.97%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 16.19.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.97%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 16.20.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.97%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 16.17.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.97%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 16.19.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.97%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 16.17.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.97%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 16.18.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.97%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 16.16.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.97%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_2302] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2505]
        nTotalAllocCnt[32018008] nTotalFreeCnt[32015753] Diff[2255]
        nDlBufAllocCnt[24951478] nDlBufFreeCnt[24951478] Diff[0]
        nUlBufAllocCnt[7066530] nUlBufFreeCnt[7064275] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[2303]. NumCarr[2], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000003800000038 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488047 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 2
testmac_config_parse: test_num[2303] test_type[2] numcarrier[2] nLteCells[0] nNr5gCells[2]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[1061054400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[120112000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[1061054400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[120112000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     4,437 /         Size:  2,500,930,666
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     4,437 /         Size:  2,500,930,666
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[2] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[2] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 25.17.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  3.54%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 25.07.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.72%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 25.07.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.73%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 25.05.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.72%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 25.10.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.74%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 25.06.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.73%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 25.09.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.73%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 25.06.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.73%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 25.09.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.74%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 25.04.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  7.72%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_2303] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2505]
        nTotalAllocCnt[36226650] nTotalFreeCnt[36224395] Diff[2255]
        nDlBufAllocCnt[28278341] nDlBufFreeCnt[28278341] Diff[0]
        nUlBufAllocCnt[7948309] nUlBufFreeCnt[7946054] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[2304]. NumCarr[2], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000003800000038 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488088 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 2
testmac_config_parse: test_num[2304] test_type[2] numcarrier[2] nLteCells[0] nNr5gCells[2]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[595086400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[56777600]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[595086400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[56777600]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     4,437 /         Size:  2,497,799,274
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     4,437 /         Size:  2,497,799,274
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[2] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[2] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 17.49.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  2.94%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 17.44.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  6.22%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 17.44.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  6.23%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 17.42.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  6.22%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 17.41.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  6.22%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 17.45.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  6.23%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 17.43.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  6.22%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 17.48.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  6.23%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 17.42.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  6.22%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 17.45.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  6.23%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_2304] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2505]
        nTotalAllocCnt[40435292] nTotalFreeCnt[40433037] Diff[2255]
        nDlBufAllocCnt[31605204] nDlBufFreeCnt[31605204] Diff[0]
        nUlBufAllocCnt[8830088] nUlBufFreeCnt[8827833] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[2305]. NumCarr[2], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000003800000038 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496487964 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 2
testmac_config_parse: test_num[2305] test_type[2] numcarrier[2] nLteCells[0] nNr5gCells[2]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[341504000]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[29177600]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[341504000]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[29177600]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     4,437 /         Size:  2,496,414,826
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     4,437 /         Size:  2,496,414,826
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[2] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[2] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 13.00.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  2.55%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 13.02.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.32%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 12.98.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.31%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 12.99.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.32%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 12.97.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.31%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 12.99.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.31%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 12.97.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.31%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 12.99.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.31%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 12.99.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.31%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 12.98.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.31%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_2305] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2505]
        nTotalAllocCnt[44643934] nTotalFreeCnt[44641679] Diff[2255]
        nDlBufAllocCnt[34932067] nDlBufFreeCnt[34932067] Diff[0]
        nUlBufAllocCnt[9711867] nUlBufFreeCnt[9709612] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[2306]. NumCarr[2], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000001800000010 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488062 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 2
testmac_config_parse: test_num[2306] test_type[2] numcarrier[2] nLteCells[0] nNr5gCells[2]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[535756800]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[60672000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[535756800]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[60672000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     4,437 /         Size:  2,497,684,586
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     4,437 /         Size:  2,497,684,586
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[2] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[2] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 15.81.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  2.77%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 15.78.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.88%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 15.77.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.87%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 15.80.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.88%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 15.78.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.87%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 15.76.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.87%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 15.78.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.88%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 15.76.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.87%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 15.77.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.87%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 15.78.. 25.00] usces====
    Core Utilization [Core: 1] [Util %:  5.88%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_2306] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2505]
        nTotalAllocCnt[48852576] nTotalFreeCnt[48850321] Diff[2255]
        nDlBufAllocCnt[38258930] nDlBufFreeCnt[38258930] Diff[0]
        nUlBufAllocCnt[10593646] nUlBufFreeCnt[10591391] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[2307]. NumCarr[2], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000001800000010 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488061 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 2
testmac_config_parse: test_num[2307] test_type[2] numcarrier[2] nLteCells[0] nNr5gCells[2]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[300851200]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[28672000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[300851200]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[28672000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     4,437 /         Size:  2,496,291,946
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     4,437 /         Size:  2,496,291,946
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[2] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[2] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 11.49.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  2.43%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 11.46.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.02%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 11.48.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.03%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 11.47.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.02%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 11.48.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.02%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 11.47.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.02%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 11.49.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.03%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 11.48.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.03%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 11.49.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.03%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00.. 11.48.. 20.00] usces====
    Core Utilization [Core: 1] [Util %:  5.03%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_2307] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2505]
        nTotalAllocCnt[53061218] nTotalFreeCnt[53058963] Diff[2255]
        nDlBufAllocCnt[41585793] nDlBufFreeCnt[41585793] Diff[0]
        nUlBufAllocCnt[11475425] nUlBufFreeCnt[11473170] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[2308]. NumCarr[2], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000001800000010 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488045 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 2
testmac_config_parse: test_num[2308] test_type[2] numcarrier[2] nLteCells[0] nNr5gCells[2]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[172441600]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[14592000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[172441600]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[14592000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     4,437 /         Size:  2,495,652,970
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     4,437 /         Size:  2,495,652,970
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[2] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[2] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00..  9.08.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  2.24%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00..  9.06.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  4.58%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00..  9.06.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  4.58%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00..  9.07.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  4.58%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00..  9.07.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  4.57%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00..  9.07.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  4.58%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00..  9.06.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  4.57%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00..  9.07.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  4.58%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00..  9.07.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  4.58%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[2] NumCellsActive LTE[0] NR5G[2] Total Proc Time: [  5.00..  9.07.. 15.00] usces====
    Core Utilization [Core: 1] [Util %:  4.58%]
    Cell ID:    0   1
   Cell2Map:    0   1
   Map2Cell:    0   1
        RAT:   NR  NR
      State:  ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_2308] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2505]
        nTotalAllocCnt[57269860] nTotalFreeCnt[57267605] Diff[2255]
        nDlBufAllocCnt[44912656] nDlBufFreeCnt[44912656] Diff[0]
        nUlBufAllocCnt[12357204] nUlBufFreeCnt[12354949] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[4300]. NumCarr[4], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/300/fd_testconfig_tst300.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x000001f8000001f8 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488029 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 4
testmac_config_parse: test_num[4300] test_type[2] numcarrier[4] nLteCells[0] nNr5gCells[4]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[1508224000]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[158976000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[1508224000]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[158976000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[2] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[1508224000]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[158976000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[3] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[1508224000]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[158976000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
                      Cell[2] nSubcCommon[1] nCellTiming[0]
                      Cell[3] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     8,081 /         Size:  2,541,912,458
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     8,081 /         Size:  2,541,912,458
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[4] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[4] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 78.58..110.00] usces====
    Core Utilization [Core: 1] [Util %:  8.82%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 78.51..110.00] usces====
    Core Utilization [Core: 1] [Util %: 21.09%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 78.63..110.00] usces====
    Core Utilization [Core: 1] [Util %: 21.12%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 78.52..110.00] usces====
    Core Utilization [Core: 1] [Util %: 21.10%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 78.52..110.00] usces====
    Core Utilization [Core: 1] [Util %: 21.10%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 78.48..110.00] usces====
    Core Utilization [Core: 1] [Util %: 21.09%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 78.43..110.00] usces====
    Core Utilization [Core: 1] [Util %: 21.08%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 78.46..110.00] usces====
    Core Utilization [Core: 1] [Util %: 21.09%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 78.52..110.00] usces====
    Core Utilization [Core: 1] [Util %: 21.12%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 78.85..110.00] usces====
    Core Utilization [Core: 1] [Util %: 21.18%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_4300] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2755]
        nTotalAllocCnt[65586936] nTotalFreeCnt[65584681] Diff[2255]
        nDlBufAllocCnt[51566381] nDlBufFreeCnt[51566381] Diff[0]
        nUlBufAllocCnt[14020555] nUlBufFreeCnt[14018300] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[4301]. NumCarr[4], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/301/fd_testconfig_tst301.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x000001f8000001f8 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488046 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 4
testmac_config_parse: test_num[4301] test_type[2] numcarrier[4] nLteCells[0] nNr5gCells[4]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[863091200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[72960000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[863091200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[72960000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[2] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[863091200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[72960000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[3] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[863091200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[72960000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
                      Cell[2] nSubcCommon[1] nCellTiming[0]
                      Cell[3] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     8,081 /         Size:  2,533,310,858
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     8,081 /         Size:  2,533,310,858
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[4] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[4] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 53.54.. 75.00] usces====
    Core Utilization [Core: 1] [Util %:  6.80%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 53.41.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 16.16%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 53.40.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 16.15%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 53.74.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 16.23%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 53.33.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 16.15%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 53.43.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 16.17%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 53.35.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 16.15%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 53.49.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 16.17%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 53.33.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 16.14%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 53.44.. 75.00] usces====
    Core Utilization [Core: 1] [Util %: 16.17%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_4301] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2755]
        nTotalAllocCnt[73904012] nTotalFreeCnt[73901757] Diff[2255]
        nDlBufAllocCnt[58220106] nDlBufFreeCnt[58220106] Diff[0]
        nUlBufAllocCnt[15683906] nUlBufFreeCnt[15681651] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[4302]. NumCarr[4], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/302/fd_testconfig_tst302.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x000001f8000001f8 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488042 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 4
testmac_config_parse: test_num[4302] test_type[2] numcarrier[4] nLteCells[0] nNr5gCells[4]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[491635200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[38092800]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[491635200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[38092800]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[2] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[491635200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[38092800]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[3] nSlots[20] nMu[1]
    nAvgDLRbs[272] nAvgDLRbLayers[1088] nAvgDLTput[491635200]
    nAvgULRbs[248] nAvgULRbLayers[496] nAvgULTput[38092800]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
                      Cell[2] nSubcCommon[1] nCellTiming[0]
                      Cell[3] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     8,081 /         Size:  2,529,149,322
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     8,081 /         Size:  2,529,149,322
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[4] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[4] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 37.96.. 55.00] usces====
    Core Utilization [Core: 1] [Util %:  5.60%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 37.89.. 55.00] usces====
    Core Utilization [Core: 1] [Util %: 13.07%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 37.85.. 55.00] usces====
    Core Utilization [Core: 1] [Util %: 13.05%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 37.91.. 55.00] usces====
    Core Utilization [Core: 1] [Util %: 13.07%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 37.83.. 55.00] usces====
    Core Utilization [Core: 1] [Util %: 13.05%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 37.87.. 55.00] usces====
    Core Utilization [Core: 1] [Util %: 13.06%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 37.80.. 55.00] usces====
    Core Utilization [Core: 1] [Util %: 13.06%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 37.90.. 55.00] usces====
    Core Utilization [Core: 1] [Util %: 13.08%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 37.78.. 55.00] usces====
    Core Utilization [Core: 1] [Util %: 13.06%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 37.84.. 55.00] usces====
    Core Utilization [Core: 1] [Util %: 13.05%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_4302] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2755]
        nTotalAllocCnt[82221088] nTotalFreeCnt[82218833] Diff[2255]
        nDlBufAllocCnt[64873831] nDlBufFreeCnt[64873831] Diff[0]
        nUlBufAllocCnt[17347257] nUlBufFreeCnt[17345002] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[4303]. NumCarr[4], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/303/fd_testconfig_tst303.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x000001f8000001f8 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488052 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 4
testmac_config_parse: test_num[4303] test_type[2] numcarrier[4] nLteCells[0] nNr5gCells[4]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[1061054400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[120112000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[1061054400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[120112000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[2] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[1061054400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[120112000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[3] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[1061054400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[120112000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
                      Cell[2] nSubcCommon[1] nCellTiming[0]
                      Cell[3] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     8,081 /         Size:  2,537,394,570
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     8,081 /         Size:  2,537,394,570
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[4] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[4] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 59.90.. 85.00] usces====
    Core Utilization [Core: 1] [Util %:  7.26%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 59.67.. 85.00] usces====
    Core Utilization [Core: 1] [Util %: 17.38%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 59.62.. 85.00] usces====
    Core Utilization [Core: 1] [Util %: 17.36%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 59.66.. 85.00] usces====
    Core Utilization [Core: 1] [Util %: 17.38%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 59.66.. 85.00] usces====
    Core Utilization [Core: 1] [Util %: 17.38%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 59.66.. 85.00] usces====
    Core Utilization [Core: 1] [Util %: 17.38%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 59.61.. 85.00] usces====
    Core Utilization [Core: 1] [Util %: 17.38%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 59.65.. 85.00] usces====
    Core Utilization [Core: 1] [Util %: 17.39%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 59.61.. 85.00] usces====
    Core Utilization [Core: 1] [Util %: 17.38%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 59.65.. 85.00] usces====
    Core Utilization [Core: 1] [Util %: 17.38%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_4303] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2755]
        nTotalAllocCnt[90538164] nTotalFreeCnt[90535909] Diff[2255]
        nDlBufAllocCnt[71527556] nDlBufFreeCnt[71527556] Diff[0]
        nUlBufAllocCnt[19010608] nUlBufFreeCnt[19008353] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[4304]. NumCarr[4], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/304/fd_testconfig_tst304.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x000001f8000001f8 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488023 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 4
testmac_config_parse: test_num[4304] test_type[2] numcarrier[4] nLteCells[0] nNr5gCells[4]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[595086400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[56777600]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[595086400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[56777600]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[2] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[595086400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[56777600]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[3] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[595086400]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[56777600]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
                      Cell[2] nSubcCommon[1] nCellTiming[0]
                      Cell[3] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     8,081 /         Size:  2,531,131,786
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     8,081 /         Size:  2,531,131,786
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[4] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[4] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 40.14.. 60.00] usces====
    Core Utilization [Core: 1] [Util %:  5.86%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 39.87.. 60.00] usces====
    Core Utilization [Core: 1] [Util %: 13.45%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 39.95.. 60.00] usces====
    Core Utilization [Core: 1] [Util %: 13.47%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 39.82.. 60.00] usces====
    Core Utilization [Core: 1] [Util %: 13.45%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 39.96.. 60.00] usces====
    Core Utilization [Core: 1] [Util %: 13.47%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 39.81.. 60.00] usces====
    Core Utilization [Core: 1] [Util %: 13.44%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 39.93.. 60.00] usces====
    Core Utilization [Core: 1] [Util %: 13.47%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 39.82.. 60.00] usces====
    Core Utilization [Core: 1] [Util %: 13.44%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 39.92.. 60.00] usces====
    Core Utilization [Core: 1] [Util %: 13.45%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 39.82.. 60.00] usces====
    Core Utilization [Core: 1] [Util %: 13.44%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_4304] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2755]
        nTotalAllocCnt[98855240] nTotalFreeCnt[98852985] Diff[2255]
        nDlBufAllocCnt[78181281] nDlBufFreeCnt[78181281] Diff[0]
        nUlBufAllocCnt[20673959] nUlBufFreeCnt[20671704] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[4305]. NumCarr[4], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/305/fd_testconfig_tst305.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x000001f8000001f8 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488028 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 4
testmac_config_parse: test_num[4305] test_type[2] numcarrier[4] nLteCells[0] nNr5gCells[4]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[341504000]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[29177600]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[341504000]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[29177600]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[2] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[341504000]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[29177600]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[3] nSlots[20] nMu[1]
    nAvgDLRbs[190] nAvgDLRbLayers[760] nAvgDLTput[341504000]
    nAvgULRbs[190] nAvgULRbLayers[380] nAvgULTput[29177600]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
                      Cell[2] nSubcCommon[1] nCellTiming[0]
                      Cell[3] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     8,081 /         Size:  2,528,362,890
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     8,081 /         Size:  2,528,362,890
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[4] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[4] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 29.54.. 45.00] usces====
    Core Utilization [Core: 1] [Util %:  5.02%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 29.41.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 11.34%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 29.48.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 11.36%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 29.46.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 11.36%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 29.48.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 11.36%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 29.41.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 11.35%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 29.46.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 11.36%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 29.40.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 11.34%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 29.44.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 11.37%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 29.42.. 45.00] usces====
    Core Utilization [Core: 1] [Util %: 11.36%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_4305] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2755]
        nTotalAllocCnt[107172316] nTotalFreeCnt[107170061] Diff[2255]
        nDlBufAllocCnt[84835006] nDlBufFreeCnt[84835006] Diff[0]
        nUlBufAllocCnt[22337310] nUlBufFreeCnt[22335055] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[4306]. NumCarr[4], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/306/fd_testconfig_tst306.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000007000000070 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496487999 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 4
testmac_config_parse: test_num[4306] test_type[2] numcarrier[4] nLteCells[0] nNr5gCells[4]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[535756800]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[60672000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[535756800]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[60672000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[2] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[535756800]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[60672000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[3] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[535756800]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[60672000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
                      Cell[2] nSubcCommon[1] nCellTiming[0]
                      Cell[3] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     8,081 /         Size:  2,530,902,410
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     8,081 /         Size:  2,530,902,410
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[4] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[4] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 33.58.. 50.00] usces====
    Core Utilization [Core: 1] [Util %:  5.35%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 33.49.. 50.00] usces====
    Core Utilization [Core: 1] [Util %: 12.10%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 33.50.. 50.00] usces====
    Core Utilization [Core: 1] [Util %: 12.10%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 33.52.. 50.00] usces====
    Core Utilization [Core: 1] [Util %: 12.11%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 33.77.. 50.00] usces====
    Core Utilization [Core: 1] [Util %: 12.17%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 33.58.. 50.00] usces====
    Core Utilization [Core: 1] [Util %: 12.13%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 33.59.. 50.00] usces====
    Core Utilization [Core: 1] [Util %: 12.14%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 33.54.. 50.00] usces====
    Core Utilization [Core: 1] [Util %: 12.12%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 33.52.. 50.00] usces====
    Core Utilization [Core: 1] [Util %: 12.12%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 33.56.. 50.00] usces====
    Core Utilization [Core: 1] [Util %: 12.12%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_4306] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2755]
        nTotalAllocCnt[115489392] nTotalFreeCnt[115487137] Diff[2255]
        nDlBufAllocCnt[91488731] nDlBufFreeCnt[91488731] Diff[0]
        nUlBufAllocCnt[24000661] nUlBufFreeCnt[23998406] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[4307]. NumCarr[4], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/307/fd_testconfig_tst307.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000007000000070 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488022 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 4
testmac_config_parse: test_num[4307] test_type[2] numcarrier[4] nLteCells[0] nNr5gCells[4]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[300851200]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[28672000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[300851200]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[28672000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[2] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[300851200]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[28672000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[3] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[300851200]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[28672000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
                      Cell[2] nSubcCommon[1] nCellTiming[0]
                      Cell[3] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     8,081 /         Size:  2,528,117,130
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     8,081 /         Size:  2,528,117,130
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[4] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[4] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 25.07.. 35.00] usces====
    Core Utilization [Core: 1] [Util %:  4.72%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 25.03.. 35.00] usces====
    Core Utilization [Core: 1] [Util %: 10.38%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 25.01.. 35.00] usces====
    Core Utilization [Core: 1] [Util %: 10.38%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 25.04.. 35.00] usces====
    Core Utilization [Core: 1] [Util %: 10.39%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 25.04.. 35.00] usces====
    Core Utilization [Core: 1] [Util %: 10.39%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 25.01.. 35.00] usces====
    Core Utilization [Core: 1] [Util %: 10.39%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 25.02.. 35.00] usces====
    Core Utilization [Core: 1] [Util %: 10.39%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 25.02.. 35.00] usces====
    Core Utilization [Core: 1] [Util %: 10.39%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 25.02.. 35.00] usces====
    Core Utilization [Core: 1] [Util %: 10.38%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 25.01.. 35.00] usces====
    Core Utilization [Core: 1] [Util %: 10.38%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_4307] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2755]
        nTotalAllocCnt[123806468] nTotalFreeCnt[123804213] Diff[2255]
        nDlBufAllocCnt[98142456] nDlBufFreeCnt[98142456] Diff[0]
        nUlBufAllocCnt[25664012] nUlBufFreeCnt[25661757] Diff[2255]





----------------------------------------------------------------------------------------
Running Test[4308]. NumCarr[4], Current Directory 4G: /home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test//, Current Directory 5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//
Carrier[0]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg
Carrier[1]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg
Carrier[2]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg
Carrier[3]: RAT[5GNR] ConfigFile: fd/mu1_100mhz/308/fd_testconfig_tst308.cfg
testmac_set_remove_memcpy: 1


  Sending SetCore and Options:
    CELL_MASK                       - [0x0000007000000070 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    SRS_MASK                        - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    BEAM_MASK                       - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    URLLC_MASK                      - [0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000]
    pdsch_split                     - [2] CellMask[0xffffffffffffffff]
    pdsch_ofdm_split_enable         - [0] CellMask[0x0000000000000000]
    pdsch_dl_weight_split           - [0] CellMask[0x0000000000000000]
    pusch_chan_est_split            - [0] CellMask[0x0000000000000000]
    pusch_mmse_split                - [2] CellMask[0xffffffffffffffff]
    pusch_llr_rx_split              - [0] CellMask[0x0000000000000000]
    pusch_ul_weight_split           - [0] CellMask[0x0000000000000000]
    pucch_split                     - [2] CellMask[0xffffffffffffffff]
    srs_split                       - [0] CellMask[0x0000000000000000]
    fec_enc_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_split                   - [0] CellMask[0x0000000000000000]
    fec_dec_num_iter                - [0] CellMask[0x0000000000000000]
    fec_early_term_dis              - [0] CellMask[0x0000000000000000]
    timer_multi_cell                - [0] CellMask[0x0000000000000000]
    bbupool_sleep_enable            - [0] CellMask[0x0000000000000000]
    ce_interp_method                - [2] CellMask[0xffffffffffffffff]
    linear_interp_enable            - [1] CellMask[0x0000000000ffffff]
                   - Cell 0 [ 4]
                   - Cell 1 [ 4]
                   - Cell 2 [ 4]
                   - Cell 3 [ 4]
                   - Cell 4 [ 4]
                   - Cell 5 [ 4]
                   - Cell 6 [ 4]
                   - Cell 7 [ 4]
                   - Cell 8 [ 4]
                   - Cell 9 [ 4]
                   - Cell 10 [ 4]
                   - Cell 11 [ 4]
                   - Cell 12 [ 4]
                   - Cell 13 [ 4]
                   - Cell 14 [ 4]
                   - Cell 15 [ 4]
                   - Cell 16 [ 4]
                   - Cell 17 [ 4]
                   - Cell 18 [ 4]
                   - Cell 19 [ 4]
                   - Cell 20 [ 4]
                   - Cell 21 [ 4]
                   - Cell 22 [ 4]
                   - Cell 23 [ 4]
    dft_bf_weight_gen_enable        - [0] CellMask[0x0000000000000000]
    rx_ant_vertical                 - [0] CellMask[0x0000000000000000]
    rx_ant_horizontal               - [0] CellMask[0x0000000000000000]
    rx_ant_polarization             - [0] CellMask[0x0000000000000000]
    irc_enable_threshold            - [0] CellMask[0x0000000000000000]
    irc_mmse_switching_enable       - [0] CellMask[0x0000000000000000]
    pucch_f0noise_est_type          - [0] CellMask[0x0000000000000000]
    remove_memcpy_memset            - [1] CellMask[0x0000000000000000]
    ebbu_pool_num_queue             - [4] CellMask[0x0000000000000000]
    ebbu_pool_queue_size            - [1024] CellMask[0x0000000000000000]
    ebbu_pool_num_context           - [4] CellMask[0x0000000000000000]
    ebbu_pool_max_context_fetch     - [2] CellMask[0x0000000000000000]
    bf_gen_granularity              - [0] CellMask[0x0000000000000000]
    spr_pipeline                    - [0] CellMask[0x0000000000000000]
    srs_fft_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    pucch_f0_multiue_algo           - [0] CellMask[0x0000000000000000]
    prach_max_combine               - [0] CellMask[0x0000000000000000]
    prach_threshold_method          - [0] CellMask[0x0000000000000000]
    pusch_irc_force                 - [0] CellMask[0x0000000000000000]
    srs_bypass                      - [0] CellMask[0x0000000000000000]
    ebbu_pool_fec_only_list         - [0] CellMask[0x0000000000000000]
    srs_agc_flag_enable_flush       - [0] CellMask[0x0000000000000000]
    srs_agc_target_set_flush        - [0] CellMask[0x0000000000000000]
    srs_dft_ce_fill_full_band       - [0] CellMask[0x0000000000000000]
    pucch_agc_target_set_flush      - [0] CellMask[0x0000000000000000]
    srs_agc_method_choose           - [0] CellMask[0x0000000000000000]
    pucch_f234_decoder              - [0] CellMask[0x0000000000000000]
    lte_timermode_freq_in_out       - [0] CellMask[0x0000000000000000]
    pusch_foc_enable                - [0] CellMask[0x0000000000000000]
MLogRestart
MLogOpen: filename(testmac-mlog.bin) mlogSubframes (128), mlogCores(3), mlogSize(2048) mlog_mask (-1)
    mlogSubframes (128), mlogCores(3), mlogSize(2048)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488046 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f7f747e3700 -> 0x7f7f748a3f20 [ 788512 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

testmac_set_num_cells: Setting Max Cells: 4
testmac_config_parse: test_num[4308] test_type[2] numcarrier[4] nLteCells[0] nNr5gCells[4]
[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[0] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[172441600]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[14592000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[1] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[172441600]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[14592000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[2] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[172441600]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[14592000]
[0m[1;36mtestmac_nr5g_compute_test_stats:
    nCarrIndx[3] nSlots[20] nMu[1]
    nAvgDLRbs[96] nAvgDLRbLayers[384] nAvgDLTput[172441600]
    nAvgULRbs[96] nAvgULRbLayers[192] nAvgULTput[14592000]
[0mtestmac_nr5g_config_parse: nMaxNumerology[1]
                      Cell[0] nSubcCommon[1] nCellTiming[0]
                      Cell[1] nSubcCommon[1] nCellTiming[0]
                      Cell[2] nSubcCommon[1] nCellTiming[0]
                      Cell[3] nSubcCommon[1] nCellTiming[0]
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:     8,081 /         Size:  2,526,839,178
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:     8,081 /         Size:  2,526,839,178
----------------------------------------------------------------------------


Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(0)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(0)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(1)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(1)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(2)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(2)
Received 5GNR: MSG_TYPE_PHY_UL_IQ_SAMPLES(3)
Queueing 5GNR: MSG_TYPE_PHY_CONFIG_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[4] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_CONFIG_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(0)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(1)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(2)
Received 5GNR: MSG_TYPE_PHY_CONFIG_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_START_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[4] nPhyStopCnt[0] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_START_RESP(0)
Received 5GNR: MSG_TYPE_PHY_START_RESP(1)
Received 5GNR: MSG_TYPE_PHY_START_RESP(2)
Received 5GNR: MSG_TYPE_PHY_START_RESP(3)
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min  5Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 20.01.. 30.00] usces====
    Core Utilization [Core: 1] [Util %:  4.37%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 10Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 19.98.. 30.00] usces====
    Core Utilization [Core: 1] [Util %:  9.49%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 15Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 19.97.. 30.00] usces====
    Core Utilization [Core: 1] [Util %:  9.49%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 20Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 20.00.. 30.00] usces====
    Core Utilization [Core: 1] [Util %:  9.48%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 25Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 19.97.. 30.00] usces====
    Core Utilization [Core: 1] [Util %:  9.47%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 30Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 19.98.. 30.00] usces====
    Core Utilization [Core: 1] [Util %:  9.48%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 35Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 19.96.. 30.00] usces====
    Core Utilization [Core: 1] [Util %:  9.48%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 40Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 19.98.. 30.00] usces====
    Core Utilization [Core: 1] [Util %:  9.47%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 45Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 19.97.. 30.00] usces====
    Core Utilization [Core: 1] [Util %:  9.48%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-
==== testmac Time: [Time:    0Hr  0Min 50Sec ] NumCellsConfig[4] NumCellsActive LTE[0] NR5G[4] Total Proc Time: [  5.00.. 19.99.. 30.00] usces====
    Core Utilization [Core: 1] [Util %:  9.49%]
    Cell ID:    0   1   2   3
   Cell2Map:    0   1   2   3
   Map2Cell:    0   1   2   3
        RAT:   NR  NR  NR  NR
      State:  ACT ACT ACT ACT
-------------------------------------------------------------------------------------------------------------------------------------------------------
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(0)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(1)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(2)
Received 5GNR: MSG_TYPE_PHY_STOP_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(0)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(1)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(2)
Queueing 5GNR: MSG_TYPE_PHY_SHUTDOWN_REQ(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[4] nPhyShutDownCnt[0]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(0)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[3] nPhyShutDownCnt[1]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(1)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[2] nPhyShutDownCnt[2]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(2)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[1] nPhyShutDownCnt[3]
[0mReceived 5GNR: MSG_TYPE_PHY_SHUTDOWN_RESP(3)
Queueing 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
[1;36mCounters: nDlIqMsgCnt[0] nUlIqMsgCnt[0] nPhyConfigCnt[0] nPhyStopCnt[0] nPhyShutDownCnt[4]
[0mReceived 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(0)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(1)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(2)
Received 5GNR: MSG_TYPE_PHY_DL_IQ_SAMPLES(3)
MLogPrint: ext_filename((null).bin)
    Opening MLog File: testmac-mlog-c0.bin
    MLog file testmac-mlog-c0.bin closed
    Mlog Print with Time successful

----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       792 /         Size:  2,464,401,226
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         0 /         Size:              0
       TOTAL Buffers Alloc:       792 /         Size:  2,464,401,226
----------------------------------------------------------------------------


Test[FD_mu1_100mhz_4308] Completed
wls_mac_print_stats:
        nTotalBlocks[4009] nAllocBlocks[2255] nFreeBlocks[1754] nWaterMarkAllocBlocks[2755]
        nTotalAllocCnt[132123544] nTotalFreeCnt[132121289] Diff[2255]
        nDlBufAllocCnt[104796181] nDlBufFreeCnt[104796181] Diff[0]
        nUlBufAllocCnt[27327363] nUlBufFreeCnt[27325108] Diff[2255]

All Tests Completed, Total run 27 Tests, PASS 27 Tests, and FAIL 0 Tests
bad flag "---All Tests Completed*": must be -i, -h, -s, -null, -0, -raw, -break, or --
    while executing
"send "---All Tests Completed*\r""
    invoked from within
"expect {
  "All Tests Completed*" {
    send "exit\r"
    send "$workpath/../kill.sh"
    send "---All Tests Completed*\r"
  } timeout {
    send "ech..."
    (file "./l2.ex" line 23)
