; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py

; The test was extracted from vplan_pointer_operand_widening.ll and changed to
; verify DA instead of the CG because DA was producing incorrect result.

; RUN: opt < %s -VPlanDriver -vplan-dump-da -disable-output 2>&1 | FileCheck %s

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%Struct = type { <3 x i32>, i32 }

define void @foo_c(%Struct* %a) {
; CHECK:       Printing Divergence info for Loop at depth 1 containing: [[BB0:BB[0-9]+]]<header>,[[BB1:BB[0-9]+]],[[BB2:BB[0-9]+]],[[BB3:BB[0-9]+]]<latch><exiting>
; CHECK-EMPTY:
; CHECK-NEXT:  Basic Block: [[BB0]]
; CHECK-NEXT:  Divergent: [Shape: Unit Stride, Stride: i64 1] i64 [[VP_INDVARS_IV:%.*]] = phi  [ i64 [[VP_INDVARS_IV_IND_INIT:%.*]], [[BB4:BB[0-9]+]] ],  [ i64 [[VP_INDVARS_IV_NEXT:%.*]], [[BB3]] ]
; CHECK-NEXT:  Divergent: [Shape: Strided, Stride: i64 32] %Struct* [[VP_BASE:%.*]] = getelementptr %Struct* [[A0:%.*]] i64 [[VP_INDVARS_IV]]
; CHECK-NEXT:  Divergent: [Shape: Strided, Stride: i64 32] <3 x i32>* [[VP_PTR:%.*]] = getelementptr inbounds %Struct* [[VP_BASE]] i32 0 i32 0
; CHECK-NEXT:  Divergent: [Shape: Random] <3 x i32> [[VP_LD:%.*]] = load <3 x i32>* [[VP_PTR]]
; CHECK-NEXT:  Divergent: [Shape: Random] i32 [[VP_LD_0:%.*]] = extractelement <3 x i32> [[VP_LD]] i32 0
; CHECK-NEXT:  Divergent: [Shape: Random] i1 [[VP_CMP:%.*]] = icmp eq i32 [[VP_LD_0]] i32 42
; CHECK-NEXT:  Divergent: [Shape: Random] br i1 [[VP_CMP]], [[BB2]], [[BB1]]
; CHECK-EMPTY:
; CHECK-NEXT:  Basic Block: [[BB1]]
; CHECK-NEXT:  Divergent: [Shape: Strided, Stride: i64 32] <3 x i32>* [[VP_PTR2:%.*]] = getelementptr inbounds %Struct* [[VP_BASE]] i32 1 i32 0
; CHECK-NEXT:  Uniform: [Shape: Uniform] br [[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:  Basic Block: [[BB2]]
; CHECK-NEXT:  Divergent: [Shape: Strided, Stride: i64 32] <3 x i32>* [[VP_PTR1:%.*]] = getelementptr inbounds %Struct* [[VP_BASE]] i32 0 i32 0
; CHECK-NEXT:  Uniform: [Shape: Uniform] br [[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:  Basic Block: [[BB3]]
; CHECK-NEXT:  Divergent: [Shape: Random] <3 x i32>* [[VP_PHI:%.*]] = phi  [ <3 x i32>* [[VP_PTR1]], [[BB2]] ],  [ <3 x i32>* [[VP_PTR2]], [[BB1]] ]
; CHECK-NEXT:  Divergent: [Shape: Random] store <3 x i32> [[VP_LD]] <3 x i32>* [[VP_PHI]]
; CHECK-NEXT:  Divergent: [Shape: Unit Stride, Stride: i64 1] i64 [[VP_INDVARS_IV_NEXT]] = add i64 [[VP_INDVARS_IV]] i64 [[VP_INDVARS_IV_IND_INIT_STEP:%.*]]
; CHECK-NEXT:  Uniform: [Shape: Uniform] i1 [[VP_EXITCOND:%.*]] = icmp eq i64 [[VP_INDVARS_IV_NEXT]] i64 [[VP_VECTOR_TRIP_COUNT:%.*]]
; CHECK-NEXT:  Uniform: [Shape: Uniform] br i1 [[VP_EXITCOND]], [[BB5:BB[0-9]+]], [[BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:  Basic Block: [[BB5]]
; CHECK-NEXT:  Uniform: [Shape: Uniform] i64 [[VP_INDVARS_IV_IND_FINAL:%.*]] = induction-final{add} i64 live-in0 i64 1
; CHECK-NEXT:  Uniform: [Shape: Uniform] br [[BB6:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:  Basic Block: [[BB6]]
; CHECK-NEXT:  Uniform: [Shape: Uniform] br <External Block>
;
entry:
  %entry.region = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %for.body

for.body:
  %indvars.iv = phi i64 [ 0, %entry ], [ %indvars.iv.next, %IfElseEnd ]
  %base = getelementptr %Struct, %Struct* %a, i64 %indvars.iv
  %ptr = getelementptr inbounds %Struct, %Struct* %base, i32 0, i32 0
  %ld = load <3 x i32>, <3 x i32>* %ptr
  %ld.0 = extractelement <3 x i32> %ld, i32 0
  %cmp = icmp eq i32 %ld.0, 42
  br i1 %cmp, label %block1, label %block2

block1:
  %ptr1 = getelementptr inbounds %Struct, %Struct* %base, i32 0, i32 0
  br label %IfElseEnd

block2:
  %ptr2 = getelementptr inbounds %Struct, %Struct* %base, i32 1, i32 0
  br label %IfElseEnd

IfElseEnd:
  %phi = phi <3 x i32>* [ %ptr1, %block1 ], [ %ptr2, %block2 ]
  store <3 x i32> %ld, <3 x i32>* %phi
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond = icmp eq i64 %indvars.iv.next, 1024
  br i1 %exitcond, label %for.end, label %for.body

for.end:
  call void @llvm.directive.region.exit(token %entry.region) [ "DIR.OMP.END.SIMD"() ]
  br label %DIR.QUAL.LIST.END.2

DIR.QUAL.LIST.END.2:
  ret void
}

; Function Attrs: nounwind
declare token @llvm.directive.region.entry() #0

; Function Attrs: nounwind
declare void @llvm.directive.region.exit(token) #0

attributes #0 = { nounwind }
