--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.625ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 184.375ns (max period limit - period)
  Period: 15.625ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 
1.28 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 171278 paths analyzed, 12779 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.283ns.
--------------------------------------------------------------------------------
Slack:                  6.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_4 (FF)
  Destination:          f3_mems_control/addr_q_0 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.984ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.341 - 0.348)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_4 to f3_mems_control/addr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_4
    SLICE_X4Y16.B6       net (fanout=15)       1.566   f3_addr[4]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y18.D5       net (fanout=7)        0.260   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y18.D        Tilo                  0.254   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A2       net (fanout=1)        0.931   f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d3612
    SLICE_X3Y16.D4       net (fanout=10)       0.971   f3_mems_control/Mmux_addr_d361
    SLICE_X3Y16.D        Tilo                  0.259   f3_mems_control/addr_q_0_1
                                                       f3_mems_control/Mmux_addr_d21
    SLICE_X3Y16.AX       net (fanout=1)        0.672   f3_mems_control/addr_d[0]
    SLICE_X3Y16.CLK      Tdick                 0.114   f3_mems_control/addr_q_0_1
                                                       f3_mems_control/addr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.984ns (2.079ns logic, 6.905ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  6.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/new_frame_q (FF)
  Destination:          fifo_manager/data_TO_FIFO_q_16 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.810ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.631 - 0.731)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/new_frame_q to fifo_manager/data_TO_FIFO_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y14.AQ       Tcko                  0.525   f2_new_frame
                                                       f2_mems_control/new_frame_q
    SLICE_X17Y38.B1      net (fanout=33)       3.993   f2_new_frame
    SLICE_X17Y38.B       Tilo                  0.259   fifo_manager/data_TO_FIFO_q[32]
                                                       fifo_manager/Mmux_data_TO_FIFO_d543
    SLICE_X12Y46.C1      net (fanout=2)        1.446   fifo_manager/Mmux_data_TO_FIFO_d42
    SLICE_X12Y46.C       Tilo                  0.255   f5_din[3]
                                                       fifo_manager/Mmux_data_TO_FIFO_d49
    SLICE_X8Y31.D5       net (fanout=1)        1.596   fifo_manager/Mmux_data_TO_FIFO_d45
    SLICE_X8Y31.D        Tilo                  0.254   fifo_manager/data_TO_FIFO_q[16]
                                                       fifo_manager/Mmux_data_TO_FIFO_d410_SW0
    SLICE_X8Y31.C6       net (fanout=1)        0.143   fifo_manager/N844
    SLICE_X8Y31.CLK      Tas                   0.339   fifo_manager/data_TO_FIFO_q[16]
                                                       fifo_manager/Mmux_data_TO_FIFO_d410
                                                       fifo_manager/data_TO_FIFO_q_16
    -------------------------------------------------  ---------------------------
    Total                                      8.810ns (1.632ns logic, 7.178ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  6.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_4 (FF)
  Destination:          f3_mems_control/addr_q_7 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.696ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.340 - 0.348)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_4 to f3_mems_control/addr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_4
    SLICE_X4Y16.B6       net (fanout=15)       1.566   f3_addr[4]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y17.D2       net (fanout=7)        0.784   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y17.D        Tilo                  0.254   f3_addr[12]
                                                       f3_mems_control/Mmux_addr_d3241
    SLICE_X3Y17.D1       net (fanout=3)        1.174   f3_mems_control/Mmux_addr_d324
    SLICE_X3Y17.D        Tilo                  0.259   f3_mems_control/addr_q_7_1
                                                       f3_mems_control/Mmux_addr_d321
    SLICE_X3Y17.BX       net (fanout=1)        0.847   f3_mems_control/addr_d[7]
    SLICE_X3Y17.CLK      Tdick                 0.114   f3_mems_control/addr_q_7_1
                                                       f3_mems_control/addr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.696ns (1.820ns logic, 6.876ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  6.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.132ns (Levels of Logic = 3)
  Clock Path Skew:      0.519ns (1.268 - 0.749)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[2]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y44.A4       net (fanout=15)       1.565   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y44.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X10Y29.C3      net (fanout=1)        1.841   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X10Y29.CMUX    Tilo                  0.403   f4_mems_spi_master/state_q_FSM_FFd2_1
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X10Y33.B6      net (fanout=1)        0.620   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X10Y33.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        2.506   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.132ns (2.600ns logic, 6.532ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  6.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_4 (FF)
  Destination:          f3_mems_control/addr_q_5 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.608ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_4 to f3_mems_control/addr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_4
    SLICE_X4Y16.B6       net (fanout=15)       1.566   f3_addr[4]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y18.D5       net (fanout=7)        0.260   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y18.D        Tilo                  0.254   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A2       net (fanout=1)        0.931   f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d3612
    SLICE_X5Y19.D1       net (fanout=10)       1.267   f3_mems_control/Mmux_addr_d361
    SLICE_X5Y19.CLK      Tas                   0.373   f3_addr[5]
                                                       f3_mems_control/Mmux_addr_d281
                                                       f3_mems_control/addr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.608ns (2.079ns logic, 6.529ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  6.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_3 (FF)
  Destination:          f3_mems_control/addr_q_0 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.600ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.341 - 0.348)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_3 to f3_mems_control/addr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_3
    SLICE_X4Y16.B2       net (fanout=23)       1.182   f3_addr[3]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y18.D5       net (fanout=7)        0.260   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y18.D        Tilo                  0.254   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A2       net (fanout=1)        0.931   f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d3612
    SLICE_X3Y16.D4       net (fanout=10)       0.971   f3_mems_control/Mmux_addr_d361
    SLICE_X3Y16.D        Tilo                  0.259   f3_mems_control/addr_q_0_1
                                                       f3_mems_control/Mmux_addr_d21
    SLICE_X3Y16.AX       net (fanout=1)        0.672   f3_mems_control/addr_d[0]
    SLICE_X3Y16.CLK      Tdick                 0.114   f3_mems_control/addr_q_0_1
                                                       f3_mems_control/addr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.600ns (2.079ns logic, 6.521ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  6.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/new_frame_q (FF)
  Destination:          f3_mems_control/new_line_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.468ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (0.628 - 0.731)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/new_frame_q to f3_mems_control/new_line_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y14.AQ       Tcko                  0.525   f2_new_frame
                                                       f2_mems_control/new_frame_q
    SLICE_X11Y38.C1      net (fanout=33)       3.377   f2_new_frame
    SLICE_X11Y38.C       Tilo                  0.259   fifo_manager/data_TO_FIFO_q[17]
                                                       fifo_manager/Mmux_f3_new_frame_FIFO_done121
    SLICE_X4Y23.A3       net (fanout=4)        2.115   Mmux_f3_new_frame_FIFO_done12
    SLICE_X4Y23.A        Tilo                  0.254   f3_new_frame
                                                       fifo_manager/Mmux_f3_new_line_FIFO_done11
    SLICE_X6Y23.A5       net (fanout=1)        0.400   f3_new_line_FIFO_done
    SLICE_X6Y23.A        Tilo                  0.235   f3_mems_control/Mmux_addr_d243
                                                       f3_mems_control/_n0192_inv1
    SLICE_X5Y22.CE       net (fanout=1)        0.938   f3_mems_control/_n0192_inv
    SLICE_X5Y22.CLK      Tceck                 0.365   f3_new_line
                                                       f3_mems_control/new_line_q
    -------------------------------------------------  ---------------------------
    Total                                      8.468ns (1.638ns logic, 6.830ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  6.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f1_mems_control/new_line_q (FF)
  Destination:          f3_mems_control/new_frame_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.480ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (0.626 - 0.711)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f1_mems_control/new_line_q to f3_mems_control/new_frame_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y8.AQ        Tcko                  0.476   f1_new_line
                                                       f1_mems_control/new_line_q
    SLICE_X11Y38.D2      net (fanout=18)       3.979   f1_new_line
    SLICE_X11Y38.D       Tilo                  0.259   fifo_manager/data_TO_FIFO_q[17]
                                                       fifo_manager/Mmux_f3_new_frame_FIFO_done111
    SLICE_X5Y26.A3       net (fanout=30)       1.640   Mmux_f3_new_frame_FIFO_done11
    SLICE_X5Y26.A        Tilo                  0.259   f4_mems_control/Mmux_new_line_d33
                                                       fifo_manager/Mmux_f3_new_frame_FIFO_done11
    SLICE_X6Y23.A4       net (fanout=2)        0.929   f3_new_frame_FIFO_done
    SLICE_X6Y23.AMUX     Tilo                  0.298   f3_mems_control/Mmux_addr_d243
                                                       f3_mems_control/_n0202_inv1
    SLICE_X4Y23.CE       net (fanout=1)        0.371   f3_mems_control/_n0202_inv
    SLICE_X4Y23.CLK      Tceck                 0.269   f3_new_frame
                                                       f3_mems_control/new_frame_q
    -------------------------------------------------  ---------------------------
    Total                                      8.480ns (1.561ns logic, 6.919ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  6.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_4 (FF)
  Destination:          f3_mems_control/addr_q_17 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.537ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.339 - 0.348)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_4 to f3_mems_control/addr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_4
    SLICE_X4Y16.B6       net (fanout=15)       1.566   f3_addr[4]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y18.D5       net (fanout=7)        0.260   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y18.D        Tilo                  0.254   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A2       net (fanout=1)        0.931   f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d3612
    SLICE_X3Y18.B1       net (fanout=10)       1.196   f3_mems_control/Mmux_addr_d361
    SLICE_X3Y18.CLK      Tas                   0.373   f3_addr[17]
                                                       f3_mems_control/Mmux_addr_d181
                                                       f3_mems_control/addr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      8.537ns (2.079ns logic, 6.458ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  6.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.038ns (Levels of Logic = 3)
  Clock Path Skew:      0.519ns (1.268 - 0.749)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BMUX     Tshcko                0.576   fifo_manager/serial_tx_TDC/bit_ctr_q[2]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X5Y44.A6       net (fanout=15)       1.420   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X5Y44.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X10Y29.C3      net (fanout=1)        1.841   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X10Y29.CMUX    Tilo                  0.403   f4_mems_spi_master/state_q_FSM_FFd2_1
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X10Y33.B6      net (fanout=1)        0.620   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X10Y33.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        2.506   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.038ns (2.651ns logic, 6.387ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  6.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f1_mems_control/new_frame_q (FF)
  Destination:          f3_mems_control/new_frame_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.626 - 0.713)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f1_mems_control/new_frame_q to f3_mems_control/new_frame_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   f1_new_frame
                                                       f1_mems_control/new_frame_q
    SLICE_X11Y38.D1      net (fanout=18)       3.875   f1_new_frame
    SLICE_X11Y38.D       Tilo                  0.259   fifo_manager/data_TO_FIFO_q[17]
                                                       fifo_manager/Mmux_f3_new_frame_FIFO_done111
    SLICE_X5Y26.A3       net (fanout=30)       1.640   Mmux_f3_new_frame_FIFO_done11
    SLICE_X5Y26.A        Tilo                  0.259   f4_mems_control/Mmux_new_line_d33
                                                       fifo_manager/Mmux_f3_new_frame_FIFO_done11
    SLICE_X6Y23.A4       net (fanout=2)        0.929   f3_new_frame_FIFO_done
    SLICE_X6Y23.AMUX     Tilo                  0.298   f3_mems_control/Mmux_addr_d243
                                                       f3_mems_control/_n0202_inv1
    SLICE_X4Y23.CE       net (fanout=1)        0.371   f3_mems_control/_n0202_inv
    SLICE_X4Y23.CLK      Tceck                 0.269   f3_new_frame
                                                       f3_mems_control/new_frame_q
    -------------------------------------------------  ---------------------------
    Total                                      8.376ns (1.561ns logic, 6.815ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  6.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f1_mems_control/new_frame_q (FF)
  Destination:          fifo_manager/data_TO_FIFO_q_29 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.356ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.718 - 0.806)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f1_mems_control/new_frame_q to fifo_manager/data_TO_FIFO_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   f1_new_frame
                                                       f1_mems_control/new_frame_q
    SLICE_X15Y34.B5      net (fanout=18)       3.761   f1_new_frame
    SLICE_X15Y34.B       Tilo                  0.259   fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o11
                                                       fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o12
    SLICE_X15Y35.A5      net (fanout=1)        0.414   fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o11
    SLICE_X15Y35.A       Tilo                  0.259   f5_MEMS_SPI_CLOCK_OBUF
                                                       fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o13
    SLICE_X15Y35.B6      net (fanout=2)        0.149   fifo_manager/f6_new_frame_PWR_10_o_MUX_435_o
    SLICE_X15Y35.B       Tilo                  0.259   f5_MEMS_SPI_CLOCK_OBUF
                                                       fifo_manager/_n0291_inv1
    SLICE_X11Y47.CE      net (fanout=18)       2.371   fifo_manager/_n0291_inv
    SLICE_X11Y47.CLK     Tceck                 0.408   fifo_manager/data_TO_FIFO_q[29]
                                                       fifo_manager/data_TO_FIFO_q_29
    -------------------------------------------------  ---------------------------
    Total                                      8.356ns (1.661ns logic, 6.695ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  6.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_4 (FF)
  Destination:          f3_mems_control/addr_q_8_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.415ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.196 - 0.205)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_4 to f3_mems_control/addr_q_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_4
    SLICE_X4Y16.B6       net (fanout=15)       1.566   f3_addr[4]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y17.B4       net (fanout=7)        0.520   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y17.B        Tilo                  0.254   f3_addr[12]
                                                       f3_mems_control/Mmux_addr_d1211
    SLICE_X3Y17.C2       net (fanout=3)        1.175   f3_mems_control/Mmux_addr_d121
    SLICE_X3Y17.C        Tilo                  0.259   f3_mems_control/addr_q_7_1
                                                       f3_mems_control/Mmux_addr_d341
    SLICE_X5Y17.AX       net (fanout=1)        0.829   f3_mems_control/addr_d[8]
    SLICE_X5Y17.CLK      Tdick                 0.114   f3_addr[10]
                                                       f3_mems_control/addr_q_8_1
    -------------------------------------------------  ---------------------------
    Total                                      8.415ns (1.820ns logic, 6.595ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  6.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_5 (FF)
  Destination:          f3_mems_control/addr_q_0 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.403ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.341 - 0.348)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_5 to f3_mems_control/addr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.DQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_5
    SLICE_X4Y16.B1       net (fanout=16)       0.985   f3_addr[5]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y18.D5       net (fanout=7)        0.260   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y18.D        Tilo                  0.254   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A2       net (fanout=1)        0.931   f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d3612
    SLICE_X3Y16.D4       net (fanout=10)       0.971   f3_mems_control/Mmux_addr_d361
    SLICE_X3Y16.D        Tilo                  0.259   f3_mems_control/addr_q_0_1
                                                       f3_mems_control/Mmux_addr_d21
    SLICE_X3Y16.AX       net (fanout=1)        0.672   f3_mems_control/addr_d[0]
    SLICE_X3Y16.CLK      Tdick                 0.114   f3_mems_control/addr_q_0_1
                                                       f3_mems_control/addr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.403ns (2.079ns logic, 6.324ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  6.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f1_mems_control/new_frame_q (FF)
  Destination:          fifo_manager/data_TO_FIFO_q_28 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.313ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.718 - 0.806)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f1_mems_control/new_frame_q to fifo_manager/data_TO_FIFO_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   f1_new_frame
                                                       f1_mems_control/new_frame_q
    SLICE_X15Y34.B5      net (fanout=18)       3.761   f1_new_frame
    SLICE_X15Y34.B       Tilo                  0.259   fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o11
                                                       fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o12
    SLICE_X15Y35.A5      net (fanout=1)        0.414   fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o11
    SLICE_X15Y35.A       Tilo                  0.259   f5_MEMS_SPI_CLOCK_OBUF
                                                       fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o13
    SLICE_X15Y35.B6      net (fanout=2)        0.149   fifo_manager/f6_new_frame_PWR_10_o_MUX_435_o
    SLICE_X15Y35.B       Tilo                  0.259   f5_MEMS_SPI_CLOCK_OBUF
                                                       fifo_manager/_n0291_inv1
    SLICE_X11Y47.CE      net (fanout=18)       2.371   fifo_manager/_n0291_inv
    SLICE_X11Y47.CLK     Tceck                 0.365   fifo_manager/data_TO_FIFO_q[29]
                                                       fifo_manager/data_TO_FIFO_q_28
    -------------------------------------------------  ---------------------------
    Total                                      8.313ns (1.618ns logic, 6.695ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  7.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_3 (FF)
  Destination:          f3_mems_control/addr_q_7 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.312ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.340 - 0.348)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_3 to f3_mems_control/addr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_3
    SLICE_X4Y16.B2       net (fanout=23)       1.182   f3_addr[3]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y17.D2       net (fanout=7)        0.784   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y17.D        Tilo                  0.254   f3_addr[12]
                                                       f3_mems_control/Mmux_addr_d3241
    SLICE_X3Y17.D1       net (fanout=3)        1.174   f3_mems_control/Mmux_addr_d324
    SLICE_X3Y17.D        Tilo                  0.259   f3_mems_control/addr_q_7_1
                                                       f3_mems_control/Mmux_addr_d321
    SLICE_X3Y17.BX       net (fanout=1)        0.847   f3_mems_control/addr_d[7]
    SLICE_X3Y17.CLK      Tdick                 0.114   f3_mems_control/addr_q_7_1
                                                       f3_mems_control/addr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.312ns (1.820ns logic, 6.492ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  7.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_4 (FF)
  Destination:          f3_mems_control/addr_q_0_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.312ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.341 - 0.348)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_4 to f3_mems_control/addr_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_4
    SLICE_X4Y16.B6       net (fanout=15)       1.566   f3_addr[4]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y18.D5       net (fanout=7)        0.260   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y18.D        Tilo                  0.254   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A2       net (fanout=1)        0.931   f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d3612
    SLICE_X3Y16.D4       net (fanout=10)       0.971   f3_mems_control/Mmux_addr_d361
    SLICE_X3Y16.CLK      Tas                   0.373   f3_mems_control/addr_q_0_1
                                                       f3_mems_control/Mmux_addr_d21
                                                       f3_mems_control/addr_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                      8.312ns (2.079ns logic, 6.233ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  7.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_4 (FF)
  Destination:          f3_mems_control/addr_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.289ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_4 to f3_mems_control/addr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_4
    SLICE_X4Y16.B6       net (fanout=15)       1.566   f3_addr[4]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y18.D5       net (fanout=7)        0.260   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y18.D        Tilo                  0.254   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A2       net (fanout=1)        0.931   f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d3612
    SLICE_X5Y20.D5       net (fanout=10)       0.948   f3_mems_control/Mmux_addr_d361
    SLICE_X5Y20.CLK      Tas                   0.373   f3_addr[15]
                                                       f3_mems_control/Mmux_addr_d141
                                                       f3_mems_control/addr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.289ns (2.079ns logic, 6.210ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  7.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f1_mems_control/new_frame_q (FF)
  Destination:          fifo_manager/data_TO_FIFO_q_31 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.239ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.779 - 0.806)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f1_mems_control/new_frame_q to fifo_manager/data_TO_FIFO_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   f1_new_frame
                                                       f1_mems_control/new_frame_q
    SLICE_X15Y34.B5      net (fanout=18)       3.761   f1_new_frame
    SLICE_X15Y34.B       Tilo                  0.259   fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o11
                                                       fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o12
    SLICE_X15Y35.A5      net (fanout=1)        0.414   fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o11
    SLICE_X15Y35.A       Tilo                  0.259   f5_MEMS_SPI_CLOCK_OBUF
                                                       fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o13
    SLICE_X15Y35.B6      net (fanout=2)        0.149   fifo_manager/f6_new_frame_PWR_10_o_MUX_435_o
    SLICE_X15Y35.B       Tilo                  0.259   f5_MEMS_SPI_CLOCK_OBUF
                                                       fifo_manager/_n0291_inv1
    SLICE_X11Y50.CE      net (fanout=18)       2.254   fifo_manager/_n0291_inv
    SLICE_X11Y50.CLK     Tceck                 0.408   fifo_manager/data_TO_FIFO_q[31]
                                                       fifo_manager/data_TO_FIFO_q_31
    -------------------------------------------------  ---------------------------
    Total                                      8.239ns (1.661ns logic, 6.578ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  7.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_4 (FF)
  Destination:          f3_mems_control/addr_q_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.257ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.341 - 0.348)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_4 to f3_mems_control/addr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_4
    SLICE_X4Y16.B6       net (fanout=15)       1.566   f3_addr[4]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y18.D5       net (fanout=7)        0.260   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y18.D        Tilo                  0.254   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A2       net (fanout=1)        0.931   f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d3612
    SLICE_X3Y16.B5       net (fanout=10)       0.916   f3_mems_control/Mmux_addr_d361
    SLICE_X3Y16.CLK      Tas                   0.373   f3_mems_control/addr_q_0_1
                                                       f3_mems_control/Mmux_addr_d201
                                                       f3_mems_control/addr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.257ns (2.079ns logic, 6.178ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  7.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_0_1 (FF)
  Destination:          f3_mems_control/addr_q_0 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.263ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_0_1 to f3_mems_control/addr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.DQ       Tcko                  0.430   f3_mems_control/addr_q_0_1
                                                       f3_mems_control/addr_q_0_1
    SLICE_X4Y16.B3       net (fanout=2)        0.845   f3_mems_control/addr_q_0_1
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y18.D5       net (fanout=7)        0.260   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y18.D        Tilo                  0.254   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A2       net (fanout=1)        0.931   f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d3612
    SLICE_X3Y16.D4       net (fanout=10)       0.971   f3_mems_control/Mmux_addr_d361
    SLICE_X3Y16.D        Tilo                  0.259   f3_mems_control/addr_q_0_1
                                                       f3_mems_control/Mmux_addr_d21
    SLICE_X3Y16.AX       net (fanout=1)        0.672   f3_mems_control/addr_d[0]
    SLICE_X3Y16.CLK      Tdick                 0.114   f3_mems_control/addr_q_0_1
                                                       f3_mems_control/addr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.263ns (2.079ns logic, 6.184ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  7.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.770ns (Levels of Logic = 3)
  Clock Path Skew:      0.519ns (1.268 - 0.749)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BMUX     Tshcko                0.576   fifo_manager/serial_tx_TDC/bit_ctr_q[2]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X9Y21.A3       net (fanout=15)       1.752   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X9Y21.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_13
    SLICE_X10Y29.D2      net (fanout=1)        1.242   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_13
    SLICE_X10Y29.CMUX    Topdc                 0.402   f4_mems_spi_master/state_q_FSM_FFd2_1
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X10Y33.B6      net (fanout=1)        0.620   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X10Y33.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        2.506   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.770ns (2.650ns logic, 6.120ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  7.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_4 (FF)
  Destination:          f2_mems_control/addr_q_0_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.228ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.330 - 0.345)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_4 to f2_mems_control/addr_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y8.CQ        Tcko                  0.430   f2_addr[5]
                                                       f2_mems_control/addr_q_4
    SLICE_X3Y7.B5        net (fanout=15)       1.545   f2_addr[4]
    SLICE_X3Y7.B         Tilo                  0.259   f2_mems_control/Mmux_addr_d3611
                                                       f2_mems_control/GND_24_o_addr_q[17]_LessThan_19_o31
    SLICE_X5Y11.B3       net (fanout=2)        1.231   f2_mems_control/GND_24_o_addr_q[17]_LessThan_19_o3
    SLICE_X5Y11.B        Tilo                  0.259   f2_mems_control/GND_24_o_addr_q[17]_LessThan_19_o21
                                                       f2_mems_control/GND_24_o_addr_q[17]_LessThan_19_o21
    SLICE_X5Y11.A4       net (fanout=1)        0.503   f2_mems_control/GND_24_o_addr_q[17]_LessThan_19_o2
    SLICE_X5Y11.A        Tilo                  0.259   f2_mems_control/GND_24_o_addr_q[17]_LessThan_19_o21
                                                       f2_mems_control/GND_24_o_addr_q[17]_LessThan_19_o23
    SLICE_X3Y7.D3        net (fanout=7)        1.180   f2_mems_control/GND_24_o_addr_q[17]_LessThan_19_o
    SLICE_X3Y7.D         Tilo                  0.259   f2_mems_control/Mmux_addr_d3611
                                                       f2_mems_control/Mmux_addr_d3611
    SLICE_X0Y7.C3        net (fanout=1)        0.582   f2_mems_control/Mmux_addr_d3611
    SLICE_X0Y7.C         Tilo                  0.255   f2_addr[9]
                                                       f2_mems_control/Mmux_addr_d3612
    SLICE_X3Y6.A2        net (fanout=10)       0.818   f2_mems_control/Mmux_addr_d361
    SLICE_X3Y6.A         Tilo                  0.259   f2_addr[2]
                                                       f2_mems_control/Mmux_addr_d21
    SLICE_X2Y6.AX        net (fanout=1)        0.275   f2_mems_control/addr_d[0]
    SLICE_X2Y6.CLK       Tdick                 0.114   f2_mems_control/addr_q_8_1
                                                       f2_mems_control/addr_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                      8.228ns (2.094ns logic, 6.134ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  7.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f1_mems_control/addr_q_10_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.270ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.686 - 0.657)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f1_mems_control/addr_q_10_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.CQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X15Y27.C1      net (fanout=106)      1.668   mode[1]
    SLICE_X15Y27.C       Tilo                  0.259   f5_mems_control/Mmux_addr_d101
                                                       f6_mems_control/Mmux_addr_d101_SW0
    SLICE_X7Y6.B4        net (fanout=6)        2.818   N457
    SLICE_X7Y6.B         Tilo                  0.259   f1_mems_control/Mmux_addr_d101
                                                       f1_mems_control/Mmux_addr_d101
    SLICE_X8Y4.D1        net (fanout=17)       1.179   f1_mems_control/Mmux_addr_d101
    SLICE_X8Y4.D         Tilo                  0.254   f1_addr[10]
                                                       f1_mems_control/Mmux_addr_d41
    SLICE_X10Y4.AX       net (fanout=1)        1.289   f1_mems_control/addr_d[10]
    SLICE_X10Y4.CLK      Tdick                 0.114   f1_mems_control/addr_q_10_1
                                                       f1_mems_control/addr_q_10_1
    -------------------------------------------------  ---------------------------
    Total                                      8.270ns (1.316ns logic, 6.954ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  7.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_4 (FF)
  Destination:          f3_mems_control/addr_q_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.223ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.341 - 0.348)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_4 to f3_mems_control/addr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_4
    SLICE_X4Y16.B6       net (fanout=15)       1.566   f3_addr[4]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y18.D5       net (fanout=7)        0.260   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y18.D        Tilo                  0.254   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A2       net (fanout=1)        0.931   f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d3612
    SLICE_X3Y16.C5       net (fanout=10)       0.882   f3_mems_control/Mmux_addr_d361
    SLICE_X3Y16.CLK      Tas                   0.373   f3_mems_control/addr_q_0_1
                                                       f3_mems_control/Mmux_addr_d221
                                                       f3_mems_control/addr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.223ns (2.079ns logic, 6.144ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  7.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/new_frame_q (FF)
  Destination:          f3_mems_control/new_frame_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.122ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.626 - 0.731)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/new_frame_q to f3_mems_control/new_frame_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y14.AQ       Tcko                  0.525   f2_new_frame
                                                       f2_mems_control/new_frame_q
    SLICE_X11Y38.C1      net (fanout=33)       3.377   f2_new_frame
    SLICE_X11Y38.C       Tilo                  0.259   fifo_manager/data_TO_FIFO_q[17]
                                                       fifo_manager/Mmux_f3_new_frame_FIFO_done121
    SLICE_X5Y26.A2       net (fanout=4)        1.835   Mmux_f3_new_frame_FIFO_done12
    SLICE_X5Y26.A        Tilo                  0.259   f4_mems_control/Mmux_new_line_d33
                                                       fifo_manager/Mmux_f3_new_frame_FIFO_done11
    SLICE_X6Y23.A4       net (fanout=2)        0.929   f3_new_frame_FIFO_done
    SLICE_X6Y23.AMUX     Tilo                  0.298   f3_mems_control/Mmux_addr_d243
                                                       f3_mems_control/_n0202_inv1
    SLICE_X4Y23.CE       net (fanout=1)        0.371   f3_mems_control/_n0202_inv
    SLICE_X4Y23.CLK      Tceck                 0.269   f3_new_frame
                                                       f3_mems_control/new_frame_q
    -------------------------------------------------  ---------------------------
    Total                                      8.122ns (1.610ns logic, 6.512ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  7.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_3 (FF)
  Destination:          f3_mems_control/addr_q_5 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.224ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_3 to f3_mems_control/addr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_3
    SLICE_X4Y16.B2       net (fanout=23)       1.182   f3_addr[3]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y18.D5       net (fanout=7)        0.260   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y18.D        Tilo                  0.254   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A2       net (fanout=1)        0.931   f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d3612
    SLICE_X5Y19.D1       net (fanout=10)       1.267   f3_mems_control/Mmux_addr_d361
    SLICE_X5Y19.CLK      Tas                   0.373   f3_addr[5]
                                                       f3_mems_control/Mmux_addr_d281
                                                       f3_mems_control/addr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.224ns (2.079ns logic, 6.145ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  7.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f1_mems_control/new_frame_q (FF)
  Destination:          fifo_manager/data_TO_FIFO_q_30 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.196ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.779 - 0.806)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f1_mems_control/new_frame_q to fifo_manager/data_TO_FIFO_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   f1_new_frame
                                                       f1_mems_control/new_frame_q
    SLICE_X15Y34.B5      net (fanout=18)       3.761   f1_new_frame
    SLICE_X15Y34.B       Tilo                  0.259   fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o11
                                                       fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o12
    SLICE_X15Y35.A5      net (fanout=1)        0.414   fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o11
    SLICE_X15Y35.A       Tilo                  0.259   f5_MEMS_SPI_CLOCK_OBUF
                                                       fifo_manager/Mmux_f6_new_frame_PWR_10_o_MUX_435_o13
    SLICE_X15Y35.B6      net (fanout=2)        0.149   fifo_manager/f6_new_frame_PWR_10_o_MUX_435_o
    SLICE_X15Y35.B       Tilo                  0.259   f5_MEMS_SPI_CLOCK_OBUF
                                                       fifo_manager/_n0291_inv1
    SLICE_X11Y50.CE      net (fanout=18)       2.254   fifo_manager/_n0291_inv
    SLICE_X11Y50.CLK     Tceck                 0.365   fifo_manager/data_TO_FIFO_q[31]
                                                       fifo_manager/data_TO_FIFO_q_30
    -------------------------------------------------  ---------------------------
    Total                                      8.196ns (1.618ns logic, 6.578ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  7.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/new_frame_q (FF)
  Destination:          fifo_manager/data_TO_FIFO_q_32 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.068ns (Levels of Logic = 4)
  Clock Path Skew:      -0.144ns (0.680 - 0.824)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/new_frame_q to fifo_manager/data_TO_FIFO_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y14.AQ       Tcko                  0.525   f2_new_frame
                                                       f2_mems_control/new_frame_q
    SLICE_X17Y38.B1      net (fanout=33)       3.993   f2_new_frame
    SLICE_X17Y38.B       Tilo                  0.259   fifo_manager/data_TO_FIFO_q[32]
                                                       fifo_manager/Mmux_data_TO_FIFO_d543
    SLICE_X17Y46.D6      net (fanout=2)        0.829   fifo_manager/Mmux_data_TO_FIFO_d42
    SLICE_X17Y46.D       Tilo                  0.259   f1_din[15]
                                                       fifo_manager/Mmux_data_TO_FIFO_d546
    SLICE_X17Y38.B3      net (fanout=1)        1.059   fifo_manager/Mmux_data_TO_FIFO_d545
    SLICE_X17Y38.BMUX    Tilo                  0.337   fifo_manager/data_TO_FIFO_q[32]
                                                       fifo_manager/Mmux_data_TO_FIFO_d547_SW0
    SLICE_X17Y38.A5      net (fanout=1)        0.434   fifo_manager/N842
    SLICE_X17Y38.CLK     Tas                   0.373   fifo_manager/data_TO_FIFO_q[32]
                                                       fifo_manager/Mmux_data_TO_FIFO_d547
                                                       fifo_manager/data_TO_FIFO_q_32
    -------------------------------------------------  ---------------------------
    Total                                      8.068ns (1.753ns logic, 6.315ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  7.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/addr_q_4 (FF)
  Destination:          f3_mems_control/addr_q_4 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.196ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/addr_q_4 to f3_mems_control/addr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   f3_addr[5]
                                                       f3_mems_control/addr_q_4
    SLICE_X4Y16.B6       net (fanout=15)       1.566   f3_addr[4]
    SLICE_X4Y16.B        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A1       net (fanout=2)        1.504   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
    SLICE_X4Y16.A        Tilo                  0.254   f3_mems_control/addr_q[17]_GND_24_o_LessThan_31_o1
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C3       net (fanout=1)        1.001   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o2
    SLICE_X4Y18.C        Tilo                  0.255   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/GND_24_o_addr_q[17]_OR_241_o5
    SLICE_X4Y18.D5       net (fanout=7)        0.260   f3_mems_control/GND_24_o_addr_q[17]_OR_241_o
    SLICE_X4Y18.D        Tilo                  0.254   f3_mems_control/Mmux_addr_d3611
                                                       f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A2       net (fanout=1)        0.931   f3_mems_control/Mmux_addr_d3611
    SLICE_X5Y17.A        Tilo                  0.259   f3_addr[10]
                                                       f3_mems_control/Mmux_addr_d3612
    SLICE_X5Y19.C3       net (fanout=10)       0.855   f3_mems_control/Mmux_addr_d361
    SLICE_X5Y19.CLK      Tas                   0.373   f3_addr[5]
                                                       f3_mems_control/Mmux_addr_d261
                                                       f3_mems_control/addr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      8.196ns (2.079ns logic, 6.117ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 1.28 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y10.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y12.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y11.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y9.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y8.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y11.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y16.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y13.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y14.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y14.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y19.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y12.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y13.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y16.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y15.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y18.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y8.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y9.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.959ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: new_clk/clkout1_buf/I0
  Logical resource: new_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.759ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: main_control/serial_rx2/rx_q/CLK0
  Logical resource: main_control/serial_rx2/rx_q/CLK0
  Location pin: ILOGIC_X6Y0.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem12/DP/CLK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem13/DP/CLK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem12/SP/CLK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem13/SP/CLK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem11/DP/CLK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/DP/CLK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     11.882ns|            0|            0|            0|       171278|
| TS_new_clk_clkfx              |     15.625ns|      9.283ns|          N/A|            0|            0|       171278|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.283|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 171278 paths, 0 nets, and 18870 connections

Design statistics:
   Minimum period:   9.283ns{1}   (Maximum frequency: 107.724MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 16 20:47:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 460 MB



