#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Dec 12 15:58:08 2020
# Process ID: 6504
# Current directory: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3692 C:\D\An3\An3_sem1_exerc\SSC\SSC_proiect\Multiplicator_CPA_16\Multiplicator_CPA_16.xpr
# Log file: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/vivado.log
# Journal file: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 764.270 ; gain = 114.949
set_property -name {xsim.simulate.runtime} -value {150000ns} -objects [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplier_CPA_16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplier_CPA_16_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/carry_prop_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity carry_prop_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplier_CPA_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplier_CPA_16_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto a55bba7296d34e269d3c6edf1c4469e3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_CPA_16_tb_behav xil_defaultlib.multiplier_CPA_16_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.carry_prop_adder [carry_prop_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_CPA_16 [multiplier_cpa_16_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_cpa_16_tb
Built simulation snapshot multiplier_CPA_16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_CPA_16_tb_behav -key {Behavioral:sim_1:Functional:multiplier_CPA_16_tb} -tclbatch {multiplier_CPA_16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source multiplier_CPA_16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150000ns
Note: Nu sunt erori
Time: 26010 ns  Iteration: 0  Process: /multiplier_CPA_16_tb/test_bench  File: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16_tb.vhd
Note: Nu sunt erori
Time: 52030 ns  Iteration: 0  Process: /multiplier_CPA_16_tb/test_bench  File: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16_tb.vhd
Note: Nu sunt erori
Time: 77040 ns  Iteration: 0  Process: /multiplier_CPA_16_tb/test_bench  File: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16_tb.vhd
Note: Nu sunt erori
Time: 103060 ns  Iteration: 0  Process: /multiplier_CPA_16_tb/test_bench  File: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16_tb.vhd
Note: Nu sunt erori
Time: 129080 ns  Iteration: 0  Process: /multiplier_CPA_16_tb/test_bench  File: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16_tb.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 792.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_CPA_16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 792.094 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
run 10000 ns
run 10000 ns
Note: Nu sunt erori
Time: 26010 ns  Iteration: 0  Process: /multiplier_CPA_16_tb/test_bench  File: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16_tb.vhd
run 10000 ns
run 10000 ns
run 10000 ns
Note: Nu sunt erori
Time: 52030 ns  Iteration: 0  Process: /multiplier_CPA_16_tb/test_bench  File: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16_tb.vhd
run 10000 ns
run 10000 ns
Note: Nu sunt erori
Time: 77040 ns  Iteration: 0  Process: /multiplier_CPA_16_tb/test_bench  File: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/multiplier_CPA_16_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 16:21:29 2020...
