Loading plugins phase: Elapsed time ==> 0s.310ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.230ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.100ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  C-CAN.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 C-CAN.v -verilog
======================================================================

======================================================================
Compiling:  C-CAN.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 C-CAN.v -verilog
======================================================================

======================================================================
Compiling:  C-CAN.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 -verilog C-CAN.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 12 11:16:32 2017


======================================================================
Compiling:  C-CAN.v
Program  :   vpp
Options  :    -yv2 -q10 C-CAN.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 12 11:16:32 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'C-CAN.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  C-CAN.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 -verilog C-CAN.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 12 11:16:32 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\codegentemp\C-CAN.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\codegentemp\C-CAN.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  C-CAN.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 -verilog C-CAN.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 12 11:16:33 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\codegentemp\C-CAN.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\codegentemp\C-CAN.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CAN_1:Net_31\
	\CAN_1:Net_30\
	Net_1025
	Net_1023
	\Encoder_Left:Net_49\
	\Encoder_Left:Net_82\
	\Encoder_Left:Net_95\
	\Encoder_Left:Net_91\
	\Encoder_Left:Net_102\
	\Encoder_Left:CounterUDB:ctrl_cmod_2\
	\Encoder_Left:CounterUDB:ctrl_cmod_1\
	\Encoder_Left:CounterUDB:ctrl_cmod_0\
	Net_1024
	\Encoder_Left:CounterUDB:reload_tc\
	Net_1034
	Net_1032
	\leftEncTimer:Net_49\
	\leftEncTimer:Net_82\
	\leftEncTimer:Net_95\
	\leftEncTimer:Net_91\
	\leftEncTimer:Net_102\
	\leftEncTimer:CounterUDB:ctrl_cmod_2\
	\leftEncTimer:CounterUDB:ctrl_cmod_1\
	\leftEncTimer:CounterUDB:ctrl_cmod_0\
	Net_1033
	\leftEncTimer:CounterUDB:reload_tc\
	Net_1262
	Net_1260
	\Encoder_Right:Net_49\
	\Encoder_Right:Net_82\
	\Encoder_Right:Net_95\
	\Encoder_Right:Net_91\
	\Encoder_Right:Net_102\
	\Encoder_Right:CounterUDB:ctrl_cmod_2\
	\Encoder_Right:CounterUDB:ctrl_cmod_1\
	\Encoder_Right:CounterUDB:ctrl_cmod_0\
	Net_1261
	\Encoder_Right:CounterUDB:reload_tc\
	Net_1283
	Net_1280
	\rightEncTimer:Net_49\
	\rightEncTimer:Net_82\
	\rightEncTimer:Net_95\
	\rightEncTimer:Net_91\
	\rightEncTimer:Net_102\
	\rightEncTimer:CounterUDB:ctrl_cmod_2\
	\rightEncTimer:CounterUDB:ctrl_cmod_1\
	\rightEncTimer:CounterUDB:ctrl_cmod_0\
	Net_1281
	\rightEncTimer:CounterUDB:reload_tc\
	Net_1378
	Net_1379
	Net_1380
	Net_1382
	Net_1383
	Net_1384
	Net_1385


Deleted 57 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__two_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:tmpOE__Bypass_net_0\ to tmpOE__two_net_0
Aliasing \ADC_SAR_1:Net_381\ to zero
Aliasing tmpOE__one_net_0 to tmpOE__two_net_0
Aliasing tmpOE__zero_net_0 to tmpOE__two_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__two_net_0
Aliasing tmpOE__RX_2_net_0 to tmpOE__two_net_0
Aliasing tmpOE__TX_2_net_0 to tmpOE__two_net_0
Aliasing \Encoder_Left:Net_89\ to tmpOE__two_net_0
Aliasing \Encoder_Left:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Encoder_Left:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Encoder_Left:CounterUDB:capt_rising\ to zero
Aliasing \Encoder_Left:CounterUDB:reload\ to zero
Aliasing \Encoder_Left:CounterUDB:reset\ to zero
Aliasing \leftEncTimer:Net_89\ to tmpOE__two_net_0
Aliasing \leftEncTimer:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \leftEncTimer:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \leftEncTimer:CounterUDB:capt_rising\ to zero
Aliasing \leftEncTimer:CounterUDB:reload\ to zero
Aliasing \leftEncTimer:CounterUDB:reset\ to zero
Aliasing tmpOE__Enc_L_net_0 to tmpOE__two_net_0
Aliasing \Encoder_Right:Net_89\ to tmpOE__two_net_0
Aliasing \Encoder_Right:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Encoder_Right:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Encoder_Right:CounterUDB:capt_rising\ to zero
Aliasing \Encoder_Right:CounterUDB:reload\ to zero
Aliasing \Encoder_Right:CounterUDB:reset\ to zero
Aliasing tmpOE__Enc_R_net_0 to tmpOE__two_net_0
Aliasing \rightEncTimer:Net_89\ to tmpOE__two_net_0
Aliasing \rightEncTimer:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \rightEncTimer:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \rightEncTimer:CounterUDB:capt_rising\ to zero
Aliasing \rightEncTimer:CounterUDB:reload\ to zero
Aliasing \rightEncTimer:CounterUDB:reset\ to zero
Aliasing tmpOE__three_net_0 to tmpOE__two_net_0
Aliasing tmpOE__four_net_0 to tmpOE__two_net_0
Aliasing tmpOE__five_net_0 to tmpOE__two_net_0
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing \Encoder_Left:CounterUDB:prevCapture\\D\ to zero
Aliasing \Encoder_Left:CounterUDB:cmp_out_reg_i\\D\ to \Encoder_Left:CounterUDB:prevCompare\\D\
Aliasing \leftEncTimer:CounterUDB:prevCapture\\D\ to zero
Aliasing \leftEncTimer:CounterUDB:cmp_out_reg_i\\D\ to \leftEncTimer:CounterUDB:prevCompare\\D\
Aliasing \Encoder_Right:CounterUDB:prevCapture\\D\ to zero
Aliasing \Encoder_Right:CounterUDB:cmp_out_reg_i\\D\ to \Encoder_Right:CounterUDB:prevCompare\\D\
Aliasing \rightEncTimer:CounterUDB:prevCapture\\D\ to zero
Aliasing \rightEncTimer:CounterUDB:cmp_out_reg_i\\D\ to \rightEncTimer:CounterUDB:prevCompare\\D\
Aliasing \rightEncTimer:CounterUDB:count_stored_i\\D\ to \leftEncTimer:CounterUDB:count_stored_i\\D\
Removing Lhs of wire one[14] = tmpOE__two_net_0[10]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[21] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[22] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[23] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[24] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[25] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[26] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[27] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[28] = zero[7]
Removing Rhs of wire \ADC_SAR_1:Net_188\[31] = \ADC_SAR_1:Net_221\[32]
Removing Lhs of wire \ADC_SAR_1:soc\[37] = zero[7]
Removing Lhs of wire \ADC_SAR_1:tmpOE__Bypass_net_0\[55] = tmpOE__two_net_0[10]
Removing Lhs of wire \ADC_SAR_1:Net_381\[70] = zero[7]
Removing Lhs of wire tmpOE__one_net_0[72] = tmpOE__two_net_0[10]
Removing Lhs of wire tmpOE__zero_net_0[78] = tmpOE__two_net_0[10]
Removing Lhs of wire tmpOE__LED_net_0[86] = tmpOE__two_net_0[10]
Removing Lhs of wire tmpOE__RX_2_net_0[94] = tmpOE__two_net_0[10]
Removing Lhs of wire tmpOE__TX_2_net_0[100] = tmpOE__two_net_0[10]
Removing Lhs of wire \Encoder_Left:Net_89\[119] = tmpOE__two_net_0[10]
Removing Lhs of wire \Encoder_Left:CounterUDB:ctrl_capmode_1\[129] = zero[7]
Removing Lhs of wire \Encoder_Left:CounterUDB:ctrl_capmode_0\[130] = zero[7]
Removing Lhs of wire \Encoder_Left:CounterUDB:ctrl_enable\[142] = \Encoder_Left:CounterUDB:control_7\[134]
Removing Lhs of wire \Encoder_Left:CounterUDB:capt_rising\[144] = zero[7]
Removing Lhs of wire \Encoder_Left:CounterUDB:capt_falling\[145] = \Encoder_Left:CounterUDB:prevCapture\[143]
Removing Lhs of wire \Encoder_Left:CounterUDB:reload\[148] = zero[7]
Removing Lhs of wire \Encoder_Left:CounterUDB:final_enable\[149] = \Encoder_Left:CounterUDB:control_7\[134]
Removing Lhs of wire \Encoder_Left:CounterUDB:counter_enable\[150] = \Encoder_Left:CounterUDB:control_7\[134]
Removing Rhs of wire \Encoder_Left:CounterUDB:status_0\[151] = \Encoder_Left:CounterUDB:cmp_out_status\[152]
Removing Rhs of wire \Encoder_Left:CounterUDB:status_1\[153] = \Encoder_Left:CounterUDB:per_zero\[154]
Removing Rhs of wire \Encoder_Left:CounterUDB:status_2\[155] = \Encoder_Left:CounterUDB:overflow_status\[156]
Removing Rhs of wire \Encoder_Left:CounterUDB:status_3\[157] = \Encoder_Left:CounterUDB:underflow_status\[158]
Removing Lhs of wire \Encoder_Left:CounterUDB:status_4\[159] = \Encoder_Left:CounterUDB:hwCapture\[147]
Removing Rhs of wire \Encoder_Left:CounterUDB:status_5\[160] = \Encoder_Left:CounterUDB:fifo_full\[161]
Removing Rhs of wire \Encoder_Left:CounterUDB:status_6\[162] = \Encoder_Left:CounterUDB:fifo_nempty\[163]
Removing Lhs of wire \Encoder_Left:CounterUDB:reset\[165] = zero[7]
Removing Lhs of wire \Encoder_Left:CounterUDB:dp_dir\[167] = tmpOE__two_net_0[10]
Removing Rhs of wire \Encoder_Left:CounterUDB:cmp_out_i\[174] = \Encoder_Left:CounterUDB:cmp_less\[175]
Removing Lhs of wire \Encoder_Left:CounterUDB:cs_addr_2\[183] = tmpOE__two_net_0[10]
Removing Lhs of wire \Encoder_Left:CounterUDB:cs_addr_1\[184] = \Encoder_Left:CounterUDB:count_enable\[181]
Removing Lhs of wire \Encoder_Left:CounterUDB:cs_addr_0\[185] = zero[7]
Removing Lhs of wire \leftEncTimer:Net_89\[270] = tmpOE__two_net_0[10]
Removing Lhs of wire \leftEncTimer:CounterUDB:ctrl_capmode_1\[279] = zero[7]
Removing Lhs of wire \leftEncTimer:CounterUDB:ctrl_capmode_0\[280] = zero[7]
Removing Lhs of wire \leftEncTimer:CounterUDB:ctrl_enable\[292] = \leftEncTimer:CounterUDB:control_7\[284]
Removing Lhs of wire \leftEncTimer:CounterUDB:capt_rising\[294] = zero[7]
Removing Lhs of wire \leftEncTimer:CounterUDB:capt_falling\[295] = \leftEncTimer:CounterUDB:prevCapture\[293]
Removing Lhs of wire \leftEncTimer:CounterUDB:reload\[298] = zero[7]
Removing Lhs of wire \leftEncTimer:CounterUDB:final_enable\[299] = \leftEncTimer:CounterUDB:control_7\[284]
Removing Lhs of wire \leftEncTimer:CounterUDB:counter_enable\[300] = \leftEncTimer:CounterUDB:control_7\[284]
Removing Rhs of wire \leftEncTimer:CounterUDB:status_0\[301] = \leftEncTimer:CounterUDB:cmp_out_status\[302]
Removing Rhs of wire \leftEncTimer:CounterUDB:status_1\[303] = \leftEncTimer:CounterUDB:per_zero\[304]
Removing Rhs of wire \leftEncTimer:CounterUDB:status_2\[305] = \leftEncTimer:CounterUDB:overflow_status\[306]
Removing Rhs of wire \leftEncTimer:CounterUDB:status_3\[307] = \leftEncTimer:CounterUDB:underflow_status\[308]
Removing Lhs of wire \leftEncTimer:CounterUDB:status_4\[309] = \leftEncTimer:CounterUDB:hwCapture\[297]
Removing Rhs of wire \leftEncTimer:CounterUDB:status_5\[310] = \leftEncTimer:CounterUDB:fifo_full\[311]
Removing Rhs of wire \leftEncTimer:CounterUDB:status_6\[312] = \leftEncTimer:CounterUDB:fifo_nempty\[313]
Removing Lhs of wire \leftEncTimer:CounterUDB:reset\[315] = zero[7]
Removing Lhs of wire \leftEncTimer:CounterUDB:dp_dir\[317] = tmpOE__two_net_0[10]
Removing Rhs of wire \leftEncTimer:CounterUDB:cmp_out_i\[324] = \leftEncTimer:CounterUDB:cmp_less\[325]
Removing Lhs of wire \leftEncTimer:CounterUDB:cs_addr_2\[333] = tmpOE__two_net_0[10]
Removing Lhs of wire \leftEncTimer:CounterUDB:cs_addr_1\[334] = \leftEncTimer:CounterUDB:count_enable\[331]
Removing Lhs of wire \leftEncTimer:CounterUDB:cs_addr_0\[335] = zero[7]
Removing Lhs of wire tmpOE__Enc_L_net_0[414] = tmpOE__two_net_0[10]
Removing Lhs of wire \Encoder_Right:Net_89\[423] = tmpOE__two_net_0[10]
Removing Lhs of wire \Encoder_Right:CounterUDB:ctrl_capmode_1\[432] = zero[7]
Removing Lhs of wire \Encoder_Right:CounterUDB:ctrl_capmode_0\[433] = zero[7]
Removing Lhs of wire \Encoder_Right:CounterUDB:ctrl_enable\[445] = \Encoder_Right:CounterUDB:control_7\[437]
Removing Lhs of wire \Encoder_Right:CounterUDB:capt_rising\[447] = zero[7]
Removing Lhs of wire \Encoder_Right:CounterUDB:capt_falling\[448] = \Encoder_Right:CounterUDB:prevCapture\[446]
Removing Lhs of wire \Encoder_Right:CounterUDB:reload\[451] = zero[7]
Removing Lhs of wire \Encoder_Right:CounterUDB:final_enable\[452] = \Encoder_Right:CounterUDB:control_7\[437]
Removing Lhs of wire \Encoder_Right:CounterUDB:counter_enable\[453] = \Encoder_Right:CounterUDB:control_7\[437]
Removing Rhs of wire \Encoder_Right:CounterUDB:status_0\[454] = \Encoder_Right:CounterUDB:cmp_out_status\[455]
Removing Rhs of wire \Encoder_Right:CounterUDB:status_1\[456] = \Encoder_Right:CounterUDB:per_zero\[457]
Removing Rhs of wire \Encoder_Right:CounterUDB:status_2\[458] = \Encoder_Right:CounterUDB:overflow_status\[459]
Removing Rhs of wire \Encoder_Right:CounterUDB:status_3\[460] = \Encoder_Right:CounterUDB:underflow_status\[461]
Removing Lhs of wire \Encoder_Right:CounterUDB:status_4\[462] = \Encoder_Right:CounterUDB:hwCapture\[450]
Removing Rhs of wire \Encoder_Right:CounterUDB:status_5\[463] = \Encoder_Right:CounterUDB:fifo_full\[464]
Removing Rhs of wire \Encoder_Right:CounterUDB:status_6\[465] = \Encoder_Right:CounterUDB:fifo_nempty\[466]
Removing Lhs of wire \Encoder_Right:CounterUDB:reset\[468] = zero[7]
Removing Lhs of wire \Encoder_Right:CounterUDB:dp_dir\[470] = tmpOE__two_net_0[10]
Removing Rhs of wire \Encoder_Right:CounterUDB:cmp_out_i\[477] = \Encoder_Right:CounterUDB:cmp_less\[478]
Removing Lhs of wire \Encoder_Right:CounterUDB:cs_addr_2\[486] = tmpOE__two_net_0[10]
Removing Lhs of wire \Encoder_Right:CounterUDB:cs_addr_1\[487] = \Encoder_Right:CounterUDB:count_enable\[484]
Removing Lhs of wire \Encoder_Right:CounterUDB:cs_addr_0\[488] = zero[7]
Removing Lhs of wire tmpOE__Enc_R_net_0[566] = tmpOE__two_net_0[10]
Removing Lhs of wire \rightEncTimer:Net_89\[575] = tmpOE__two_net_0[10]
Removing Lhs of wire \rightEncTimer:CounterUDB:ctrl_capmode_1\[584] = zero[7]
Removing Lhs of wire \rightEncTimer:CounterUDB:ctrl_capmode_0\[585] = zero[7]
Removing Lhs of wire \rightEncTimer:CounterUDB:ctrl_enable\[597] = \rightEncTimer:CounterUDB:control_7\[589]
Removing Lhs of wire \rightEncTimer:CounterUDB:capt_rising\[599] = zero[7]
Removing Lhs of wire \rightEncTimer:CounterUDB:capt_falling\[600] = \rightEncTimer:CounterUDB:prevCapture\[598]
Removing Lhs of wire \rightEncTimer:CounterUDB:reload\[603] = zero[7]
Removing Lhs of wire \rightEncTimer:CounterUDB:final_enable\[604] = \rightEncTimer:CounterUDB:control_7\[589]
Removing Lhs of wire \rightEncTimer:CounterUDB:counter_enable\[605] = \rightEncTimer:CounterUDB:control_7\[589]
Removing Rhs of wire \rightEncTimer:CounterUDB:status_0\[606] = \rightEncTimer:CounterUDB:cmp_out_status\[607]
Removing Rhs of wire \rightEncTimer:CounterUDB:status_1\[608] = \rightEncTimer:CounterUDB:per_zero\[609]
Removing Rhs of wire \rightEncTimer:CounterUDB:status_2\[610] = \rightEncTimer:CounterUDB:overflow_status\[611]
Removing Rhs of wire \rightEncTimer:CounterUDB:status_3\[612] = \rightEncTimer:CounterUDB:underflow_status\[613]
Removing Lhs of wire \rightEncTimer:CounterUDB:status_4\[614] = \rightEncTimer:CounterUDB:hwCapture\[602]
Removing Rhs of wire \rightEncTimer:CounterUDB:status_5\[615] = \rightEncTimer:CounterUDB:fifo_full\[616]
Removing Rhs of wire \rightEncTimer:CounterUDB:status_6\[617] = \rightEncTimer:CounterUDB:fifo_nempty\[618]
Removing Lhs of wire \rightEncTimer:CounterUDB:reset\[620] = zero[7]
Removing Lhs of wire \rightEncTimer:CounterUDB:dp_dir\[622] = tmpOE__two_net_0[10]
Removing Rhs of wire \rightEncTimer:CounterUDB:cmp_out_i\[629] = \rightEncTimer:CounterUDB:cmp_less\[630]
Removing Lhs of wire \rightEncTimer:CounterUDB:cs_addr_2\[637] = tmpOE__two_net_0[10]
Removing Lhs of wire \rightEncTimer:CounterUDB:cs_addr_1\[638] = \rightEncTimer:CounterUDB:count_enable\[635]
Removing Lhs of wire \rightEncTimer:CounterUDB:cs_addr_0\[639] = zero[7]
Removing Lhs of wire tmpOE__three_net_0[717] = tmpOE__two_net_0[10]
Removing Lhs of wire tmpOE__four_net_0[723] = tmpOE__two_net_0[10]
Removing Lhs of wire tmpOE__five_net_0[729] = tmpOE__two_net_0[10]
Removing Rhs of wire Net_1374[734] = \Control_Reg_1:control_out_0\[737]
Removing Rhs of wire Net_1374[734] = \Control_Reg_1:control_0\[760]
Removing Lhs of wire \Control_Reg_1:clk\[735] = zero[7]
Removing Lhs of wire \Control_Reg_1:rst\[736] = zero[7]
Removing Lhs of wire \Encoder_Left:CounterUDB:prevCapture\\D\[761] = zero[7]
Removing Lhs of wire \Encoder_Left:CounterUDB:overflow_reg_i\\D\[762] = \Encoder_Left:CounterUDB:overflow\[166]
Removing Lhs of wire \Encoder_Left:CounterUDB:underflow_reg_i\\D\[763] = \Encoder_Left:CounterUDB:underflow\[169]
Removing Lhs of wire \Encoder_Left:CounterUDB:tc_reg_i\\D\[764] = \Encoder_Left:CounterUDB:tc_i\[172]
Removing Lhs of wire \Encoder_Left:CounterUDB:prevCompare\\D\[765] = \Encoder_Left:CounterUDB:cmp_out_i\[174]
Removing Lhs of wire \Encoder_Left:CounterUDB:cmp_out_reg_i\\D\[766] = \Encoder_Left:CounterUDB:cmp_out_i\[174]
Removing Lhs of wire \Encoder_Left:CounterUDB:count_stored_i\\D\[767] = Net_911[180]
Removing Lhs of wire \leftEncTimer:CounterUDB:prevCapture\\D\[768] = zero[7]
Removing Lhs of wire \leftEncTimer:CounterUDB:overflow_reg_i\\D\[769] = \leftEncTimer:CounterUDB:overflow\[316]
Removing Lhs of wire \leftEncTimer:CounterUDB:underflow_reg_i\\D\[770] = \leftEncTimer:CounterUDB:underflow\[319]
Removing Lhs of wire \leftEncTimer:CounterUDB:tc_reg_i\\D\[771] = \leftEncTimer:CounterUDB:tc_i\[322]
Removing Lhs of wire \leftEncTimer:CounterUDB:prevCompare\\D\[772] = \leftEncTimer:CounterUDB:cmp_out_i\[324]
Removing Lhs of wire \leftEncTimer:CounterUDB:cmp_out_reg_i\\D\[773] = \leftEncTimer:CounterUDB:cmp_out_i\[324]
Removing Lhs of wire \leftEncTimer:CounterUDB:count_stored_i\\D\[774] = Net_1162[330]
Removing Lhs of wire \Encoder_Right:CounterUDB:prevCapture\\D\[775] = zero[7]
Removing Lhs of wire \Encoder_Right:CounterUDB:overflow_reg_i\\D\[776] = \Encoder_Right:CounterUDB:overflow\[469]
Removing Lhs of wire \Encoder_Right:CounterUDB:underflow_reg_i\\D\[777] = \Encoder_Right:CounterUDB:underflow\[472]
Removing Lhs of wire \Encoder_Right:CounterUDB:tc_reg_i\\D\[778] = \Encoder_Right:CounterUDB:tc_i\[475]
Removing Lhs of wire \Encoder_Right:CounterUDB:prevCompare\\D\[779] = \Encoder_Right:CounterUDB:cmp_out_i\[477]
Removing Lhs of wire \Encoder_Right:CounterUDB:cmp_out_reg_i\\D\[780] = \Encoder_Right:CounterUDB:cmp_out_i\[477]
Removing Lhs of wire \Encoder_Right:CounterUDB:count_stored_i\\D\[781] = Net_1249[483]
Removing Lhs of wire \rightEncTimer:CounterUDB:prevCapture\\D\[782] = zero[7]
Removing Lhs of wire \rightEncTimer:CounterUDB:overflow_reg_i\\D\[783] = \rightEncTimer:CounterUDB:overflow\[621]
Removing Lhs of wire \rightEncTimer:CounterUDB:underflow_reg_i\\D\[784] = \rightEncTimer:CounterUDB:underflow\[624]
Removing Lhs of wire \rightEncTimer:CounterUDB:tc_reg_i\\D\[785] = \rightEncTimer:CounterUDB:tc_i\[627]
Removing Lhs of wire \rightEncTimer:CounterUDB:prevCompare\\D\[786] = \rightEncTimer:CounterUDB:cmp_out_i\[629]
Removing Lhs of wire \rightEncTimer:CounterUDB:cmp_out_reg_i\\D\[787] = \rightEncTimer:CounterUDB:cmp_out_i\[629]
Removing Lhs of wire \rightEncTimer:CounterUDB:count_stored_i\\D\[788] = Net_1162[330]

------------------------------------------------------
Aliased 0 equations, 143 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__two_net_0' (cost = 0):
tmpOE__two_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\Encoder_Left:CounterUDB:capt_either_edge\' (cost = 0):
\Encoder_Left:CounterUDB:capt_either_edge\ <= (\Encoder_Left:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Encoder_Left:CounterUDB:overflow\' (cost = 0):
\Encoder_Left:CounterUDB:overflow\ <= (\Encoder_Left:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Encoder_Left:CounterUDB:underflow\' (cost = 0):
\Encoder_Left:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\leftEncTimer:CounterUDB:capt_either_edge\' (cost = 0):
\leftEncTimer:CounterUDB:capt_either_edge\ <= (\leftEncTimer:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\leftEncTimer:CounterUDB:overflow\' (cost = 0):
\leftEncTimer:CounterUDB:overflow\ <= (\leftEncTimer:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\leftEncTimer:CounterUDB:underflow\' (cost = 0):
\leftEncTimer:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Encoder_Right:CounterUDB:capt_either_edge\' (cost = 0):
\Encoder_Right:CounterUDB:capt_either_edge\ <= (\Encoder_Right:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Encoder_Right:CounterUDB:overflow\' (cost = 0):
\Encoder_Right:CounterUDB:overflow\ <= (\Encoder_Right:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Encoder_Right:CounterUDB:underflow\' (cost = 0):
\Encoder_Right:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\rightEncTimer:CounterUDB:capt_either_edge\' (cost = 0):
\rightEncTimer:CounterUDB:capt_either_edge\ <= (\rightEncTimer:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\rightEncTimer:CounterUDB:overflow\' (cost = 0):
\rightEncTimer:CounterUDB:overflow\ <= (\rightEncTimer:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\rightEncTimer:CounterUDB:underflow\' (cost = 0):
\rightEncTimer:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 14 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Encoder_Left:CounterUDB:hwCapture\ to zero
Aliasing \Encoder_Left:CounterUDB:status_3\ to zero
Aliasing \Encoder_Left:CounterUDB:underflow\ to zero
Aliasing \leftEncTimer:CounterUDB:hwCapture\ to zero
Aliasing \leftEncTimer:CounterUDB:status_3\ to zero
Aliasing \leftEncTimer:CounterUDB:underflow\ to zero
Aliasing \Encoder_Right:CounterUDB:hwCapture\ to zero
Aliasing \Encoder_Right:CounterUDB:status_3\ to zero
Aliasing \Encoder_Right:CounterUDB:underflow\ to zero
Aliasing \rightEncTimer:CounterUDB:hwCapture\ to zero
Aliasing \rightEncTimer:CounterUDB:status_3\ to zero
Aliasing \rightEncTimer:CounterUDB:underflow\ to zero
Removing Lhs of wire \ADC_SAR_1:Net_188\[31] = \ADC_SAR_1:Net_376\[30]
Removing Lhs of wire \Encoder_Left:CounterUDB:hwCapture\[147] = zero[7]
Removing Lhs of wire \Encoder_Left:CounterUDB:status_3\[157] = zero[7]
Removing Lhs of wire \Encoder_Left:CounterUDB:underflow\[169] = zero[7]
Removing Lhs of wire \Encoder_Left:CounterUDB:tc_i\[172] = \Encoder_Left:CounterUDB:per_equal\[168]
Removing Lhs of wire \leftEncTimer:CounterUDB:hwCapture\[297] = zero[7]
Removing Lhs of wire \leftEncTimer:CounterUDB:status_3\[307] = zero[7]
Removing Lhs of wire \leftEncTimer:CounterUDB:underflow\[319] = zero[7]
Removing Lhs of wire \leftEncTimer:CounterUDB:tc_i\[322] = \leftEncTimer:CounterUDB:per_equal\[318]
Removing Lhs of wire \Encoder_Right:CounterUDB:hwCapture\[450] = zero[7]
Removing Lhs of wire \Encoder_Right:CounterUDB:status_3\[460] = zero[7]
Removing Lhs of wire \Encoder_Right:CounterUDB:underflow\[472] = zero[7]
Removing Lhs of wire \Encoder_Right:CounterUDB:tc_i\[475] = \Encoder_Right:CounterUDB:per_equal\[471]
Removing Lhs of wire \rightEncTimer:CounterUDB:hwCapture\[602] = zero[7]
Removing Lhs of wire \rightEncTimer:CounterUDB:status_3\[612] = zero[7]
Removing Lhs of wire \rightEncTimer:CounterUDB:underflow\[624] = zero[7]
Removing Lhs of wire \rightEncTimer:CounterUDB:tc_i\[627] = \rightEncTimer:CounterUDB:per_equal\[623]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 C-CAN.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.586ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Wednesday, 12 April 2017 11:16:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -d CY8C5888LTI-LP097 C-CAN.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Encoder_Left:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_Left:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \leftEncTimer:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \leftEncTimer:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_Right:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_Right:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \rightEncTimer:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \rightEncTimer:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock CAN_1_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=9, Signal=Net_1117
    Digital Clock 1: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=1, Signal=\ADC_SAR_1:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_1214
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_1373
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Encoder_Left:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_Left:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \leftEncTimer:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \leftEncTimer:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_Right:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_Right:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \rightEncTimer:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \rightEncTimer:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \rightEncTimer:CounterUDB:count_stored_i\, Duplicate of \leftEncTimer:CounterUDB:count_stored_i\ 
    MacroCell: Name=\rightEncTimer:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1162
        );
        Output = \rightEncTimer:CounterUDB:count_stored_i\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = two(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => two(0)__PA ,
            analog_term => Net_1329 ,
            pad => two(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_1:Net_210\ ,
            pad => \ADC_SAR_1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = one(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => one(0)__PA ,
            analog_term => Net_1120 ,
            pad => one(0)_PAD );
        Properties:
        {
        }

    Pin : Name = zero(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => zero(0)__PA ,
            analog_term => Net_1328 ,
            pad => zero(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            input => Net_1377 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_2(0)__PA ,
            fb => Net_11 ,
            pad => RX_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_2(0)__PA ,
            input => Net_12 ,
            pad => TX_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enc_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Enc_L(0)__PA ,
            fb => Net_911 ,
            pad => Enc_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enc_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Enc_R(0)__PA ,
            fb => Net_1249 ,
            pad => Enc_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = three(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => three(0)__PA ,
            analog_term => Net_1330 ,
            pad => three(0)_PAD );
        Properties:
        {
        }

    Pin : Name = four(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => four(0)__PA ,
            analog_term => Net_1331 ,
            pad => four(0)_PAD );
        Properties:
        {
        }

    Pin : Name = five(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => five(0)__PA ,
            analog_term => Net_1332 ,
            pad => five(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Encoder_Left:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:cmp_out_i\ * 
              !\Encoder_Left:CounterUDB:prevCompare\
        );
        Output = \Encoder_Left:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Encoder_Left:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:per_equal\ * 
              !\Encoder_Left:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_Left:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Encoder_Left:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:control_7\ * 
              !\Encoder_Left:CounterUDB:count_stored_i\ * Net_911
        );
        Output = \Encoder_Left:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\leftEncTimer:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:cmp_out_i\ * 
              !\leftEncTimer:CounterUDB:prevCompare\
        );
        Output = \leftEncTimer:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\leftEncTimer:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:per_equal\ * 
              !\leftEncTimer:CounterUDB:overflow_reg_i\
        );
        Output = \leftEncTimer:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\leftEncTimer:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:control_7\ * 
              !\leftEncTimer:CounterUDB:count_stored_i\ * Net_1162
        );
        Output = \leftEncTimer:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Encoder_Right:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:cmp_out_i\ * 
              !\Encoder_Right:CounterUDB:prevCompare\
        );
        Output = \Encoder_Right:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Encoder_Right:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:per_equal\ * 
              !\Encoder_Right:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_Right:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Encoder_Right:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:control_7\ * 
              !\Encoder_Right:CounterUDB:count_stored_i\ * Net_1249
        );
        Output = \Encoder_Right:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\rightEncTimer:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:cmp_out_i\ * 
              !\rightEncTimer:CounterUDB:prevCompare\
        );
        Output = \rightEncTimer:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\rightEncTimer:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:per_equal\ * 
              !\rightEncTimer:CounterUDB:overflow_reg_i\
        );
        Output = \rightEncTimer:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\rightEncTimer:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\leftEncTimer:CounterUDB:count_stored_i\ * Net_1162 * 
              \rightEncTimer:CounterUDB:control_7\
        );
        Output = \rightEncTimer:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=Net_1377, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1374 * Net_1373_local
        );
        Output = Net_1377 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)

    MacroCell: Name=\Encoder_Left:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:per_equal\
        );
        Output = \Encoder_Left:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Encoder_Left:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:cmp_out_i\
        );
        Output = \Encoder_Left:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Encoder_Left:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_911
        );
        Output = \Encoder_Left:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\leftEncTimer:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:per_equal\
        );
        Output = \leftEncTimer:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\leftEncTimer:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:cmp_out_i\
        );
        Output = \leftEncTimer:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\leftEncTimer:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1162
        );
        Output = \leftEncTimer:CounterUDB:count_stored_i\ (fanout=2)

    MacroCell: Name=\Encoder_Right:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:per_equal\
        );
        Output = \Encoder_Right:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Encoder_Right:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:cmp_out_i\
        );
        Output = \Encoder_Right:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Encoder_Right:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1249
        );
        Output = \Encoder_Right:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\rightEncTimer:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:per_equal\
        );
        Output = \rightEncTimer:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\rightEncTimer:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:cmp_out_i\
        );
        Output = \rightEncTimer:CounterUDB:prevCompare\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Encoder_Left:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_Left:CounterUDB:count_enable\ ,
            chain_out => \Encoder_Left:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Encoder_Left:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Encoder_Left:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_Left:CounterUDB:count_enable\ ,
            ce0_comb => \Encoder_Left:CounterUDB:per_equal\ ,
            z0_comb => \Encoder_Left:CounterUDB:status_1\ ,
            cl1_comb => \Encoder_Left:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Encoder_Left:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Encoder_Left:CounterUDB:status_5\ ,
            chain_in => \Encoder_Left:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_Left:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\leftEncTimer:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \leftEncTimer:CounterUDB:count_enable\ ,
            chain_out => \leftEncTimer:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \leftEncTimer:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\leftEncTimer:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \leftEncTimer:CounterUDB:count_enable\ ,
            ce0_comb => \leftEncTimer:CounterUDB:per_equal\ ,
            z0_comb => \leftEncTimer:CounterUDB:status_1\ ,
            cl1_comb => \leftEncTimer:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \leftEncTimer:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \leftEncTimer:CounterUDB:status_5\ ,
            chain_in => \leftEncTimer:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \leftEncTimer:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Encoder_Right:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_Right:CounterUDB:count_enable\ ,
            chain_out => \Encoder_Right:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Encoder_Right:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Encoder_Right:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_Right:CounterUDB:count_enable\ ,
            ce0_comb => \Encoder_Right:CounterUDB:per_equal\ ,
            z0_comb => \Encoder_Right:CounterUDB:status_1\ ,
            cl1_comb => \Encoder_Right:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Encoder_Right:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Encoder_Right:CounterUDB:status_5\ ,
            chain_in => \Encoder_Right:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_Right:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\rightEncTimer:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \rightEncTimer:CounterUDB:count_enable\ ,
            chain_out => \rightEncTimer:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \rightEncTimer:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\rightEncTimer:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \rightEncTimer:CounterUDB:count_enable\ ,
            ce0_comb => \rightEncTimer:CounterUDB:per_equal\ ,
            z0_comb => \rightEncTimer:CounterUDB:status_1\ ,
            cl1_comb => \rightEncTimer:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \rightEncTimer:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \rightEncTimer:CounterUDB:status_5\ ,
            chain_in => \rightEncTimer:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \rightEncTimer:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Encoder_Left:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1117 ,
            status_6 => \Encoder_Left:CounterUDB:status_6\ ,
            status_5 => \Encoder_Left:CounterUDB:status_5\ ,
            status_2 => \Encoder_Left:CounterUDB:status_2\ ,
            status_1 => \Encoder_Left:CounterUDB:status_1\ ,
            status_0 => \Encoder_Left:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\leftEncTimer:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1117 ,
            status_6 => \leftEncTimer:CounterUDB:status_6\ ,
            status_5 => \leftEncTimer:CounterUDB:status_5\ ,
            status_2 => \leftEncTimer:CounterUDB:status_2\ ,
            status_1 => \leftEncTimer:CounterUDB:status_1\ ,
            status_0 => \leftEncTimer:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Encoder_Right:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1117 ,
            status_6 => \Encoder_Right:CounterUDB:status_6\ ,
            status_5 => \Encoder_Right:CounterUDB:status_5\ ,
            status_2 => \Encoder_Right:CounterUDB:status_2\ ,
            status_1 => \Encoder_Right:CounterUDB:status_1\ ,
            status_0 => \Encoder_Right:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\rightEncTimer:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1117 ,
            status_6 => \rightEncTimer:CounterUDB:status_6\ ,
            status_5 => \rightEncTimer:CounterUDB:status_5\ ,
            status_2 => \rightEncTimer:CounterUDB:status_2\ ,
            status_1 => \rightEncTimer:CounterUDB:status_1\ ,
            status_0 => \rightEncTimer:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => Net_1117 ,
            in => Net_1214_local ,
            out => Net_1162 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Encoder_Left:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1117 ,
            control_7 => \Encoder_Left:CounterUDB:control_7\ ,
            control_6 => \Encoder_Left:CounterUDB:control_6\ ,
            control_5 => \Encoder_Left:CounterUDB:control_5\ ,
            control_4 => \Encoder_Left:CounterUDB:control_4\ ,
            control_3 => \Encoder_Left:CounterUDB:control_3\ ,
            control_2 => \Encoder_Left:CounterUDB:control_2\ ,
            control_1 => \Encoder_Left:CounterUDB:control_1\ ,
            control_0 => \Encoder_Left:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\leftEncTimer:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1117 ,
            control_7 => \leftEncTimer:CounterUDB:control_7\ ,
            control_6 => \leftEncTimer:CounterUDB:control_6\ ,
            control_5 => \leftEncTimer:CounterUDB:control_5\ ,
            control_4 => \leftEncTimer:CounterUDB:control_4\ ,
            control_3 => \leftEncTimer:CounterUDB:control_3\ ,
            control_2 => \leftEncTimer:CounterUDB:control_2\ ,
            control_1 => \leftEncTimer:CounterUDB:control_1\ ,
            control_0 => \leftEncTimer:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Encoder_Right:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1117 ,
            control_7 => \Encoder_Right:CounterUDB:control_7\ ,
            control_6 => \Encoder_Right:CounterUDB:control_6\ ,
            control_5 => \Encoder_Right:CounterUDB:control_5\ ,
            control_4 => \Encoder_Right:CounterUDB:control_4\ ,
            control_3 => \Encoder_Right:CounterUDB:control_3\ ,
            control_2 => \Encoder_Right:CounterUDB:control_2\ ,
            control_1 => \Encoder_Right:CounterUDB:control_1\ ,
            control_0 => \Encoder_Right:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\rightEncTimer:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1117 ,
            control_7 => \rightEncTimer:CounterUDB:control_7\ ,
            control_6 => \rightEncTimer:CounterUDB:control_6\ ,
            control_5 => \rightEncTimer:CounterUDB:control_5\ ,
            control_4 => \rightEncTimer:CounterUDB:control_4\ ,
            control_3 => \rightEncTimer:CounterUDB:control_3\ ,
            control_2 => \rightEncTimer:CounterUDB:control_2\ ,
            control_1 => \rightEncTimer:CounterUDB:control_1\ ,
            control_0 => \rightEncTimer:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_1374 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_812 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_836 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   25 :  167 :  192 : 13.02 %
  Unique P-terms              :   24 :  360 :  384 :  6.25 %
  Total P-terms               :   24 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.049ms
Tech Mapping phase: Elapsed time ==> 0s.120ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Enc_L(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Enc_R(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : RX_2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : TX_2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_5@[IOP=(3)][IoId=(5)] : five(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : four(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : one(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : three(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : two(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : zero(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Enc_L(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Enc_R(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : RX_2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : TX_2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_5@[IOP=(3)][IoId=(5)] : five(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : four(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : one(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : three(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : two(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : zero(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_771 {
    sar_0_vplus
  }
  Net: Net_1328 {
    p3_0
  }
  Net: Net_1120 {
    p3_1
  }
  Net: Net_1329 {
    p3_2
  }
  Net: Net_1330 {
    p3_3
  }
  Net: Net_1331 {
    p3_4
  }
  Net: Net_1332 {
    p3_5
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_SAR_1:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: AmuxNet::AMux_1 {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_agr5
    agr5
    agr5_x_p3_5
    agl6_x_sar_0_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_p3_2
    agr5_x_vidac_3_iout
    vidac_3_iout
    agr4_x_vidac_3_iout
    agr4
    agr4_x_p3_4
    agl7_x_sar_0_vplus
    agl7
    agl7_x_agr7
    agr7
    agr7_x_p3_3
    agr4_x_p3_0
    agr5_x_p3_1
    p3_5
    p3_2
    p3_4
    p3_3
    p3_0
    p3_1
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  p0_4                                             -> \ADC_SAR_1:Net_210\
  p0_4_exvref                                      -> \ADC_SAR_1:Net_210\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_0_vref                                       -> \ADC_SAR_1:Net_235\
  sar_0_vplus                                      -> Net_771
  p3_0                                             -> Net_1328
  p3_1                                             -> Net_1120
  p3_2                                             -> Net_1329
  p3_3                                             -> Net_1330
  p3_4                                             -> Net_1331
  p3_5                                             -> Net_1332
  agl5_x_sar_0_vplus                               -> AmuxNet::AMux_1
  agl5                                             -> AmuxNet::AMux_1
  agl5_x_agr5                                      -> AmuxNet::AMux_1
  agr5                                             -> AmuxNet::AMux_1
  agr5_x_p3_5                                      -> AmuxNet::AMux_1
  agl6_x_sar_0_vplus                               -> AmuxNet::AMux_1
  agl6                                             -> AmuxNet::AMux_1
  agl6_x_agr6                                      -> AmuxNet::AMux_1
  agr6                                             -> AmuxNet::AMux_1
  agr6_x_p3_2                                      -> AmuxNet::AMux_1
  agr5_x_vidac_3_iout                              -> AmuxNet::AMux_1
  vidac_3_iout                                     -> AmuxNet::AMux_1
  agr4_x_vidac_3_iout                              -> AmuxNet::AMux_1
  agr4                                             -> AmuxNet::AMux_1
  agr4_x_p3_4                                      -> AmuxNet::AMux_1
  agl7_x_sar_0_vplus                               -> AmuxNet::AMux_1
  agl7                                             -> AmuxNet::AMux_1
  agl7_x_agr7                                      -> AmuxNet::AMux_1
  agr7                                             -> AmuxNet::AMux_1
  agr7_x_p3_3                                      -> AmuxNet::AMux_1
  agr4_x_p3_0                                      -> AmuxNet::AMux_1
  agr5_x_p3_1                                      -> AmuxNet::AMux_1
}
Mux Info {
  Mux: AMux_1 {
     Mouth: Net_771
     Guts:  AmuxNet::AMux_1
     IsSingleSwitching: True
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1328
      Outer: agr4_x_p3_0
      Inner: __open__
      Path {
        p3_0
        agr4_x_p3_0
        agr4
        agr4_x_vidac_3_iout
        vidac_3_iout
        agr5_x_vidac_3_iout
        agr5
        agl5_x_agr5
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_1120
      Outer: agr5_x_p3_1
      Inner: __open__
      Path {
        p3_1
        agr5_x_p3_1
        agr5
        agl5_x_agr5
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_1329
      Outer: agr6_x_p3_2
      Inner: agl6_x_sar_0_vplus
      Path {
        p3_2
        agr6_x_p3_2
        agr6
        agl6_x_agr6
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_1330
      Outer: agr7_x_p3_3
      Inner: agl7_x_sar_0_vplus
      Path {
        p3_3
        agr7_x_p3_3
        agr7
        agl7_x_agr7
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_1331
      Outer: agr4_x_p3_4
      Inner: __open__
      Path {
        p3_4
        agr4_x_p3_4
        agr4
        agr4_x_vidac_3_iout
        vidac_3_iout
        agr5_x_vidac_3_iout
        agr5
        agl5_x_agr5
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_1332
      Outer: agr5_x_p3_5
      Inner: __open__
      Path {
        p3_5
        agr5_x_p3_5
        agr5
        agl5_x_agr5
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.360ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.50
                   Pterms :            3.00
               Macrocells :            3.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       3.11 :       2.78
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_Left:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:control_7\ * 
              !\Encoder_Left:CounterUDB:count_stored_i\ * Net_911
        );
        Output = \Encoder_Left:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Encoder_Left:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_911
        );
        Output = \Encoder_Left:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_Left:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_Left:CounterUDB:count_enable\ ,
        chain_out => \Encoder_Left:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Encoder_Left:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\Encoder_Left:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1117 ,
        control_7 => \Encoder_Left:CounterUDB:control_7\ ,
        control_6 => \Encoder_Left:CounterUDB:control_6\ ,
        control_5 => \Encoder_Left:CounterUDB:control_5\ ,
        control_4 => \Encoder_Left:CounterUDB:control_4\ ,
        control_3 => \Encoder_Left:CounterUDB:control_3\ ,
        control_2 => \Encoder_Left:CounterUDB:control_2\ ,
        control_1 => \Encoder_Left:CounterUDB:control_1\ ,
        control_0 => \Encoder_Left:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_Right:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:cmp_out_i\ * 
              !\Encoder_Right:CounterUDB:prevCompare\
        );
        Output = \Encoder_Right:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Encoder_Right:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:per_equal\ * 
              !\Encoder_Right:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_Right:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Encoder_Right:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:cmp_out_i\
        );
        Output = \Encoder_Right:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Encoder_Right:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:per_equal\
        );
        Output = \Encoder_Right:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_Right:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:control_7\ * 
              !\Encoder_Right:CounterUDB:count_stored_i\ * Net_1249
        );
        Output = \Encoder_Right:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Encoder_Right:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1249
        );
        Output = \Encoder_Right:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_Right:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_Right:CounterUDB:count_enable\ ,
        ce0_comb => \Encoder_Right:CounterUDB:per_equal\ ,
        z0_comb => \Encoder_Right:CounterUDB:status_1\ ,
        cl1_comb => \Encoder_Right:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Encoder_Right:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Encoder_Right:CounterUDB:status_5\ ,
        chain_in => \Encoder_Right:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_Right:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Encoder_Right:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1117 ,
        status_6 => \Encoder_Right:CounterUDB:status_6\ ,
        status_5 => \Encoder_Right:CounterUDB:status_5\ ,
        status_2 => \Encoder_Right:CounterUDB:status_2\ ,
        status_1 => \Encoder_Right:CounterUDB:status_1\ ,
        status_0 => \Encoder_Right:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Encoder_Right:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1117 ,
        control_7 => \Encoder_Right:CounterUDB:control_7\ ,
        control_6 => \Encoder_Right:CounterUDB:control_6\ ,
        control_5 => \Encoder_Right:CounterUDB:control_5\ ,
        control_4 => \Encoder_Right:CounterUDB:control_4\ ,
        control_3 => \Encoder_Right:CounterUDB:control_3\ ,
        control_2 => \Encoder_Right:CounterUDB:control_2\ ,
        control_1 => \Encoder_Right:CounterUDB:control_1\ ,
        control_0 => \Encoder_Right:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1377, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1374 * Net_1373_local
        );
        Output = Net_1377 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_1374 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_Left:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:cmp_out_i\ * 
              !\Encoder_Left:CounterUDB:prevCompare\
        );
        Output = \Encoder_Left:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Encoder_Left:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:per_equal\ * 
              !\Encoder_Left:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_Left:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Encoder_Left:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:cmp_out_i\
        );
        Output = \Encoder_Left:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Encoder_Left:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:per_equal\
        );
        Output = \Encoder_Left:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Encoder_Left:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_Left:CounterUDB:count_enable\ ,
        ce0_comb => \Encoder_Left:CounterUDB:per_equal\ ,
        z0_comb => \Encoder_Left:CounterUDB:status_1\ ,
        cl1_comb => \Encoder_Left:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Encoder_Left:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Encoder_Left:CounterUDB:status_5\ ,
        chain_in => \Encoder_Left:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_Left:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Encoder_Left:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1117 ,
        status_6 => \Encoder_Left:CounterUDB:status_6\ ,
        status_5 => \Encoder_Left:CounterUDB:status_5\ ,
        status_2 => \Encoder_Left:CounterUDB:status_2\ ,
        status_1 => \Encoder_Left:CounterUDB:status_1\ ,
        status_0 => \Encoder_Left:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
datapathcell: Name =\Encoder_Right:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_Right:CounterUDB:count_enable\ ,
        chain_out => \Encoder_Right:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Encoder_Right:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\leftEncTimer:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \leftEncTimer:CounterUDB:count_enable\ ,
        chain_out => \leftEncTimer:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \leftEncTimer:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\rightEncTimer:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:cmp_out_i\ * 
              !\rightEncTimer:CounterUDB:prevCompare\
        );
        Output = \rightEncTimer:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\rightEncTimer:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:per_equal\ * 
              !\rightEncTimer:CounterUDB:overflow_reg_i\
        );
        Output = \rightEncTimer:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\rightEncTimer:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:cmp_out_i\
        );
        Output = \rightEncTimer:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\rightEncTimer:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:per_equal\
        );
        Output = \rightEncTimer:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\rightEncTimer:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \rightEncTimer:CounterUDB:count_enable\ ,
        ce0_comb => \rightEncTimer:CounterUDB:per_equal\ ,
        z0_comb => \rightEncTimer:CounterUDB:status_1\ ,
        cl1_comb => \rightEncTimer:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \rightEncTimer:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \rightEncTimer:CounterUDB:status_5\ ,
        chain_in => \rightEncTimer:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \rightEncTimer:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\rightEncTimer:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1117 ,
        status_6 => \rightEncTimer:CounterUDB:status_6\ ,
        status_5 => \rightEncTimer:CounterUDB:status_5\ ,
        status_2 => \rightEncTimer:CounterUDB:status_2\ ,
        status_1 => \rightEncTimer:CounterUDB:status_1\ ,
        status_0 => \rightEncTimer:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\rightEncTimer:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1117 ,
        control_7 => \rightEncTimer:CounterUDB:control_7\ ,
        control_6 => \rightEncTimer:CounterUDB:control_6\ ,
        control_5 => \rightEncTimer:CounterUDB:control_5\ ,
        control_4 => \rightEncTimer:CounterUDB:control_4\ ,
        control_3 => \rightEncTimer:CounterUDB:control_3\ ,
        control_2 => \rightEncTimer:CounterUDB:control_2\ ,
        control_1 => \rightEncTimer:CounterUDB:control_1\ ,
        control_0 => \rightEncTimer:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\leftEncTimer:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:cmp_out_i\ * 
              !\leftEncTimer:CounterUDB:prevCompare\
        );
        Output = \leftEncTimer:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\leftEncTimer:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:per_equal\ * 
              !\leftEncTimer:CounterUDB:overflow_reg_i\
        );
        Output = \leftEncTimer:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\leftEncTimer:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:cmp_out_i\
        );
        Output = \leftEncTimer:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\leftEncTimer:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:per_equal\
        );
        Output = \leftEncTimer:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\leftEncTimer:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \leftEncTimer:CounterUDB:count_enable\ ,
        ce0_comb => \leftEncTimer:CounterUDB:per_equal\ ,
        z0_comb => \leftEncTimer:CounterUDB:status_1\ ,
        cl1_comb => \leftEncTimer:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \leftEncTimer:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \leftEncTimer:CounterUDB:status_5\ ,
        chain_in => \leftEncTimer:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \leftEncTimer:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\leftEncTimer:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1117 ,
        status_6 => \leftEncTimer:CounterUDB:status_6\ ,
        status_5 => \leftEncTimer:CounterUDB:status_5\ ,
        status_2 => \leftEncTimer:CounterUDB:status_2\ ,
        status_1 => \leftEncTimer:CounterUDB:status_1\ ,
        status_0 => \leftEncTimer:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\rightEncTimer:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\leftEncTimer:CounterUDB:count_stored_i\ * Net_1162 * 
              \rightEncTimer:CounterUDB:control_7\
        );
        Output = \rightEncTimer:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\leftEncTimer:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1162
        );
        Output = \leftEncTimer:CounterUDB:count_stored_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\leftEncTimer:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:control_7\ * 
              !\leftEncTimer:CounterUDB:count_stored_i\ * Net_1162
        );
        Output = \leftEncTimer:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\rightEncTimer:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \rightEncTimer:CounterUDB:count_enable\ ,
        chain_out => \rightEncTimer:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \rightEncTimer:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\leftEncTimer:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1117 ,
        control_7 => \leftEncTimer:CounterUDB:control_7\ ,
        control_6 => \leftEncTimer:CounterUDB:control_6\ ,
        control_5 => \leftEncTimer:CounterUDB:control_5\ ,
        control_4 => \leftEncTimer:CounterUDB:control_4\ ,
        control_3 => \leftEncTimer:CounterUDB:control_3\ ,
        control_2 => \leftEncTimer:CounterUDB:control_2\ ,
        control_1 => \leftEncTimer:CounterUDB:control_1\ ,
        control_0 => \leftEncTimer:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => Net_1117 ,
        in => Net_1214_local ,
        out => Net_1162 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_812 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_836 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \ADC_SAR_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_1:Net_210\ ,
        pad => \ADC_SAR_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = RX_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_2(0)__PA ,
        fb => Net_11 ,
        pad => RX_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TX_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_2(0)__PA ,
        input => Net_12 ,
        pad => TX_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Enc_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Enc_L(0)__PA ,
        fb => Net_911 ,
        pad => Enc_L(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Enc_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Enc_R(0)__PA ,
        fb => Net_1249 ,
        pad => Enc_R(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        input => Net_1377 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = zero(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => zero(0)__PA ,
        analog_term => Net_1328 ,
        pad => zero(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = one(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => one(0)__PA ,
        analog_term => Net_1120 ,
        pad => one(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = two(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => two(0)__PA ,
        analog_term => Net_1329 ,
        pad => two(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = three(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => three(0)__PA ,
        analog_term => Net_1330 ,
        pad => three(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = four(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => four(0)__PA ,
        analog_term => Net_1331 ,
        pad => four(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = five(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => five(0)__PA ,
        analog_term => Net_1332 ,
        pad => five(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN_1:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_11 ,
            can_tx => Net_12 ,
            can_tx_en => Net_835 ,
            interrupt => Net_836 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1117 ,
            dclk_0 => Net_1117_local ,
            dclk_glb_1 => \ADC_SAR_1:Net_376\ ,
            dclk_1 => \ADC_SAR_1:Net_376_local\ ,
            dclk_glb_2 => Net_1214 ,
            dclk_2 => Net_1214_local ,
            dclk_glb_3 => Net_1373 ,
            dclk_3 => Net_1373_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_771 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_210\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clk_udb => \ADC_SAR_1:Net_376_local\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_815 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_812 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1
        PORT MAP (
            muxin_5 => Net_1332 ,
            muxin_4 => Net_1331 ,
            muxin_3 => Net_1330 ,
            muxin_2 => Net_1329 ,
            muxin_1 => Net_1120 ,
            muxin_0 => Net_1328 ,
            vout => Net_771 );
        Properties:
        {
            api_type = 0
            connect_mode = 0
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000000"
            muxin_width = 6
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   0 |   4 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_1:Bypass(0)\ | Analog(\ADC_SAR_1:Net_210\)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL |               RX_2(0) | FB(Net_11)
     |   5 |     * |      NONE |         CMOS_OUT |               TX_2(0) | In(Net_12)
     |   6 |     * |      NONE |      RES_PULL_UP |              Enc_L(0) | FB(Net_911)
     |   7 |     * |      NONE |      RES_PULL_UP |              Enc_R(0) | FB(Net_1249)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |                LED(0) | In(Net_1377)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |               zero(0) | Analog(Net_1328)
     |   1 |     * |      NONE |      HI_Z_ANALOG |                one(0) | Analog(Net_1120)
     |   2 |     * |      NONE |      HI_Z_ANALOG |                two(0) | Analog(Net_1329)
     |   3 |     * |      NONE |      HI_Z_ANALOG |              three(0) | Analog(Net_1330)
     |   4 |     * |      NONE |      HI_Z_ANALOG |               four(0) | Analog(Net_1331)
     |   5 |     * |      NONE |      HI_Z_ANALOG |               five(0) | Analog(Net_1332)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.010ms
Digital Placement phase: Elapsed time ==> 1s.190ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.710ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.660ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in C-CAN_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.450ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.900ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.900ms
API generation phase: Elapsed time ==> 2s.231ms
Dependency generation phase: Elapsed time ==> 0s.030ms
Cleanup phase: Elapsed time ==> 0s.000ms
