{
  "design": {
    "design_info": {
      "boundary_crc": "0x657D27ADE840EA4E",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../WD6502 Computer.gen/sources_1/bd/design_with_logic_probe",
      "name": "design_with_logic_probe",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "WD6502_Interface_0": "",
      "ila_0": "",
      "clk_wiz_0": "",
      "constant_1": "",
      "constant_0": "",
      "util_vector_logic_0": ""
    },
    "ports": {
      "Reset": {
        "direction": "I"
      },
      "ADDRESS_IN": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_with_logic_probe_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "LED_OUT": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "DATA": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "RWB": {
        "direction": "I"
      }
    },
    "components": {
      "WD6502_Interface_0": {
        "vlnv": "xilinx.com:module_ref:WD6502_Interface:1.0",
        "xci_name": "design_with_logic_probe_WD6502_Interface_0_0",
        "xci_path": "ip\\design_with_logic_probe_WD6502_Interface_0_0\\design_with_logic_probe_WD6502_Interface_0_0.xci",
        "inst_hier_path": "WD6502_Interface_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "WD6502_Interface",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "SINGLESTEP": {
            "direction": "I"
          },
          "ADDRESS": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "BE": {
            "direction": "O"
          },
          "DATA": {
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "IRQB": {
            "direction": "I"
          },
          "MLB": {
            "direction": "IO"
          },
          "NMIB": {
            "direction": "I"
          },
          "PHI1O": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "PHI2": {
            "direction": "O",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "PHI2O": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "RDY": {
            "direction": "O"
          },
          "RESB": {
            "direction": "O"
          },
          "RWB": {
            "direction": "I"
          },
          "SOB": {
            "direction": "I"
          },
          "SYNC": {
            "direction": "I"
          },
          "VPB": {
            "direction": "I"
          },
          "PIO_LED_OUT": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_with_logic_probe_ila_0_0",
        "xci_path": "ip\\design_with_logic_probe_ila_0_0\\design_with_logic_probe_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          },
          "C_PROBE0_WIDTH": {
            "value": "16"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_with_logic_probe_clk_wiz_0_0",
        "xci_path": "ip\\design_with_logic_probe_clk_wiz_0_0\\design_with_logic_probe_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "constant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_with_logic_probe_xlconstant_0_0",
        "xci_path": "ip\\design_with_logic_probe_xlconstant_0_0\\design_with_logic_probe_xlconstant_0_0.xci",
        "inst_hier_path": "constant_1"
      },
      "constant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_with_logic_probe_xlconstant_0_1",
        "xci_path": "ip\\design_with_logic_probe_xlconstant_0_1\\design_with_logic_probe_xlconstant_0_1.xci",
        "inst_hier_path": "constant_0"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_with_logic_probe_util_vector_logic_0_1",
        "xci_path": "ip\\design_with_logic_probe_util_vector_logic_0_1\\design_with_logic_probe_util_vector_logic_0_1.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "ADDRESS_IN",
          "WD6502_Interface_0/ADDRESS",
          "ila_0/probe0"
        ]
      },
      "Net1": {
        "ports": [
          "DATA",
          "WD6502_Interface_0/DATA"
        ]
      },
      "RWB_1": {
        "ports": [
          "RWB",
          "WD6502_Interface_0/RWB"
        ]
      },
      "Reset_1": {
        "ports": [
          "Reset",
          "WD6502_Interface_0/RESET"
        ]
      },
      "WD6502_Interface_0_PHI2": {
        "ports": [
          "WD6502_Interface_0/PHI2",
          "ila_0/probe1",
          "WD6502_Interface_0/PHI2O",
          "util_vector_logic_0/Op1"
        ]
      },
      "WD6502_Interface_0_PIO_LED_OUT": {
        "ports": [
          "WD6502_Interface_0/PIO_LED_OUT",
          "LED_OUT"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ila_0/clk",
          "WD6502_Interface_0/CLOCK"
        ]
      },
      "constant_0_dout": {
        "ports": [
          "constant_0/dout",
          "WD6502_Interface_0/SYNC",
          "WD6502_Interface_0/VPB",
          "WD6502_Interface_0/NMIB",
          "WD6502_Interface_0/IRQB"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "WD6502_Interface_0/PHI1O"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "constant_1/dout",
          "WD6502_Interface_0/SOB",
          "WD6502_Interface_0/SINGLESTEP"
        ]
      }
    }
  }
}