# VHDL UART
## Description
A VHDL three wire UART for communicating over a serial link.

Note: The default settings for the link are 115200 BAUD, 8 Data, 1 Stop, No parity.

* Test Bench results:

![Test Bench](https://github.com/fahimalavi/UART_3Wires/blob/main/Images/Test_Bench_Result.jpg?raw=true)

Contact me RTL design for
- Error detection
- Parity feature
- Additional stop bit
- Additional Baud rates
- Test Benches

MIT licensed.

Fahim Alavi : Year 2023
