{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":1
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"2048 MBs"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR_Width (bits)":"512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":3
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":2
      , "parent":"1"
      , "bw":"19200.00"
      , "num_channels":"1"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":4
      , "parent":"1"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":5
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":8
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Writes":"4"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":6
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Reads":"12"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":7
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"1"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":27
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":11
      , "parent":"1"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":12
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"6"
              , "Latency":"144 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":29
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":13
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":65
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":15
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"11"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":86
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":16
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"11"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":87
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":17
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":86
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":18
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":87
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":19
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"8"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":86
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":20
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"8"
              , "Latency":"240 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":87
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":21
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"11"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":121
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":23
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"176 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":134
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":24
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"176 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":134
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":26
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"8"
              , "Latency":"144 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":165
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":9
      , "parent":"1"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":10
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"1"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":35
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":14
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"4"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":94
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":22
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"4"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":137
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":25
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"18"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR_Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_ST.cl"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":3
      , "to":2
    }
    , {
      "from":2
      , "to":3
    }
    , {
      "from":6
      , "to":5
    }
    , {
      "from":8
      , "to":5
    }
    , {
      "from":5
      , "to":2
    }
    , {
      "from":10
      , "to":8
    }
    , {
      "from":12
      , "to":6
    }
    , {
      "from":13
      , "to":6
    }
    , {
      "from":14
      , "to":8
    }
    , {
      "from":15
      , "to":6
    }
    , {
      "from":16
      , "to":6
    }
    , {
      "from":17
      , "to":6
    }
    , {
      "from":18
      , "to":6
    }
    , {
      "from":19
      , "to":6
    }
    , {
      "from":20
      , "to":6
    }
    , {
      "from":21
      , "to":6
    }
    , {
      "from":22
      , "to":8
    }
    , {
      "from":23
      , "to":6
    }
    , {
      "from":24
      , "to":6
    }
    , {
      "from":25
      , "to":8
    }
    , {
      "from":26
      , "to":6
    }
    , {
      "from":2
      , "to":27
    }
    , {
      "from":27
      , "to":12
      , "reverse":1
    }
    , {
      "from":27
      , "to":13
      , "reverse":1
    }
    , {
      "from":27
      , "to":15
      , "reverse":1
    }
    , {
      "from":27
      , "to":16
      , "reverse":1
    }
    , {
      "from":27
      , "to":17
      , "reverse":1
    }
    , {
      "from":27
      , "to":18
      , "reverse":1
    }
    , {
      "from":27
      , "to":19
      , "reverse":1
    }
    , {
      "from":27
      , "to":20
      , "reverse":1
    }
    , {
      "from":27
      , "to":21
      , "reverse":1
    }
    , {
      "from":27
      , "to":23
      , "reverse":1
    }
    , {
      "from":27
      , "to":24
      , "reverse":1
    }
    , {
      "from":27
      , "to":26
      , "reverse":1
    }
  ]
}
