ARM GAS  /tmp/ccNYYMvm.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_conv_q15.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_conv_q15,"ax",%progbits
  17              		.align	1
  18              		.global	arm_conv_q15
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	arm_conv_q15:
  26              	.LFB145:
  27              		.file 1 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c"
   1:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Title:        arm_conv_q15.c
   4:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Description:  Convolution of Q15 sequences
   5:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  *
   6:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  *
   9:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** /*
  12:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  *
  14:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  *
  16:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  *
  20:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  *
  22:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  */
  28:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  29:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #include "arm_math.h"
  30:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  31:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** /**
ARM GAS  /tmp/ccNYYMvm.s 			page 2


  32:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @ingroup groupFilters
  33:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  */
  34:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  35:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** /**
  36:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @addtogroup Conv
  37:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @{
  38:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  */
  39:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  40:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** /**
  41:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @brief         Convolution of Q15 sequences.
  42:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @param[in]     pSrcA      points to the first input sequence
  43:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @param[in]     srcALen    length of the first input sequence
  44:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @param[in]     pSrcB      points to the second input sequence
  45:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @param[in]     srcBLen    length of the second input sequence
  46:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @param[out]    pDst       points to the location where the output result is written.  Length srcA
  47:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @return        none
  48:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  49:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @par           Scaling and Overflow Behavior
  50:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    The function is implemented using a 64-bit internal accumulator.
  51:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    Both inputs are in 1.15 format and multiplications yield a 2.30 result.
  52:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 f
  53:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    This approach provides 33 guard bits and there is no risk of overflow.
  54:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits
  55:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  56:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @remark
  57:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    Refer to \ref arm_conv_fast_q15() for a faster but less precise version of this 
  58:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @remark
  59:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    Refer to \ref arm_conv_opt_q15() for a faster implementation of this function us
  60:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  */
  61:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  62:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** void arm_conv_q15(
  63:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t * pSrcA,
  64:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         uint32_t srcALen,
  65:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t * pSrcB,
  66:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         uint32_t srcBLen,
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         q15_t * pDst)
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** {
  28              		.loc 1 68 1
  29              		.cfi_startproc
  30              		@ args = 4, pretend = 0, frame = 1272
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 2DE9F00F 		push	{r4, r5, r6, r7, r8, r9, r10, fp}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 32
  36              		.cfi_offset 4, -32
  37              		.cfi_offset 5, -28
  38              		.cfi_offset 6, -24
  39              		.cfi_offset 7, -20
  40              		.cfi_offset 8, -16
  41              		.cfi_offset 9, -12
  42              		.cfi_offset 10, -8
  43              		.cfi_offset 11, -4
  44 0004 ADF59F6D 		sub	sp, sp, #1272
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 1304
  47 0008 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccNYYMvm.s 			page 3


  48              	.LCFI2:
  49              		.cfi_def_cfa_register 7
  50 000a 07F12404 		add	r4, r7, #36
  51 000e 2060     		str	r0, [r4]
  52 0010 07F12000 		add	r0, r7, #32
  53 0014 0160     		str	r1, [r0]
  54 0016 07F11C01 		add	r1, r7, #28
  55 001a 0A60     		str	r2, [r1]
  56 001c 07F11802 		add	r2, r7, #24
  57 0020 1360     		str	r3, [r2]
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #if defined (ARM_MATH_DSP)
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *pIn2;                                   /* InputB pointer */
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         q15_t *pOut = pDst;                            /* Output pointer */
  58              		.loc 1 74 16
  59 0022 07F5DA73 		add	r3, r7, #436
  60 0026 D7F81825 		ldr	r2, [r7, #1304]
  61 002a 1A60     		str	r2, [r3]
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         q63_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *px;                                     /* Intermediate inputA pointer */
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *py;                                     /* Intermediate inputB pointer */
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         q31_t x0, x1, x2, x3, c0;                      /* Temporary input variables to hold state a
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         uint32_t j, k, count, blkCnt;                  /* Loop counters */
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* srcB is always made to slide across srcA. */
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
  86:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   if (srcALen >= srcBLen)
  62              		.loc 1 86 6
  63 002c 07F12003 		add	r3, r7, #32
  64 0030 07F11801 		add	r1, r7, #24
  65 0034 1A68     		ldr	r2, [r3]
  66 0036 0B68     		ldr	r3, [r1]
  67 0038 9A42     		cmp	r2, r3
  68 003a 0AD3     		bcc	.L2
  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
  88:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Initialization of inputA pointer */
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     pIn1 = pSrcA;
  69              		.loc 1 89 10
  70 003c 07F12403 		add	r3, r7, #36
  71 0040 1B68     		ldr	r3, [r3]
  72 0042 C7F8F434 		str	r3, [r7, #1268]
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  91:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Initialization of inputB pointer */
  92:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     pIn2 = pSrcB;
  73              		.loc 1 92 10
  74 0046 07F11C03 		add	r3, r7, #28
  75 004a 1B68     		ldr	r3, [r3]
  76 004c C7F8F034 		str	r3, [r7, #1264]
  77 0050 19E0     		b	.L3
  78              	.L2:
  93:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
  94:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   else
ARM GAS  /tmp/ccNYYMvm.s 			page 4


  95:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
  96:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Initialization of inputA pointer */
  97:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     pIn1 = pSrcB;
  79              		.loc 1 97 10
  80 0052 07F11C03 		add	r3, r7, #28
  81 0056 1B68     		ldr	r3, [r3]
  82 0058 C7F8F434 		str	r3, [r7, #1268]
  98:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  99:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Initialization of inputB pointer */
 100:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     pIn2 = pSrcA;
  83              		.loc 1 100 10
  84 005c 07F12403 		add	r3, r7, #36
  85 0060 1B68     		ldr	r3, [r3]
  86 0062 C7F8F034 		str	r3, [r7, #1264]
 101:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* srcBLen is always considered as shorter or equal to srcALen */
 103:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     j = srcBLen;
  87              		.loc 1 103 7
  88 0066 07F11803 		add	r3, r7, #24
  89 006a 1B68     		ldr	r3, [r3]
  90 006c C7F8B034 		str	r3, [r7, #1200]
 104:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     srcBLen = srcALen;
  91              		.loc 1 104 13
  92 0070 07F11802 		add	r2, r7, #24
  93 0074 07F12003 		add	r3, r7, #32
  94 0078 1B68     		ldr	r3, [r3]
  95 007a 1360     		str	r3, [r2]
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     srcALen = j;
  96              		.loc 1 105 13
  97 007c 07F12003 		add	r3, r7, #32
  98 0080 D7F8B024 		ldr	r2, [r7, #1200]
  99 0084 1A60     		str	r2, [r3]
 100              	.L3:
 106:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 107:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 108:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
 109:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The function is internally
 110:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * divided into three stages according to the number of multiplications that has to be
 111:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * taken place between inputA samples and inputB samples. In the first stage of the
 112:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * algorithm, the multiplications increase by one for every iteration.
 113:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * In the second stage of the algorithm, srcBLen number of multiplications are done.
 114:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * In the third stage of the algorithm, the multiplications decrease by one
 115:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * for every iteration. */
 116:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The algorithm is implemented in three stages.
 118:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      The loop counters of each stage is initiated here. */
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   blockSize1 = srcBLen - 1U;
 101              		.loc 1 119 14
 102 0086 07F11803 		add	r3, r7, #24
 103 008a 1B68     		ldr	r3, [r3]
 104 008c 013B     		subs	r3, r3, #1
 105 008e C7F8B834 		str	r3, [r7, #1208]
 120:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   blockSize2 = srcALen - (srcBLen - 1U);
 106              		.loc 1 120 24
 107 0092 07F12003 		add	r3, r7, #32
 108 0096 07F11801 		add	r1, r7, #24
 109 009a 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccNYYMvm.s 			page 5


 110 009c 0B68     		ldr	r3, [r1]
 111 009e D31A     		subs	r3, r2, r3
 112              		.loc 1 120 14
 113 00a0 0133     		adds	r3, r3, #1
 114 00a2 C7F8A034 		str	r3, [r7, #1184]
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 122:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* --------------------------
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * Initializations of stage1
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * -------------------------*/
 125:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 126:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* sum = x[0] * y[0]
 127:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum = x[0] * y[1] + x[1] * y[0]
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ....
 129:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
 130:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    */
 131:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 132:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* In this stage the MAC operations are increased by 1 for every iteration.
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      The count variable holds the number of MAC operations performed */
 134:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   count = 1U;
 115              		.loc 1 134 9
 116 00a6 0123     		movs	r3, #1
 117 00a8 C7F8A834 		str	r3, [r7, #1192]
 135:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Working pointer of inputA */
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   px = pIn1;
 118              		.loc 1 137 6
 119 00ac 07F5D873 		add	r3, r7, #432
 120 00b0 D7F8F424 		ldr	r2, [r7, #1268]
 121 00b4 1A60     		str	r2, [r3]
 138:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 139:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Working pointer of inputB */
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pIn2;
 122              		.loc 1 140 6
 123 00b6 07F5D673 		add	r3, r7, #428
 124 00ba D7F8F024 		ldr	r2, [r7, #1264]
 125 00be 1A60     		str	r2, [r3]
 141:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 142:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* ------------------------
 143:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * Stage1 process
 144:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ----------------------*/
 145:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 146:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* For loop unrolling by 4, this stage is divided into two. */
 147:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* First part of this stage computes the MAC operations less than 4 */
 148:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Second part of this stage computes the MAC operations greater than or equal to 4 */
 149:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 150:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The first part of the stage starts here */
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   while ((count < 4U) && (blockSize1 > 0U))
 126              		.loc 1 151 9
 127 00c0 8FE0     		b	.L4
 128              	.L9:
 152:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Accumulator is made zero for every iteration */
 154:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     sum = 0;
 129              		.loc 1 154 9
 130 00c2 4FF00002 		mov	r2, #0
 131 00c6 4FF00003 		mov	r3, #0
 132 00ca 07F59D61 		add	r1, r7, #1256
ARM GAS  /tmp/ccNYYMvm.s 			page 6


 133 00ce C1E90023 		strd	r2, [r1]
 155:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 156:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Loop over number of MAC operations between
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      * inputA samples and inputB samples */
 158:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     k = count;
 134              		.loc 1 158 7
 135 00d2 D7F8A834 		ldr	r3, [r7, #1192]
 136 00d6 C7F8AC34 		str	r3, [r7, #1196]
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (k > 0U)
 137              		.loc 1 160 11
 138 00da 46E0     		b	.L5
 139              	.L7:
 161:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 162:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Perform the multiply-accumulates */
 163:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALD(*px++, *py--, sum);
 140              		.loc 1 163 25
 141 00dc 07F5D873 		add	r3, r7, #432
 142 00e0 1A68     		ldr	r2, [r3]
 143 00e2 911C     		adds	r1, r2, #2
 144 00e4 07F5D873 		add	r3, r7, #432
 145 00e8 1960     		str	r1, [r3]
 146              		.loc 1 163 22
 147 00ea B2F90030 		ldrsh	r3, [r2]
 148              		.loc 1 163 13
 149 00ee 1846     		mov	r0, r3
 150              		.loc 1 163 32
 151 00f0 07F5D673 		add	r3, r7, #428
 152 00f4 1968     		ldr	r1, [r3]
 153 00f6 8A1E     		subs	r2, r1, #2
 154 00f8 07F5D673 		add	r3, r7, #428
 155 00fc 1A60     		str	r2, [r3]
 156              		.loc 1 163 29
 157 00fe B1F90030 		ldrsh	r3, [r1]
 158              		.loc 1 163 13
 159 0102 1946     		mov	r1, r3
 160 0104 07F59D63 		add	r3, r7, #1256
 161 0108 D3E90023 		ldrd	r2, [r3]
 162 010c C7F83C04 		str	r0, [r7, #1084]
 163 0110 C7F83814 		str	r1, [r7, #1080]
 164 0114 07F58661 		add	r1, r7, #1072
 165 0118 C1E90023 		strd	r2, [r1]
 166              	.LBB128:
 167              	.LBB129:
 168              		.file 2 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  /tmp/ccNYYMvm.s 			page 7


  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccNYYMvm.s 			page 8


  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
ARM GAS  /tmp/ccNYYMvm.s 			page 9


 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccNYYMvm.s 			page 10


 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccNYYMvm.s 			page 11


 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
ARM GAS  /tmp/ccNYYMvm.s 			page 12


 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
ARM GAS  /tmp/ccNYYMvm.s 			page 13


 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccNYYMvm.s 			page 14


 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
ARM GAS  /tmp/ccNYYMvm.s 			page 15


 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
ARM GAS  /tmp/ccNYYMvm.s 			page 16


 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccNYYMvm.s 			page 17


 583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccNYYMvm.s 			page 18


 640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
ARM GAS  /tmp/ccNYYMvm.s 			page 19


 697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccNYYMvm.s 			page 20


 754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
ARM GAS  /tmp/ccNYYMvm.s 			page 21


 811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
ARM GAS  /tmp/ccNYYMvm.s 			page 22


 868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
ARM GAS  /tmp/ccNYYMvm.s 			page 23


 925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
ARM GAS  /tmp/ccNYYMvm.s 			page 24


 982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccNYYMvm.s 			page 25


1039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccNYYMvm.s 			page 26


1096:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccNYYMvm.s 			page 27


1153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccNYYMvm.s 			page 28


1210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
ARM GAS  /tmp/ccNYYMvm.s 			page 29


1267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
ARM GAS  /tmp/ccNYYMvm.s 			page 30


1324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
ARM GAS  /tmp/ccNYYMvm.s 			page 31


1381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
ARM GAS  /tmp/ccNYYMvm.s 			page 32


1438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
ARM GAS  /tmp/ccNYYMvm.s 			page 33


1495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccNYYMvm.s 			page 34


1552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
ARM GAS  /tmp/ccNYYMvm.s 			page 35


1609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/ccNYYMvm.s 			page 36


1666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccNYYMvm.s 			page 37


1723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/ccNYYMvm.s 			page 38


1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccNYYMvm.s 			page 39


1837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccNYYMvm.s 			page 40


1894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccNYYMvm.s 			page 41


1951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
1998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
2003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
2006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
ARM GAS  /tmp/ccNYYMvm.s 			page 42


2008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
 169              		.loc 2 2011 11
 170 011c 07F12801 		add	r1, r7, #40
 171 0120 07F58663 		add	r3, r7, #1072
 172 0124 D3E90023 		ldrd	r2, [r3]
 173 0128 C1E90023 		strd	r2, [r1]
2012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
 174              		.loc 2 2014 118
 175 012c 07F12803 		add	r3, r7, #40
 176 0130 1968     		ldr	r1, [r3]
 177              		.loc 2 2014 136
 178 0132 07F12803 		add	r3, r7, #40
 179 0136 5A68     		ldr	r2, [r3, #4]
 180              		.loc 2 2014 3
 181 0138 D7F83C04 		ldr	r0, [r7, #1084]
 182 013c D7F83834 		ldr	r3, [r7, #1080]
 183              		.syntax unified
 184              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 185 0140 C0FBC312 		smlald r1, r2, r0, r3
 186              	@ 0 "" 2
 187              		.thumb
 188              		.syntax unified
 189 0144 07F12803 		add	r3, r7, #40
 190 0148 1960     		str	r1, [r3]
 191 014a 07F12803 		add	r3, r7, #40
 192 014e 5A60     		str	r2, [r3, #4]
2015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
 193              		.loc 2 2019 13
 194 0150 07F12803 		add	r3, r7, #40
 195 0154 D3E90023 		ldrd	r2, [r3]
 196              	.LBE129:
 197              	.LBE128:
 198              		.loc 1 163 11
 199 0158 07F59D61 		add	r1, r7, #1256
 200 015c C1E90023 		strd	r2, [r1]
 164:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 165:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 166:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k--;
 201              		.loc 1 166 8
 202 0160 D7F8AC34 		ldr	r3, [r7, #1196]
 203 0164 013B     		subs	r3, r3, #1
 204 0166 C7F8AC34 		str	r3, [r7, #1196]
 205              	.L5:
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 206              		.loc 1 160 11
 207 016a D7F8AC34 		ldr	r3, [r7, #1196]
 208 016e 002B     		cmp	r3, #0
 209 0170 B4D1     		bne	.L7
ARM GAS  /tmp/ccNYYMvm.s 			page 43


 210              	.LBB130:
 167:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 168:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 169:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 211              		.loc 1 170 24
 212 0172 07F59D63 		add	r3, r7, #1256
 213 0176 D3E90023 		ldrd	r2, [r3]
 214 017a 4FF00000 		mov	r0, #0
 215 017e 4FF00001 		mov	r1, #0
 216 0182 D00B     		lsrs	r0, r2, #15
 217 0184 40EA4340 		orr	r0, r0, r3, lsl #17
 218 0188 D913     		asrs	r1, r3, #15
 219 018a 0346     		mov	r3, r0
 220 018c C7F89C34 		str	r3, [r7, #1180]
 221 0190 D7F89C34 		ldr	r3, [r7, #1180]
 222              		.syntax unified
 223              	@ 170 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 224 0194 03F30F03 		ssat r3, #16, r3
 225              	@ 0 "" 2
 226              		.thumb
 227              		.syntax unified
 228 0198 C7F89834 		str	r3, [r7, #1176]
 229 019c D7F89804 		ldr	r0, [r7, #1176]
 230              	.LBE130:
 231              		.loc 1 170 10
 232 01a0 07F5DA73 		add	r3, r7, #436
 233 01a4 1968     		ldr	r1, [r3]
 234 01a6 8A1C     		adds	r2, r1, #2
 235 01a8 07F5DA73 		add	r3, r7, #436
 236 01ac 1A60     		str	r2, [r3]
 237              		.loc 1 170 15
 238 01ae 03B2     		sxth	r3, r0
 239              		.loc 1 170 13
 240 01b0 0B80     		strh	r3, [r1]	@ movhi
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 172:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 173:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = pIn2 + count;
 241              		.loc 1 173 15
 242 01b2 D7F8A834 		ldr	r3, [r7, #1192]
 243 01b6 5B00     		lsls	r3, r3, #1
 244 01b8 D7F8F024 		ldr	r2, [r7, #1264]
 245 01bc 1A44     		add	r2, r2, r3
 246              		.loc 1 173 8
 247 01be 07F5D673 		add	r3, r7, #428
 248 01c2 1A60     		str	r2, [r3]
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     px = pIn1;
 249              		.loc 1 174 8
 250 01c4 07F5D873 		add	r3, r7, #432
 251 01c8 D7F8F424 		ldr	r2, [r7, #1268]
 252 01cc 1A60     		str	r2, [r3]
 175:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 176:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Increment MAC count */
 177:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     count++;
 253              		.loc 1 177 10
 254 01ce D7F8A834 		ldr	r3, [r7, #1192]
 255 01d2 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccNYYMvm.s 			page 44


 256 01d4 C7F8A834 		str	r3, [r7, #1192]
 178:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Decrement loop counter */
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blockSize1--;
 257              		.loc 1 180 15
 258 01d8 D7F8B834 		ldr	r3, [r7, #1208]
 259 01dc 013B     		subs	r3, r3, #1
 260 01de C7F8B834 		str	r3, [r7, #1208]
 261              	.L4:
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 262              		.loc 1 151 9
 263 01e2 D7F8A834 		ldr	r3, [r7, #1192]
 264 01e6 032B     		cmp	r3, #3
 265 01e8 04D8     		bhi	.L8
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 266              		.loc 1 151 23 discriminator 1
 267 01ea D7F8B834 		ldr	r3, [r7, #1208]
 268 01ee 002B     		cmp	r3, #0
 269 01f0 7FF467AF 		bne	.L9
 270              	.L8:
 181:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 183:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The second part of the stage starts here */
 184:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The internal loop, over count, is unrolled by 4 */
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* To, read the last two inputB samples using SIMD:
 186:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * y[srcBLen] and y[srcBLen-1] coefficients, py is decremented by 1 */
 187:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = py - 1;
 271              		.loc 1 187 11
 272 01f4 07F5D673 		add	r3, r7, #428
 273 01f8 1B68     		ldr	r3, [r3]
 274 01fa 9A1E     		subs	r2, r3, #2
 275              		.loc 1 187 6
 276 01fc 07F5D673 		add	r3, r7, #428
 277 0200 1A60     		str	r2, [r3]
 188:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   while (blockSize1 > 0U)
 278              		.loc 1 189 9
 279 0202 61E1     		b	.L10
 280              	.L22:
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 191:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Accumulator is made zero for every iteration */
 192:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     sum = 0;
 281              		.loc 1 192 9
 282 0204 4FF00002 		mov	r2, #0
 283 0208 4FF00003 		mov	r3, #0
 284 020c 07F59D61 		add	r1, r7, #1256
 285 0210 C1E90023 		strd	r2, [r1]
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 194:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 195:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     k = count >> 2U;
 286              		.loc 1 195 7
 287 0214 D7F8A834 		ldr	r3, [r7, #1192]
 288 0218 9B08     		lsrs	r3, r3, #2
 289 021a C7F8AC34 		str	r3, [r7, #1196]
 196:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 197:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 198:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
ARM GAS  /tmp/ccNYYMvm.s 			page 45


 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (k > 0U)
 290              		.loc 1 199 11
 291 021e BCE0     		b	.L11
 292              	.L18:
 293 0220 07F5D873 		add	r3, r7, #432
 294 0224 C7F80034 		str	r3, [r7, #1024]
 295              	.LBB131:
 296              	.LBB132:
 297              		.file 3 "./Libraries/CMSIS/DSP/Include/arm_math.h"
   1:./Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:./Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:./Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  34:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
ARM GAS  /tmp/ccNYYMvm.s 			page 46


  49:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  91:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
ARM GAS  /tmp/ccNYYMvm.s 			page 47


 106:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
 148:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
ARM GAS  /tmp/ccNYYMvm.s 			page 48


 163:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 205:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
ARM GAS  /tmp/ccNYYMvm.s 			page 49


 220:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 262:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
ARM GAS  /tmp/ccNYYMvm.s 			page 50


 277:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 319:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccNYYMvm.s 			page 51


 334:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:./Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
 376:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:./Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccNYYMvm.s 			page 52


 391:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 433:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccNYYMvm.s 			page 53


 448:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 458:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
 460:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 462:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 470:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 473:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 298              		.loc 3 474 3
 299 0228 D7F80034 		ldr	r3, [r7, #1024]
 300 022c 1B68     		ldr	r3, [r3]
 301 022e 1B68     		ldr	r3, [r3]	@ unaligned
 302 0230 1A46     		mov	r2, r3
 303 0232 07F14C03 		add	r3, r7, #76
 304 0236 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 305              		.loc 3 475 9
 306 0238 D7F80034 		ldr	r3, [r7, #1024]
 307 023c 1B68     		ldr	r3, [r3]
 308 023e 1A1D     		adds	r2, r3, #4
 309 0240 D7F80034 		ldr	r3, [r7, #1024]
 310 0244 1A60     		str	r2, [r3]
 476:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 311              		.loc 3 477 10
 312 0246 07F14C03 		add	r3, r7, #76
 313 024a 1B68     		ldr	r3, [r3]
 314              	.LBE132:
 315              	.LBE131:
 200:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 201:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Perform the multiply-accumulate */
 202:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* x[0], x[1] are multiplied with y[srcBLen - 1], y[srcBLen - 2] respectively */
 203:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 316              		.loc 1 203 13
 317 024c 1846     		mov	r0, r3
 318 024e 07F5D673 		add	r3, r7, #428
 319 0252 C7F80434 		str	r3, [r7, #1028]
 320              	.LBB133:
ARM GAS  /tmp/ccNYYMvm.s 			page 54


 321              	.LBB134:
 478:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 479:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 480:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 481:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and decrement pointer afterwards.
 482:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 483:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 484:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 485:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_da (
 486:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 487:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 488:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 489:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 322              		.loc 3 490 3
 323 0256 D7F80434 		ldr	r3, [r7, #1028]
 324 025a 1B68     		ldr	r3, [r3]
 325 025c 1B68     		ldr	r3, [r3]	@ unaligned
 326 025e 1A46     		mov	r2, r3
 327 0260 07F14803 		add	r3, r7, #72
 328 0264 1A60     		str	r2, [r3]
 491:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 329              		.loc 3 491 9
 330 0266 D7F80434 		ldr	r3, [r7, #1028]
 331 026a 1B68     		ldr	r3, [r3]
 332 026c 1A1F     		subs	r2, r3, #4
 333 026e D7F80434 		ldr	r3, [r7, #1028]
 334 0272 1A60     		str	r2, [r3]
 492:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 493:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 335              		.loc 3 493 10
 336 0274 07F14803 		add	r3, r7, #72
 337 0278 1B68     		ldr	r3, [r3]
 338              	.LBE134:
 339              	.LBE133:
 340              		.loc 1 203 13
 341 027a 1946     		mov	r1, r3
 342 027c 07F59D63 		add	r3, r7, #1256
 343 0280 D3E90023 		ldrd	r2, [r3]
 344 0284 C7F81404 		str	r0, [r7, #1044]
 345 0288 C7F81014 		str	r1, [r7, #1040]
 346 028c 07F58161 		add	r1, r7, #1032
 347 0290 C1E90023 		strd	r2, [r1]
 348              	.LBB135:
 349              	.LBB136:
2020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
2023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
2025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
 350              		.loc 2 2028 11
 351 0294 07F14001 		add	r1, r7, #64
 352 0298 07F58163 		add	r3, r7, #1032
ARM GAS  /tmp/ccNYYMvm.s 			page 55


 353 029c D3E90023 		ldrd	r2, [r3]
 354 02a0 C1E90023 		strd	r2, [r1]
2029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
 355              		.loc 2 2031 119
 356 02a4 07F14003 		add	r3, r7, #64
 357 02a8 1968     		ldr	r1, [r3]
 358              		.loc 2 2031 137
 359 02aa 07F14003 		add	r3, r7, #64
 360 02ae 5A68     		ldr	r2, [r3, #4]
 361              		.loc 2 2031 3
 362 02b0 D7F81404 		ldr	r0, [r7, #1044]
 363 02b4 D7F81034 		ldr	r3, [r7, #1040]
 364              		.syntax unified
 365              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 366 02b8 C0FBD312 		smlaldx r1, r2, r0, r3
 367              	@ 0 "" 2
 368              		.thumb
 369              		.syntax unified
 370 02bc 07F14003 		add	r3, r7, #64
 371 02c0 1960     		str	r1, [r3]
 372 02c2 07F14003 		add	r3, r7, #64
 373 02c6 5A60     		str	r2, [r3, #4]
2032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
 374              		.loc 2 2036 13
 375 02c8 07F14003 		add	r3, r7, #64
 376 02cc D3E90023 		ldrd	r2, [r3]
 377              	.LBE136:
 378              	.LBE135:
 379              		.loc 1 203 11
 380 02d0 07F59D61 		add	r1, r7, #1256
 381 02d4 C1E90023 		strd	r2, [r1]
 382 02d8 07F5D873 		add	r3, r7, #432
 383 02dc C7F81834 		str	r3, [r7, #1048]
 384              	.LBB137:
 385              	.LBB138:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 386              		.loc 3 474 3
 387 02e0 D7F81834 		ldr	r3, [r7, #1048]
 388 02e4 1B68     		ldr	r3, [r3]
 389 02e6 1B68     		ldr	r3, [r3]	@ unaligned
 390 02e8 1A46     		mov	r2, r3
 391 02ea 07F13C03 		add	r3, r7, #60
 392 02ee 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 393              		.loc 3 475 9
 394 02f0 D7F81834 		ldr	r3, [r7, #1048]
 395 02f4 1B68     		ldr	r3, [r3]
 396 02f6 1A1D     		adds	r2, r3, #4
 397 02f8 D7F81834 		ldr	r3, [r7, #1048]
 398 02fc 1A60     		str	r2, [r3]
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
ARM GAS  /tmp/ccNYYMvm.s 			page 56


 399              		.loc 3 477 10
 400 02fe 07F13C03 		add	r3, r7, #60
 401 0302 1B68     		ldr	r3, [r3]
 402              	.LBE138:
 403              	.LBE137:
 204:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* x[2], x[3] are multiplied with y[srcBLen - 3], y[srcBLen - 4] respectively */
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 404              		.loc 1 205 13
 405 0304 1846     		mov	r0, r3
 406 0306 07F5D673 		add	r3, r7, #428
 407 030a C7F81C34 		str	r3, [r7, #1052]
 408              	.LBB139:
 409              	.LBB140:
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 410              		.loc 3 490 3
 411 030e D7F81C34 		ldr	r3, [r7, #1052]
 412 0312 1B68     		ldr	r3, [r3]
 413 0314 1B68     		ldr	r3, [r3]	@ unaligned
 414 0316 1A46     		mov	r2, r3
 415 0318 07F13803 		add	r3, r7, #56
 416 031c 1A60     		str	r2, [r3]
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417              		.loc 3 491 9
 418 031e D7F81C34 		ldr	r3, [r7, #1052]
 419 0322 1B68     		ldr	r3, [r3]
 420 0324 1A1F     		subs	r2, r3, #4
 421 0326 D7F81C34 		ldr	r3, [r7, #1052]
 422 032a 1A60     		str	r2, [r3]
 423              		.loc 3 493 10
 424 032c 07F13803 		add	r3, r7, #56
 425 0330 1B68     		ldr	r3, [r3]
 426              	.LBE140:
 427              	.LBE139:
 428              		.loc 1 205 13
 429 0332 1946     		mov	r1, r3
 430 0334 07F59D63 		add	r3, r7, #1256
 431 0338 D3E90023 		ldrd	r2, [r3]
 432 033c C7F82C04 		str	r0, [r7, #1068]
 433 0340 C7F82814 		str	r1, [r7, #1064]
 434 0344 07F58461 		add	r1, r7, #1056
 435 0348 C1E90023 		strd	r2, [r1]
 436              	.LBB141:
 437              	.LBB142:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 438              		.loc 2 2028 11
 439 034c 07F13001 		add	r1, r7, #48
 440 0350 07F58463 		add	r3, r7, #1056
 441 0354 D3E90023 		ldrd	r2, [r3]
 442 0358 C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 443              		.loc 2 2031 119
 444 035c 07F13003 		add	r3, r7, #48
 445 0360 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 446              		.loc 2 2031 137
 447 0362 07F13003 		add	r3, r7, #48
 448 0366 5A68     		ldr	r2, [r3, #4]
ARM GAS  /tmp/ccNYYMvm.s 			page 57


2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 449              		.loc 2 2031 3
 450 0368 D7F82C04 		ldr	r0, [r7, #1068]
 451 036c D7F82834 		ldr	r3, [r7, #1064]
 452              		.syntax unified
 453              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 454 0370 C0FBD312 		smlaldx r1, r2, r0, r3
 455              	@ 0 "" 2
 456              		.thumb
 457              		.syntax unified
 458 0374 07F13003 		add	r3, r7, #48
 459 0378 1960     		str	r1, [r3]
 460 037a 07F13003 		add	r3, r7, #48
 461 037e 5A60     		str	r2, [r3, #4]
 462              		.loc 2 2036 13
 463 0380 07F13003 		add	r3, r7, #48
 464 0384 D3E90023 		ldrd	r2, [r3]
 465              	.LBE142:
 466              	.LBE141:
 467              		.loc 1 205 11
 468 0388 07F59D61 		add	r1, r7, #1256
 469 038c C1E90023 		strd	r2, [r1]
 206:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 207:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 208:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k--;
 470              		.loc 1 208 8
 471 0390 D7F8AC34 		ldr	r3, [r7, #1196]
 472 0394 013B     		subs	r3, r3, #1
 473 0396 C7F8AC34 		str	r3, [r7, #1196]
 474              	.L11:
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 475              		.loc 1 199 11
 476 039a D7F8AC34 		ldr	r3, [r7, #1196]
 477 039e 002B     		cmp	r3, #0
 478 03a0 7FF43EAF 		bne	.L18
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 210:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 211:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* For the next MAC operations, the pointer py is used without SIMD
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      * So, py is incremented by 1 */
 213:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = py + 1U;
 479              		.loc 1 213 13
 480 03a4 07F5D673 		add	r3, r7, #428
 481 03a8 1B68     		ldr	r3, [r3]
 482 03aa 9A1C     		adds	r2, r3, #2
 483              		.loc 1 213 8
 484 03ac 07F5D673 		add	r3, r7, #428
 485 03b0 1A60     		str	r2, [r3]
 214:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 215:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      ** No loop unrolling is used. */
 217:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     k = count % 0x4U;
 486              		.loc 1 217 7
 487 03b2 D7F8A834 		ldr	r3, [r7, #1192]
 488 03b6 03F00303 		and	r3, r3, #3
 489 03ba C7F8AC34 		str	r3, [r7, #1196]
 218:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (k > 0U)
ARM GAS  /tmp/ccNYYMvm.s 			page 58


 490              		.loc 1 219 11
 491 03be 44E0     		b	.L19
 492              	.L21:
 220:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 221:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Perform the multiply-accumulate */
 222:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALD(*px++, *py--, sum);
 493              		.loc 1 222 25
 494 03c0 07F5D873 		add	r3, r7, #432
 495 03c4 1A68     		ldr	r2, [r3]
 496 03c6 911C     		adds	r1, r2, #2
 497 03c8 07F5D873 		add	r3, r7, #432
 498 03cc 1960     		str	r1, [r3]
 499              		.loc 1 222 22
 500 03ce B2F90030 		ldrsh	r3, [r2]
 501              		.loc 1 222 13
 502 03d2 1C46     		mov	r4, r3
 503              		.loc 1 222 32
 504 03d4 07F5D673 		add	r3, r7, #428
 505 03d8 1968     		ldr	r1, [r3]
 506 03da 8A1E     		subs	r2, r1, #2
 507 03dc 07F5D673 		add	r3, r7, #428
 508 03e0 1A60     		str	r2, [r3]
 509              		.loc 1 222 29
 510 03e2 B1F90030 		ldrsh	r3, [r1]
 511              		.loc 1 222 13
 512 03e6 1A46     		mov	r2, r3
 513 03e8 07F59D63 		add	r3, r7, #1256
 514 03ec D3E90001 		ldrd	r0, [r3]
 515 03f0 C7F8FC43 		str	r4, [r7, #1020]
 516 03f4 07F57E73 		add	r3, r7, #1016
 517 03f8 1A60     		str	r2, [r3]
 518 03fa C7E9FC01 		strd	r0, [r7, #1008]
 519              	.LBB143:
 520              	.LBB144:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 521              		.loc 2 2011 11
 522 03fe 07F15001 		add	r1, r7, #80
 523 0402 D7E9FC23 		ldrd	r2, [r7, #1008]
 524 0406 C1E90023 		strd	r2, [r1]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 525              		.loc 2 2014 118
 526 040a 07F15003 		add	r3, r7, #80
 527 040e 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 528              		.loc 2 2014 136
 529 0410 07F15003 		add	r3, r7, #80
 530 0414 5A68     		ldr	r2, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 531              		.loc 2 2014 3
 532 0416 D7F8FC03 		ldr	r0, [r7, #1020]
 533 041a 07F57E73 		add	r3, r7, #1016
 534 041e 1B68     		ldr	r3, [r3]
 535              		.syntax unified
 536              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 537 0420 C0FBC312 		smlald r1, r2, r0, r3
 538              	@ 0 "" 2
 539              		.thumb
ARM GAS  /tmp/ccNYYMvm.s 			page 59


 540              		.syntax unified
 541 0424 07F15003 		add	r3, r7, #80
 542 0428 1960     		str	r1, [r3]
 543 042a 07F15003 		add	r3, r7, #80
 544 042e 5A60     		str	r2, [r3, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 545              		.loc 2 2019 13
 546 0430 07F15003 		add	r3, r7, #80
 547 0434 D3E90023 		ldrd	r2, [r3]
 548              	.LBE144:
 549              	.LBE143:
 550              		.loc 1 222 11
 551 0438 07F59D61 		add	r1, r7, #1256
 552 043c C1E90023 		strd	r2, [r1]
 223:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 224:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 225:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k--;
 553              		.loc 1 225 8
 554 0440 D7F8AC34 		ldr	r3, [r7, #1196]
 555 0444 013B     		subs	r3, r3, #1
 556 0446 C7F8AC34 		str	r3, [r7, #1196]
 557              	.L19:
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 558              		.loc 1 219 11
 559 044a D7F8AC34 		ldr	r3, [r7, #1196]
 560 044e 002B     		cmp	r3, #0
 561 0450 B6D1     		bne	.L21
 562              	.LBB145:
 226:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 228:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 229:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 563              		.loc 1 229 24
 564 0452 07F59D63 		add	r3, r7, #1256
 565 0456 D3E90023 		ldrd	r2, [r3]
 566 045a 4FF00000 		mov	r0, #0
 567 045e 4FF00001 		mov	r1, #0
 568 0462 D00B     		lsrs	r0, r2, #15
 569 0464 40EA4340 		orr	r0, r0, r3, lsl #17
 570 0468 D913     		asrs	r1, r3, #15
 571 046a 0346     		mov	r3, r0
 572 046c C7F84434 		str	r3, [r7, #1092]
 573 0470 D7F84434 		ldr	r3, [r7, #1092]
 574              		.syntax unified
 575              	@ 229 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 576 0474 03F30F03 		ssat r3, #16, r3
 577              	@ 0 "" 2
 578              		.thumb
 579              		.syntax unified
 580 0478 C7F84034 		str	r3, [r7, #1088]
 581 047c D7F84004 		ldr	r0, [r7, #1088]
 582              	.LBE145:
 583              		.loc 1 229 10
 584 0480 07F5DA73 		add	r3, r7, #436
 585 0484 1968     		ldr	r1, [r3]
 586 0486 8A1C     		adds	r2, r1, #2
 587 0488 07F5DA73 		add	r3, r7, #436
ARM GAS  /tmp/ccNYYMvm.s 			page 60


 588 048c 1A60     		str	r2, [r3]
 589              		.loc 1 229 15
 590 048e 03B2     		sxth	r3, r0
 591              		.loc 1 229 13
 592 0490 0B80     		strh	r3, [r1]	@ movhi
 230:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 231:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 232:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = pIn2 + (count - 1U);
 593              		.loc 1 232 15
 594 0492 D7F8A824 		ldr	r2, [r7, #1192]
 595 0496 6FF00043 		mvn	r3, #-2147483648
 596 049a 1344     		add	r3, r3, r2
 597 049c 5B00     		lsls	r3, r3, #1
 598 049e D7F8F024 		ldr	r2, [r7, #1264]
 599 04a2 1A44     		add	r2, r2, r3
 600              		.loc 1 232 8
 601 04a4 07F5D673 		add	r3, r7, #428
 602 04a8 1A60     		str	r2, [r3]
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     px = pIn1;
 603              		.loc 1 233 8
 604 04aa 07F5D873 		add	r3, r7, #432
 605 04ae D7F8F424 		ldr	r2, [r7, #1268]
 606 04b2 1A60     		str	r2, [r3]
 234:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 235:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Increment MAC count */
 236:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     count++;
 607              		.loc 1 236 10
 608 04b4 D7F8A834 		ldr	r3, [r7, #1192]
 609 04b8 0133     		adds	r3, r3, #1
 610 04ba C7F8A834 		str	r3, [r7, #1192]
 237:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 238:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Decrement loop counter */
 239:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blockSize1--;
 611              		.loc 1 239 15
 612 04be D7F8B834 		ldr	r3, [r7, #1208]
 613 04c2 013B     		subs	r3, r3, #1
 614 04c4 C7F8B834 		str	r3, [r7, #1208]
 615              	.L10:
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 616              		.loc 1 189 9
 617 04c8 D7F8B834 		ldr	r3, [r7, #1208]
 618 04cc 002B     		cmp	r3, #0
 619 04ce 7FF499AE 		bne	.L22
 240:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 241:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 242:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* --------------------------
 243:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * Initializations of stage2
 244:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ------------------------*/
 245:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
 247:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
 248:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ....
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0
 250:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    */
 251:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 252:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Working pointer of inputA */
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   px = pIn1;
ARM GAS  /tmp/ccNYYMvm.s 			page 61


 620              		.loc 1 253 6
 621 04d2 07F5D873 		add	r3, r7, #432
 622 04d6 D7F8F424 		ldr	r2, [r7, #1268]
 623 04da 1A60     		str	r2, [r3]
 254:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 255:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Working pointer of inputB */
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   pSrc2 = pIn2 + (srcBLen - 1U);
 624              		.loc 1 256 16
 625 04dc 07F11803 		add	r3, r7, #24
 626 04e0 1A68     		ldr	r2, [r3]
 627 04e2 6FF00043 		mvn	r3, #-2147483648
 628 04e6 1344     		add	r3, r3, r2
 629 04e8 5B00     		lsls	r3, r3, #1
 630              		.loc 1 256 9
 631 04ea D7F8F024 		ldr	r2, [r7, #1264]
 632 04ee 1344     		add	r3, r3, r2
 633 04f0 C7F89434 		str	r3, [r7, #1172]
 257:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pSrc2;
 634              		.loc 1 257 6
 635 04f4 07F5D673 		add	r3, r7, #428
 636 04f8 D7F89424 		ldr	r2, [r7, #1172]
 637 04fc 1A60     		str	r2, [r3]
 258:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 259:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* count is the index by which the pointer pIn1 to be incremented */
 260:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   count = 0U;
 638              		.loc 1 260 9
 639 04fe 0023     		movs	r3, #0
 640 0500 C7F8A834 		str	r3, [r7, #1192]
 261:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* -------------------
 263:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * Stage2 process
 264:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ------------------*/
 265:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 266:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 267:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * So, to loop unroll over blockSize2,
 268:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * srcBLen should be greater than or equal to 4 */
 269:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   if (srcBLen >= 4U)
 641              		.loc 1 269 6
 642 0504 07F11803 		add	r3, r7, #24
 643 0508 1B68     		ldr	r3, [r3]
 644 050a 032B     		cmp	r3, #3
 645 050c 41F26B80 		bls	.L23
 270:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 271:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 272:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blkCnt = blockSize2 >> 2U;
 646              		.loc 1 272 12
 647 0510 D7F8A034 		ldr	r3, [r7, #1184]
 648 0514 9B08     		lsrs	r3, r3, #2
 649 0516 C7F8A434 		str	r3, [r7, #1188]
 273:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (blkCnt > 0U)
 650              		.loc 1 274 11
 651 051a 00F034BF 		b	.L24
 652              	.L69:
 275:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 276:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       py = py - 1U;
 653              		.loc 1 276 15
ARM GAS  /tmp/ccNYYMvm.s 			page 62


 654 051e 07F5D673 		add	r3, r7, #428
 655 0522 1B68     		ldr	r3, [r3]
 656 0524 9A1E     		subs	r2, r3, #2
 657              		.loc 1 276 10
 658 0526 07F5D673 		add	r3, r7, #428
 659 052a 1A60     		str	r2, [r3]
 277:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 278:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Set all accumulators to zero */
 279:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc0 = 0;
 660              		.loc 1 279 12
 661 052c 4FF00002 		mov	r2, #0
 662 0530 4FF00003 		mov	r3, #0
 663 0534 07F59C61 		add	r1, r7, #1248
 664 0538 C1E90023 		strd	r2, [r1]
 280:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc1 = 0;
 665              		.loc 1 280 12
 666 053c 4FF00002 		mov	r2, #0
 667 0540 4FF00003 		mov	r3, #0
 668 0544 07F59B61 		add	r1, r7, #1240
 669 0548 C1E90023 		strd	r2, [r1]
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc2 = 0;
 670              		.loc 1 281 12
 671 054c 4FF00002 		mov	r2, #0
 672 0550 4FF00003 		mov	r3, #0
 673 0554 07F59A61 		add	r1, r7, #1232
 674 0558 C1E90023 		strd	r2, [r1]
 282:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc3 = 0;
 675              		.loc 1 282 12
 676 055c 4FF00002 		mov	r2, #0
 677 0560 4FF00003 		mov	r3, #0
 678 0564 07F59961 		add	r1, r7, #1224
 679 0568 C1E90023 		strd	r2, [r1]
 283:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 284:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* read x[0], x[1] samples */
 285:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       x0 = read_q15x2 ((q15_t *) px);
 680              		.loc 1 285 12
 681 056c 07F5D873 		add	r3, r7, #432
 682 0570 1A68     		ldr	r2, [r3]
 683 0572 07F57A73 		add	r3, r7, #1000
 684 0576 1A60     		str	r2, [r3]
 685 0578 07F57A73 		add	r3, r7, #1000
 686 057c 1B68     		ldr	r3, [r3]
 687 057e 1B68     		ldr	r3, [r3]	@ unaligned
 688 0580 1A46     		mov	r2, r3
 689              	.LBB146:
 690              	.LBB147:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 691              		.loc 3 459 3
 692 0582 07F15C03 		add	r3, r7, #92
 693 0586 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 694              		.loc 3 461 10
 695 0588 07F15C03 		add	r3, r7, #92
 696 058c 1B68     		ldr	r3, [r3]
 697              	.LBE147:
 698              	.LBE146:
 699              		.loc 1 285 12
ARM GAS  /tmp/ccNYYMvm.s 			page 63


 700 058e C7F8C034 		str	r3, [r7, #1216]
 286:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 287:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* read x[1], x[2] samples */
 288:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       x1 = read_q15x2 ((q15_t *) px + 1);
 701              		.loc 1 288 24
 702 0592 07F5D873 		add	r3, r7, #432
 703 0596 1B68     		ldr	r3, [r3]
 704              		.loc 1 288 12
 705 0598 9A1C     		adds	r2, r3, #2
 706 059a 07F57B73 		add	r3, r7, #1004
 707 059e 1A60     		str	r2, [r3]
 708 05a0 07F57B73 		add	r3, r7, #1004
 709 05a4 1B68     		ldr	r3, [r3]
 710 05a6 1B68     		ldr	r3, [r3]	@ unaligned
 711 05a8 1A46     		mov	r2, r3
 712              	.LBB148:
 713              	.LBB149:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 714              		.loc 3 459 3
 715 05aa 07F15803 		add	r3, r7, #88
 716 05ae 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 717              		.loc 3 461 10
 718 05b0 07F15803 		add	r3, r7, #88
 719 05b4 1B68     		ldr	r3, [r3]
 720              	.LBE149:
 721              	.LBE148:
 722              		.loc 1 288 12
 723 05b6 C7F8BC34 		str	r3, [r7, #1212]
 289:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       px += 2U;
 724              		.loc 1 289 10
 725 05ba 07F5D873 		add	r3, r7, #432
 726 05be 1B68     		ldr	r3, [r3]
 727 05c0 1A1D     		adds	r2, r3, #4
 728 05c2 07F5D873 		add	r3, r7, #432
 729 05c6 1A60     		str	r2, [r3]
 290:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 291:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 292:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k = srcBLen >> 2U;
 730              		.loc 1 292 9
 731 05c8 07F11803 		add	r3, r7, #24
 732 05cc 1B68     		ldr	r3, [r3]
 733 05ce 9B08     		lsrs	r3, r3, #2
 734 05d0 C7F8AC34 		str	r3, [r7, #1196]
 735              	.L41:
 736 05d4 07F55373 		add	r3, r7, #844
 737 05d8 07F5D672 		add	r2, r7, #428
 738 05dc 1A60     		str	r2, [r3]
 739              	.LBB150:
 740              	.LBB151:
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 741              		.loc 3 490 3 discriminator 1
 742 05de 07F55373 		add	r3, r7, #844
 743 05e2 1B68     		ldr	r3, [r3]
 744 05e4 1B68     		ldr	r3, [r3]
 745 05e6 1B68     		ldr	r3, [r3]	@ unaligned
 746 05e8 1A46     		mov	r2, r3
ARM GAS  /tmp/ccNYYMvm.s 			page 64


 747 05ea 07F1BC03 		add	r3, r7, #188
 748 05ee 1A60     		str	r2, [r3]
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 749              		.loc 3 491 9 discriminator 1
 750 05f0 07F55373 		add	r3, r7, #844
 751 05f4 1B68     		ldr	r3, [r3]
 752 05f6 1B68     		ldr	r3, [r3]
 753 05f8 1A1F     		subs	r2, r3, #4
 754 05fa 07F55373 		add	r3, r7, #844
 755 05fe 1B68     		ldr	r3, [r3]
 756 0600 1A60     		str	r2, [r3]
 757              		.loc 3 493 10 discriminator 1
 758 0602 07F1BC03 		add	r3, r7, #188
 759 0606 1B68     		ldr	r3, [r3]
 760              	.LBE151:
 761              	.LBE150:
 293:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 294:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 295:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 296:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       do
 297:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 298:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read the last two inputB samples using SIMD:
 299:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****          * y[srcBLen - 1] and y[srcBLen - 2] */
 300:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = read_q15x2_da ((q15_t **) &py);
 762              		.loc 1 300 14 discriminator 1
 763 0608 C7F88034 		str	r3, [r7, #1152]
 301:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc0 +=  x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2] */
 303:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc0 = __SMLALDX(x0, c0, acc0);
 764              		.loc 1 303 16 discriminator 1
 765 060c D7F8C024 		ldr	r2, [r7, #1216]
 766 0610 D7F88044 		ldr	r4, [r7, #1152]
 767 0614 07F59C63 		add	r3, r7, #1248
 768 0618 D3E90001 		ldrd	r0, [r3]
 769 061c 07F55773 		add	r3, r7, #860
 770 0620 1A60     		str	r2, [r3]
 771 0622 07F55673 		add	r3, r7, #856
 772 0626 1C60     		str	r4, [r3]
 773 0628 C7E9D401 		strd	r0, [r7, #848]
 774              	.LBB152:
 775              	.LBB153:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 776              		.loc 2 2028 11 discriminator 1
 777 062c 07F1B001 		add	r1, r7, #176
 778 0630 D7E9D423 		ldrd	r2, [r7, #848]
 779 0634 C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 780              		.loc 2 2031 119 discriminator 1
 781 0638 07F1B003 		add	r3, r7, #176
 782 063c 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 783              		.loc 2 2031 137 discriminator 1
 784 063e 07F1B003 		add	r3, r7, #176
 785 0642 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 786              		.loc 2 2031 3 discriminator 1
 787 0644 07F55773 		add	r3, r7, #860
ARM GAS  /tmp/ccNYYMvm.s 			page 65


 788 0648 1868     		ldr	r0, [r3]
 789 064a 07F55673 		add	r3, r7, #856
 790 064e 1A68     		ldr	r2, [r3]
 791 0650 2346     		mov	r3, r4
 792              		.syntax unified
 793              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 794 0652 C0FBD213 		smlaldx r1, r3, r0, r2
 795              	@ 0 "" 2
 796              		.thumb
 797              		.syntax unified
 798 0656 07F1B002 		add	r2, r7, #176
 799 065a 1160     		str	r1, [r2]
 800 065c 07F1B002 		add	r2, r7, #176
 801 0660 5360     		str	r3, [r2, #4]
 802              		.loc 2 2036 13 discriminator 1
 803 0662 07F1B003 		add	r3, r7, #176
 804 0666 D3E90023 		ldrd	r2, [r3]
 805              	.LBE153:
 806              	.LBE152:
 807              		.loc 1 303 14 discriminator 1
 808 066a 07F59C61 		add	r1, r7, #1248
 809 066e C1E90023 		strd	r2, [r1]
 304:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 305:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc1 +=  x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2] */
 306:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALDX(x1, c0, acc1);
 810              		.loc 1 306 16 discriminator 1
 811 0672 D7F8BC24 		ldr	r2, [r7, #1212]
 812 0676 D7F88044 		ldr	r4, [r7, #1152]
 813 067a 07F59B63 		add	r3, r7, #1240
 814 067e D3E90001 		ldrd	r0, [r3]
 815 0682 07F55B73 		add	r3, r7, #876
 816 0686 1A60     		str	r2, [r3]
 817 0688 07F55A73 		add	r3, r7, #872
 818 068c 1C60     		str	r4, [r3]
 819 068e C7E9D801 		strd	r0, [r7, #864]
 820              	.LBB154:
 821              	.LBB155:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 822              		.loc 2 2028 11 discriminator 1
 823 0692 07F1A801 		add	r1, r7, #168
 824 0696 D7E9D823 		ldrd	r2, [r7, #864]
 825 069a C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 826              		.loc 2 2031 119 discriminator 1
 827 069e 07F1A803 		add	r3, r7, #168
 828 06a2 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 829              		.loc 2 2031 137 discriminator 1
 830 06a4 07F1A803 		add	r3, r7, #168
 831 06a8 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 832              		.loc 2 2031 3 discriminator 1
 833 06aa 07F55B73 		add	r3, r7, #876
 834 06ae 1868     		ldr	r0, [r3]
 835 06b0 07F55A73 		add	r3, r7, #872
 836 06b4 1A68     		ldr	r2, [r3]
 837 06b6 2346     		mov	r3, r4
ARM GAS  /tmp/ccNYYMvm.s 			page 66


 838              		.syntax unified
 839              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 840 06b8 C0FBD213 		smlaldx r1, r3, r0, r2
 841              	@ 0 "" 2
 842              		.thumb
 843              		.syntax unified
 844 06bc 07F1A802 		add	r2, r7, #168
 845 06c0 1160     		str	r1, [r2]
 846 06c2 07F1A802 		add	r2, r7, #168
 847 06c6 5360     		str	r3, [r2, #4]
 848              		.loc 2 2036 13 discriminator 1
 849 06c8 07F1A803 		add	r3, r7, #168
 850 06cc D3E90023 		ldrd	r2, [r3]
 851              	.LBE155:
 852              	.LBE154:
 853              		.loc 1 306 14 discriminator 1
 854 06d0 07F59B61 		add	r1, r7, #1240
 855 06d4 C1E90023 		strd	r2, [r1]
 307:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 308:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[2], x[3] */
 309:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x2 = read_q15x2 ((q15_t *) px);
 856              		.loc 1 309 14 discriminator 1
 857 06d8 07F5D873 		add	r3, r7, #432
 858 06dc 1A68     		ldr	r2, [r3]
 859 06de 07F55C73 		add	r3, r7, #880
 860 06e2 1A60     		str	r2, [r3]
 861 06e4 07F55C73 		add	r3, r7, #880
 862 06e8 1B68     		ldr	r3, [r3]
 863 06ea 1B68     		ldr	r3, [r3]	@ unaligned
 864 06ec 1A46     		mov	r2, r3
 865              	.LBB156:
 866              	.LBB157:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 867              		.loc 3 459 3 discriminator 1
 868 06ee 07F1A403 		add	r3, r7, #164
 869 06f2 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 870              		.loc 3 461 10 discriminator 1
 871 06f4 07F1A403 		add	r3, r7, #164
 872 06f8 1B68     		ldr	r3, [r3]
 873              	.LBE157:
 874              	.LBE156:
 875              		.loc 1 309 14 discriminator 1
 876 06fa C7F87C34 		str	r3, [r7, #1148]
 310:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 311:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[3], x[4] */
 312:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x3 = read_q15x2 ((q15_t *) px + 1);
 877              		.loc 1 312 26 discriminator 1
 878 06fe 07F5D873 		add	r3, r7, #432
 879 0702 1B68     		ldr	r3, [r3]
 880              		.loc 1 312 14 discriminator 1
 881 0704 9A1C     		adds	r2, r3, #2
 882 0706 07F55D73 		add	r3, r7, #884
 883 070a 1A60     		str	r2, [r3]
 884 070c 07F55D73 		add	r3, r7, #884
 885 0710 1B68     		ldr	r3, [r3]
 886 0712 1B68     		ldr	r3, [r3]	@ unaligned
ARM GAS  /tmp/ccNYYMvm.s 			page 67


 887 0714 1A46     		mov	r2, r3
 888              	.LBB158:
 889              	.LBB159:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 890              		.loc 3 459 3 discriminator 1
 891 0716 07F1A003 		add	r3, r7, #160
 892 071a 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 893              		.loc 3 461 10 discriminator 1
 894 071c 07F1A003 		add	r3, r7, #160
 895 0720 1B68     		ldr	r3, [r3]
 896              	.LBE159:
 897              	.LBE158:
 898              		.loc 1 312 14 discriminator 1
 899 0722 C7F87834 		str	r3, [r7, #1144]
 313:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 314:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc2 +=  x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2] */
 315:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x2, c0, acc2);
 900              		.loc 1 315 16 discriminator 1
 901 0726 D7F87C24 		ldr	r2, [r7, #1148]
 902 072a D7F88044 		ldr	r4, [r7, #1152]
 903 072e 07F59A63 		add	r3, r7, #1232
 904 0732 D3E90001 		ldrd	r0, [r3]
 905 0736 07F56173 		add	r3, r7, #900
 906 073a 1A60     		str	r2, [r3]
 907 073c 07F56073 		add	r3, r7, #896
 908 0740 1C60     		str	r4, [r3]
 909 0742 C7E9DE01 		strd	r0, [r7, #888]
 910              	.LBB160:
 911              	.LBB161:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912              		.loc 2 2028 11 discriminator 1
 913 0746 07F19801 		add	r1, r7, #152
 914 074a D7E9DE23 		ldrd	r2, [r7, #888]
 915 074e C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 916              		.loc 2 2031 119 discriminator 1
 917 0752 07F19803 		add	r3, r7, #152
 918 0756 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 919              		.loc 2 2031 137 discriminator 1
 920 0758 07F19803 		add	r3, r7, #152
 921 075c 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 922              		.loc 2 2031 3 discriminator 1
 923 075e 07F56173 		add	r3, r7, #900
 924 0762 1868     		ldr	r0, [r3]
 925 0764 07F56073 		add	r3, r7, #896
 926 0768 1A68     		ldr	r2, [r3]
 927 076a 2346     		mov	r3, r4
 928              		.syntax unified
 929              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 930 076c C0FBD213 		smlaldx r1, r3, r0, r2
 931              	@ 0 "" 2
 932              		.thumb
 933              		.syntax unified
 934 0770 07F19802 		add	r2, r7, #152
ARM GAS  /tmp/ccNYYMvm.s 			page 68


 935 0774 1160     		str	r1, [r2]
 936 0776 07F19802 		add	r2, r7, #152
 937 077a 5360     		str	r3, [r2, #4]
 938              		.loc 2 2036 13 discriminator 1
 939 077c 07F19803 		add	r3, r7, #152
 940 0780 D3E90023 		ldrd	r2, [r3]
 941              	.LBE161:
 942              	.LBE160:
 943              		.loc 1 315 14 discriminator 1
 944 0784 07F59A61 		add	r1, r7, #1232
 945 0788 C1E90023 		strd	r2, [r1]
 316:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 317:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc3 +=  x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2] */
 318:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 946              		.loc 1 318 16 discriminator 1
 947 078c D7F87824 		ldr	r2, [r7, #1144]
 948 0790 D7F88044 		ldr	r4, [r7, #1152]
 949 0794 07F59963 		add	r3, r7, #1224
 950 0798 D3E90001 		ldrd	r0, [r3]
 951 079c 07F56673 		add	r3, r7, #920
 952 07a0 1A60     		str	r2, [r3]
 953 07a2 07F56573 		add	r3, r7, #916
 954 07a6 1C60     		str	r4, [r3]
 955 07a8 C7E9E201 		strd	r0, [r7, #904]
 956              	.LBB162:
 957              	.LBB163:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 958              		.loc 2 2028 11 discriminator 1
 959 07ac 07F19001 		add	r1, r7, #144
 960 07b0 D7E9E223 		ldrd	r2, [r7, #904]
 961 07b4 C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 962              		.loc 2 2031 119 discriminator 1
 963 07b8 07F19003 		add	r3, r7, #144
 964 07bc 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 965              		.loc 2 2031 137 discriminator 1
 966 07be 07F19003 		add	r3, r7, #144
 967 07c2 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 968              		.loc 2 2031 3 discriminator 1
 969 07c4 07F56673 		add	r3, r7, #920
 970 07c8 1868     		ldr	r0, [r3]
 971 07ca 07F56573 		add	r3, r7, #916
 972 07ce 1A68     		ldr	r2, [r3]
 973 07d0 2346     		mov	r3, r4
 974              		.syntax unified
 975              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 976 07d2 C0FBD213 		smlaldx r1, r3, r0, r2
 977              	@ 0 "" 2
 978              		.thumb
 979              		.syntax unified
 980 07d6 07F19002 		add	r2, r7, #144
 981 07da 1160     		str	r1, [r2]
 982 07dc 07F19002 		add	r2, r7, #144
 983 07e0 5360     		str	r3, [r2, #4]
 984              		.loc 2 2036 13 discriminator 1
ARM GAS  /tmp/ccNYYMvm.s 			page 69


 985 07e2 07F19003 		add	r3, r7, #144
 986 07e6 D3E90023 		ldrd	r2, [r3]
 987              	.LBE163:
 988              	.LBE162:
 989              		.loc 1 318 14 discriminator 1
 990 07ea 07F59961 		add	r1, r7, #1224
 991 07ee C1E90023 		strd	r2, [r1]
 992 07f2 07F56773 		add	r3, r7, #924
 993 07f6 07F5D672 		add	r2, r7, #428
 994 07fa 1A60     		str	r2, [r3]
 995              	.LBB164:
 996              	.LBB165:
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 997              		.loc 3 490 3 discriminator 1
 998 07fc 07F56773 		add	r3, r7, #924
 999 0800 1B68     		ldr	r3, [r3]
 1000 0802 1B68     		ldr	r3, [r3]
 1001 0804 1B68     		ldr	r3, [r3]	@ unaligned
 1002 0806 1A46     		mov	r2, r3
 1003 0808 07F18C03 		add	r3, r7, #140
 1004 080c 1A60     		str	r2, [r3]
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1005              		.loc 3 491 9 discriminator 1
 1006 080e 07F56773 		add	r3, r7, #924
 1007 0812 1B68     		ldr	r3, [r3]
 1008 0814 1B68     		ldr	r3, [r3]
 1009 0816 1A1F     		subs	r2, r3, #4
 1010 0818 07F56773 		add	r3, r7, #924
 1011 081c 1B68     		ldr	r3, [r3]
 1012 081e 1A60     		str	r2, [r3]
 1013              		.loc 3 493 10 discriminator 1
 1014 0820 07F18C03 		add	r3, r7, #140
 1015 0824 1B68     		ldr	r3, [r3]
 1016              	.LBE165:
 1017              	.LBE164:
 319:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 320:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read y[srcBLen - 3] and y[srcBLen - 4] */
 321:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = read_q15x2_da ((q15_t **) &py);
 1018              		.loc 1 321 14 discriminator 1
 1019 0826 C7F88034 		str	r3, [r7, #1152]
 322:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 323:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc0 +=  x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4] */
 324:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc0 = __SMLALDX(x2, c0, acc0);
 1020              		.loc 1 324 16 discriminator 1
 1021 082a D7F87C24 		ldr	r2, [r7, #1148]
 1022 082e D7F88044 		ldr	r4, [r7, #1152]
 1023 0832 07F59C63 		add	r3, r7, #1248
 1024 0836 D3E90001 		ldrd	r0, [r3]
 1025 083a 07F56B73 		add	r3, r7, #940
 1026 083e 1A60     		str	r2, [r3]
 1027 0840 07F56A73 		add	r3, r7, #936
 1028 0844 1C60     		str	r4, [r3]
 1029 0846 C7E9E801 		strd	r0, [r7, #928]
 1030              	.LBB166:
 1031              	.LBB167:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1032              		.loc 2 2028 11 discriminator 1
ARM GAS  /tmp/ccNYYMvm.s 			page 70


 1033 084a 07F18001 		add	r1, r7, #128
 1034 084e D7E9E823 		ldrd	r2, [r7, #928]
 1035 0852 C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1036              		.loc 2 2031 119 discriminator 1
 1037 0856 07F18003 		add	r3, r7, #128
 1038 085a 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1039              		.loc 2 2031 137 discriminator 1
 1040 085c 07F18003 		add	r3, r7, #128
 1041 0860 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1042              		.loc 2 2031 3 discriminator 1
 1043 0862 07F56B73 		add	r3, r7, #940
 1044 0866 1868     		ldr	r0, [r3]
 1045 0868 07F56A73 		add	r3, r7, #936
 1046 086c 1A68     		ldr	r2, [r3]
 1047 086e 2346     		mov	r3, r4
 1048              		.syntax unified
 1049              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1050 0870 C0FBD213 		smlaldx r1, r3, r0, r2
 1051              	@ 0 "" 2
 1052              		.thumb
 1053              		.syntax unified
 1054 0874 07F18002 		add	r2, r7, #128
 1055 0878 1160     		str	r1, [r2]
 1056 087a 07F18002 		add	r2, r7, #128
 1057 087e 5360     		str	r3, [r2, #4]
 1058              		.loc 2 2036 13 discriminator 1
 1059 0880 07F18003 		add	r3, r7, #128
 1060 0884 D3E90023 		ldrd	r2, [r3]
 1061              	.LBE167:
 1062              	.LBE166:
 1063              		.loc 1 324 14 discriminator 1
 1064 0888 07F59C61 		add	r1, r7, #1248
 1065 088c C1E90023 		strd	r2, [r1]
 325:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 326:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc1 +=  x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4] */
 327:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALDX(x3, c0, acc1);
 1066              		.loc 1 327 16 discriminator 1
 1067 0890 D7F87824 		ldr	r2, [r7, #1144]
 1068 0894 D7F88044 		ldr	r4, [r7, #1152]
 1069 0898 07F59B63 		add	r3, r7, #1240
 1070 089c D3E90001 		ldrd	r0, [r3]
 1071 08a0 07F56F73 		add	r3, r7, #956
 1072 08a4 1A60     		str	r2, [r3]
 1073 08a6 07F56E73 		add	r3, r7, #952
 1074 08aa 1C60     		str	r4, [r3]
 1075 08ac C7E9EC01 		strd	r0, [r7, #944]
 1076              	.LBB168:
 1077              	.LBB169:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1078              		.loc 2 2028 11 discriminator 1
 1079 08b0 07F17801 		add	r1, r7, #120
 1080 08b4 D7E9EC23 		ldrd	r2, [r7, #944]
 1081 08b8 C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
ARM GAS  /tmp/ccNYYMvm.s 			page 71


 1082              		.loc 2 2031 119 discriminator 1
 1083 08bc 07F17803 		add	r3, r7, #120
 1084 08c0 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1085              		.loc 2 2031 137 discriminator 1
 1086 08c2 07F17803 		add	r3, r7, #120
 1087 08c6 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1088              		.loc 2 2031 3 discriminator 1
 1089 08c8 07F56F73 		add	r3, r7, #956
 1090 08cc 1868     		ldr	r0, [r3]
 1091 08ce 07F56E73 		add	r3, r7, #952
 1092 08d2 1A68     		ldr	r2, [r3]
 1093 08d4 2346     		mov	r3, r4
 1094              		.syntax unified
 1095              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1096 08d6 C0FBD213 		smlaldx r1, r3, r0, r2
 1097              	@ 0 "" 2
 1098              		.thumb
 1099              		.syntax unified
 1100 08da 07F17802 		add	r2, r7, #120
 1101 08de 1160     		str	r1, [r2]
 1102 08e0 07F17802 		add	r2, r7, #120
 1103 08e4 5360     		str	r3, [r2, #4]
 1104              		.loc 2 2036 13 discriminator 1
 1105 08e6 07F17803 		add	r3, r7, #120
 1106 08ea D3E90023 		ldrd	r2, [r3]
 1107              	.LBE169:
 1108              	.LBE168:
 1109              		.loc 1 327 14 discriminator 1
 1110 08ee 07F59B61 		add	r1, r7, #1240
 1111 08f2 C1E90023 		strd	r2, [r1]
 328:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[4], x[5] */
 330:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x0 = read_q15x2 ((q15_t *) px + 2);
 1112              		.loc 1 330 26 discriminator 1
 1113 08f6 07F5D873 		add	r3, r7, #432
 1114 08fa 1B68     		ldr	r3, [r3]
 1115              		.loc 1 330 14 discriminator 1
 1116 08fc 1A1D     		adds	r2, r3, #4
 1117 08fe 07F57073 		add	r3, r7, #960
 1118 0902 1A60     		str	r2, [r3]
 1119 0904 07F57073 		add	r3, r7, #960
 1120 0908 1B68     		ldr	r3, [r3]
 1121 090a 1B68     		ldr	r3, [r3]	@ unaligned
 1122 090c 1A46     		mov	r2, r3
 1123              	.LBB170:
 1124              	.LBB171:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1125              		.loc 3 459 3 discriminator 1
 1126 090e 07F17403 		add	r3, r7, #116
 1127 0912 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1128              		.loc 3 461 10 discriminator 1
 1129 0914 07F17403 		add	r3, r7, #116
 1130 0918 1B68     		ldr	r3, [r3]
 1131              	.LBE171:
ARM GAS  /tmp/ccNYYMvm.s 			page 72


 1132              	.LBE170:
 1133              		.loc 1 330 14 discriminator 1
 1134 091a C7F8C034 		str	r3, [r7, #1216]
 331:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 332:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[5], x[6] */
 333:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x1 = read_q15x2 ((q15_t *) px + 3);
 1135              		.loc 1 333 26 discriminator 1
 1136 091e 07F5D873 		add	r3, r7, #432
 1137 0922 1B68     		ldr	r3, [r3]
 1138              		.loc 1 333 14 discriminator 1
 1139 0924 9A1D     		adds	r2, r3, #6
 1140 0926 07F57173 		add	r3, r7, #964
 1141 092a 1A60     		str	r2, [r3]
 1142 092c 07F57173 		add	r3, r7, #964
 1143 0930 1B68     		ldr	r3, [r3]
 1144 0932 1B68     		ldr	r3, [r3]	@ unaligned
 1145 0934 1A46     		mov	r2, r3
 1146              	.LBB172:
 1147              	.LBB173:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1148              		.loc 3 459 3 discriminator 1
 1149 0936 07F17003 		add	r3, r7, #112
 1150 093a 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1151              		.loc 3 461 10 discriminator 1
 1152 093c 07F17003 		add	r3, r7, #112
 1153 0940 1B68     		ldr	r3, [r3]
 1154              	.LBE173:
 1155              	.LBE172:
 1156              		.loc 1 333 14 discriminator 1
 1157 0942 C7F8BC34 		str	r3, [r7, #1212]
 334:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 335:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         px += 4U;
 1158              		.loc 1 335 12 discriminator 1
 1159 0946 07F5D873 		add	r3, r7, #432
 1160 094a 1B68     		ldr	r3, [r3]
 1161 094c 03F10802 		add	r2, r3, #8
 1162 0950 07F5D873 		add	r3, r7, #432
 1163 0954 1A60     		str	r2, [r3]
 336:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 337:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc2 +=  x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4] */
 338:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x0, c0, acc2);
 1164              		.loc 1 338 16 discriminator 1
 1165 0956 D7F8C024 		ldr	r2, [r7, #1216]
 1166 095a D7F88044 		ldr	r4, [r7, #1152]
 1167 095e 07F59A63 		add	r3, r7, #1232
 1168 0962 D3E90001 		ldrd	r0, [r3]
 1169 0966 07F57573 		add	r3, r7, #980
 1170 096a 1A60     		str	r2, [r3]
 1171 096c 07F57473 		add	r3, r7, #976
 1172 0970 1C60     		str	r4, [r3]
 1173 0972 C7E9F201 		strd	r0, [r7, #968]
 1174              	.LBB174:
 1175              	.LBB175:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1176              		.loc 2 2028 11 discriminator 1
 1177 0976 07F16801 		add	r1, r7, #104
ARM GAS  /tmp/ccNYYMvm.s 			page 73


 1178 097a D7E9F223 		ldrd	r2, [r7, #968]
 1179 097e C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1180              		.loc 2 2031 119 discriminator 1
 1181 0982 07F16803 		add	r3, r7, #104
 1182 0986 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1183              		.loc 2 2031 137 discriminator 1
 1184 0988 07F16803 		add	r3, r7, #104
 1185 098c 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1186              		.loc 2 2031 3 discriminator 1
 1187 098e 07F57573 		add	r3, r7, #980
 1188 0992 1868     		ldr	r0, [r3]
 1189 0994 07F57473 		add	r3, r7, #976
 1190 0998 1A68     		ldr	r2, [r3]
 1191 099a 2346     		mov	r3, r4
 1192              		.syntax unified
 1193              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1194 099c C0FBD213 		smlaldx r1, r3, r0, r2
 1195              	@ 0 "" 2
 1196              		.thumb
 1197              		.syntax unified
 1198 09a0 07F16802 		add	r2, r7, #104
 1199 09a4 1160     		str	r1, [r2]
 1200 09a6 07F16802 		add	r2, r7, #104
 1201 09aa 5360     		str	r3, [r2, #4]
 1202              		.loc 2 2036 13 discriminator 1
 1203 09ac 07F16803 		add	r3, r7, #104
 1204 09b0 D3E90023 		ldrd	r2, [r3]
 1205              	.LBE175:
 1206              	.LBE174:
 1207              		.loc 1 338 14 discriminator 1
 1208 09b4 07F59A61 		add	r1, r7, #1232
 1209 09b8 C1E90023 		strd	r2, [r1]
 339:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 340:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc3 +=  x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4] */
 341:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x1, c0, acc3);
 1210              		.loc 1 341 16 discriminator 1
 1211 09bc D7F8BC24 		ldr	r2, [r7, #1212]
 1212 09c0 D7F88044 		ldr	r4, [r7, #1152]
 1213 09c4 07F59963 		add	r3, r7, #1224
 1214 09c8 D3E90001 		ldrd	r0, [r3]
 1215 09cc 07F57973 		add	r3, r7, #996
 1216 09d0 1A60     		str	r2, [r3]
 1217 09d2 07F57873 		add	r3, r7, #992
 1218 09d6 1C60     		str	r4, [r3]
 1219 09d8 C7E9F601 		strd	r0, [r7, #984]
 1220              	.LBB176:
 1221              	.LBB177:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1222              		.loc 2 2028 11 discriminator 1
 1223 09dc 07F16001 		add	r1, r7, #96
 1224 09e0 D7E9F623 		ldrd	r2, [r7, #984]
 1225 09e4 C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1226              		.loc 2 2031 119 discriminator 1
ARM GAS  /tmp/ccNYYMvm.s 			page 74


 1227 09e8 07F16003 		add	r3, r7, #96
 1228 09ec 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1229              		.loc 2 2031 137 discriminator 1
 1230 09ee 07F16003 		add	r3, r7, #96
 1231 09f2 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1232              		.loc 2 2031 3 discriminator 1
 1233 09f4 07F57973 		add	r3, r7, #996
 1234 09f8 1868     		ldr	r0, [r3]
 1235 09fa 07F57873 		add	r3, r7, #992
 1236 09fe 1A68     		ldr	r2, [r3]
 1237 0a00 2346     		mov	r3, r4
 1238              		.syntax unified
 1239              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1240 0a02 C0FBD213 		smlaldx r1, r3, r0, r2
 1241              	@ 0 "" 2
 1242              		.thumb
 1243              		.syntax unified
 1244 0a06 07F16002 		add	r2, r7, #96
 1245 0a0a 1160     		str	r1, [r2]
 1246 0a0c 07F16002 		add	r2, r7, #96
 1247 0a10 5360     		str	r3, [r2, #4]
 1248              		.loc 2 2036 13 discriminator 1
 1249 0a12 07F16003 		add	r3, r7, #96
 1250 0a16 D3E90023 		ldrd	r2, [r3]
 1251              	.LBE177:
 1252              	.LBE176:
 1253              		.loc 1 341 14 discriminator 1
 1254 0a1a 07F59961 		add	r1, r7, #1224
 1255 0a1e C1E90023 		strd	r2, [r1]
 342:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 343:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       } while (--k);
 1256              		.loc 1 343 7 discriminator 1
 1257 0a22 D7F8AC34 		ldr	r3, [r7, #1196]
 1258 0a26 013B     		subs	r3, r3, #1
 1259 0a28 C7F8AC34 		str	r3, [r7, #1196]
 1260 0a2c D7F8AC34 		ldr	r3, [r7, #1196]
 1261 0a30 002B     		cmp	r3, #0
 1262 0a32 7FF4CFAD 		bne	.L41
 344:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 345:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* For the next MAC operations, SIMD is not used
 346:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        * So, the 16 bit pointer if inputB, py is updated */
 347:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 348:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 349:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        ** No loop unrolling is used. */
 350:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k = srcBLen % 0x4U;
 1263              		.loc 1 350 9
 1264 0a36 07F11803 		add	r3, r7, #24
 1265 0a3a 1B68     		ldr	r3, [r3]
 1266 0a3c 03F00303 		and	r3, r3, #3
 1267 0a40 C7F8AC34 		str	r3, [r7, #1196]
 351:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 352:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       if (k == 1U)
 1268              		.loc 1 352 10
 1269 0a44 D7F8AC34 		ldr	r3, [r7, #1196]
 1270 0a48 012B     		cmp	r3, #1
ARM GAS  /tmp/ccNYYMvm.s 			page 75


 1271 0a4a 40F0F380 		bne	.L42
 353:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 354:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read y[srcBLen - 5] */
 355:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = *(py + 1);
 1272              		.loc 1 355 19
 1273 0a4e 07F5D673 		add	r3, r7, #428
 1274 0a52 1B68     		ldr	r3, [r3]
 1275 0a54 0233     		adds	r3, r3, #2
 1276              		.loc 1 355 14
 1277 0a56 B3F90030 		ldrsh	r3, [r3]
 1278              		.loc 1 355 12
 1279 0a5a C7F88034 		str	r3, [r7, #1152]
 356:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 357:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = c0 << 16U;
 358:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #else
 359:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = c0 & 0x0000FFFF;
 1280              		.loc 1 359 12
 1281 0a5e D7F88034 		ldr	r3, [r7, #1152]
 1282 0a62 9BB2     		uxth	r3, r3
 1283 0a64 C7F88034 		str	r3, [r7, #1152]
 360:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 361:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 362:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[7] */
 363:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 1284              		.loc 1 363 14
 1285 0a68 07F5D873 		add	r3, r7, #432
 1286 0a6c 1A68     		ldr	r2, [r3]
 1287 0a6e 07F54173 		add	r3, r7, #772
 1288 0a72 1A60     		str	r2, [r3]
 1289 0a74 07F54173 		add	r3, r7, #772
 1290 0a78 1B68     		ldr	r3, [r3]
 1291 0a7a 1B68     		ldr	r3, [r3]	@ unaligned
 1292 0a7c 1A46     		mov	r2, r3
 1293              	.LBB178:
 1294              	.LBB179:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1295              		.loc 3 459 3
 1296 0a7e 07F1E403 		add	r3, r7, #228
 1297 0a82 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1298              		.loc 3 461 10
 1299 0a84 07F1E403 		add	r3, r7, #228
 1300 0a88 1B68     		ldr	r3, [r3]
 1301              	.LBE179:
 1302              	.LBE178:
 1303              		.loc 1 363 14
 1304 0a8a C7F87834 		str	r3, [r7, #1144]
 364:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         px++;
 1305              		.loc 1 364 11
 1306 0a8e 07F5D873 		add	r3, r7, #432
 1307 0a92 1B68     		ldr	r3, [r3]
 1308 0a94 9A1C     		adds	r2, r3, #2
 1309 0a96 07F5D873 		add	r3, r7, #432
 1310 0a9a 1A60     		str	r2, [r3]
 365:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 366:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulate */
 367:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc0 = __SMLALD(x0, c0, acc0);
ARM GAS  /tmp/ccNYYMvm.s 			page 76


 1311              		.loc 1 367 16
 1312 0a9c D7F8C024 		ldr	r2, [r7, #1216]
 1313 0aa0 D7F88044 		ldr	r4, [r7, #1152]
 1314 0aa4 07F59C63 		add	r3, r7, #1248
 1315 0aa8 D3E90001 		ldrd	r0, [r3]
 1316 0aac 07F54573 		add	r3, r7, #788
 1317 0ab0 1A60     		str	r2, [r3]
 1318 0ab2 07F54473 		add	r3, r7, #784
 1319 0ab6 1C60     		str	r4, [r3]
 1320 0ab8 C7E9C201 		strd	r0, [r7, #776]
 1321              	.LBB180:
 1322              	.LBB181:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1323              		.loc 2 2011 11
 1324 0abc 07F1D801 		add	r1, r7, #216
 1325 0ac0 D7E9C223 		ldrd	r2, [r7, #776]
 1326 0ac4 C1E90023 		strd	r2, [r1]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1327              		.loc 2 2014 118
 1328 0ac8 07F1D803 		add	r3, r7, #216
 1329 0acc 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1330              		.loc 2 2014 136
 1331 0ace 07F1D803 		add	r3, r7, #216
 1332 0ad2 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1333              		.loc 2 2014 3
 1334 0ad4 07F54573 		add	r3, r7, #788
 1335 0ad8 1868     		ldr	r0, [r3]
 1336 0ada 07F54473 		add	r3, r7, #784
 1337 0ade 1A68     		ldr	r2, [r3]
 1338 0ae0 2346     		mov	r3, r4
 1339              		.syntax unified
 1340              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1341 0ae2 C0FBC213 		smlald r1, r3, r0, r2
 1342              	@ 0 "" 2
 1343              		.thumb
 1344              		.syntax unified
 1345 0ae6 07F1D802 		add	r2, r7, #216
 1346 0aea 1160     		str	r1, [r2]
 1347 0aec 07F1D802 		add	r2, r7, #216
 1348 0af0 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1349              		.loc 2 2019 13
 1350 0af2 07F1D803 		add	r3, r7, #216
 1351 0af6 D3E90023 		ldrd	r2, [r3]
 1352              	.LBE181:
 1353              	.LBE180:
 1354              		.loc 1 367 14
 1355 0afa 07F59C61 		add	r1, r7, #1248
 1356 0afe C1E90023 		strd	r2, [r1]
 368:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 1357              		.loc 1 368 16
 1358 0b02 D7F8BC24 		ldr	r2, [r7, #1212]
 1359 0b06 D7F88044 		ldr	r4, [r7, #1152]
 1360 0b0a 07F59B63 		add	r3, r7, #1240
 1361 0b0e D3E90001 		ldrd	r0, [r3]
ARM GAS  /tmp/ccNYYMvm.s 			page 77


 1362 0b12 07F54973 		add	r3, r7, #804
 1363 0b16 1A60     		str	r2, [r3]
 1364 0b18 07F54873 		add	r3, r7, #800
 1365 0b1c 1C60     		str	r4, [r3]
 1366 0b1e C7E9C601 		strd	r0, [r7, #792]
 1367              	.LBB182:
 1368              	.LBB183:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1369              		.loc 2 2011 11
 1370 0b22 07F1D001 		add	r1, r7, #208
 1371 0b26 D7E9C623 		ldrd	r2, [r7, #792]
 1372 0b2a C1E90023 		strd	r2, [r1]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1373              		.loc 2 2014 118
 1374 0b2e 07F1D003 		add	r3, r7, #208
 1375 0b32 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1376              		.loc 2 2014 136
 1377 0b34 07F1D003 		add	r3, r7, #208
 1378 0b38 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1379              		.loc 2 2014 3
 1380 0b3a 07F54973 		add	r3, r7, #804
 1381 0b3e 1868     		ldr	r0, [r3]
 1382 0b40 07F54873 		add	r3, r7, #800
 1383 0b44 1A68     		ldr	r2, [r3]
 1384 0b46 2346     		mov	r3, r4
 1385              		.syntax unified
 1386              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1387 0b48 C0FBC213 		smlald r1, r3, r0, r2
 1388              	@ 0 "" 2
 1389              		.thumb
 1390              		.syntax unified
 1391 0b4c 07F1D002 		add	r2, r7, #208
 1392 0b50 1160     		str	r1, [r2]
 1393 0b52 07F1D002 		add	r2, r7, #208
 1394 0b56 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1395              		.loc 2 2019 13
 1396 0b58 07F1D003 		add	r3, r7, #208
 1397 0b5c D3E90023 		ldrd	r2, [r3]
 1398              	.LBE183:
 1399              	.LBE182:
 1400              		.loc 1 368 14
 1401 0b60 07F59B61 		add	r1, r7, #1240
 1402 0b64 C1E90023 		strd	r2, [r1]
 369:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x1, c0, acc2);
 1403              		.loc 1 369 16
 1404 0b68 D7F8BC24 		ldr	r2, [r7, #1212]
 1405 0b6c D7F88044 		ldr	r4, [r7, #1152]
 1406 0b70 07F59A63 		add	r3, r7, #1232
 1407 0b74 D3E90001 		ldrd	r0, [r3]
 1408 0b78 07F54D73 		add	r3, r7, #820
 1409 0b7c 1A60     		str	r2, [r3]
 1410 0b7e 07F54C73 		add	r3, r7, #816
 1411 0b82 1C60     		str	r4, [r3]
 1412 0b84 C7E9CA01 		strd	r0, [r7, #808]
ARM GAS  /tmp/ccNYYMvm.s 			page 78


 1413              	.LBB184:
 1414              	.LBB185:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1415              		.loc 2 2028 11
 1416 0b88 07F1C801 		add	r1, r7, #200
 1417 0b8c D7E9CA23 		ldrd	r2, [r7, #808]
 1418 0b90 C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1419              		.loc 2 2031 119
 1420 0b94 07F1C803 		add	r3, r7, #200
 1421 0b98 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1422              		.loc 2 2031 137
 1423 0b9a 07F1C803 		add	r3, r7, #200
 1424 0b9e 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1425              		.loc 2 2031 3
 1426 0ba0 07F54D73 		add	r3, r7, #820
 1427 0ba4 1868     		ldr	r0, [r3]
 1428 0ba6 07F54C73 		add	r3, r7, #816
 1429 0baa 1A68     		ldr	r2, [r3]
 1430 0bac 2346     		mov	r3, r4
 1431              		.syntax unified
 1432              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1433 0bae C0FBD213 		smlaldx r1, r3, r0, r2
 1434              	@ 0 "" 2
 1435              		.thumb
 1436              		.syntax unified
 1437 0bb2 07F1C802 		add	r2, r7, #200
 1438 0bb6 1160     		str	r1, [r2]
 1439 0bb8 07F1C802 		add	r2, r7, #200
 1440 0bbc 5360     		str	r3, [r2, #4]
 1441              		.loc 2 2036 13
 1442 0bbe 07F1C803 		add	r3, r7, #200
 1443 0bc2 D3E90023 		ldrd	r2, [r3]
 1444              	.LBE185:
 1445              	.LBE184:
 1446              		.loc 1 369 14
 1447 0bc6 07F59A61 		add	r1, r7, #1232
 1448 0bca C1E90023 		strd	r2, [r1]
 370:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 1449              		.loc 1 370 16
 1450 0bce D7F87824 		ldr	r2, [r7, #1144]
 1451 0bd2 D7F88044 		ldr	r4, [r7, #1152]
 1452 0bd6 07F59963 		add	r3, r7, #1224
 1453 0bda D3E90001 		ldrd	r0, [r3]
 1454 0bde 07F55273 		add	r3, r7, #840
 1455 0be2 1A60     		str	r2, [r3]
 1456 0be4 07F55173 		add	r3, r7, #836
 1457 0be8 1C60     		str	r4, [r3]
 1458 0bea C7E9CE01 		strd	r0, [r7, #824]
 1459              	.LBB186:
 1460              	.LBB187:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1461              		.loc 2 2028 11
 1462 0bee 07F1C001 		add	r1, r7, #192
 1463 0bf2 D7E9CE23 		ldrd	r2, [r7, #824]
ARM GAS  /tmp/ccNYYMvm.s 			page 79


 1464 0bf6 C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1465              		.loc 2 2031 119
 1466 0bfa 07F1C003 		add	r3, r7, #192
 1467 0bfe 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1468              		.loc 2 2031 137
 1469 0c00 07F1C003 		add	r3, r7, #192
 1470 0c04 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1471              		.loc 2 2031 3
 1472 0c06 07F55273 		add	r3, r7, #840
 1473 0c0a 1868     		ldr	r0, [r3]
 1474 0c0c 07F55173 		add	r3, r7, #836
 1475 0c10 1A68     		ldr	r2, [r3]
 1476 0c12 2346     		mov	r3, r4
 1477              		.syntax unified
 1478              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1479 0c14 C0FBD213 		smlaldx r1, r3, r0, r2
 1480              	@ 0 "" 2
 1481              		.thumb
 1482              		.syntax unified
 1483 0c18 07F1C002 		add	r2, r7, #192
 1484 0c1c 1160     		str	r1, [r2]
 1485 0c1e 07F1C002 		add	r2, r7, #192
 1486 0c22 5360     		str	r3, [r2, #4]
 1487              		.loc 2 2036 13
 1488 0c24 07F1C003 		add	r3, r7, #192
 1489 0c28 D3E90023 		ldrd	r2, [r3]
 1490              	.LBE187:
 1491              	.LBE186:
 1492              		.loc 1 370 14
 1493 0c2c 07F59961 		add	r1, r7, #1224
 1494 0c30 C1E90023 		strd	r2, [r1]
 1495              	.L42:
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 372:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 373:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       if (k == 2U)
 1496              		.loc 1 373 10
 1497 0c34 D7F8AC34 		ldr	r3, [r7, #1196]
 1498 0c38 022B     		cmp	r3, #2
 1499 0c3a 40F00981 		bne	.L48
 374:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read y[srcBLen - 5], y[srcBLen - 6] */
 376:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = read_q15x2 ((q15_t *) py);
 1500              		.loc 1 376 14
 1501 0c3e 07F5D673 		add	r3, r7, #428
 1502 0c42 1A68     		ldr	r2, [r3]
 1503 0c44 07F52D73 		add	r3, r7, #692
 1504 0c48 1A60     		str	r2, [r3]
 1505 0c4a 07F52D73 		add	r3, r7, #692
 1506 0c4e 1B68     		ldr	r3, [r3]
 1507 0c50 1B68     		ldr	r3, [r3]	@ unaligned
 1508 0c52 1A46     		mov	r2, r3
 1509              	.LBB188:
 1510              	.LBB189:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccNYYMvm.s 			page 80


 1511              		.loc 3 459 3
 1512 0c54 07F58A73 		add	r3, r7, #276
 1513 0c58 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1514              		.loc 3 461 10
 1515 0c5a 07F58A73 		add	r3, r7, #276
 1516 0c5e 1B68     		ldr	r3, [r3]
 1517              	.LBE189:
 1518              	.LBE188:
 1519              		.loc 1 376 14
 1520 0c60 C7F88034 		str	r3, [r7, #1152]
 377:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 378:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[7], x[8] */
 379:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 1521              		.loc 1 379 14
 1522 0c64 07F5D873 		add	r3, r7, #432
 1523 0c68 1A68     		ldr	r2, [r3]
 1524 0c6a 07F52E73 		add	r3, r7, #696
 1525 0c6e 1A60     		str	r2, [r3]
 1526 0c70 07F52E73 		add	r3, r7, #696
 1527 0c74 1B68     		ldr	r3, [r3]
 1528 0c76 1B68     		ldr	r3, [r3]	@ unaligned
 1529 0c78 1A46     		mov	r2, r3
 1530              	.LBB190:
 1531              	.LBB191:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1532              		.loc 3 459 3
 1533 0c7a 07F58873 		add	r3, r7, #272
 1534 0c7e 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1535              		.loc 3 461 10
 1536 0c80 07F58873 		add	r3, r7, #272
 1537 0c84 1B68     		ldr	r3, [r3]
 1538              	.LBE191:
 1539              	.LBE190:
 1540              		.loc 1 379 14
 1541 0c86 C7F87834 		str	r3, [r7, #1144]
 380:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 381:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[9] */
 382:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 1542              		.loc 1 382 26
 1543 0c8a 07F5D873 		add	r3, r7, #432
 1544 0c8e 1B68     		ldr	r3, [r3]
 1545              		.loc 1 382 14
 1546 0c90 9A1C     		adds	r2, r3, #2
 1547 0c92 07F52F73 		add	r3, r7, #700
 1548 0c96 1A60     		str	r2, [r3]
 1549 0c98 07F52F73 		add	r3, r7, #700
 1550 0c9c 1B68     		ldr	r3, [r3]
 1551 0c9e 1B68     		ldr	r3, [r3]	@ unaligned
 1552 0ca0 1A46     		mov	r2, r3
 1553              	.LBB192:
 1554              	.LBB193:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1555              		.loc 3 459 3
 1556 0ca2 07F58673 		add	r3, r7, #268
 1557 0ca6 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccNYYMvm.s 			page 81


 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1558              		.loc 3 461 10
 1559 0ca8 07F58673 		add	r3, r7, #268
 1560 0cac 1B68     		ldr	r3, [r3]
 1561              	.LBE193:
 1562              	.LBE192:
 1563              		.loc 1 382 14
 1564 0cae C7F87C34 		str	r3, [r7, #1148]
 383:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         px += 2U;
 1565              		.loc 1 383 12
 1566 0cb2 07F5D873 		add	r3, r7, #432
 1567 0cb6 1B68     		ldr	r3, [r3]
 1568 0cb8 1A1D     		adds	r2, r3, #4
 1569 0cba 07F5D873 		add	r3, r7, #432
 1570 0cbe 1A60     		str	r2, [r3]
 384:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 385:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulate */
 386:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc0 = __SMLALDX(x0, c0, acc0);
 1571              		.loc 1 386 16
 1572 0cc0 D7F8C024 		ldr	r2, [r7, #1216]
 1573 0cc4 D7F88044 		ldr	r4, [r7, #1152]
 1574 0cc8 07F59C63 		add	r3, r7, #1248
 1575 0ccc D3E90001 		ldrd	r0, [r3]
 1576 0cd0 07F53373 		add	r3, r7, #716
 1577 0cd4 1A60     		str	r2, [r3]
 1578 0cd6 07F53273 		add	r3, r7, #712
 1579 0cda 1C60     		str	r4, [r3]
 1580 0cdc C7E9B001 		strd	r0, [r7, #704]
 1581              	.LBB194:
 1582              	.LBB195:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1583              		.loc 2 2028 11
 1584 0ce0 D7E9B023 		ldrd	r2, [r7, #704]
 1585 0ce4 C7E94023 		strd	r2, [r7, #256]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1586              		.loc 2 2031 119
 1587 0ce8 07F58073 		add	r3, r7, #256
 1588 0cec 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1589              		.loc 2 2031 137
 1590 0cee 07F58073 		add	r3, r7, #256
 1591 0cf2 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1592              		.loc 2 2031 3
 1593 0cf4 07F53373 		add	r3, r7, #716
 1594 0cf8 1868     		ldr	r0, [r3]
 1595 0cfa 07F53273 		add	r3, r7, #712
 1596 0cfe 1A68     		ldr	r2, [r3]
 1597 0d00 2346     		mov	r3, r4
 1598              		.syntax unified
 1599              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1600 0d02 C0FBD213 		smlaldx r1, r3, r0, r2
 1601              	@ 0 "" 2
 1602              		.thumb
 1603              		.syntax unified
 1604 0d06 07F58072 		add	r2, r7, #256
 1605 0d0a 1160     		str	r1, [r2]
ARM GAS  /tmp/ccNYYMvm.s 			page 82


 1606 0d0c 07F58072 		add	r2, r7, #256
 1607 0d10 5360     		str	r3, [r2, #4]
 1608              		.loc 2 2036 13
 1609 0d12 D7E94023 		ldrd	r2, [r7, #256]
 1610              	.LBE195:
 1611              	.LBE194:
 1612              		.loc 1 386 14
 1613 0d16 07F59C61 		add	r1, r7, #1248
 1614 0d1a C1E90023 		strd	r2, [r1]
 387:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALDX(x1, c0, acc1);
 1615              		.loc 1 387 16
 1616 0d1e D7F8BC24 		ldr	r2, [r7, #1212]
 1617 0d22 D7F88044 		ldr	r4, [r7, #1152]
 1618 0d26 07F59B63 		add	r3, r7, #1240
 1619 0d2a D3E90001 		ldrd	r0, [r3]
 1620 0d2e 07F53773 		add	r3, r7, #732
 1621 0d32 1A60     		str	r2, [r3]
 1622 0d34 07F53673 		add	r3, r7, #728
 1623 0d38 1C60     		str	r4, [r3]
 1624 0d3a C7E9B401 		strd	r0, [r7, #720]
 1625              	.LBB196:
 1626              	.LBB197:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1627              		.loc 2 2028 11
 1628 0d3e 07F1F801 		add	r1, r7, #248
 1629 0d42 D7E9B423 		ldrd	r2, [r7, #720]
 1630 0d46 C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1631              		.loc 2 2031 119
 1632 0d4a 07F1F803 		add	r3, r7, #248
 1633 0d4e 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1634              		.loc 2 2031 137
 1635 0d50 07F1F803 		add	r3, r7, #248
 1636 0d54 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1637              		.loc 2 2031 3
 1638 0d56 07F53773 		add	r3, r7, #732
 1639 0d5a 1868     		ldr	r0, [r3]
 1640 0d5c 07F53673 		add	r3, r7, #728
 1641 0d60 1A68     		ldr	r2, [r3]
 1642 0d62 2346     		mov	r3, r4
 1643              		.syntax unified
 1644              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1645 0d64 C0FBD213 		smlaldx r1, r3, r0, r2
 1646              	@ 0 "" 2
 1647              		.thumb
 1648              		.syntax unified
 1649 0d68 07F1F802 		add	r2, r7, #248
 1650 0d6c 1160     		str	r1, [r2]
 1651 0d6e 07F1F802 		add	r2, r7, #248
 1652 0d72 5360     		str	r3, [r2, #4]
 1653              		.loc 2 2036 13
 1654 0d74 07F1F803 		add	r3, r7, #248
 1655 0d78 D3E90023 		ldrd	r2, [r3]
 1656              	.LBE197:
 1657              	.LBE196:
ARM GAS  /tmp/ccNYYMvm.s 			page 83


 1658              		.loc 1 387 14
 1659 0d7c 07F59B61 		add	r1, r7, #1240
 1660 0d80 C1E90023 		strd	r2, [r1]
 388:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x3, c0, acc2);
 1661              		.loc 1 388 16
 1662 0d84 D7F87824 		ldr	r2, [r7, #1144]
 1663 0d88 D7F88044 		ldr	r4, [r7, #1152]
 1664 0d8c 07F59A63 		add	r3, r7, #1232
 1665 0d90 D3E90001 		ldrd	r0, [r3]
 1666 0d94 07F53B73 		add	r3, r7, #748
 1667 0d98 1A60     		str	r2, [r3]
 1668 0d9a 07F53A73 		add	r3, r7, #744
 1669 0d9e 1C60     		str	r4, [r3]
 1670 0da0 C7E9B801 		strd	r0, [r7, #736]
 1671              	.LBB198:
 1672              	.LBB199:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1673              		.loc 2 2028 11
 1674 0da4 07F1F001 		add	r1, r7, #240
 1675 0da8 D7E9B823 		ldrd	r2, [r7, #736]
 1676 0dac C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1677              		.loc 2 2031 119
 1678 0db0 07F1F003 		add	r3, r7, #240
 1679 0db4 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1680              		.loc 2 2031 137
 1681 0db6 07F1F003 		add	r3, r7, #240
 1682 0dba 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1683              		.loc 2 2031 3
 1684 0dbc 07F53B73 		add	r3, r7, #748
 1685 0dc0 1868     		ldr	r0, [r3]
 1686 0dc2 07F53A73 		add	r3, r7, #744
 1687 0dc6 1A68     		ldr	r2, [r3]
 1688 0dc8 2346     		mov	r3, r4
 1689              		.syntax unified
 1690              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1691 0dca C0FBD213 		smlaldx r1, r3, r0, r2
 1692              	@ 0 "" 2
 1693              		.thumb
 1694              		.syntax unified
 1695 0dce 07F1F002 		add	r2, r7, #240
 1696 0dd2 1160     		str	r1, [r2]
 1697 0dd4 07F1F002 		add	r2, r7, #240
 1698 0dd8 5360     		str	r3, [r2, #4]
 1699              		.loc 2 2036 13
 1700 0dda 07F1F003 		add	r3, r7, #240
 1701 0dde D3E90023 		ldrd	r2, [r3]
 1702              	.LBE199:
 1703              	.LBE198:
 1704              		.loc 1 388 14
 1705 0de2 07F59A61 		add	r1, r7, #1232
 1706 0de6 C1E90023 		strd	r2, [r1]
 389:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x2, c0, acc3);
 1707              		.loc 1 389 16
 1708 0dea D7F87C24 		ldr	r2, [r7, #1148]
ARM GAS  /tmp/ccNYYMvm.s 			page 84


 1709 0dee D7F88044 		ldr	r4, [r7, #1152]
 1710 0df2 07F59963 		add	r3, r7, #1224
 1711 0df6 D3E90001 		ldrd	r0, [r3]
 1712 0dfa 07F54073 		add	r3, r7, #768
 1713 0dfe 1A60     		str	r2, [r3]
 1714 0e00 07F53F73 		add	r3, r7, #764
 1715 0e04 1C60     		str	r4, [r3]
 1716 0e06 C7E9BC01 		strd	r0, [r7, #752]
 1717              	.LBB200:
 1718              	.LBB201:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1719              		.loc 2 2028 11
 1720 0e0a 07F1E801 		add	r1, r7, #232
 1721 0e0e D7E9BC23 		ldrd	r2, [r7, #752]
 1722 0e12 C1E90023 		strd	r2, [r1]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1723              		.loc 2 2031 119
 1724 0e16 07F1E803 		add	r3, r7, #232
 1725 0e1a 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1726              		.loc 2 2031 137
 1727 0e1c 07F1E803 		add	r3, r7, #232
 1728 0e20 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1729              		.loc 2 2031 3
 1730 0e22 07F54073 		add	r3, r7, #768
 1731 0e26 1868     		ldr	r0, [r3]
 1732 0e28 07F53F73 		add	r3, r7, #764
 1733 0e2c 1A68     		ldr	r2, [r3]
 1734 0e2e 2346     		mov	r3, r4
 1735              		.syntax unified
 1736              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1737 0e30 C0FBD213 		smlaldx r1, r3, r0, r2
 1738              	@ 0 "" 2
 1739              		.thumb
 1740              		.syntax unified
 1741 0e34 07F1E802 		add	r2, r7, #232
 1742 0e38 1160     		str	r1, [r2]
 1743 0e3a 07F1E802 		add	r2, r7, #232
 1744 0e3e 5360     		str	r3, [r2, #4]
 1745              		.loc 2 2036 13
 1746 0e40 07F1E803 		add	r3, r7, #232
 1747 0e44 D3E90023 		ldrd	r2, [r3]
 1748              	.LBE201:
 1749              	.LBE200:
 1750              		.loc 1 389 14
 1751 0e48 07F59961 		add	r1, r7, #1224
 1752 0e4c C1E90023 		strd	r2, [r1]
 1753              	.L48:
 390:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 391:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 392:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       if (k == 3U)
 1754              		.loc 1 392 10
 1755 0e50 D7F8AC34 		ldr	r3, [r7, #1196]
 1756 0e54 032B     		cmp	r3, #3
 1757 0e56 40F0DA81 		bne	.L56
 393:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
ARM GAS  /tmp/ccNYYMvm.s 			page 85


 394:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read y[srcBLen - 5], y[srcBLen - 6] */
 395:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = read_q15x2 ((q15_t *) py);
 1758              		.loc 1 395 14
 1759 0e5a 07F5D673 		add	r3, r7, #428
 1760 0e5e 1A68     		ldr	r2, [r3]
 1761 0e60 07F50773 		add	r3, r7, #540
 1762 0e64 1A60     		str	r2, [r3]
 1763 0e66 07F50773 		add	r3, r7, #540
 1764 0e6a 1B68     		ldr	r3, [r3]
 1765 0e6c 1B68     		ldr	r3, [r3]	@ unaligned
 1766 0e6e 1A46     		mov	r2, r3
 1767              	.LBB202:
 1768              	.LBB203:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1769              		.loc 3 459 3
 1770 0e70 07F5B673 		add	r3, r7, #364
 1771 0e74 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1772              		.loc 3 461 10
 1773 0e76 07F5B673 		add	r3, r7, #364
 1774 0e7a 1B68     		ldr	r3, [r3]
 1775              	.LBE203:
 1776              	.LBE202:
 1777              		.loc 1 395 14
 1778 0e7c C7F88034 		str	r3, [r7, #1152]
 396:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 397:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[7], x[8] */
 398:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 1779              		.loc 1 398 14
 1780 0e80 07F5D873 		add	r3, r7, #432
 1781 0e84 1A68     		ldr	r2, [r3]
 1782 0e86 07F50873 		add	r3, r7, #544
 1783 0e8a 1A60     		str	r2, [r3]
 1784 0e8c 07F50873 		add	r3, r7, #544
 1785 0e90 1B68     		ldr	r3, [r3]
 1786 0e92 1B68     		ldr	r3, [r3]	@ unaligned
 1787 0e94 1A46     		mov	r2, r3
 1788              	.LBB204:
 1789              	.LBB205:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1790              		.loc 3 459 3
 1791 0e96 07F5B473 		add	r3, r7, #360
 1792 0e9a 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1793              		.loc 3 461 10
 1794 0e9c 07F5B473 		add	r3, r7, #360
 1795 0ea0 1B68     		ldr	r3, [r3]
 1796              	.LBE205:
 1797              	.LBE204:
 1798              		.loc 1 398 14
 1799 0ea2 C7F87834 		str	r3, [r7, #1144]
 399:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 400:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[9] */
 401:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 1800              		.loc 1 401 26
 1801 0ea6 07F5D873 		add	r3, r7, #432
 1802 0eaa 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccNYYMvm.s 			page 86


 1803              		.loc 1 401 14
 1804 0eac 9A1C     		adds	r2, r3, #2
 1805 0eae 07F50973 		add	r3, r7, #548
 1806 0eb2 1A60     		str	r2, [r3]
 1807 0eb4 07F50973 		add	r3, r7, #548
 1808 0eb8 1B68     		ldr	r3, [r3]
 1809 0eba 1B68     		ldr	r3, [r3]	@ unaligned
 1810 0ebc 1A46     		mov	r2, r3
 1811              	.LBB206:
 1812              	.LBB207:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1813              		.loc 3 459 3
 1814 0ebe 07F5B273 		add	r3, r7, #356
 1815 0ec2 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1816              		.loc 3 461 10
 1817 0ec4 07F5B273 		add	r3, r7, #356
 1818 0ec8 1B68     		ldr	r3, [r3]
 1819              	.LBE207:
 1820              	.LBE206:
 1821              		.loc 1 401 14
 1822 0eca C7F87C34 		str	r3, [r7, #1148]
 402:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 403:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulate */
 404:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc0 = __SMLALDX(x0, c0, acc0);
 1823              		.loc 1 404 16
 1824 0ece D7F8C024 		ldr	r2, [r7, #1216]
 1825 0ed2 D7F88044 		ldr	r4, [r7, #1152]
 1826 0ed6 07F59C63 		add	r3, r7, #1248
 1827 0eda D3E90001 		ldrd	r0, [r3]
 1828 0ede 07F50D73 		add	r3, r7, #564
 1829 0ee2 1A60     		str	r2, [r3]
 1830 0ee4 07F50C73 		add	r3, r7, #560
 1831 0ee8 1C60     		str	r4, [r3]
 1832 0eea C7E98A01 		strd	r0, [r7, #552]
 1833              	.LBB208:
 1834              	.LBB209:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1835              		.loc 2 2028 11
 1836 0eee D7E98A23 		ldrd	r2, [r7, #552]
 1837 0ef2 C7E95623 		strd	r2, [r7, #344]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1838              		.loc 2 2031 119
 1839 0ef6 07F5AC73 		add	r3, r7, #344
 1840 0efa 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1841              		.loc 2 2031 137
 1842 0efc 07F5AC73 		add	r3, r7, #344
 1843 0f00 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1844              		.loc 2 2031 3
 1845 0f02 07F50D73 		add	r3, r7, #564
 1846 0f06 1868     		ldr	r0, [r3]
 1847 0f08 07F50C73 		add	r3, r7, #560
 1848 0f0c 1A68     		ldr	r2, [r3]
 1849 0f0e 2346     		mov	r3, r4
 1850              		.syntax unified
ARM GAS  /tmp/ccNYYMvm.s 			page 87


 1851              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1852 0f10 C0FBD213 		smlaldx r1, r3, r0, r2
 1853              	@ 0 "" 2
 1854              		.thumb
 1855              		.syntax unified
 1856 0f14 07F5AC72 		add	r2, r7, #344
 1857 0f18 1160     		str	r1, [r2]
 1858 0f1a 07F5AC72 		add	r2, r7, #344
 1859 0f1e 5360     		str	r3, [r2, #4]
 1860              		.loc 2 2036 13
 1861 0f20 D7E95623 		ldrd	r2, [r7, #344]
 1862              	.LBE209:
 1863              	.LBE208:
 1864              		.loc 1 404 14
 1865 0f24 07F59C61 		add	r1, r7, #1248
 1866 0f28 C1E90023 		strd	r2, [r1]
 405:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALDX(x1, c0, acc1);
 1867              		.loc 1 405 16
 1868 0f2c D7F8BC24 		ldr	r2, [r7, #1212]
 1869 0f30 D7F88044 		ldr	r4, [r7, #1152]
 1870 0f34 07F59B63 		add	r3, r7, #1240
 1871 0f38 D3E90001 		ldrd	r0, [r3]
 1872 0f3c 07F51173 		add	r3, r7, #580
 1873 0f40 1A60     		str	r2, [r3]
 1874 0f42 07F51073 		add	r3, r7, #576
 1875 0f46 1C60     		str	r4, [r3]
 1876 0f48 C7E98E01 		strd	r0, [r7, #568]
 1877              	.LBB210:
 1878              	.LBB211:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1879              		.loc 2 2028 11
 1880 0f4c D7E98E23 		ldrd	r2, [r7, #568]
 1881 0f50 C7E95423 		strd	r2, [r7, #336]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1882              		.loc 2 2031 119
 1883 0f54 07F5A873 		add	r3, r7, #336
 1884 0f58 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1885              		.loc 2 2031 137
 1886 0f5a 07F5A873 		add	r3, r7, #336
 1887 0f5e 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1888              		.loc 2 2031 3
 1889 0f60 07F51173 		add	r3, r7, #580
 1890 0f64 1868     		ldr	r0, [r3]
 1891 0f66 07F51073 		add	r3, r7, #576
 1892 0f6a 1A68     		ldr	r2, [r3]
 1893 0f6c 2346     		mov	r3, r4
 1894              		.syntax unified
 1895              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1896 0f6e C0FBD213 		smlaldx r1, r3, r0, r2
 1897              	@ 0 "" 2
 1898              		.thumb
 1899              		.syntax unified
 1900 0f72 07F5A872 		add	r2, r7, #336
 1901 0f76 1160     		str	r1, [r2]
 1902 0f78 07F5A872 		add	r2, r7, #336
ARM GAS  /tmp/ccNYYMvm.s 			page 88


 1903 0f7c 5360     		str	r3, [r2, #4]
 1904              		.loc 2 2036 13
 1905 0f7e D7E95423 		ldrd	r2, [r7, #336]
 1906              	.LBE211:
 1907              	.LBE210:
 1908              		.loc 1 405 14
 1909 0f82 07F59B61 		add	r1, r7, #1240
 1910 0f86 C1E90023 		strd	r2, [r1]
 406:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x3, c0, acc2);
 1911              		.loc 1 406 16
 1912 0f8a D7F87824 		ldr	r2, [r7, #1144]
 1913 0f8e D7F88044 		ldr	r4, [r7, #1152]
 1914 0f92 07F59A63 		add	r3, r7, #1232
 1915 0f96 D3E90001 		ldrd	r0, [r3]
 1916 0f9a 07F51573 		add	r3, r7, #596
 1917 0f9e 1A60     		str	r2, [r3]
 1918 0fa0 07F51473 		add	r3, r7, #592
 1919 0fa4 1C60     		str	r4, [r3]
 1920 0fa6 C7E99201 		strd	r0, [r7, #584]
 1921              	.LBB212:
 1922              	.LBB213:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1923              		.loc 2 2028 11
 1924 0faa D7E99223 		ldrd	r2, [r7, #584]
 1925 0fae C7E95223 		strd	r2, [r7, #328]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1926              		.loc 2 2031 119
 1927 0fb2 07F5A473 		add	r3, r7, #328
 1928 0fb6 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1929              		.loc 2 2031 137
 1930 0fb8 07F5A473 		add	r3, r7, #328
 1931 0fbc 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1932              		.loc 2 2031 3
 1933 0fbe 07F51573 		add	r3, r7, #596
 1934 0fc2 1868     		ldr	r0, [r3]
 1935 0fc4 07F51473 		add	r3, r7, #592
 1936 0fc8 1A68     		ldr	r2, [r3]
 1937 0fca 2346     		mov	r3, r4
 1938              		.syntax unified
 1939              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1940 0fcc C0FBD213 		smlaldx r1, r3, r0, r2
 1941              	@ 0 "" 2
 1942              		.thumb
 1943              		.syntax unified
 1944 0fd0 07F5A472 		add	r2, r7, #328
 1945 0fd4 1160     		str	r1, [r2]
 1946 0fd6 07F5A472 		add	r2, r7, #328
 1947 0fda 5360     		str	r3, [r2, #4]
 1948              		.loc 2 2036 13
 1949 0fdc D7E95223 		ldrd	r2, [r7, #328]
 1950              	.LBE213:
 1951              	.LBE212:
 1952              		.loc 1 406 14
 1953 0fe0 07F59A61 		add	r1, r7, #1232
 1954 0fe4 C1E90023 		strd	r2, [r1]
ARM GAS  /tmp/ccNYYMvm.s 			page 89


 407:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x2, c0, acc3);
 1955              		.loc 1 407 16
 1956 0fe8 D7F87C24 		ldr	r2, [r7, #1148]
 1957 0fec D7F88044 		ldr	r4, [r7, #1152]
 1958 0ff0 07F59963 		add	r3, r7, #1224
 1959 0ff4 D3E90001 		ldrd	r0, [r3]
 1960 0ff8 07F51A73 		add	r3, r7, #616
 1961 0ffc 1A60     		str	r2, [r3]
 1962 0ffe 07F51973 		add	r3, r7, #612
 1963 1002 1C60     		str	r4, [r3]
 1964 1004 C7E99601 		strd	r0, [r7, #600]
 1965              	.LBB214:
 1966              	.LBB215:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1967              		.loc 2 2028 11
 1968 1008 D7E99623 		ldrd	r2, [r7, #600]
 1969 100c C7E95023 		strd	r2, [r7, #320]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1970              		.loc 2 2031 119
 1971 1010 07F5A073 		add	r3, r7, #320
 1972 1014 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1973              		.loc 2 2031 137
 1974 1016 07F5A073 		add	r3, r7, #320
 1975 101a 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1976              		.loc 2 2031 3
 1977 101c 07F51A73 		add	r3, r7, #616
 1978 1020 1868     		ldr	r0, [r3]
 1979 1022 07F51973 		add	r3, r7, #612
 1980 1026 1A68     		ldr	r2, [r3]
 1981 1028 2346     		mov	r3, r4
 1982              		.syntax unified
 1983              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1984 102a C0FBD213 		smlaldx r1, r3, r0, r2
 1985              	@ 0 "" 2
 1986              		.thumb
 1987              		.syntax unified
 1988 102e 07F5A072 		add	r2, r7, #320
 1989 1032 1160     		str	r1, [r2]
 1990 1034 07F5A072 		add	r2, r7, #320
 1991 1038 5360     		str	r3, [r2, #4]
 1992              		.loc 2 2036 13
 1993 103a D7E95023 		ldrd	r2, [r7, #320]
 1994              	.LBE215:
 1995              	.LBE214:
 1996              		.loc 1 407 14
 1997 103e 07F59961 		add	r1, r7, #1224
 1998 1042 C1E90023 		strd	r2, [r1]
 408:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 409:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = *(py-1);
 1999              		.loc 1 409 18
 2000 1046 07F5D673 		add	r3, r7, #428
 2001 104a 1B68     		ldr	r3, [r3]
 2002 104c 023B     		subs	r3, r3, #2
 2003              		.loc 1 409 14
 2004 104e B3F90030 		ldrsh	r3, [r3]
ARM GAS  /tmp/ccNYYMvm.s 			page 90


 2005              		.loc 1 409 12
 2006 1052 C7F88034 		str	r3, [r7, #1152]
 410:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 411:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = c0 << 16U;
 412:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #else
 413:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = c0 & 0x0000FFFF;
 2007              		.loc 1 413 12
 2008 1056 D7F88034 		ldr	r3, [r7, #1152]
 2009 105a 9BB2     		uxth	r3, r3
 2010 105c C7F88034 		str	r3, [r7, #1152]
 414:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 415:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[10] */
 417:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x3 =  read_q15x2 ((q15_t *) px + 2);
 2011              		.loc 1 417 27
 2012 1060 07F5D873 		add	r3, r7, #432
 2013 1064 1B68     		ldr	r3, [r3]
 2014              		.loc 1 417 15
 2015 1066 1A1D     		adds	r2, r3, #4
 2016 1068 07F51B73 		add	r3, r7, #620
 2017 106c 1A60     		str	r2, [r3]
 2018 106e 07F51B73 		add	r3, r7, #620
 2019 1072 1B68     		ldr	r3, [r3]
 2020 1074 1B68     		ldr	r3, [r3]	@ unaligned
 2021 1076 1A46     		mov	r2, r3
 2022              	.LBB216:
 2023              	.LBB217:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2024              		.loc 3 459 3
 2025 1078 07F59E73 		add	r3, r7, #316
 2026 107c 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2027              		.loc 3 461 10
 2028 107e 07F59E73 		add	r3, r7, #316
 2029 1082 1B68     		ldr	r3, [r3]
 2030              	.LBE217:
 2031              	.LBE216:
 2032              		.loc 1 417 15
 2033 1084 C7F87834 		str	r3, [r7, #1144]
 418:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         px += 3U;
 2034              		.loc 1 418 12
 2035 1088 07F5D873 		add	r3, r7, #432
 2036 108c 1B68     		ldr	r3, [r3]
 2037 108e 9A1D     		adds	r2, r3, #6
 2038 1090 07F5D873 		add	r3, r7, #432
 2039 1094 1A60     		str	r2, [r3]
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 420:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulates */
 421:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc0 = __SMLALDX(x1, c0, acc0);
 2040              		.loc 1 421 16
 2041 1096 D7F8BC24 		ldr	r2, [r7, #1212]
 2042 109a D7F88044 		ldr	r4, [r7, #1152]
 2043 109e 07F59C63 		add	r3, r7, #1248
 2044 10a2 D3E90001 		ldrd	r0, [r3]
 2045 10a6 07F51F73 		add	r3, r7, #636
 2046 10aa 1A60     		str	r2, [r3]
 2047 10ac 07F51E73 		add	r3, r7, #632
ARM GAS  /tmp/ccNYYMvm.s 			page 91


 2048 10b0 1C60     		str	r4, [r3]
 2049 10b2 C7E99C01 		strd	r0, [r7, #624]
 2050              	.LBB218:
 2051              	.LBB219:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2052              		.loc 2 2028 11
 2053 10b6 D7E99C23 		ldrd	r2, [r7, #624]
 2054 10ba C7E94C23 		strd	r2, [r7, #304]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2055              		.loc 2 2031 119
 2056 10be 07F59873 		add	r3, r7, #304
 2057 10c2 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2058              		.loc 2 2031 137
 2059 10c4 07F59873 		add	r3, r7, #304
 2060 10c8 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2061              		.loc 2 2031 3
 2062 10ca 07F51F73 		add	r3, r7, #636
 2063 10ce 1868     		ldr	r0, [r3]
 2064 10d0 07F51E73 		add	r3, r7, #632
 2065 10d4 1A68     		ldr	r2, [r3]
 2066 10d6 2346     		mov	r3, r4
 2067              		.syntax unified
 2068              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2069 10d8 C0FBD213 		smlaldx r1, r3, r0, r2
 2070              	@ 0 "" 2
 2071              		.thumb
 2072              		.syntax unified
 2073 10dc 07F59872 		add	r2, r7, #304
 2074 10e0 1160     		str	r1, [r2]
 2075 10e2 07F59872 		add	r2, r7, #304
 2076 10e6 5360     		str	r3, [r2, #4]
 2077              		.loc 2 2036 13
 2078 10e8 D7E94C23 		ldrd	r2, [r7, #304]
 2079              	.LBE219:
 2080              	.LBE218:
 2081              		.loc 1 421 14
 2082 10ec 07F59C61 		add	r1, r7, #1248
 2083 10f0 C1E90023 		strd	r2, [r1]
 422:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALD(x2, c0, acc1);
 2084              		.loc 1 422 16
 2085 10f4 D7F87C24 		ldr	r2, [r7, #1148]
 2086 10f8 D7F88044 		ldr	r4, [r7, #1152]
 2087 10fc 07F59B63 		add	r3, r7, #1240
 2088 1100 D3E90001 		ldrd	r0, [r3]
 2089 1104 07F52373 		add	r3, r7, #652
 2090 1108 1A60     		str	r2, [r3]
 2091 110a 07F52273 		add	r3, r7, #648
 2092 110e 1C60     		str	r4, [r3]
 2093 1110 C7E9A001 		strd	r0, [r7, #640]
 2094              	.LBB220:
 2095              	.LBB221:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2096              		.loc 2 2011 11
 2097 1114 D7E9A023 		ldrd	r2, [r7, #640]
 2098 1118 C7E94A23 		strd	r2, [r7, #296]
ARM GAS  /tmp/ccNYYMvm.s 			page 92


2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2099              		.loc 2 2014 118
 2100 111c 07F59473 		add	r3, r7, #296
 2101 1120 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2102              		.loc 2 2014 136
 2103 1122 07F59473 		add	r3, r7, #296
 2104 1126 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2105              		.loc 2 2014 3
 2106 1128 07F52373 		add	r3, r7, #652
 2107 112c 1868     		ldr	r0, [r3]
 2108 112e 07F52273 		add	r3, r7, #648
 2109 1132 1A68     		ldr	r2, [r3]
 2110 1134 2346     		mov	r3, r4
 2111              		.syntax unified
 2112              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2113 1136 C0FBC213 		smlald r1, r3, r0, r2
 2114              	@ 0 "" 2
 2115              		.thumb
 2116              		.syntax unified
 2117 113a 07F59472 		add	r2, r7, #296
 2118 113e 1160     		str	r1, [r2]
 2119 1140 07F59472 		add	r2, r7, #296
 2120 1144 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2121              		.loc 2 2019 13
 2122 1146 D7E94A23 		ldrd	r2, [r7, #296]
 2123              	.LBE221:
 2124              	.LBE220:
 2125              		.loc 1 422 14
 2126 114a 07F59B61 		add	r1, r7, #1240
 2127 114e C1E90023 		strd	r2, [r1]
 423:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x2, c0, acc2);
 2128              		.loc 1 423 16
 2129 1152 D7F87C24 		ldr	r2, [r7, #1148]
 2130 1156 D7F88044 		ldr	r4, [r7, #1152]
 2131 115a 07F59A63 		add	r3, r7, #1232
 2132 115e D3E90001 		ldrd	r0, [r3]
 2133 1162 07F52773 		add	r3, r7, #668
 2134 1166 1A60     		str	r2, [r3]
 2135 1168 07F52673 		add	r3, r7, #664
 2136 116c 1C60     		str	r4, [r3]
 2137 116e C7E9A401 		strd	r0, [r7, #656]
 2138              	.LBB222:
 2139              	.LBB223:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2140              		.loc 2 2028 11
 2141 1172 D7E9A423 		ldrd	r2, [r7, #656]
 2142 1176 C7E94823 		strd	r2, [r7, #288]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2143              		.loc 2 2031 119
 2144 117a 07F59073 		add	r3, r7, #288
 2145 117e 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2146              		.loc 2 2031 137
 2147 1180 07F59073 		add	r3, r7, #288
ARM GAS  /tmp/ccNYYMvm.s 			page 93


 2148 1184 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2149              		.loc 2 2031 3
 2150 1186 07F52773 		add	r3, r7, #668
 2151 118a 1868     		ldr	r0, [r3]
 2152 118c 07F52673 		add	r3, r7, #664
 2153 1190 1A68     		ldr	r2, [r3]
 2154 1192 2346     		mov	r3, r4
 2155              		.syntax unified
 2156              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2157 1194 C0FBD213 		smlaldx r1, r3, r0, r2
 2158              	@ 0 "" 2
 2159              		.thumb
 2160              		.syntax unified
 2161 1198 07F59072 		add	r2, r7, #288
 2162 119c 1160     		str	r1, [r2]
 2163 119e 07F59072 		add	r2, r7, #288
 2164 11a2 5360     		str	r3, [r2, #4]
 2165              		.loc 2 2036 13
 2166 11a4 D7E94823 		ldrd	r2, [r7, #288]
 2167              	.LBE223:
 2168              	.LBE222:
 2169              		.loc 1 423 14
 2170 11a8 07F59A61 		add	r1, r7, #1232
 2171 11ac C1E90023 		strd	r2, [r1]
 424:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 2172              		.loc 1 424 16
 2173 11b0 D7F87824 		ldr	r2, [r7, #1144]
 2174 11b4 D7F88044 		ldr	r4, [r7, #1152]
 2175 11b8 07F59963 		add	r3, r7, #1224
 2176 11bc D3E90001 		ldrd	r0, [r3]
 2177 11c0 07F52C73 		add	r3, r7, #688
 2178 11c4 1A60     		str	r2, [r3]
 2179 11c6 07F52B73 		add	r3, r7, #684
 2180 11ca 1C60     		str	r4, [r3]
 2181 11cc C7E9A801 		strd	r0, [r7, #672]
 2182              	.LBB224:
 2183              	.LBB225:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2184              		.loc 2 2028 11
 2185 11d0 D7E9A823 		ldrd	r2, [r7, #672]
 2186 11d4 C7E94623 		strd	r2, [r7, #280]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2187              		.loc 2 2031 119
 2188 11d8 07F58C73 		add	r3, r7, #280
 2189 11dc 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2190              		.loc 2 2031 137
 2191 11de 07F58C73 		add	r3, r7, #280
 2192 11e2 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2193              		.loc 2 2031 3
 2194 11e4 07F52C73 		add	r3, r7, #688
 2195 11e8 1868     		ldr	r0, [r3]
 2196 11ea 07F52B73 		add	r3, r7, #684
 2197 11ee 1A68     		ldr	r2, [r3]
 2198 11f0 2346     		mov	r3, r4
ARM GAS  /tmp/ccNYYMvm.s 			page 94


 2199              		.syntax unified
 2200              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2201 11f2 C0FBD213 		smlaldx r1, r3, r0, r2
 2202              	@ 0 "" 2
 2203              		.thumb
 2204              		.syntax unified
 2205 11f6 07F58C72 		add	r2, r7, #280
 2206 11fa 1160     		str	r1, [r2]
 2207 11fc 07F58C72 		add	r2, r7, #280
 2208 1200 5360     		str	r3, [r2, #4]
 2209              		.loc 2 2036 13
 2210 1202 D7E94623 		ldrd	r2, [r7, #280]
 2211              	.LBE225:
 2212              	.LBE224:
 2213              		.loc 1 424 14
 2214 1206 07F59961 		add	r1, r7, #1224
 2215 120a C1E90023 		strd	r2, [r1]
 2216              	.L56:
 2217              	.LBB226:
 425:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 426:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 427:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 428:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #ifndef  ARM_MATH_BIG_ENDIAN
 429:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16));
 2218              		.loc 1 429 30
 2219 120e 07F59C63 		add	r3, r7, #1248
 2220 1212 D3E90001 		ldrd	r0, [r3]
 2221 1216 4FF00002 		mov	r2, #0
 2222 121a 4FF00003 		mov	r3, #0
 2223 121e C20B     		lsrs	r2, r0, #15
 2224 1220 42EA4142 		orr	r2, r2, r1, lsl #17
 2225 1224 CB13     		asrs	r3, r1, #15
 2226 1226 1346     		mov	r3, r2
 2227 1228 C7F87434 		str	r3, [r7, #1140]
 2228 122c D7F87434 		ldr	r3, [r7, #1140]
 2229              		.syntax unified
 2230              	@ 429 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 2231 1230 03F30F03 		ssat r3, #16, r3
 2232              	@ 0 "" 2
 2233              		.thumb
 2234              		.syntax unified
 2235 1234 C7F87034 		str	r3, [r7, #1136]
 2236 1238 D7F87034 		ldr	r3, [r7, #1136]
 2237              	.LBE226:
 2238 123c 9CB2     		uxth	r4, r3
 2239              	.LBB227:
 2240 123e 07F59B63 		add	r3, r7, #1240
 2241 1242 D3E90023 		ldrd	r2, [r3]
 2242 1246 4FF00000 		mov	r0, #0
 2243 124a 4FF00001 		mov	r1, #0
 2244 124e D00B     		lsrs	r0, r2, #15
 2245 1250 40EA4340 		orr	r0, r0, r3, lsl #17
 2246 1254 D913     		asrs	r1, r3, #15
 2247 1256 0346     		mov	r3, r0
 2248 1258 C7F86C34 		str	r3, [r7, #1132]
 2249 125c D7F86C34 		ldr	r3, [r7, #1132]
 2250              		.syntax unified
ARM GAS  /tmp/ccNYYMvm.s 			page 95


 2251              	@ 429 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 2252 1260 03F30F03 		ssat r3, #16, r3
 2253              	@ 0 "" 2
 2254              		.thumb
 2255              		.syntax unified
 2256 1264 C7F86834 		str	r3, [r7, #1128]
 2257 1268 D7F86834 		ldr	r3, [r7, #1128]
 2258              	.LBE227:
 2259 126c 1B04     		lsls	r3, r3, #16
 2260 126e 2343     		orrs	r3, r3, r4
 2261              		.loc 1 429 7
 2262 1270 1946     		mov	r1, r3
 2263 1272 07F50473 		add	r3, r7, #528
 2264 1276 07F5DA72 		add	r2, r7, #436
 2265 127a 1A60     		str	r2, [r3]
 2266 127c 07F50373 		add	r3, r7, #524
 2267 1280 1960     		str	r1, [r3]
 2268              	.LBB228:
 2269              	.LBB229:
 494:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 495:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 496:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 497:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer and increment pointer afterwards.
 498:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 499:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 500:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 501:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 502:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2_ia (
 503:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 504:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t    value)
 505:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 506:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 2270              		.loc 3 506 9
 2271 1282 07F5BA73 		add	r3, r7, #372
 2272 1286 07F50372 		add	r2, r7, #524
 2273 128a 1268     		ldr	r2, [r2]
 2274 128c 1A60     		str	r2, [r3]
 507:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (*pQ15, &val, 4);
 2275              		.loc 3 508 3
 2276 128e 07F50473 		add	r3, r7, #528
 2277 1292 1B68     		ldr	r3, [r3]
 2278 1294 1B68     		ldr	r3, [r3]
 2279 1296 07F5BA72 		add	r2, r7, #372
 2280 129a 1268     		ldr	r2, [r2]
 2281 129c 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2282              		.loc 3 509 9
 2283 129e 07F50473 		add	r3, r7, #528
 2284 12a2 1B68     		ldr	r3, [r3]
 2285 12a4 1B68     		ldr	r3, [r3]
 2286 12a6 1A1D     		adds	r2, r3, #4
 2287 12a8 07F50473 		add	r3, r7, #528
 2288 12ac 1B68     		ldr	r3, [r3]
 2289 12ae 1A60     		str	r2, [r3]
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2290              		.loc 3 510 1
ARM GAS  /tmp/ccNYYMvm.s 			page 96


 2291 12b0 00BF     		nop
 2292              	.LBE229:
 2293              	.LBE228:
 2294              	.LBB230:
 430:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 2295              		.loc 1 430 30
 2296 12b2 07F59A63 		add	r3, r7, #1232
 2297 12b6 D3E90001 		ldrd	r0, [r3]
 2298 12ba 4FF00002 		mov	r2, #0
 2299 12be 4FF00003 		mov	r3, #0
 2300 12c2 C20B     		lsrs	r2, r0, #15
 2301 12c4 42EA4142 		orr	r2, r2, r1, lsl #17
 2302 12c8 CB13     		asrs	r3, r1, #15
 2303 12ca 1346     		mov	r3, r2
 2304 12cc C7F86434 		str	r3, [r7, #1124]
 2305 12d0 D7F86434 		ldr	r3, [r7, #1124]
 2306              		.syntax unified
 2307              	@ 430 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 2308 12d4 03F30F03 		ssat r3, #16, r3
 2309              	@ 0 "" 2
 2310              		.thumb
 2311              		.syntax unified
 2312 12d8 C7F86034 		str	r3, [r7, #1120]
 2313 12dc D7F86034 		ldr	r3, [r7, #1120]
 2314              	.LBE230:
 2315 12e0 9CB2     		uxth	r4, r3
 2316              	.LBB231:
 2317 12e2 07F59963 		add	r3, r7, #1224
 2318 12e6 D3E90023 		ldrd	r2, [r3]
 2319 12ea 4FF00000 		mov	r0, #0
 2320 12ee 4FF00001 		mov	r1, #0
 2321 12f2 D00B     		lsrs	r0, r2, #15
 2322 12f4 40EA4340 		orr	r0, r0, r3, lsl #17
 2323 12f8 D913     		asrs	r1, r3, #15
 2324 12fa 0346     		mov	r3, r0
 2325 12fc C7F85C34 		str	r3, [r7, #1116]
 2326 1300 D7F85C34 		ldr	r3, [r7, #1116]
 2327              		.syntax unified
 2328              	@ 430 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 2329 1304 03F30F03 		ssat r3, #16, r3
 2330              	@ 0 "" 2
 2331              		.thumb
 2332              		.syntax unified
 2333 1308 C7F85834 		str	r3, [r7, #1112]
 2334 130c D7F85834 		ldr	r3, [r7, #1112]
 2335              	.LBE231:
 2336 1310 1B04     		lsls	r3, r3, #16
 2337 1312 2343     		orrs	r3, r3, r4
 2338              		.loc 1 430 7
 2339 1314 1946     		mov	r1, r3
 2340 1316 07F50673 		add	r3, r7, #536
 2341 131a 07F5DA72 		add	r2, r7, #436
 2342 131e 1A60     		str	r2, [r3]
 2343 1320 07F50573 		add	r3, r7, #532
 2344 1324 1960     		str	r1, [r3]
 2345              	.LBB232:
 2346              	.LBB233:
ARM GAS  /tmp/ccNYYMvm.s 			page 97


 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2347              		.loc 3 506 9
 2348 1326 07F5B873 		add	r3, r7, #368
 2349 132a 07F50572 		add	r2, r7, #532
 2350 132e 1268     		ldr	r2, [r2]
 2351 1330 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2352              		.loc 3 508 3
 2353 1332 07F50673 		add	r3, r7, #536
 2354 1336 1B68     		ldr	r3, [r3]
 2355 1338 1B68     		ldr	r3, [r3]
 2356 133a 07F5B872 		add	r2, r7, #368
 2357 133e 1268     		ldr	r2, [r2]
 2358 1340 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2359              		.loc 3 509 9
 2360 1342 07F50673 		add	r3, r7, #536
 2361 1346 1B68     		ldr	r3, [r3]
 2362 1348 1B68     		ldr	r3, [r3]
 2363 134a 1A1D     		adds	r2, r3, #4
 2364 134c 07F50673 		add	r3, r7, #536
 2365 1350 1B68     		ldr	r3, [r3]
 2366 1352 1A60     		str	r2, [r3]
 2367              		.loc 3 510 1
 2368 1354 00BF     		nop
 2369              	.LBE233:
 2370              	.LBE232:
 431:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #else
 432:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16));
 433:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16));
 434:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #endif /*      #ifndef  ARM_MATH_BIG_ENDIAN    */
 435:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 436:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Increment the pointer pIn1 index, count by 4 */
 437:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       count += 4U;
 2371              		.loc 1 437 13
 2372 1356 D7F8A834 		ldr	r3, [r7, #1192]
 2373 135a 0433     		adds	r3, r3, #4
 2374 135c C7F8A834 		str	r3, [r7, #1192]
 438:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 439:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 440:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       px = pIn1 + count;
 2375              		.loc 1 440 17
 2376 1360 D7F8A834 		ldr	r3, [r7, #1192]
 2377 1364 5B00     		lsls	r3, r3, #1
 2378 1366 D7F8F424 		ldr	r2, [r7, #1268]
 2379 136a 1A44     		add	r2, r2, r3
 2380              		.loc 1 440 10
 2381 136c 07F5D873 		add	r3, r7, #432
 2382 1370 1A60     		str	r2, [r3]
 441:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       py = pSrc2;
 2383              		.loc 1 441 10
 2384 1372 07F5D673 		add	r3, r7, #428
 2385 1376 D7F89424 		ldr	r2, [r7, #1172]
 2386 137a 1A60     		str	r2, [r3]
 442:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 443:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 444:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       blkCnt--;
ARM GAS  /tmp/ccNYYMvm.s 			page 98


 2387              		.loc 1 444 13
 2388 137c D7F8A434 		ldr	r3, [r7, #1188]
 2389 1380 013B     		subs	r3, r3, #1
 2390 1382 C7F8A434 		str	r3, [r7, #1188]
 2391              	.L24:
 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 2392              		.loc 1 274 11
 2393 1386 D7F8A434 		ldr	r3, [r7, #1188]
 2394 138a 002B     		cmp	r3, #0
 2395 138c 7FF4C7A8 		bne	.L69
 445:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 446:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 447:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 448:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      ** No loop unrolling is used. */
 449:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blkCnt = blockSize2 % 0x4U;
 2396              		.loc 1 449 12
 2397 1390 D7F8A034 		ldr	r3, [r7, #1184]
 2398 1394 03F00303 		and	r3, r3, #3
 2399 1398 C7F8A434 		str	r3, [r7, #1188]
 450:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 451:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (blkCnt > 0U)
 2400              		.loc 1 451 11
 2401 139c 1DE1     		b	.L70
 2402              	.L75:
 452:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 453:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Accumulator is made zero for every iteration */
 454:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = 0;
 2403              		.loc 1 454 11
 2404 139e 4FF00002 		mov	r2, #0
 2405 13a2 4FF00003 		mov	r3, #0
 2406 13a6 07F59D61 		add	r1, r7, #1256
 2407 13aa C1E90023 		strd	r2, [r1]
 455:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 456:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k = srcBLen >> 2U;
 2408              		.loc 1 457 9
 2409 13ae 07F11803 		add	r3, r7, #24
 2410 13b2 1B68     		ldr	r3, [r3]
 2411 13b4 9B08     		lsrs	r3, r3, #2
 2412 13b6 C7F8AC34 		str	r3, [r7, #1196]
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 459:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 460:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 461:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       while (k > 0U)
 2413              		.loc 1 461 13
 2414 13ba 99E0     		b	.L71
 2415              	.L72:
 462:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 463:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulates */
 464:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 2416              		.loc 1 464 36
 2417 13bc 07F5D873 		add	r3, r7, #432
 2418 13c0 1B68     		ldr	r3, [r3]
 2419 13c2 991C     		adds	r1, r3, #2
 2420 13c4 07F5D872 		add	r2, r7, #432
 2421 13c8 1160     		str	r1, [r2]
 2422              		.loc 1 464 33
ARM GAS  /tmp/ccNYYMvm.s 			page 99


 2423 13ca B3F90030 		ldrsh	r3, [r3]
 2424              		.loc 1 464 25
 2425 13ce 1846     		mov	r0, r3
 2426              		.loc 1 464 44
 2427 13d0 07F5D673 		add	r3, r7, #428
 2428 13d4 1B68     		ldr	r3, [r3]
 2429 13d6 991E     		subs	r1, r3, #2
 2430 13d8 07F5D672 		add	r2, r7, #428
 2431 13dc 1160     		str	r1, [r2]
 2432              		.loc 1 464 41
 2433 13de B3F90030 		ldrsh	r3, [r3]
 2434              		.loc 1 464 39
 2435 13e2 03FB00F3 		mul	r3, r3, r0
 2436              		.loc 1 464 16
 2437 13e6 1A46     		mov	r2, r3
 2438 13e8 4FEAE273 		asr	r3, r2, #31
 2439              		.loc 1 464 13
 2440 13ec 07F59D61 		add	r1, r7, #1256
 2441 13f0 D1E90001 		ldrd	r0, [r1]
 2442 13f4 10EB020A 		adds	r10, r0, r2
 2443 13f8 41EB030B 		adc	fp, r1, r3
 2444 13fc 07F59D63 		add	r3, r7, #1256
 2445 1400 C3E900AB 		strd	r10, [r3]
 465:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 2446              		.loc 1 465 36
 2447 1404 07F5D873 		add	r3, r7, #432
 2448 1408 1B68     		ldr	r3, [r3]
 2449 140a 991C     		adds	r1, r3, #2
 2450 140c 07F5D872 		add	r2, r7, #432
 2451 1410 1160     		str	r1, [r2]
 2452              		.loc 1 465 33
 2453 1412 B3F90030 		ldrsh	r3, [r3]
 2454              		.loc 1 465 25
 2455 1416 1846     		mov	r0, r3
 2456              		.loc 1 465 44
 2457 1418 07F5D673 		add	r3, r7, #428
 2458 141c 1B68     		ldr	r3, [r3]
 2459 141e 991E     		subs	r1, r3, #2
 2460 1420 07F5D672 		add	r2, r7, #428
 2461 1424 1160     		str	r1, [r2]
 2462              		.loc 1 465 41
 2463 1426 B3F90030 		ldrsh	r3, [r3]
 2464              		.loc 1 465 39
 2465 142a 03FB00F3 		mul	r3, r3, r0
 2466              		.loc 1 465 16
 2467 142e 1A46     		mov	r2, r3
 2468 1430 4FEAE273 		asr	r3, r2, #31
 2469              		.loc 1 465 13
 2470 1434 07F59D61 		add	r1, r7, #1256
 2471 1438 D1E90001 		ldrd	r0, [r1]
 2472 143c 8518     		adds	r5, r0, r2
 2473 143e 41EB0306 		adc	r6, r1, r3
 2474 1442 07F59D63 		add	r3, r7, #1256
 2475 1446 C3E90056 		strd	r5, [r3]
 466:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 2476              		.loc 1 466 36
 2477 144a 07F5D873 		add	r3, r7, #432
ARM GAS  /tmp/ccNYYMvm.s 			page 100


 2478 144e 1B68     		ldr	r3, [r3]
 2479 1450 991C     		adds	r1, r3, #2
 2480 1452 07F5D872 		add	r2, r7, #432
 2481 1456 1160     		str	r1, [r2]
 2482              		.loc 1 466 33
 2483 1458 B3F90030 		ldrsh	r3, [r3]
 2484              		.loc 1 466 25
 2485 145c 1846     		mov	r0, r3
 2486              		.loc 1 466 44
 2487 145e 07F5D673 		add	r3, r7, #428
 2488 1462 1B68     		ldr	r3, [r3]
 2489 1464 991E     		subs	r1, r3, #2
 2490 1466 07F5D672 		add	r2, r7, #428
 2491 146a 1160     		str	r1, [r2]
 2492              		.loc 1 466 41
 2493 146c B3F90030 		ldrsh	r3, [r3]
 2494              		.loc 1 466 39
 2495 1470 03FB00F3 		mul	r3, r3, r0
 2496              		.loc 1 466 16
 2497 1474 1A46     		mov	r2, r3
 2498 1476 4FEAE273 		asr	r3, r2, #31
 2499              		.loc 1 466 13
 2500 147a 07F59D61 		add	r1, r7, #1256
 2501 147e D1E90001 		ldrd	r0, [r1]
 2502 1482 8418     		adds	r4, r0, r2
 2503 1484 3C61     		str	r4, [r7, #16]
 2504 1486 41EB0303 		adc	r3, r1, r3
 2505 148a 7B61     		str	r3, [r7, #20]
 2506 148c 07F59D62 		add	r2, r7, #1256
 2507 1490 D7E90434 		ldrd	r3, [r7, #16]
 2508 1494 C2E90034 		strd	r3, [r2]
 467:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 2509              		.loc 1 467 36
 2510 1498 07F5D873 		add	r3, r7, #432
 2511 149c 1B68     		ldr	r3, [r3]
 2512 149e 991C     		adds	r1, r3, #2
 2513 14a0 07F5D872 		add	r2, r7, #432
 2514 14a4 1160     		str	r1, [r2]
 2515              		.loc 1 467 33
 2516 14a6 B3F90030 		ldrsh	r3, [r3]
 2517              		.loc 1 467 25
 2518 14aa 1846     		mov	r0, r3
 2519              		.loc 1 467 44
 2520 14ac 07F5D673 		add	r3, r7, #428
 2521 14b0 1B68     		ldr	r3, [r3]
 2522 14b2 991E     		subs	r1, r3, #2
 2523 14b4 07F5D672 		add	r2, r7, #428
 2524 14b8 1160     		str	r1, [r2]
 2525              		.loc 1 467 41
 2526 14ba B3F90030 		ldrsh	r3, [r3]
 2527              		.loc 1 467 39
 2528 14be 03FB00F3 		mul	r3, r3, r0
 2529              		.loc 1 467 16
 2530 14c2 1A46     		mov	r2, r3
 2531 14c4 4FEAE273 		asr	r3, r2, #31
 2532              		.loc 1 467 13
 2533 14c8 07F59D61 		add	r1, r7, #1256
ARM GAS  /tmp/ccNYYMvm.s 			page 101


 2534 14cc D1E90001 		ldrd	r0, [r1]
 2535 14d0 8418     		adds	r4, r0, r2
 2536 14d2 BC60     		str	r4, [r7, #8]
 2537 14d4 41EB0303 		adc	r3, r1, r3
 2538 14d8 FB60     		str	r3, [r7, #12]
 2539 14da 07F59D62 		add	r2, r7, #1256
 2540 14de D7E90234 		ldrd	r3, [r7, #8]
 2541 14e2 C2E90034 		strd	r3, [r2]
 468:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 469:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Decrement loop counter */
 470:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         k--;
 2542              		.loc 1 470 10
 2543 14e6 D7F8AC34 		ldr	r3, [r7, #1196]
 2544 14ea 013B     		subs	r3, r3, #1
 2545 14ec C7F8AC34 		str	r3, [r7, #1196]
 2546              	.L71:
 461:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 2547              		.loc 1 461 13
 2548 14f0 D7F8AC34 		ldr	r3, [r7, #1196]
 2549 14f4 002B     		cmp	r3, #0
 2550 14f6 7FF461AF 		bne	.L72
 471:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 472:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 473:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 474:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        ** No loop unrolling is used. */
 475:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k = srcBLen % 0x4U;
 2551              		.loc 1 475 9
 2552 14fa 07F11803 		add	r3, r7, #24
 2553 14fe 1B68     		ldr	r3, [r3]
 2554 1500 03F00303 		and	r3, r3, #3
 2555 1504 C7F8AC34 		str	r3, [r7, #1196]
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 477:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       while (k > 0U)
 2556              		.loc 1 477 13
 2557 1508 2BE0     		b	.L73
 2558              	.L74:
 478:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulates */
 480:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 2559              		.loc 1 480 36
 2560 150a 07F5D873 		add	r3, r7, #432
 2561 150e 1B68     		ldr	r3, [r3]
 2562 1510 991C     		adds	r1, r3, #2
 2563 1512 07F5D872 		add	r2, r7, #432
 2564 1516 1160     		str	r1, [r2]
 2565              		.loc 1 480 33
 2566 1518 B3F90030 		ldrsh	r3, [r3]
 2567              		.loc 1 480 25
 2568 151c 1846     		mov	r0, r3
 2569              		.loc 1 480 44
 2570 151e 07F5D673 		add	r3, r7, #428
 2571 1522 1B68     		ldr	r3, [r3]
 2572 1524 991E     		subs	r1, r3, #2
 2573 1526 07F5D672 		add	r2, r7, #428
 2574 152a 1160     		str	r1, [r2]
 2575              		.loc 1 480 41
 2576 152c B3F90030 		ldrsh	r3, [r3]
ARM GAS  /tmp/ccNYYMvm.s 			page 102


 2577              		.loc 1 480 39
 2578 1530 03FB00F3 		mul	r3, r3, r0
 2579              		.loc 1 480 16
 2580 1534 1A46     		mov	r2, r3
 2581 1536 4FEAE273 		asr	r3, r2, #31
 2582              		.loc 1 480 13
 2583 153a 07F59D61 		add	r1, r7, #1256
 2584 153e D1E90001 		ldrd	r0, [r1]
 2585 1542 8418     		adds	r4, r0, r2
 2586 1544 3C60     		str	r4, [r7]
 2587 1546 41EB0303 		adc	r3, r1, r3
 2588 154a 7B60     		str	r3, [r7, #4]
 2589 154c 07F59D62 		add	r2, r7, #1256
 2590 1550 D7E90034 		ldrd	r3, [r7]
 2591 1554 C2E90034 		strd	r3, [r2]
 481:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 482:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Decrement the loop counter */
 483:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         k--;
 2592              		.loc 1 483 10
 2593 1558 D7F8AC34 		ldr	r3, [r7, #1196]
 2594 155c 013B     		subs	r3, r3, #1
 2595 155e C7F8AC34 		str	r3, [r7, #1196]
 2596              	.L73:
 477:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 2597              		.loc 1 477 13
 2598 1562 D7F8AC34 		ldr	r3, [r7, #1196]
 2599 1566 002B     		cmp	r3, #0
 2600 1568 CFD1     		bne	.L74
 2601              	.LBB234:
 484:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 485:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 486:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 487:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       *pOut++ = (q15_t) (__SSAT(sum >> 15, 16));
 2602              		.loc 1 487 26
 2603 156a 07F59D63 		add	r3, r7, #1256
 2604 156e D3E90001 		ldrd	r0, [r3]
 2605 1572 4FF00002 		mov	r2, #0
 2606 1576 4FF00003 		mov	r3, #0
 2607 157a C20B     		lsrs	r2, r0, #15
 2608 157c 42EA4142 		orr	r2, r2, r1, lsl #17
 2609 1580 CB13     		asrs	r3, r1, #15
 2610 1582 1346     		mov	r3, r2
 2611 1584 C7F88834 		str	r3, [r7, #1160]
 2612 1588 D7F88834 		ldr	r3, [r7, #1160]
 2613              		.syntax unified
 2614              	@ 487 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 2615 158c 03F30F03 		ssat r3, #16, r3
 2616              	@ 0 "" 2
 2617              		.thumb
 2618              		.syntax unified
 2619 1590 C7F88434 		str	r3, [r7, #1156]
 2620 1594 D7F88404 		ldr	r0, [r7, #1156]
 2621              	.LBE234:
 2622              		.loc 1 487 12
 2623 1598 07F5DA73 		add	r3, r7, #436
 2624 159c 1B68     		ldr	r3, [r3]
 2625 159e 991C     		adds	r1, r3, #2
ARM GAS  /tmp/ccNYYMvm.s 			page 103


 2626 15a0 07F5DA72 		add	r2, r7, #436
 2627 15a4 1160     		str	r1, [r2]
 2628              		.loc 1 487 17
 2629 15a6 02B2     		sxth	r2, r0
 2630              		.loc 1 487 15
 2631 15a8 1A80     		strh	r2, [r3]	@ movhi
 488:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 489:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Increment the pointer pIn1 index, count by 1 */
 490:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       count++;
 2632              		.loc 1 490 12
 2633 15aa D7F8A834 		ldr	r3, [r7, #1192]
 2634 15ae 0133     		adds	r3, r3, #1
 2635 15b0 C7F8A834 		str	r3, [r7, #1192]
 491:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 492:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 493:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       px = pIn1 + count;
 2636              		.loc 1 493 17
 2637 15b4 D7F8A834 		ldr	r3, [r7, #1192]
 2638 15b8 5B00     		lsls	r3, r3, #1
 2639 15ba D7F8F424 		ldr	r2, [r7, #1268]
 2640 15be 1A44     		add	r2, r2, r3
 2641              		.loc 1 493 10
 2642 15c0 07F5D873 		add	r3, r7, #432
 2643 15c4 1A60     		str	r2, [r3]
 494:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       py = pSrc2;
 2644              		.loc 1 494 10
 2645 15c6 07F5D673 		add	r3, r7, #428
 2646 15ca D7F89424 		ldr	r2, [r7, #1172]
 2647 15ce 1A60     		str	r2, [r3]
 495:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 496:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement the loop counter */
 497:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       blkCnt--;
 2648              		.loc 1 497 13
 2649 15d0 D7F8A434 		ldr	r3, [r7, #1188]
 2650 15d4 013B     		subs	r3, r3, #1
 2651 15d6 C7F8A434 		str	r3, [r7, #1188]
 2652              	.L70:
 451:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 2653              		.loc 1 451 11
 2654 15da D7F8A434 		ldr	r3, [r7, #1188]
 2655 15de 002B     		cmp	r3, #0
 2656 15e0 7FF4DDAE 		bne	.L75
 2657 15e4 7BE0     		b	.L76
 2658              	.L23:
 498:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 499:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 500:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   else
 501:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 502:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* If the srcBLen is not a multiple of 4,
 503:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      * the blockSize2 loop cannot be unrolled by 4 */
 504:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blkCnt = blockSize2;
 2659              		.loc 1 504 12
 2660 15e6 D7F8A034 		ldr	r3, [r7, #1184]
 2661 15ea C7F8A434 		str	r3, [r7, #1188]
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 506:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (blkCnt > 0U)
 2662              		.loc 1 506 11
ARM GAS  /tmp/ccNYYMvm.s 			page 104


 2663 15ee 72E0     		b	.L77
 2664              	.L80:
 507:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Accumulator is made zero for every iteration */
 509:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = 0;
 2665              		.loc 1 509 11
 2666 15f0 4FF00002 		mov	r2, #0
 2667 15f4 4FF00003 		mov	r3, #0
 2668 15f8 07F59D61 		add	r1, r7, #1256
 2669 15fc C1E90023 		strd	r2, [r1]
 510:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 511:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* srcBLen number of MACS should be performed */
 512:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k = srcBLen;
 2670              		.loc 1 512 9
 2671 1600 07F11803 		add	r3, r7, #24
 2672 1604 1B68     		ldr	r3, [r3]
 2673 1606 C7F8AC34 		str	r3, [r7, #1196]
 513:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 514:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       while (k > 0U)
 2674              		.loc 1 514 13
 2675 160a 28E0     		b	.L78
 2676              	.L79:
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 516:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulate */
 517:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 2677              		.loc 1 517 36
 2678 160c 07F5D873 		add	r3, r7, #432
 2679 1610 1B68     		ldr	r3, [r3]
 2680 1612 991C     		adds	r1, r3, #2
 2681 1614 07F5D872 		add	r2, r7, #432
 2682 1618 1160     		str	r1, [r2]
 2683              		.loc 1 517 33
 2684 161a B3F90030 		ldrsh	r3, [r3]
 2685              		.loc 1 517 25
 2686 161e 1846     		mov	r0, r3
 2687              		.loc 1 517 44
 2688 1620 07F5D673 		add	r3, r7, #428
 2689 1624 1B68     		ldr	r3, [r3]
 2690 1626 991E     		subs	r1, r3, #2
 2691 1628 07F5D672 		add	r2, r7, #428
 2692 162c 1160     		str	r1, [r2]
 2693              		.loc 1 517 41
 2694 162e B3F90030 		ldrsh	r3, [r3]
 2695              		.loc 1 517 39
 2696 1632 03FB00F3 		mul	r3, r3, r0
 2697              		.loc 1 517 16
 2698 1636 1A46     		mov	r2, r3
 2699 1638 4FEAE273 		asr	r3, r2, #31
 2700              		.loc 1 517 13
 2701 163c 07F59D61 		add	r1, r7, #1256
 2702 1640 D1E90001 		ldrd	r0, [r1]
 2703 1644 10EB0208 		adds	r8, r0, r2
 2704 1648 41EB0309 		adc	r9, r1, r3
 2705 164c 07F59D63 		add	r3, r7, #1256
 2706 1650 C3E90089 		strd	r8, [r3]
 518:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 519:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Decrement the loop counter */
ARM GAS  /tmp/ccNYYMvm.s 			page 105


 520:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         k--;
 2707              		.loc 1 520 10
 2708 1654 D7F8AC34 		ldr	r3, [r7, #1196]
 2709 1658 013B     		subs	r3, r3, #1
 2710 165a C7F8AC34 		str	r3, [r7, #1196]
 2711              	.L78:
 514:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 2712              		.loc 1 514 13
 2713 165e D7F8AC34 		ldr	r3, [r7, #1196]
 2714 1662 002B     		cmp	r3, #0
 2715 1664 D2D1     		bne	.L79
 2716              	.LBB235:
 521:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 522:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 523:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 524:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       *pOut++ = (q15_t) (__SSAT(sum >> 15, 16));
 2717              		.loc 1 524 26
 2718 1666 07F59D63 		add	r3, r7, #1256
 2719 166a D3E90001 		ldrd	r0, [r3]
 2720 166e 4FF00002 		mov	r2, #0
 2721 1672 4FF00003 		mov	r3, #0
 2722 1676 C20B     		lsrs	r2, r0, #15
 2723 1678 42EA4142 		orr	r2, r2, r1, lsl #17
 2724 167c CB13     		asrs	r3, r1, #15
 2725 167e 1346     		mov	r3, r2
 2726 1680 C7F89034 		str	r3, [r7, #1168]
 2727 1684 D7F89034 		ldr	r3, [r7, #1168]
 2728              		.syntax unified
 2729              	@ 524 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 2730 1688 03F30F03 		ssat r3, #16, r3
 2731              	@ 0 "" 2
 2732              		.thumb
 2733              		.syntax unified
 2734 168c C7F88C34 		str	r3, [r7, #1164]
 2735 1690 D7F88C04 		ldr	r0, [r7, #1164]
 2736              	.LBE235:
 2737              		.loc 1 524 12
 2738 1694 07F5DA73 		add	r3, r7, #436
 2739 1698 1B68     		ldr	r3, [r3]
 2740 169a 991C     		adds	r1, r3, #2
 2741 169c 07F5DA72 		add	r2, r7, #436
 2742 16a0 1160     		str	r1, [r2]
 2743              		.loc 1 524 17
 2744 16a2 02B2     		sxth	r2, r0
 2745              		.loc 1 524 15
 2746 16a4 1A80     		strh	r2, [r3]	@ movhi
 525:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 526:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Increment the MAC count */
 527:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       count++;
 2747              		.loc 1 527 12
 2748 16a6 D7F8A834 		ldr	r3, [r7, #1192]
 2749 16aa 0133     		adds	r3, r3, #1
 2750 16ac C7F8A834 		str	r3, [r7, #1192]
 528:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 529:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 530:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       px = pIn1 + count;
 2751              		.loc 1 530 17
ARM GAS  /tmp/ccNYYMvm.s 			page 106


 2752 16b0 D7F8A834 		ldr	r3, [r7, #1192]
 2753 16b4 5B00     		lsls	r3, r3, #1
 2754 16b6 D7F8F424 		ldr	r2, [r7, #1268]
 2755 16ba 1A44     		add	r2, r2, r3
 2756              		.loc 1 530 10
 2757 16bc 07F5D873 		add	r3, r7, #432
 2758 16c0 1A60     		str	r2, [r3]
 531:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       py = pSrc2;
 2759              		.loc 1 531 10
 2760 16c2 07F5D673 		add	r3, r7, #428
 2761 16c6 D7F89424 		ldr	r2, [r7, #1172]
 2762 16ca 1A60     		str	r2, [r3]
 532:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 533:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement the loop counter */
 534:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       blkCnt--;
 2763              		.loc 1 534 13
 2764 16cc D7F8A434 		ldr	r3, [r7, #1188]
 2765 16d0 013B     		subs	r3, r3, #1
 2766 16d2 C7F8A434 		str	r3, [r7, #1188]
 2767              	.L77:
 506:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 2768              		.loc 1 506 11
 2769 16d6 D7F8A434 		ldr	r3, [r7, #1188]
 2770 16da 002B     		cmp	r3, #0
 2771 16dc 88D1     		bne	.L80
 2772              	.L76:
 535:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 536:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 537:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 538:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 539:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* --------------------------
 540:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * Initializations of stage3
 541:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * -------------------------*/
 542:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 543:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcAL
 544:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcAL
 545:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ....
 546:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
 547:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum +=  x[srcALen-1] * y[srcBLen-1]
 548:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    */
 549:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 550:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* In this stage the MAC operations are decreased by 1 for every iteration.
 551:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      The blockSize3 variable holds the number of MAC operations performed */
 552:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   blockSize3 = srcBLen - 1U;
 2773              		.loc 1 552 14
 2774 16de 07F11803 		add	r3, r7, #24
 2775 16e2 1B68     		ldr	r3, [r3]
 2776 16e4 013B     		subs	r3, r3, #1
 2777 16e6 C7F8B434 		str	r3, [r7, #1204]
 553:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 554:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Working pointer of inputA */
 555:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 2778              		.loc 1 555 28
 2779 16ea 07F12002 		add	r2, r7, #32
 2780 16ee 07F11803 		add	r3, r7, #24
 2781 16f2 1268     		ldr	r2, [r2]
 2782 16f4 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccNYYMvm.s 			page 107


 2783 16f6 D31A     		subs	r3, r2, r3
 2784 16f8 0133     		adds	r3, r3, #1
 2785 16fa 5B00     		lsls	r3, r3, #1
 2786              		.loc 1 555 9
 2787 16fc D7F8F424 		ldr	r2, [r7, #1268]
 2788 1700 1344     		add	r3, r3, r2
 2789 1702 C7F8C434 		str	r3, [r7, #1220]
 556:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   px = pSrc1;
 2790              		.loc 1 556 6
 2791 1706 07F5D873 		add	r3, r7, #432
 2792 170a D7F8C424 		ldr	r2, [r7, #1220]
 2793 170e 1A60     		str	r2, [r3]
 557:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Working pointer of inputB */
 559:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   pSrc2 = pIn2 + (srcBLen - 1U);
 2794              		.loc 1 559 16
 2795 1710 07F11803 		add	r3, r7, #24
 2796 1714 1A68     		ldr	r2, [r3]
 2797 1716 6FF00043 		mvn	r3, #-2147483648
 2798 171a 1344     		add	r3, r3, r2
 2799 171c 5B00     		lsls	r3, r3, #1
 2800              		.loc 1 559 9
 2801 171e D7F8F024 		ldr	r2, [r7, #1264]
 2802 1722 1344     		add	r3, r3, r2
 2803 1724 C7F89434 		str	r3, [r7, #1172]
 560:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   pIn2 = pSrc2 - 1U;
 2804              		.loc 1 560 8
 2805 1728 D7F89434 		ldr	r3, [r7, #1172]
 2806 172c 023B     		subs	r3, r3, #2
 2807 172e C7F8F034 		str	r3, [r7, #1264]
 561:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pIn2;
 2808              		.loc 1 561 6
 2809 1732 07F5D673 		add	r3, r7, #428
 2810 1736 D7F8F024 		ldr	r2, [r7, #1264]
 2811 173a 1A60     		str	r2, [r3]
 562:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 563:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* -------------------
 564:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * Stage3 process
 565:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ------------------*/
 566:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 567:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* For loop unrolling by 4, this stage is divided into two. */
 568:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* First part of this stage computes the MAC operations greater than 4 */
 569:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Second part of this stage computes the MAC operations less than or equal to 4 */
 570:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 571:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The first part of the stage starts here */
 572:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   j = blockSize3 >> 2U;
 2812              		.loc 1 572 5
 2813 173c D7F8B434 		ldr	r3, [r7, #1204]
 2814 1740 9B08     		lsrs	r3, r3, #2
 2815 1742 C7F8B034 		str	r3, [r7, #1200]
 573:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 574:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   while ((j > 0U) && (blockSize3 > 0U))
 2816              		.loc 1 574 9
 2817 1746 68E1     		b	.L81
 2818              	.L94:
 575:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 576:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Accumulator is made zero for every iteration */
ARM GAS  /tmp/ccNYYMvm.s 			page 108


 577:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     sum = 0;
 2819              		.loc 1 577 9
 2820 1748 4FF00002 		mov	r2, #0
 2821 174c 4FF00003 		mov	r3, #0
 2822 1750 07F59D61 		add	r1, r7, #1256
 2823 1754 C1E90023 		strd	r2, [r1]
 578:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 579:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 580:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     k = blockSize3 >> 2U;
 2824              		.loc 1 580 7
 2825 1758 D7F8B434 		ldr	r3, [r7, #1204]
 2826 175c 9B08     		lsrs	r3, r3, #2
 2827 175e C7F8AC34 		str	r3, [r7, #1196]
 581:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 582:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 583:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 584:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (k > 0U)
 2828              		.loc 1 584 11
 2829 1762 C6E0     		b	.L82
 2830              	.L89:
 2831 1764 07F5EC73 		add	r3, r7, #472
 2832 1768 07F5D872 		add	r2, r7, #432
 2833 176c 1A60     		str	r2, [r3]
 2834              	.LBB236:
 2835              	.LBB237:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2836              		.loc 3 474 3
 2837 176e 07F5EC73 		add	r3, r7, #472
 2838 1772 1B68     		ldr	r3, [r3]
 2839 1774 1B68     		ldr	r3, [r3]
 2840 1776 1B68     		ldr	r3, [r3]	@ unaligned
 2841 1778 1A46     		mov	r2, r3
 2842 177a 07F5CA73 		add	r3, r7, #404
 2843 177e 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2844              		.loc 3 475 9
 2845 1780 07F5EC73 		add	r3, r7, #472
 2846 1784 1B68     		ldr	r3, [r3]
 2847 1786 1B68     		ldr	r3, [r3]
 2848 1788 1A1D     		adds	r2, r3, #4
 2849 178a 07F5EC73 		add	r3, r7, #472
 2850 178e 1B68     		ldr	r3, [r3]
 2851 1790 1A60     		str	r2, [r3]
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2852              		.loc 3 477 10
 2853 1792 07F5CA73 		add	r3, r7, #404
 2854 1796 1B68     		ldr	r3, [r3]
 2855              	.LBE237:
 2856              	.LBE236:
 585:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 586:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Perform the multiply-accumulate */
 587:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* x[srcALen - srcBLen + 1], x[srcALen - srcBLen + 2] are multiplied
 588:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        * with y[srcBLen - 1], y[srcBLen - 2] respectively */
 589:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 2857              		.loc 1 589 13
 2858 1798 1C46     		mov	r4, r3
 2859 179a 07F5EE73 		add	r3, r7, #476
ARM GAS  /tmp/ccNYYMvm.s 			page 109


 2860 179e 07F5D672 		add	r2, r7, #428
 2861 17a2 1A60     		str	r2, [r3]
 2862              	.LBB238:
 2863              	.LBB239:
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 2864              		.loc 3 490 3
 2865 17a4 07F5EE73 		add	r3, r7, #476
 2866 17a8 1B68     		ldr	r3, [r3]
 2867 17aa 1B68     		ldr	r3, [r3]
 2868 17ac 1B68     		ldr	r3, [r3]	@ unaligned
 2869 17ae 1A46     		mov	r2, r3
 2870 17b0 07F5C873 		add	r3, r7, #400
 2871 17b4 1A60     		str	r2, [r3]
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2872              		.loc 3 491 9
 2873 17b6 07F5EE73 		add	r3, r7, #476
 2874 17ba 1B68     		ldr	r3, [r3]
 2875 17bc 1B68     		ldr	r3, [r3]
 2876 17be 1A1F     		subs	r2, r3, #4
 2877 17c0 07F5EE73 		add	r3, r7, #476
 2878 17c4 1B68     		ldr	r3, [r3]
 2879 17c6 1A60     		str	r2, [r3]
 493:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2880              		.loc 3 493 10
 2881 17c8 07F5C873 		add	r3, r7, #400
 2882 17cc 1B68     		ldr	r3, [r3]
 2883              	.LBE239:
 2884              	.LBE238:
 2885              		.loc 1 589 13
 2886 17ce 1846     		mov	r0, r3
 2887 17d0 07F59D63 		add	r3, r7, #1256
 2888 17d4 D3E90023 		ldrd	r2, [r3]
 2889 17d8 07F5F671 		add	r1, r7, #492
 2890 17dc 0C60     		str	r4, [r1]
 2891 17de 07F5F471 		add	r1, r7, #488
 2892 17e2 0860     		str	r0, [r1]
 2893 17e4 C7E97823 		strd	r2, [r7, #480]
 2894              	.LBB240:
 2895              	.LBB241:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2896              		.loc 2 2028 11
 2897 17e8 D7E97823 		ldrd	r2, [r7, #480]
 2898 17ec C7E96223 		strd	r2, [r7, #392]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2899              		.loc 2 2031 119
 2900 17f0 07F5C473 		add	r3, r7, #392
 2901 17f4 1A68     		ldr	r2, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2902              		.loc 2 2031 137
 2903 17f6 07F5C473 		add	r3, r7, #392
 2904 17fa 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2905              		.loc 2 2031 3
 2906 17fc 07F5F673 		add	r3, r7, #492
 2907 1800 1968     		ldr	r1, [r3]
 2908 1802 07F5F473 		add	r3, r7, #488
 2909 1806 1868     		ldr	r0, [r3]
ARM GAS  /tmp/ccNYYMvm.s 			page 110


 2910 1808 2346     		mov	r3, r4
 2911              		.syntax unified
 2912              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2913 180a C1FBD023 		smlaldx r2, r3, r1, r0
 2914              	@ 0 "" 2
 2915              		.thumb
 2916              		.syntax unified
 2917 180e 07F5C471 		add	r1, r7, #392
 2918 1812 0A60     		str	r2, [r1]
 2919 1814 07F5C472 		add	r2, r7, #392
 2920 1818 5360     		str	r3, [r2, #4]
 2921              		.loc 2 2036 13
 2922 181a D7E96223 		ldrd	r2, [r7, #392]
 2923              	.LBE241:
 2924              	.LBE240:
 2925              		.loc 1 589 11
 2926 181e 07F59D61 		add	r1, r7, #1256
 2927 1822 C1E90023 		strd	r2, [r1]
 2928 1826 07F5F873 		add	r3, r7, #496
 2929 182a 07F5D872 		add	r2, r7, #432
 2930 182e 1A60     		str	r2, [r3]
 2931              	.LBB242:
 2932              	.LBB243:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2933              		.loc 3 474 3
 2934 1830 07F5F873 		add	r3, r7, #496
 2935 1834 1B68     		ldr	r3, [r3]
 2936 1836 1B68     		ldr	r3, [r3]
 2937 1838 1B68     		ldr	r3, [r3]	@ unaligned
 2938 183a 1A46     		mov	r2, r3
 2939 183c 07F5C273 		add	r3, r7, #388
 2940 1840 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2941              		.loc 3 475 9
 2942 1842 07F5F873 		add	r3, r7, #496
 2943 1846 1B68     		ldr	r3, [r3]
 2944 1848 1B68     		ldr	r3, [r3]
 2945 184a 1A1D     		adds	r2, r3, #4
 2946 184c 07F5F873 		add	r3, r7, #496
 2947 1850 1B68     		ldr	r3, [r3]
 2948 1852 1A60     		str	r2, [r3]
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2949              		.loc 3 477 10
 2950 1854 07F5C273 		add	r3, r7, #388
 2951 1858 1B68     		ldr	r3, [r3]
 2952              	.LBE243:
 2953              	.LBE242:
 590:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* x[srcALen - srcBLen + 3], x[srcALen - srcBLen + 4] are multiplied
 591:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        * with y[srcBLen - 3], y[srcBLen - 4] respectively */
 592:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 2954              		.loc 1 592 13
 2955 185a 1C46     		mov	r4, r3
 2956 185c 07F5FA73 		add	r3, r7, #500
 2957 1860 07F5D672 		add	r2, r7, #428
 2958 1864 1A60     		str	r2, [r3]
 2959              	.LBB244:
 2960              	.LBB245:
ARM GAS  /tmp/ccNYYMvm.s 			page 111


 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 2961              		.loc 3 490 3
 2962 1866 07F5FA73 		add	r3, r7, #500
 2963 186a 1B68     		ldr	r3, [r3]
 2964 186c 1B68     		ldr	r3, [r3]
 2965 186e 1B68     		ldr	r3, [r3]	@ unaligned
 2966 1870 1A46     		mov	r2, r3
 2967 1872 07F5C073 		add	r3, r7, #384
 2968 1876 1A60     		str	r2, [r3]
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2969              		.loc 3 491 9
 2970 1878 07F5FA73 		add	r3, r7, #500
 2971 187c 1B68     		ldr	r3, [r3]
 2972 187e 1B68     		ldr	r3, [r3]
 2973 1880 1A1F     		subs	r2, r3, #4
 2974 1882 07F5FA73 		add	r3, r7, #500
 2975 1886 1B68     		ldr	r3, [r3]
 2976 1888 1A60     		str	r2, [r3]
 493:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2977              		.loc 3 493 10
 2978 188a 07F5C073 		add	r3, r7, #384
 2979 188e 1B68     		ldr	r3, [r3]
 2980              	.LBE245:
 2981              	.LBE244:
 2982              		.loc 1 592 13
 2983 1890 1846     		mov	r0, r3
 2984 1892 07F59D63 		add	r3, r7, #1256
 2985 1896 D3E90023 		ldrd	r2, [r3]
 2986 189a 07F50271 		add	r1, r7, #520
 2987 189e 0C60     		str	r4, [r1]
 2988 18a0 07F50171 		add	r1, r7, #516
 2989 18a4 0860     		str	r0, [r1]
 2990 18a6 C7E97E23 		strd	r2, [r7, #504]
 2991              	.LBB246:
 2992              	.LBB247:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2993              		.loc 2 2028 11
 2994 18aa D7E97E23 		ldrd	r2, [r7, #504]
 2995 18ae C7E95E23 		strd	r2, [r7, #376]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2996              		.loc 2 2031 119
 2997 18b2 07F5BC73 		add	r3, r7, #376
 2998 18b6 1A68     		ldr	r2, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2999              		.loc 2 2031 137
 3000 18b8 07F5BC73 		add	r3, r7, #376
 3001 18bc 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 3002              		.loc 2 2031 3
 3003 18be 07F50273 		add	r3, r7, #520
 3004 18c2 1968     		ldr	r1, [r3]
 3005 18c4 07F50173 		add	r3, r7, #516
 3006 18c8 1868     		ldr	r0, [r3]
 3007 18ca 2346     		mov	r3, r4
 3008              		.syntax unified
 3009              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3010 18cc C1FBD023 		smlaldx r2, r3, r1, r0
ARM GAS  /tmp/ccNYYMvm.s 			page 112


 3011              	@ 0 "" 2
 3012              		.thumb
 3013              		.syntax unified
 3014 18d0 07F5BC71 		add	r1, r7, #376
 3015 18d4 0A60     		str	r2, [r1]
 3016 18d6 07F5BC72 		add	r2, r7, #376
 3017 18da 5360     		str	r3, [r2, #4]
 3018              		.loc 2 2036 13
 3019 18dc D7E95E23 		ldrd	r2, [r7, #376]
 3020              	.LBE247:
 3021              	.LBE246:
 3022              		.loc 1 592 11
 3023 18e0 07F59D61 		add	r1, r7, #1256
 3024 18e4 C1E90023 		strd	r2, [r1]
 593:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 595:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k--;
 3025              		.loc 1 595 8
 3026 18e8 D7F8AC34 		ldr	r3, [r7, #1196]
 3027 18ec 013B     		subs	r3, r3, #1
 3028 18ee C7F8AC34 		str	r3, [r7, #1196]
 3029              	.L82:
 584:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 3030              		.loc 1 584 11
 3031 18f2 D7F8AC34 		ldr	r3, [r7, #1196]
 3032 18f6 002B     		cmp	r3, #0
 3033 18f8 7FF434AF 		bne	.L89
 596:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 597:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 598:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* For the next MAC operations, the pointer py is used without SIMD
 599:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      * So, py is incremented by 1 */
 600:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = py + 1U;
 3034              		.loc 1 600 13
 3035 18fc 07F5D673 		add	r3, r7, #428
 3036 1900 1B68     		ldr	r3, [r3]
 3037 1902 9A1C     		adds	r2, r3, #2
 3038              		.loc 1 600 8
 3039 1904 07F5D673 		add	r3, r7, #428
 3040 1908 1A60     		str	r2, [r3]
 601:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 602:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* If the blockSize3 is not a multiple of 4, compute any remaining MACs here.
 603:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      ** No loop unrolling is used. */
 604:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     k = blockSize3 % 0x4U;
 3041              		.loc 1 604 7
 3042 190a D7F8B434 		ldr	r3, [r7, #1204]
 3043 190e 03F00303 		and	r3, r3, #3
 3044 1912 C7F8AC34 		str	r3, [r7, #1196]
 605:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 606:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (k > 0U)
 3045              		.loc 1 606 11
 3046 1916 43E0     		b	.L90
 3047              	.L92:
 607:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 608:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* sum += x[srcALen - srcBLen + 5] * y[srcBLen - 5] */
 609:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALD(*px++, *py--, sum);
 3048              		.loc 1 609 25
 3049 1918 07F5D873 		add	r3, r7, #432
ARM GAS  /tmp/ccNYYMvm.s 			page 113


 3050 191c 1B68     		ldr	r3, [r3]
 3051 191e 991C     		adds	r1, r3, #2
 3052 1920 07F5D872 		add	r2, r7, #432
 3053 1924 1160     		str	r1, [r2]
 3054              		.loc 1 609 22
 3055 1926 B3F90030 		ldrsh	r3, [r3]
 3056              		.loc 1 609 13
 3057 192a 1C46     		mov	r4, r3
 3058              		.loc 1 609 32
 3059 192c 07F5D673 		add	r3, r7, #428
 3060 1930 1B68     		ldr	r3, [r3]
 3061 1932 991E     		subs	r1, r3, #2
 3062 1934 07F5D672 		add	r2, r7, #428
 3063 1938 1160     		str	r1, [r2]
 3064              		.loc 1 609 29
 3065 193a B3F90030 		ldrsh	r3, [r3]
 3066              		.loc 1 609 13
 3067 193e 1846     		mov	r0, r3
 3068 1940 07F59D63 		add	r3, r7, #1256
 3069 1944 D3E90023 		ldrd	r2, [r3]
 3070 1948 07F5EA71 		add	r1, r7, #468
 3071 194c 0C60     		str	r4, [r1]
 3072 194e 07F5E871 		add	r1, r7, #464
 3073 1952 0860     		str	r0, [r1]
 3074 1954 C7E97223 		strd	r2, [r7, #456]
 3075              	.LBB248:
 3076              	.LBB249:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 3077              		.loc 2 2011 11
 3078 1958 D7E97223 		ldrd	r2, [r7, #456]
 3079 195c C7E96623 		strd	r2, [r7, #408]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 3080              		.loc 2 2014 118
 3081 1960 07F5CC73 		add	r3, r7, #408
 3082 1964 1A68     		ldr	r2, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 3083              		.loc 2 2014 136
 3084 1966 07F5CC73 		add	r3, r7, #408
 3085 196a 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 3086              		.loc 2 2014 3
 3087 196c 07F5EA73 		add	r3, r7, #468
 3088 1970 1968     		ldr	r1, [r3]
 3089 1972 07F5E873 		add	r3, r7, #464
 3090 1976 1868     		ldr	r0, [r3]
 3091 1978 2346     		mov	r3, r4
 3092              		.syntax unified
 3093              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3094 197a C1FBC023 		smlald r2, r3, r1, r0
 3095              	@ 0 "" 2
 3096              		.thumb
 3097              		.syntax unified
 3098 197e 07F5CC71 		add	r1, r7, #408
 3099 1982 0A60     		str	r2, [r1]
 3100 1984 07F5CC72 		add	r2, r7, #408
 3101 1988 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccNYYMvm.s 			page 114


 3102              		.loc 2 2019 13
 3103 198a D7E96623 		ldrd	r2, [r7, #408]
 3104              	.LBE249:
 3105              	.LBE248:
 3106              		.loc 1 609 11
 3107 198e 07F59D61 		add	r1, r7, #1256
 3108 1992 C1E90023 		strd	r2, [r1]
 610:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 611:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 612:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k--;
 3109              		.loc 1 612 8
 3110 1996 D7F8AC34 		ldr	r3, [r7, #1196]
 3111 199a 013B     		subs	r3, r3, #1
 3112 199c C7F8AC34 		str	r3, [r7, #1196]
 3113              	.L90:
 606:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 3114              		.loc 1 606 11
 3115 19a0 D7F8AC34 		ldr	r3, [r7, #1196]
 3116 19a4 002B     		cmp	r3, #0
 3117 19a6 B7D1     		bne	.L92
 3118              	.LBB250:
 613:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 614:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 615:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 616:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 3119              		.loc 1 616 24
 3120 19a8 07F59D63 		add	r3, r7, #1256
 3121 19ac D3E90001 		ldrd	r0, [r3]
 3122 19b0 4FF00002 		mov	r2, #0
 3123 19b4 4FF00003 		mov	r3, #0
 3124 19b8 C20B     		lsrs	r2, r0, #15
 3125 19ba 42EA4142 		orr	r2, r2, r1, lsl #17
 3126 19be CB13     		asrs	r3, r1, #15
 3127 19c0 1346     		mov	r3, r2
 3128 19c2 C7F85434 		str	r3, [r7, #1108]
 3129 19c6 D7F85434 		ldr	r3, [r7, #1108]
 3130              		.syntax unified
 3131              	@ 616 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 3132 19ca 03F30F03 		ssat r3, #16, r3
 3133              	@ 0 "" 2
 3134              		.thumb
 3135              		.syntax unified
 3136 19ce C7F85034 		str	r3, [r7, #1104]
 3137 19d2 D7F85004 		ldr	r0, [r7, #1104]
 3138              	.LBE250:
 3139              		.loc 1 616 10
 3140 19d6 07F5DA73 		add	r3, r7, #436
 3141 19da 1B68     		ldr	r3, [r3]
 3142 19dc 991C     		adds	r1, r3, #2
 3143 19de 07F5DA72 		add	r2, r7, #436
 3144 19e2 1160     		str	r1, [r2]
 3145              		.loc 1 616 15
 3146 19e4 02B2     		sxth	r2, r0
 3147              		.loc 1 616 13
 3148 19e6 1A80     		strh	r2, [r3]	@ movhi
 617:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 618:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
ARM GAS  /tmp/ccNYYMvm.s 			page 115


 619:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     px = ++pSrc1;
 3149              		.loc 1 619 8
 3150 19e8 D7F8C434 		ldr	r3, [r7, #1220]
 3151 19ec 0233     		adds	r3, r3, #2
 3152 19ee C7F8C434 		str	r3, [r7, #1220]
 3153 19f2 07F5D873 		add	r3, r7, #432
 3154 19f6 D7F8C424 		ldr	r2, [r7, #1220]
 3155 19fa 1A60     		str	r2, [r3]
 620:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = pIn2;
 3156              		.loc 1 620 8
 3157 19fc 07F5D673 		add	r3, r7, #428
 3158 1a00 D7F8F024 		ldr	r2, [r7, #1264]
 3159 1a04 1A60     		str	r2, [r3]
 621:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 622:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Decrement loop counter */
 623:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blockSize3--;
 3160              		.loc 1 623 15
 3161 1a06 D7F8B434 		ldr	r3, [r7, #1204]
 3162 1a0a 013B     		subs	r3, r3, #1
 3163 1a0c C7F8B434 		str	r3, [r7, #1204]
 624:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 625:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     j--;
 3164              		.loc 1 625 6
 3165 1a10 D7F8B034 		ldr	r3, [r7, #1200]
 3166 1a14 013B     		subs	r3, r3, #1
 3167 1a16 C7F8B034 		str	r3, [r7, #1200]
 3168              	.L81:
 574:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 3169              		.loc 1 574 9
 3170 1a1a D7F8B034 		ldr	r3, [r7, #1200]
 3171 1a1e 002B     		cmp	r3, #0
 3172 1a20 04D0     		beq	.L93
 574:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 3173              		.loc 1 574 19 discriminator 1
 3174 1a22 D7F8B434 		ldr	r3, [r7, #1204]
 3175 1a26 002B     		cmp	r3, #0
 3176 1a28 7FF48EAE 		bne	.L94
 3177              	.L93:
 626:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 627:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 628:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The second part of the stage starts here */
 629:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* SIMD is not used for the next MAC operations,
 630:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * so pointer py is updated to read only one sample at a time */
 631:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = py + 1U;
 3178              		.loc 1 631 11
 3179 1a2c 07F5D673 		add	r3, r7, #428
 3180 1a30 1B68     		ldr	r3, [r3]
 3181 1a32 9A1C     		adds	r2, r3, #2
 3182              		.loc 1 631 6
 3183 1a34 07F5D673 		add	r3, r7, #428
 3184 1a38 1A60     		str	r2, [r3]
 632:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 633:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   while (blockSize3 > 0U)
 3185              		.loc 1 633 9
 3186 1a3a 88E0     		b	.L95
 3187              	.L99:
 634:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
ARM GAS  /tmp/ccNYYMvm.s 			page 116


 635:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Accumulator is made zero for every iteration */
 636:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     sum = 0;
 3188              		.loc 1 636 9
 3189 1a3c 4FF00002 		mov	r2, #0
 3190 1a40 4FF00003 		mov	r3, #0
 3191 1a44 07F59D61 		add	r1, r7, #1256
 3192 1a48 C1E90023 		strd	r2, [r1]
 637:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 638:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 639:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     k = blockSize3;
 3193              		.loc 1 639 7
 3194 1a4c D7F8B434 		ldr	r3, [r7, #1204]
 3195 1a50 C7F8AC34 		str	r3, [r7, #1196]
 640:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 641:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (k > 0U)
 3196              		.loc 1 641 11
 3197 1a54 43E0     		b	.L96
 3198              	.L98:
 642:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 643:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Perform the multiply-accumulates */
 644:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* sum +=  x[srcALen-1] * y[srcBLen-1] */
 645:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALD(*px++, *py--, sum);
 3199              		.loc 1 645 25
 3200 1a56 07F5D873 		add	r3, r7, #432
 3201 1a5a 1B68     		ldr	r3, [r3]
 3202 1a5c 991C     		adds	r1, r3, #2
 3203 1a5e 07F5D872 		add	r2, r7, #432
 3204 1a62 1160     		str	r1, [r2]
 3205              		.loc 1 645 22
 3206 1a64 B3F90030 		ldrsh	r3, [r3]
 3207              		.loc 1 645 13
 3208 1a68 1C46     		mov	r4, r3
 3209              		.loc 1 645 32
 3210 1a6a 07F5D673 		add	r3, r7, #428
 3211 1a6e 1B68     		ldr	r3, [r3]
 3212 1a70 991E     		subs	r1, r3, #2
 3213 1a72 07F5D672 		add	r2, r7, #428
 3214 1a76 1160     		str	r1, [r2]
 3215              		.loc 1 645 29
 3216 1a78 B3F90030 		ldrsh	r3, [r3]
 3217              		.loc 1 645 13
 3218 1a7c 1846     		mov	r0, r3
 3219 1a7e 07F59D63 		add	r3, r7, #1256
 3220 1a82 D3E90023 		ldrd	r2, [r3]
 3221 1a86 07F5E271 		add	r1, r7, #452
 3222 1a8a 0C60     		str	r4, [r1]
 3223 1a8c 07F5E071 		add	r1, r7, #448
 3224 1a90 0860     		str	r0, [r1]
 3225 1a92 C7E96E23 		strd	r2, [r7, #440]
 3226              	.LBB251:
 3227              	.LBB252:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 3228              		.loc 2 2011 11
 3229 1a96 D7E96E23 		ldrd	r2, [r7, #440]
 3230 1a9a C7E96823 		strd	r2, [r7, #416]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 3231              		.loc 2 2014 118
ARM GAS  /tmp/ccNYYMvm.s 			page 117


 3232 1a9e 07F5D073 		add	r3, r7, #416
 3233 1aa2 1A68     		ldr	r2, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 3234              		.loc 2 2014 136
 3235 1aa4 07F5D073 		add	r3, r7, #416
 3236 1aa8 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 3237              		.loc 2 2014 3
 3238 1aaa 07F5E273 		add	r3, r7, #452
 3239 1aae 1968     		ldr	r1, [r3]
 3240 1ab0 07F5E073 		add	r3, r7, #448
 3241 1ab4 1868     		ldr	r0, [r3]
 3242 1ab6 2346     		mov	r3, r4
 3243              		.syntax unified
 3244              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3245 1ab8 C1FBC023 		smlald r2, r3, r1, r0
 3246              	@ 0 "" 2
 3247              		.thumb
 3248              		.syntax unified
 3249 1abc 07F5D071 		add	r1, r7, #416
 3250 1ac0 0A60     		str	r2, [r1]
 3251 1ac2 07F5D072 		add	r2, r7, #416
 3252 1ac6 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3253              		.loc 2 2019 13
 3254 1ac8 D7E96823 		ldrd	r2, [r7, #416]
 3255              	.LBE252:
 3256              	.LBE251:
 3257              		.loc 1 645 11
 3258 1acc 07F59D61 		add	r1, r7, #1256
 3259 1ad0 C1E90023 		strd	r2, [r1]
 646:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 647:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 648:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k--;
 3260              		.loc 1 648 8
 3261 1ad4 D7F8AC34 		ldr	r3, [r7, #1196]
 3262 1ad8 013B     		subs	r3, r3, #1
 3263 1ada C7F8AC34 		str	r3, [r7, #1196]
 3264              	.L96:
 641:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 3265              		.loc 1 641 11
 3266 1ade D7F8AC34 		ldr	r3, [r7, #1196]
 3267 1ae2 002B     		cmp	r3, #0
 3268 1ae4 B7D1     		bne	.L98
 3269              	.LBB253:
 649:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 650:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 651:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 652:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 3270              		.loc 1 652 24
 3271 1ae6 07F59D63 		add	r3, r7, #1256
 3272 1aea D3E90001 		ldrd	r0, [r3]
 3273 1aee 4FF00002 		mov	r2, #0
 3274 1af2 4FF00003 		mov	r3, #0
 3275 1af6 C20B     		lsrs	r2, r0, #15
 3276 1af8 42EA4142 		orr	r2, r2, r1, lsl #17
 3277 1afc CB13     		asrs	r3, r1, #15
ARM GAS  /tmp/ccNYYMvm.s 			page 118


 3278 1afe 1346     		mov	r3, r2
 3279 1b00 C7F84C34 		str	r3, [r7, #1100]
 3280 1b04 D7F84C34 		ldr	r3, [r7, #1100]
 3281              		.syntax unified
 3282              	@ 652 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 3283 1b08 03F30F03 		ssat r3, #16, r3
 3284              	@ 0 "" 2
 3285              		.thumb
 3286              		.syntax unified
 3287 1b0c C7F84834 		str	r3, [r7, #1096]
 3288 1b10 D7F84804 		ldr	r0, [r7, #1096]
 3289              	.LBE253:
 3290              		.loc 1 652 10
 3291 1b14 07F5DA73 		add	r3, r7, #436
 3292 1b18 1B68     		ldr	r3, [r3]
 3293 1b1a 991C     		adds	r1, r3, #2
 3294 1b1c 07F5DA72 		add	r2, r7, #436
 3295 1b20 1160     		str	r1, [r2]
 3296              		.loc 1 652 15
 3297 1b22 02B2     		sxth	r2, r0
 3298              		.loc 1 652 13
 3299 1b24 1A80     		strh	r2, [r3]	@ movhi
 653:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 654:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 655:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     px = ++pSrc1;
 3300              		.loc 1 655 8
 3301 1b26 D7F8C434 		ldr	r3, [r7, #1220]
 3302 1b2a 0233     		adds	r3, r3, #2
 3303 1b2c C7F8C434 		str	r3, [r7, #1220]
 3304 1b30 07F5D873 		add	r3, r7, #432
 3305 1b34 D7F8C424 		ldr	r2, [r7, #1220]
 3306 1b38 1A60     		str	r2, [r3]
 656:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = pSrc2;
 3307              		.loc 1 656 8
 3308 1b3a 07F5D673 		add	r3, r7, #428
 3309 1b3e D7F89424 		ldr	r2, [r7, #1172]
 3310 1b42 1A60     		str	r2, [r3]
 657:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 658:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Decrement loop counter */
 659:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blockSize3--;
 3311              		.loc 1 659 15
 3312 1b44 D7F8B434 		ldr	r3, [r7, #1204]
 3313 1b48 013B     		subs	r3, r3, #1
 3314 1b4a C7F8B434 		str	r3, [r7, #1204]
 3315              	.L95:
 633:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 3316              		.loc 1 633 9
 3317 1b4e D7F8B434 		ldr	r3, [r7, #1204]
 3318 1b52 002B     		cmp	r3, #0
 3319 1b54 7FF472AF 		bne	.L99
 660:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 661:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 662:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 663:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 664:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *pIn1 = pSrcA;                           /* InputA pointer */
 665:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *pIn2 = pSrcB;                           /* InputB pointer */
 666:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         q63_t sum;                                     /* Accumulator */
ARM GAS  /tmp/ccNYYMvm.s 			page 119


 667:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         uint32_t i, j;                                 /* Loop counters */
 668:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 669:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Loop to calculate convolution for output length number of values */
 670:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   for (i = 0; i < (srcALen + srcBLen - 1); i++)
 671:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 672:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Initialize sum with zero to carry on MAC operations */
 673:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     sum = 0;
 674:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 675:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Loop to perform MAC operations according to convolution equation */
 676:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     for (j = 0U; j <= i; j++)
 677:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 678:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Check the array limitations */
 679:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       if (((i - j) < srcBLen) && (j < srcALen))
 680:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 681:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* z[i] += x[i-j] * y[j] */
 682:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += ((q31_t) pIn1[j] * pIn2[i - j]);
 683:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 684:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 685:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 686:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Store the output in the destination buffer */
 687:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     pDst[i] = (q15_t) __SSAT((sum >> 15U), 16U);
 688:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 689:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 690:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 691:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 692:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** }
 3320              		.loc 1 692 1
 3321 1b58 00BF     		nop
 3322 1b5a 00BF     		nop
 3323 1b5c 07F59F67 		add	r7, r7, #1272
 3324              	.LCFI3:
 3325              		.cfi_def_cfa_offset 32
 3326 1b60 BD46     		mov	sp, r7
 3327              	.LCFI4:
 3328              		.cfi_def_cfa_register 13
 3329              		@ sp needed
 3330 1b62 BDE8F00F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp}
 3331              	.LCFI5:
 3332              		.cfi_restore 11
 3333              		.cfi_restore 10
 3334              		.cfi_restore 9
 3335              		.cfi_restore 8
 3336              		.cfi_restore 7
 3337              		.cfi_restore 6
 3338              		.cfi_restore 5
 3339              		.cfi_restore 4
 3340              		.cfi_def_cfa_offset 0
 3341 1b66 7047     		bx	lr
 3342              		.cfi_endproc
 3343              	.LFE145:
 3345              		.text
 3346              	.Letext0:
 3347              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 3348              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 3349              		.file 6 "/usr/include/newlib/sys/_types.h"
 3350              		.file 7 "/usr/include/newlib/sys/reent.h"
 3351              		.file 8 "/usr/include/newlib/sys/lock.h"
ARM GAS  /tmp/ccNYYMvm.s 			page 120


 3352              		.file 9 "/usr/include/newlib/math.h"
ARM GAS  /tmp/ccNYYMvm.s 			page 121


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_conv_q15.c
     /tmp/ccNYYMvm.s:17     .text.arm_conv_q15:0000000000000000 $t
     /tmp/ccNYYMvm.s:25     .text.arm_conv_q15:0000000000000000 arm_conv_q15

NO UNDEFINED SYMBOLS
