[2025-09-17 23:17:18] START suite=cs trace=streaming_phase4_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2706291 heartbeat IPC: 3.695 cumulative IPC: 3.695 (Simulation time: 00 hr 00 min 27 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5271591 cumulative IPC: 3.794 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5271591 cumulative IPC: 3.794 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5271592 heartbeat IPC: 3.898 cumulative IPC: 5 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 19527155 heartbeat IPC: 0.7015 cumulative IPC: 0.7015 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 34177310 heartbeat IPC: 0.6826 cumulative IPC: 0.6919 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 48669350 heartbeat IPC: 0.69 cumulative IPC: 0.6913 (Simulation time: 00 hr 03 min 49 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 65067215 heartbeat IPC: 0.6098 cumulative IPC: 0.6689 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 82134235 heartbeat IPC: 0.5859 cumulative IPC: 0.6505 (Simulation time: 00 hr 05 min 27 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 100102503 heartbeat IPC: 0.5565 cumulative IPC: 0.6327 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 118859323 heartbeat IPC: 0.5331 cumulative IPC: 0.6163 (Simulation time: 00 hr 08 min 21 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000020 cycles: 137924182 heartbeat IPC: 0.5245 cumulative IPC: 0.6031 (Simulation time: 00 hr 09 min 57 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 156575704 heartbeat IPC: 0.5361 cumulative IPC: 0.5948 (Simulation time: 00 hr 11 min 41 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 169798092 cumulative IPC: 0.5889 (Simulation time: 00 hr 13 min 30 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 169798092 cumulative IPC: 0.5889 (Simulation time: 00 hr 13 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5889 instructions: 100000000 cycles: 169798092
CPU 0 Branch Prediction Accuracy: 99.59% MPKI: 0.07089 Average ROB Occupancy at Mispredict: 9690
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00712
BRANCH_INDIRECT: 0.05002
BRANCH_CONDITIONAL: 0.01375
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 484730
LQ_STALL: 154073
SQ_STALL: 43900


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 290.86783
REPLAY_LOAD: 132.35191
NON_REPLAY_LOAD: 45.27725

== Total ==
ADDR_TRANS: 116638
REPLAY_LOAD: 83117
NON_REPLAY_LOAD: 284975

== Counts ==
ADDR_TRANS: 401
REPLAY_LOAD: 628
NON_REPLAY_LOAD: 6294

cpu0->cpu0_STLB TOTAL        ACCESS:    1540535 HIT:    1517137 MISS:      23398 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1540535 HIT:    1517137 MISS:      23398 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 436.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5845605 HIT:    4846536 MISS:     999069 MSHR_MERGE:     359914
cpu0->cpu0_L2C LOAD         ACCESS:    4360987 HIT:    4141932 MISS:     219055 MSHR_MERGE:      47475
cpu0->cpu0_L2C RFO          ACCESS:     264637 HIT:      82051 MISS:     182586 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     795908 HIT:     247071 MISS:     548837 MSHR_MERGE:     312438
cpu0->cpu0_L2C WRITE        ACCESS:     373928 HIT:     372284 MISS:       1644 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      50145 HIT:       3198 MISS:      46947 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     618249 ISSUED:     618249 USEFUL:     133739 USELESS:      47037
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12486072 HIT:    7947871 MISS:    4538201 MSHR_MERGE:     707959
cpu0->cpu0_L1I LOAD         ACCESS:   12486072 HIT:    7947871 MISS:    4538201 MSHR_MERGE:     707959
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25655912 HIT:   22869734 MISS:    2786178 MSHR_MERGE:    1762905
cpu0->cpu0_L1D LOAD         ACCESS:   14391622 HIT:   13498243 MISS:     893379 MSHR_MERGE:     362634
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2923412 HIT:    2371615 MISS:     551797 MSHR_MERGE:     374068
cpu0->cpu0_L1D WRITE        ACCESS:    8284703 HIT:    6994155 MISS:    1290548 MSHR_MERGE:    1025894
cpu0->cpu0_L1D TRANSLATION  ACCESS:      56175 HIT:       5721 MISS:      50454 MSHR_MERGE:        309
cpu0->cpu0_L1D PREFETCH REQUESTED:    3020257 ISSUED:    2923404 USEFUL:      93135 USELESS:      27103
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 58.57 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10191914 HIT:    9390739 MISS:     801175 MSHR_MERGE:     284227
cpu0->cpu0_ITLB LOAD         ACCESS:   10191914 HIT:    9390739 MISS:     801175 MSHR_MERGE:     284227
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.54 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22037577 HIT:   20724679 MISS:    1312898 MSHR_MERGE:     289311
cpu0->cpu0_DTLB LOAD         ACCESS:   22037577 HIT:   20724679 MISS:    1312898 MSHR_MERGE:     289311
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.67 cycles
cpu0->LLC TOTAL        ACCESS:     859889 HIT:     416052 MISS:     443837 MSHR_MERGE:      13922
cpu0->LLC LOAD         ACCESS:     171580 HIT:      75550 MISS:      96030 MSHR_MERGE:        167
cpu0->LLC RFO          ACCESS:     182584 HIT:      83532 MISS:      99052 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     236398 HIT:      26565 MISS:     209833 MSHR_MERGE:      13755
cpu0->LLC WRITE        ACCESS:     222380 HIT:     221379 MISS:       1001 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46947 HIT:       9026 MISS:      37921 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      21143
  ROW_BUFFER_MISS:     407769
  AVG DBUS CONGESTED CYCLE: 5.237
Channel 0 WQ ROW_BUFFER_HIT:      18113
  ROW_BUFFER_MISS:     100814
  FULL:          0
Channel 0 REFRESHES ISSUED:      14150

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       881334       130934        22344        20447
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           17          171          629         8478
  STLB miss resolved @ L2C                0           38          224         1088         3758
  STLB miss resolved @ LLC                0           66          480         3384         6719
  STLB miss resolved @ MEM                0           42         1555         6967        28576

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             145815        26535       543429         5368         1817
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            0           40          138          248
  STLB miss resolved @ L2C                0            1           50          103          110
  STLB miss resolved @ LLC                4            3           92          333          236
  STLB miss resolved @ MEM                7            1          184          566         1120
[2025-09-17 23:30:49] END   suite=cs trace=streaming_phase4_core1 (rc=0)
