// generated by polka.codes
// Label-based AArch64 JIT compilation for PolkaVM
// Single-pass compilation with lazy label creation for maximum performance

#include "helper.hh"
#include "jit_label_manager.hh"
#include "jit_control_flow.hh"
#include "opcodes.hh"
#include <asmjit/a64.h>
#include <asmjit/asmjit.h>
#include <cstddef>
#include <cstdint>
#include <cstring>
#include <stdio.h>
#include <vector>

using namespace asmjit;
using namespace asmjit::a64;
using namespace JIT;
using namespace PVM;

// External declaration for the instruction emitter
extern "C" bool jit_emitter_emit_basic_block_instructions(
    void* _Nonnull assembler,
    const char* _Nonnull target_arch,
    const uint8_t* _Nonnull bytecode,
    uint32_t start_pc,
    uint32_t end_pc);

// Helper to get instruction size
static uint32_t getInstructionSize(const uint8_t* bytecode, uint32_t pc, size_t bytecode_size) {
    return get_instruction_size(bytecode, pc, bytecode_size);
}

// Helper to extract jump target from instruction
static uint32_t getJumpTarget(const uint8_t* bytecode, uint32_t pc, uint32_t instrSize) {
    if (instrSize == 5 || instrSize == 7) {
        // Jump (5 bytes): [opcode][offset_32bit]
        // Branch (7 bytes): [opcode][reg1][reg2][offset_32bit]
        uint32_t offset;
        if (instrSize == 5) {
            memcpy(&offset, &bytecode[pc + 1], 4);
        } else {
            memcpy(&offset, &bytecode[pc + 3], 4);
        }
        return pc + instrSize + int32_t(offset);
    }
    return pc + instrSize; // Fallthrough
}

// Main compilation function with labels for ARM64
extern "C" int32_t compilePolkaVMCode_a64_labeled(
    const uint8_t* _Nonnull codeBuffer,
    size_t codeSize,
    uint32_t initialPC,
    uint32_t jitMemorySize,
    void* _Nullable * _Nonnull funcOut)
{
    // Validate inputs
    if (!codeBuffer || codeSize == 0) {
        return 1; // Invalid input
    }

    if (!funcOut) {
        return 2; // Invalid output parameter
    }

    // Initialize asmjit runtime
    static JitRuntime runtime;
    CodeHolder code;
    code.init(runtime.environment());

    // Create ARM64 assembler
    a64::Assembler a(&code);

    // Prologue: save callee-saved registers
    // ARM64 callee-saved: x19-x28, x29 (fp), x30 (lr)
    a.sub(a64::sp, a64::sp, 16 * 10); // Allocate stack space
    a.stp(x19, x20, ptr(a64::sp, 0));
    a.stp(x21, x22, ptr(a64::sp, 16));
    a.stp(x23, x24, ptr(a64::sp, 32));
    a.stp(x25, x26, ptr(a64::sp, 48));
    a.stp(x27, x28, ptr(a64::sp, 64));
    a.stp(x29, x30, ptr(a64::sp, 80));

    // Setup VM environment registers (per AArch64 ABI)
    // x0 = registers_ptr, x1 = memory_base_ptr, w2 = memory_size
    // x3 = gas_ptr, w4 = initial_pvm_pc, x5 = invocation_context_ptr
    a.mov(a64::x19, a64::x0);  // registers_ptr -> x19
    a.mov(a64::x20, a64::x1);  // memory_base_ptr -> x20
    a.mov(a64::w21, a64::w2);  // memory_size -> w21
    a.mov(a64::x22, a64::x3);  // gas_ptr -> x22
    a.mov(a64::w23, a64::w4);  // initial_pvm_pc -> w23 (PC)
    a.mov(a64::x24, a64::x5);  // invocation_context_ptr -> x24

    // Create label manager
    LabelManager labelManager;

    // Create exit labels for different exit conditions
    Label exitLabel = a.new_label();       // Normal exit (halt) - w0 = 0
    Label panicLabel = a.new_label();      // Panic exit (trap, address < 65536) - w0 = -1
    Label pagefaultLabel = a.new_label();  // Page fault exit (address >= memory_size) - w0 = 3
    Label outOfGasLabel = a.new_label();   // Out of gas exit - w0 = 1
    Label unsupportedLabel = a.new_label();// Unsupported instruction - exit to interpreter - w0 = 2
    Label epilogueLabel = a.new_label();   // Epilogue (restore registers and return)

    // === PRE-PASS: Identify all jump targets ===
    // This is necessary to handle backward jumps (loops)
    uint32_t pc = 0;
    while (pc < codeSize) {
        uint8_t opcode = codeBuffer[pc];
        uint32_t instrSize = getInstructionSize(codeBuffer, pc, codeSize);

        if (instrSize == 0) {
            // Unknown opcode - compilation error
            return 3; // Compilation error
        }

        // Mark jump targets for control flow instructions
        if (opcode_is(opcode, Opcode::Jump)) {
            uint32_t targetPC = getJumpTarget(codeBuffer, pc, instrSize);
            labelManager.markJumpTarget(targetPC);
        } else if (opcode_is(opcode, Opcode::BranchEq) ||
                   opcode_is(opcode, Opcode::BranchNe)) {
            uint32_t targetPC = getJumpTarget(codeBuffer, pc, instrSize);
            labelManager.markJumpTarget(targetPC);
        } else if (opcode_is(opcode, Opcode::LoadImmJump)) {
            uint8_t destReg = codeBuffer[pc + 1];
            uint32_t jumpOffset;
            memcpy(&jumpOffset, &codeBuffer[pc + 2], 4);   // Jump offset is at bytes 2-5
            uint32_t targetPC = pc + instrSize + int32_t(jumpOffset);
            labelManager.markJumpTarget(targetPC);
        }

        pc += instrSize;
    }

    // === MAIN COMPILATION PASS ===
    pc = 0;

    // === GAS ACCOUNTING HELPER ===
    // Lambda to deduct gas and check for exhaustion
    auto deductGas = [&](uint64_t gasCost) -> void {
        // Load current gas value from x22 (VM_GAS_PTR)
        a.ldr(a64::x0, a64::ptr(a64::x22));
        // Subtract gas cost and set flags
        a.subs(x0, x0, gasCost);
        // Store updated value back (does not affect flags)
        a.str(x0, a64::ptr(a64::x22));
        // Jump if borrow occurred (unsigned underflow)
        a.b_lo(outOfGasLabel);
    };

    while (pc < codeSize) {
        uint8_t opcode = codeBuffer[pc];
        uint32_t instrSize = getInstructionSize(codeBuffer, pc, codeSize);

        if (instrSize == 0) {
            // Unknown opcode - compilation error
            return 3; // Compilation error
        }

        // Check if this PC is a jump target (from pre-pass or previous branch)
        // Bind label here if so
        if (labelManager.isMarkedTarget(pc) || labelManager.isJumpTarget(pc)) {
            labelManager.bindLabel(&a, pc, "aarch64");
        }

        // === GAS ACCOUNTING ===
        // Deduct 1 gas for this instruction (default gas cost per PVM spec)
        // Check AFTER binding labels so jump targets don't double-deduct
        deductGas(1);

        // Handle control flow instructions with labels
        if (opcode_is(opcode, Opcode::Jump)) {
            uint32_t targetPC = getJumpTarget(codeBuffer, pc, instrSize);
            Label targetLabel = labelManager.getOrCreateLabel(&a, targetPC, "aarch64");
            jit_emit_jump_labeled(&a, "aarch64", targetLabel);
            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::BranchEq)) {
            uint8_t reg1 = codeBuffer[pc + 1];
            uint8_t reg2 = codeBuffer[pc + 2];
            uint32_t targetPC = getJumpTarget(codeBuffer, pc, instrSize);

            Label targetLabel = labelManager.getOrCreateLabel(&a, targetPC, "aarch64");
            jit_emit_branch_eq_labeled(&a, "aarch64", reg1, reg2, targetLabel);

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::BranchNe)) {
            uint8_t reg1 = codeBuffer[pc + 1];
            uint8_t reg2 = codeBuffer[pc + 2];
            uint32_t targetPC = getJumpTarget(codeBuffer, pc, instrSize);

            Label targetLabel = labelManager.getOrCreateLabel(&a, targetPC, "aarch64");
            jit_emit_branch_ne_labeled(&a, "aarch64", reg1, reg2, targetLabel);

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::LoadImmJump)) {
            uint8_t destReg = codeBuffer[pc + 1];
            uint32_t jumpOffset;
            uint32_t immediate;
            memcpy(&jumpOffset, &codeBuffer[pc + 2], 4);   // Jump offset is at bytes 2-5
            memcpy(&immediate, &codeBuffer[pc + 6], 4);    // Immediate value is at bytes 6-9
            uint32_t targetPC = pc + instrSize + int32_t(jumpOffset);

            Label targetLabel = labelManager.getOrCreateLabel(&a, targetPC, "aarch64");
            jit_emit_load_imm_jump_labeled(&a, "aarch64", destReg, immediate, targetLabel);

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::JumpInd)) {
            // JumpInd: [opcode][reg_index] - jump to address stored in register
            uint8_t ptr_reg = codeBuffer[pc + 1];

            // Load target address from register
            a.ldr(a64::w0, a64::ptr(a64::x19, ptr_reg * 8));

            // Special case: check for halt address (0xFFFFFFFF)
            // This is the djumpHaltAddress constant
            a.mov(a64::w1, 0xFFFFFFFF);
            a.cmp(a64::w0, a64::w1);
            a.b_eq(exitLabel);  // Jump to halt exit

            // Check if jump table is available
            a.ldr(a64::x1, a64::ptr(a64::x24, offsetof(JITHostFunctionTable, jumpTableData)));
            a.cbz(a64::x1, unsupportedLabel);  // No jump table, fall back to interpreter

            // Load jump table parameters
            a.ldr(a64::w2, a64::ptr(a64::x24, offsetof(JITHostFunctionTable, alignmentFactor)));
            a.ldr(a64::w3, a64::ptr(a64::x24, offsetof(JITHostFunctionTable, jumpTableEntrySize)));
            a.ldr(a64::w4, a64::ptr(a64::x24, offsetof(JITHostFunctionTable, jumpTableEntriesCount)));

            // Validate target != 0
            a.cbz(a64::w0, pagefaultLabel);  // Invalid target (0)

            // Validate target alignment
            // Calculate entry index: (target / alignmentFactor) - 1
            a.udiv(a64::w5, a64::w0, a64::w2);  // w5 = target / alignmentFactor
            a.msub(a64::w6, a64::w5, a64::w2, a64::w0);  // w6 = remainder = target - (w5 * w2)
            a.cbnz(a64::w6, pagefaultLabel);  // Remainder != 0, not aligned, invalid jump

            // Decrement to get entry index
            a.sub(a64::w5, a64::w5, 1);

            // Check if entry index is within bounds
            a.cmp(a64::w5, a64::w4);
            a.b_hs(pagefaultLabel);  // Index >= entriesCount, invalid jump

            // Calculate byte offset: entryIndex * entrySize
            a.mul(a64::w6, a64::w5, a64::w3);  // w6 = entryIndex * entrySize

            // Load jump table data pointer
            a.ldr(a64::x7, a64::ptr(a64::x24, offsetof(JITHostFunctionTable, jumpTableData)));

            // Read entry based on entrySize
            // For now, support entry sizes 1, 2, 3, 4
            Label entrySize1 = a.new_label();
            Label entrySize2 = a.new_label();
            Label entrySize3 = a.new_label();
            Label entrySize4 = a.new_label();
            Label readDone = a.new_label();

            a.cmp(a64::w3, 1);
            a.b_eq(entrySize1);
            a.cmp(a64::w3, 2);
            a.b_eq(entrySize2);
            a.cmp(a64::w3, 3);
            a.b_eq(entrySize3);
            a.cmp(a64::w3, 4);
            a.b_eq(entrySize4);
            // Invalid entry size, fall back to interpreter
            a.b(unsupportedLabel);

            // Entry size 1: Read UInt8
            a.bind(entrySize1);
            a.add(a64::x8, a64::x7, a64::x6);  // Calculate address: base + offset
            a.ldrb(a64::w0, a64::ptr(a64::x8));  // Load byte
            a.b(readDone);

            // Entry size 2: Read UInt16
            a.bind(entrySize2);
            a.add(a64::x8, a64::x7, a64::x6);  // Calculate address: base + offset
            a.ldrh(a64::w0, a64::ptr(a64::x8));  // Load halfword
            a.b(readDone);

            // Entry size 3: Read UInt24
            a.bind(entrySize3);
            a.add(a64::x8, a64::x7, a64::x6);  // Calculate address: base + offset
            a.ldrb(a64::w0, a64::ptr(a64::x8));  // Load byte at offset 0
            a.ldrh(a64::w1, a64::ptr(a64::x8, 1));  // Load halfword at offset 1
            a.bfi(a64::w0, a64::w1, 8, 16);  // Insert w1 into w0 at bit 8
            a.b(readDone);

            // Entry size 4: Read UInt32
            a.bind(entrySize4);
            a.add(a64::x8, a64::x7, a64::x6);  // Calculate address: base + offset
            a.ldr(a64::w0, a64::ptr(a64::x8));  // Load word
            a.b(readDone);

            a.bind(readDone);

            // Update PC with the looked-up address
            a.mov(a64::w23, a64::w0);

            // Jump to the new PC
            // First, check if the new PC is within valid range
            a.cmp(a64::w0, codeSize);
            a.b_hs(pagefaultLabel);  // PC out of bounds

            // For now, fall back to interpreter with the updated PC
            // This is safe because the jump table lookup validated the target
            a.mov(a64::w0, 2);  // Exit code 2 = exit to interpreter with updated PC
            a.b(epilogueLabel);

            pc += instrSize;
            continue;
        }

        // === Ecalli (Host Call) ===
        // Ecalli format: [opcode][call_index_32bit] = 5 bytes
        if (opcode == 10) {  // Ecalli opcode is 10
            // Extract call_index from instruction bytes
            uint32_t call_index;
            memcpy(&call_index, &codeBuffer[pc + 1], 4);

            // Emit host call using the pvm_host_call_trampoline
            // ARM64 calling convention:
            // x0 = context (x24), x1 = func_idx, x2 = registers (x19),
            // x3 = memory (x20), x4 = memory_size (w21), x5 = gas (x22)
            a.mov(a64::x0, a64::x24);       // context pointer
            a.mov(a64::w1, call_index);      // function index
            a.mov(a64::x2, a64::x19);        // registers pointer
            a.mov(a64::x3, a64::x20);        // memory pointer
            a.mov(a64::w4, a64::w21);        // memory size
            a.mov(a64::x5, a64::x22);        // gas pointer

            // Call the trampoline
            a.mov(a64::x9, reinterpret_cast<uint64_t>(&pvm_host_call_trampoline));
            a.blr(a64::x9);

            // Check result (w0 contains error code or return value)
            // Any value >= 0xFFFF_FFFA is an error (hostRequestedHalt, pageFault, gasExhausted,
            // internalError, hostFunctionNotFound, hostFunctionThrewError, etc.)
            a.cmp(a64::w0, 0xFFFFFFFA);
            // Branch directly to epilogue to preserve error code in w0
            // This allows specific error codes to propagate:
            // - 0xFFFFFFFA (4294967290) = hostRequestedHalt
            // - 0xFFFFFFFB (4294967291) = pageFault
            // - 0xFFFFFFFC (4294967292) = gasExhausted
            // - 0xFFFFFFFD (4294967293) = internalError
            // - 0xFFFFFFFE (4294967294) = hostFunctionNotFound
            // - 0xFFFFFFFF (4294967295) = hostFunctionThrewError
            a.b_hs(epilogueLabel);  // Branch if Higher or Same (unsigned comparison) - preserves w0

            // Store result in R0
            a.str(a64::x0, a64::ptr(a64::x19, 0));

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::Trap)) {
            // Set return value to -1 (trap) in w0, then jump to epilogue
            a.mov(a64::w0, -1);
            a.b(epilogueLabel);
            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::Halt)) {
            // Jump to exit
            a.b(exitLabel);
            pc += instrSize;
            continue;
        }

        // === Division Instructions with Zero-Check ===
        // Division by zero causes undefined behavior - must check explicitly
        // Format: [opcode][dest_reg][src_reg] = 3 bytes
        if (opcode_is(opcode, Opcode::DivU32) ||
            opcode_is(opcode, Opcode::DivS32) ||
            opcode_is(opcode, Opcode::RemU32) ||
            opcode_is(opcode, Opcode::RemS32) ||
            opcode_is(opcode, Opcode::DivU64) ||
            opcode_is(opcode, Opcode::DivS64) ||
            opcode_is(opcode, Opcode::RemU64) ||
            opcode_is(opcode, Opcode::RemS64)) {
            // Decode instruction: [opcode][dest_reg][src_reg]
            uint8_t dest_reg = codeBuffer[pc + 1];
            uint8_t src_reg = codeBuffer[pc + 2];

            // Load divisor into x1 for check
            a.ldr(a64::x1, a64::ptr(a64::x19, src_reg * 8));

            // Check if divisor is zero
            a.cmp(a64::x1, 0);
            a.b_eq(panicLabel);  // If zero, jump to panic (division by zero)

            // Not zero - proceed with division using dispatcher
            if (!jit_emitter_emit_basic_block_instructions(&a, "aarch64", codeBuffer, pc, pc + instrSize)) {
                return 3; // Compilation error
            }

            pc += instrSize;
            continue;
        }

        // === Load Instructions with Bounds Checking ===
        // PVM Spec: addresses < 2^16 (65536) → panic, addresses >= memory_size → page fault
        if (opcode_is(opcode, Opcode::LoadU8) ||
            opcode_is(opcode, Opcode::LoadI8) ||
            opcode_is(opcode, Opcode::LoadU16) ||
            opcode_is(opcode, Opcode::LoadI16) ||
            opcode_is(opcode, Opcode::LoadU32) ||
            opcode_is(opcode, Opcode::LoadI32) ||
            opcode_is(opcode, Opcode::LoadU64)) {
            // Decode instruction: [opcode][dest_reg][ptr_reg][offset_16bit]
            uint8_t dest_reg = codeBuffer[pc + 1];
            uint8_t ptr_reg = codeBuffer[pc + 2];
            int16_t offset;
            memcpy(&offset, &codeBuffer[pc + 3], 2);

            // Load pointer register into x0
            a.ldr(a64::x0, a64::ptr(a64::x19, ptr_reg * 8));

            // Add offset to get final address
            // ARM64 add immediate only supports 12-bit values (-4095 to 4095)
            // For larger offsets, load into temporary register (x5) and add
            // Note: x5 is safe to use here (invocation_context_ptr is in x24)
            if (offset >= -4095 && offset <= 4095) {
                a.add(a64::x0, a64::x0, offset);
            } else {
                a.mov(a64::x5, offset);  // Load offset into temporary register
                a.add(a64::x0, a64::x0, a64::x5);
            }

            // Bounds check: address < 65536 → panic
            a.cmp(a64::x0, 65536);
            a.b_lo(panicLabel);

            // Runtime check: address >= memory_size → page fault
            a.mov(a64::w1, a64::w21);  // Load memory_size into w1
            a.cmp(a64::x0, a64::x1);
            a.b_hs(pagefaultLabel);

            // If we get here, address is valid - inline the load instruction
            // Load from memory into register, then store to VM register
            if (opcode_is(opcode, Opcode::LoadU8)) {
                a.ldrb(a64::w1, a64::ptr(a64::x20, a64::x0));
                a.str(a64::x1, a64::ptr(a64::x19, dest_reg * 8));
            } else if (opcode_is(opcode, Opcode::LoadI8)) {
                a.ldrsb(a64::x1, a64::ptr(a64::x20, a64::x0));
                a.str(a64::x1, a64::ptr(a64::x19, dest_reg * 8));
            } else if (opcode_is(opcode, Opcode::LoadU16)) {
                a.ldrh(a64::w1, a64::ptr(a64::x20, a64::x0));
                a.str(a64::x1, a64::ptr(a64::x19, dest_reg * 8));
            } else if (opcode_is(opcode, Opcode::LoadI16)) {
                a.ldrsh(a64::x1, a64::ptr(a64::x20, a64::x0));
                a.str(a64::x1, a64::ptr(a64::x19, dest_reg * 8));
            } else if (opcode_is(opcode, Opcode::LoadU32)) {
                a.ldr(a64::w1, a64::ptr(a64::x20, a64::x0));
                a.str(a64::x1, a64::ptr(a64::x19, dest_reg * 8));
            } else if (opcode_is(opcode, Opcode::LoadI32)) {
                a.ldrsw(a64::x1, a64::ptr(a64::x20, a64::x0));
                a.str(a64::x1, a64::ptr(a64::x19, dest_reg * 8));
            } else if (opcode_is(opcode, Opcode::LoadU64)) {
                a.ldr(a64::x1, a64::ptr(a64::x20, a64::x0));
                a.str(a64::x1, a64::ptr(a64::x19, dest_reg * 8));
            }

            pc += instrSize;
            continue;
        }

        // === Store Instructions with Bounds Checking ===
        if (opcode_is(opcode, Opcode::StoreU8) ||
            opcode_is(opcode, Opcode::StoreU16) ||
            opcode_is(opcode, Opcode::StoreU32) ||
            opcode_is(opcode, Opcode::StoreU64)) {
            // Decode instruction: [opcode][ptr_reg][src_reg][offset_16bit]
            uint8_t ptr_reg = codeBuffer[pc + 1];
            uint8_t src_reg = codeBuffer[pc + 2];
            int16_t offset;
            memcpy(&offset, &codeBuffer[pc + 3], 2);

            // Load pointer register into x0
            a.ldr(a64::x0, a64::ptr(a64::x19, ptr_reg * 8));

            // Add offset to get final address
            // ARM64 add immediate only supports 12-bit values (-4095 to 4095)
            // For larger offsets, load into temporary register (x5) and add
            // Note: x5 is safe to use here (invocation_context_ptr is in x24)
            if (offset >= -4095 && offset <= 4095) {
                a.add(a64::x0, a64::x0, offset);
            } else {
                a.mov(a64::x5, offset);  // Load offset into temporary register
                a.add(a64::x0, a64::x0, a64::x5);
            }

            // Bounds check: address < 65536 → panic
            a.cmp(a64::x0, 65536);
            a.b_lo(panicLabel);

            // Runtime check: address >= memory_size → page fault
            a.mov(a64::w1, a64::w21);  // Load memory_size into w1
            a.cmp(a64::x0, a64::x1);
            a.b_hs(pagefaultLabel);

            // If we get here, address is valid - inline the store instruction
            // Load value from VM register, then store to memory
            a.ldr(a64::x1, a64::ptr(a64::x19, src_reg * 8));  // Load source value

            if (opcode_is(opcode, Opcode::StoreU8)) {
                a.strb(a64::w1, a64::ptr(a64::x20, a64::x0));
            } else if (opcode_is(opcode, Opcode::StoreU16)) {
                a.strh(a64::w1, a64::ptr(a64::x20, a64::x0));
            } else if (opcode_is(opcode, Opcode::StoreU32)) {
                a.str(a64::w1, a64::ptr(a64::x20, a64::x0));
            } else if (opcode_is(opcode, Opcode::StoreU64)) {
                a.str(a64::x1, a64::ptr(a64::x20, a64::x0));
            }

            pc += instrSize;
            continue;
        }

        // === StoreImm Instructions with Bounds Checking ===
        // PVM Spec: addresses < 2^16 (65536) → panic, addresses >= memory_size → page fault
        // Format: [opcode][value_Xbit][address_32bit]
        if (opcode_is(opcode, Opcode::StoreImmU8)) {
            // StoreImmU8: [opcode][value_8bit][address_32bit] = 6 bytes
            uint8_t value = codeBuffer[pc + 1];
            uint32_t address;
            memcpy(&address, &codeBuffer[pc + 2], 4);

            // Load address into x0 for bounds checking
            a.mov(a64::x0, address);

            // Bounds check: address < 65536 → panic (use b.lo for unsigned <)
            a.cmp(a64::x0, 65536);
            a.b_lo(panicLabel);

            // Runtime check: address >= memory_size → page fault (use b.hs for unsigned >=)
            a.mov(a64::w1, a64::w21);  // Load memory_size into w1
            a.cmp(a64::x0, a64::x1);
            a.b_hs(pagefaultLabel);

            // Store value to memory
            a.mov(a64::w8, value);
            a.strb(a64::w8, a64::ptr(a64::x20, a64::x0));

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::StoreImmU16)) {
            // StoreImmU16: [opcode][value_16bit][address_32bit] = 7 bytes
            uint16_t value;
            uint32_t address;
            memcpy(&value, &codeBuffer[pc + 1], 2);
            memcpy(&address, &codeBuffer[pc + 3], 4);

            // Load address into x0 for bounds checking
            a.mov(a64::x0, address);

            // Bounds check: address < 65536 → panic
            a.cmp(a64::x0, 65536);
            a.b_lo(panicLabel);

            // Runtime check: address >= memory_size → page fault
            a.mov(a64::w1, a64::w21);  // Load memory_size into w1
            a.cmp(a64::x0, a64::x1);
            a.b_hs(pagefaultLabel);

            // Store value to memory
            a.mov(a64::w8, value);
            a.strh(a64::w8, a64::ptr(a64::x20, a64::x0));

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::StoreImmU32)) {
            // StoreImmU32: [opcode][value_32bit][address_32bit] = 9 bytes
            uint32_t value;
            uint32_t address;
            memcpy(&value, &codeBuffer[pc + 1], 4);
            memcpy(&address, &codeBuffer[pc + 5], 4);

            // Load address into x0 for bounds checking
            a.mov(a64::x0, address);

            // Bounds check: address < 65536 → panic
            a.cmp(a64::x0, 65536);
            a.b_lo(panicLabel);

            // Runtime check: address >= memory_size → page fault
            a.mov(a64::w1, a64::w21);  // Load memory_size into w1
            a.cmp(a64::x0, a64::x1);
            a.b_hs(pagefaultLabel);

            // Store value to memory
            a.mov(a64::w8, value);
            a.str(a64::w8, a64::ptr(a64::x20, a64::x0));

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::StoreImmU64)) {
            // StoreImmU64: [opcode][value_64bit][address_32bit] = 13 bytes
            uint64_t value;
            uint32_t address;
            memcpy(&value, &codeBuffer[pc + 1], 8);
            memcpy(&address, &codeBuffer[pc + 9], 4);

            // Load address into x0 for bounds checking
            a.mov(a64::x0, address);

            // Bounds check: address < 65536 → panic
            a.cmp(a64::x0, 65536);
            a.b_lo(panicLabel);

            // Runtime check: address >= memory_size → page fault
            a.mov(a64::w1, a64::w21);  // Load memory_size into w1
            a.cmp(a64::x0, a64::x1);
            a.b_hs(pagefaultLabel);

            // Store value to memory
            a.mov(a64::x8, value);
            a.str(a64::x8, a64::ptr(a64::x20, a64::x0));

            pc += instrSize;
            continue;
        }

        // For all other instructions, use the existing dispatcher
        if (!jit_emitter_emit_basic_block_instructions(&a, "aarch64", codeBuffer, pc, pc + instrSize)) {
            return 3; // Compilation error
        }

        pc += instrSize;
    }

    // Bind panic label
    a.bind(panicLabel);
    a.mov(a64::w0, -1);  // Exit code -1 = panic(.trap)
    a.b(epilogueLabel);

    // Bind pagefault label
    // Note: Faulting address should be in x0 (from bounds checking code)
    // Save it to VM register R0 before setting exit code
    a.bind(pagefaultLabel);
    a.str(a64::x0, a64::ptr(a64::x19, 0));  // Save faulting address to VM R0
    a.mov(a64::w0, 3);   // Exit code 3 = pageFault
    a.b(epilogueLabel);

    // Bind out-of-gas label
    a.bind(outOfGasLabel);
    a.mov(a64::w0, 1);   // Exit code 1 = outOfGas
    a.b(epilogueLabel);

    // Bind exit label
    a.bind(exitLabel);

    // Set return value to 0 (halt) in w0
    a.mov(a64::w0, 0);

    // Bind epilogue label (for Trap - already has w0=-1 set)
    a.bind(epilogueLabel);

    // Epilogue: restore callee-saved registers and return
    a.ldp(x29, x30, ptr(a64::sp, 80));
    a.ldp(x27, x28, ptr(a64::sp, 64));
    a.ldp(x25, x26, ptr(a64::sp, 48));
    a.ldp(x23, x24, ptr(a64::sp, 32));
    a.ldp(x21, x22, ptr(a64::sp, 16));
    a.ldp(x19, x20, ptr(a64::sp, 0));
    a.add(a64::sp, a64::sp, 16 * 10);
    a.ret(x30);

    // Generate the function code
    Error err = runtime.add(funcOut, &code);
    if (err != Error::kOk) {
        return int32_t(err);
    }

    return 0; // Success
}
