# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace -CFLAGS  -DVCD -DVCD_FILE_STR=_adder4.vcd_ -Irtl -Itb --clk clk --cc verilog_modules/adder4/adder4_ghdl.v tb/adder4/test_adder4.sv --exe tb/adder4/test_base.cpp -top-module top --Mdir sim/sim_adder4"
S  14080576  6688629  1749339484   976820581  1746498321           0 "/opt/oss-cad-suite/libexec/verilator_bin"
S      6525  6709045  1749339488   905751559  1746498320           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787  6709014  1749339488   903751594  1746498320           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
T      5076 12322541  1752086324   833000737  1752086324   833000737 "sim/sim_adder4/Vtop.cpp"
T      3601 12322540  1752086324   798000296  1752086324   798000296 "sim/sim_adder4/Vtop.h"
T      2027 12322553  1752086325   223005647  1752086325   223005647 "sim/sim_adder4/Vtop.mk"
T       799 12322538  1752086324   730999453  1752086324   730999453 "sim/sim_adder4/Vtop__Syms.cpp"
T      1092 12322539  1752086324   763999868  1752086324   763999868 "sim/sim_adder4/Vtop__Syms.h"
T       290 12322550  1752086325   126004426  1752086325   126004426 "sim/sim_adder4/Vtop__TraceDecls__0__Slow.cpp"
T      2159 12322551  1752086325   158004829  1752086325   158004829 "sim/sim_adder4/Vtop__Trace__0.cpp"
T      6525 12322549  1752086325   110004224  1752086325   110004224 "sim/sim_adder4/Vtop__Trace__0__Slow.cpp"
T      1051 12322543  1752086324   897001543  1752086324   897001543 "sim/sim_adder4/Vtop___024root.h"
T      1369 12322547  1752086325    29003204  1752086325    29003204 "sim/sim_adder4/Vtop___024root__DepSet_h84412442__0.cpp"
T       845 12322545  1752086324   964002386  1752086324   964002386 "sim/sim_adder4/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      6843 12322548  1752086325    61003607  1752086325    61003607 "sim/sim_adder4/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      5828 12322546  1752086324   997002802  1752086324   997002802 "sim/sim_adder4/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       620 12322544  1752086324   932001983  1752086324   932001983 "sim/sim_adder4/Vtop___024root__Slow.cpp"
T       746 12322542  1752086324   865001140  1752086324   865001140 "sim/sim_adder4/Vtop__pch.h"
T       911 12322554  1752086325   258006087  1752086325   258006087 "sim/sim_adder4/Vtop__ver.d"
T         0        0  1752086325   275006302  1752086325   275006302 "sim/sim_adder4/Vtop__verFiles.dat"
T      1813 12322552  1752086325   191005244  1752086325   191005244 "sim/sim_adder4/Vtop_classes.mk"
S       206 12322534  1752083915   458465288  1752083915   458465288 "tb/adder4/test_adder4.sv"
S       532 12322031  1752075266   133189456  1752075266   133189456 "verilog_modules/adder4/adder4_ghdl.v"
