// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "bd_7c07,Vivado 2020.2" *)
module system_top_system_ila_0_0(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6);
  input clk;
  input [38:0]probe0;
  input [0:0]probe1;
  input [0:0]probe2;
  input [4:0]probe3;
  input [63:0]probe4;
  input [63:0]probe5;
  input [0:0]probe6;
endmodule
