DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_2"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_acq"
elements [
]
mwi 0
uid 312,0
)
(Instance
name "U_0"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_I2C"
elements [
]
mwi 0
uid 726,0
)
(Instance
name "U_1"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_txn"
elements [
(GiElement
name "I2C_CLK_PRESCALE"
type "std_logic_vector (15 DOWNTO 0)"
value "X\"000E\""
)
]
mwi 0
uid 808,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2013.1b (Build 2)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\HVPS"
)
(vvPair
variable "date"
value "11/ 9/2016"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "09"
)
(vvPair
variable "entity_name"
value "HVPS"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "11/09/16"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "13:32:57"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "PTR3_HVPS_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/PTR3_HVPS_lib/designcheck"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "HVPS"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\HVPS\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "PTR3_HVPS"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.3\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:33:26"
)
(vvPair
variable "unit"
value "HVPS"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2013.1b (Build 2)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2016"
)
(vvPair
variable "yy"
value "16"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,50000,48000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,50000,39900,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,46000,52000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,46000,51200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,48000,48000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,48000,41200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,31000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,48000,29300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,47000,68000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,47200,57400,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,46000,68000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,46000,57100,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,48000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "34150,46500,40850,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,49000,31000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,49000,29300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,50000,31000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,50000,29900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,49000,48000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,49000,42500,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "27000,46000,68000,51000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 160,0
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 161,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,38000,12600"
st "SIGNAL rst       : std_ulogic"
)
)
*13 (Net
uid 170,0
lang 11
decl (Decl
n "scl"
t "std_logic"
o 3
suid 3,0
)
declText (MLText
uid 171,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,34000,2800"
st "scl       : std_logic"
)
)
*14 (Net
uid 180,0
lang 11
decl (Decl
n "sda"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 181,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,34000,3600"
st "sda       : std_logic"
)
)
*15 (Net
uid 190,0
lang 11
decl (Decl
n "wb_ack_o"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 191,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,37500,13400"
st "SIGNAL wb_ack_o  : std_logic"
)
)
*16 (Net
uid 200,0
lang 11
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 201,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,47500,14200"
st "SIGNAL wb_adr_i  : std_logic_vector(2 DOWNTO 0)"
)
)
*17 (Net
uid 210,0
lang 11
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 211,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,37500,15000"
st "SIGNAL wb_cyc_i  : std_logic"
)
)
*18 (Net
uid 220,0
lang 11
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 221,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,47500,15800"
st "SIGNAL wb_dat_i  : std_logic_vector(7 DOWNTO 0)"
)
)
*19 (Net
uid 230,0
lang 11
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 231,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,47500,16600"
st "SIGNAL wb_dat_o  : std_logic_vector(7 DOWNTO 0)"
)
)
*20 (Net
uid 240,0
lang 11
decl (Decl
n "wb_inta_o"
t "std_logic"
o 10
suid 10,0
)
declText (MLText
uid 241,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,37500,17400"
st "SIGNAL wb_inta_o : std_logic"
)
)
*21 (Net
uid 250,0
lang 11
decl (Decl
n "wb_stb_i"
t "std_logic"
o 11
suid 11,0
)
declText (MLText
uid 251,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,37500,18200"
st "SIGNAL wb_stb_i  : std_logic"
)
)
*22 (Net
uid 260,0
lang 11
decl (Decl
n "wb_we_i"
t "std_logic"
o 12
suid 12,0
)
declText (MLText
uid 261,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,37500,19000"
st "SIGNAL wb_we_i   : std_logic"
)
)
*23 (Net
uid 286,0
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 13,0
)
declText (MLText
uid 287,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,38000,10200"
st "SIGNAL clk       : std_ulogic"
)
)
*24 (PortIoInOut
uid 288,0
shape (CompositeShape
uid 289,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 290,0
sl 0
xt "56500,29625,58000,30375"
)
(Line
uid 291,0
sl 0
xt "56000,30000,56500,30000"
pts [
"56000,30000"
"56500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 292,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 293,0
va (VaSet
)
xt "59000,29500,60400,30500"
st "scl"
blo "59000,30300"
tm "WireNameMgr"
)
)
)
*25 (PortIoInOut
uid 294,0
shape (CompositeShape
uid 295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 296,0
sl 0
xt "56500,30625,58000,31375"
)
(Line
uid 297,0
sl 0
xt "56000,31000,56500,31000"
pts [
"56000,31000"
"56500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 298,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 299,0
va (VaSet
)
xt "59000,30500,60600,31500"
st "sda"
blo "59000,31300"
tm "WireNameMgr"
)
)
)
*26 (Blk
uid 312,0
shape (Rectangle
uid 313,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "9000,25000,17000,35000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 314,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 315,0
va (VaSet
font "Arial,8,1"
)
xt "9700,28500,16300,29500"
st "PTR3_HVPS_lib"
blo "9700,29300"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 316,0
va (VaSet
font "Arial,8,1"
)
xt "9700,29500,13900,30500"
st "HVPS_acq"
blo "9700,30300"
tm "BlkNameMgr"
)
*29 (Text
uid 317,0
va (VaSet
font "Arial,8,1"
)
xt "9700,30500,11500,31500"
st "U_2"
blo "9700,31300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 318,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 319,0
text (MLText
uid 320,0
va (VaSet
font "Courier New,8,0"
)
xt "9700,38500,9700,38500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 321,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,33250,10750,34750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
*30 (Net
uid 334,0
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 16,0
)
declText (MLText
uid 335,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,47500,11800"
st "SIGNAL i2c_wdata : std_logic_vector(7 DOWNTO 0)"
)
)
*31 (Net
uid 356,0
decl (Decl
n "Wr"
t "std_logic"
o 14
suid 19,0
)
declText (MLText
uid 357,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,37500,9400"
st "SIGNAL Wr        : std_logic"
)
)
*32 (Net
uid 358,0
decl (Decl
n "Rd"
t "std_logic"
o 15
suid 20,0
)
declText (MLText
uid 359,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,37500,7000"
st "SIGNAL Rd        : std_logic"
)
)
*33 (Net
uid 370,0
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 22,0
)
declText (MLText
uid 371,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,47500,11000"
st "SIGNAL i2c_rdata : std_logic_vector(7 DOWNTO 0)"
)
)
*34 (Net
uid 392,0
decl (Decl
n "Stop"
t "std_logic"
o 17
suid 25,0
)
declText (MLText
uid 393,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,37500,8600"
st "SIGNAL Stop      : std_logic"
)
)
*35 (Net
uid 434,0
decl (Decl
n "Done"
t "std_logic"
o 18
suid 30,0
)
declText (MLText
uid 435,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,37500,5400"
st "SIGNAL Done      : std_logic"
)
)
*36 (Net
uid 436,0
decl (Decl
n "Err"
t "std_logic"
o 19
suid 31,0
)
declText (MLText
uid 437,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,37500,6200"
st "SIGNAL Err       : std_logic"
)
)
*37 (Net
uid 452,0
decl (Decl
n "Start"
t "std_logic"
o 20
suid 32,0
)
declText (MLText
uid 453,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,37500,7800"
st "SIGNAL Start     : std_logic"
)
)
*38 (SaComponent
uid 726,0
optionalChildren [
*39 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,33625,45000,34375"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
)
xt "46000,33500,47300,34500"
st "clk"
blo "46000,34300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 12
suid 13,0
)
)
)
*40 (CptPort
uid 682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,34625,45000,35375"
)
tg (CPTG
uid 684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 685,0
va (VaSet
)
xt "46000,34500,47300,35500"
st "rst"
blo "46000,35300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 1
suid 14,0
)
)
)
*41 (CptPort
uid 686,0
ps "OnEdgeStrategy"
shape (Diamond
uid 687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,29625,54750,30375"
)
tg (CPTG
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 689,0
va (VaSet
)
xt "51600,29500,53000,30500"
st "scl"
ju 2
blo "53000,30300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "scl"
t "std_logic"
o 7
suid 15,0
)
)
)
*42 (CptPort
uid 690,0
ps "OnEdgeStrategy"
shape (Diamond
uid 691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,30625,54750,31375"
)
tg (CPTG
uid 692,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 693,0
va (VaSet
)
xt "51400,30500,53000,31500"
st "sda"
ju 2
blo "53000,31300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "sda"
t "std_logic"
o 8
suid 16,0
)
)
)
*43 (CptPort
uid 694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 695,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,31625,45000,32375"
)
tg (CPTG
uid 696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 697,0
va (VaSet
)
xt "46000,31500,49600,32500"
st "wb_ack_o"
blo "46000,32300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_ack_o"
t "std_logic"
o 9
suid 17,0
)
)
)
*44 (CptPort
uid 698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,25625,45000,26375"
)
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
)
xt "46000,25500,49400,26500"
st "wb_adr_i"
blo "46000,26300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 2
suid 18,0
)
)
)
*45 (CptPort
uid 702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,30625,45000,31375"
)
tg (CPTG
uid 704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 705,0
va (VaSet
)
xt "46000,30500,49400,31500"
st "wb_cyc_i"
blo "46000,31300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 3
suid 19,0
)
)
)
*46 (CptPort
uid 706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,26625,45000,27375"
)
tg (CPTG
uid 708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 709,0
va (VaSet
)
xt "46000,26500,49300,27500"
st "wb_dat_i"
blo "46000,27300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 20,0
)
)
)
*47 (CptPort
uid 710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 711,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,27625,45000,28375"
)
tg (CPTG
uid 712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 713,0
va (VaSet
)
xt "46000,27500,49500,28500"
st "wb_dat_o"
blo "46000,28300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
suid 21,0
)
)
)
*48 (CptPort
uid 714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 715,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,32625,45000,33375"
)
tg (CPTG
uid 716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 717,0
va (VaSet
)
xt "46000,32500,49700,33500"
st "wb_inta_o"
blo "46000,33300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_inta_o"
t "std_logic"
o 11
suid 22,0
)
)
)
*49 (CptPort
uid 718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,29625,45000,30375"
)
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 721,0
va (VaSet
)
xt "46000,29500,49300,30500"
st "wb_stb_i"
blo "46000,30300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_stb_i"
t "std_logic"
o 5
suid 23,0
)
)
)
*50 (CptPort
uid 722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,28625,45000,29375"
)
tg (CPTG
uid 724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 725,0
va (VaSet
)
xt "46000,28500,49200,29500"
st "wb_we_i"
blo "46000,29300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_we_i"
t "std_logic"
o 6
suid 24,0
)
)
)
]
shape (Rectangle
uid 727,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,25000,54000,37000"
)
oxt "15000,6000,23000,18000"
ttg (MlTextGroup
uid 728,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 729,0
va (VaSet
font "Arial,8,1"
)
xt "47700,34000,54300,35000"
st "PTR3_HVPS_lib"
blo "47700,34800"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 730,0
va (VaSet
font "Arial,8,1"
)
xt "47700,35000,51800,36000"
st "HVPS_I2C"
blo "47700,35800"
tm "CptNameMgr"
)
*53 (Text
uid 731,0
va (VaSet
font "Arial,8,1"
)
xt "47700,36000,49500,37000"
st "U_0"
blo "47700,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 732,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 733,0
text (MLText
uid 734,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,27000,25000,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 735,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,35250,46750,36750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*54 (SaComponent
uid 808,0
optionalChildren [
*55 (CptPort
uid 736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 737,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,33625,29000,34375"
)
tg (CPTG
uid 738,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 739,0
va (VaSet
)
xt "30000,33500,31300,34500"
st "clk"
blo "30000,34300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 19,0
)
)
)
*56 (CptPort
uid 740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 741,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,31625,29000,32375"
)
tg (CPTG
uid 742,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "30000,31500,32200,32500"
st "Done"
blo "30000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Done"
t "std_logic"
o 18
suid 20,0
)
)
)
*57 (CptPort
uid 744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 745,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,32625,29000,33375"
)
tg (CPTG
uid 746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 747,0
va (VaSet
)
xt "30000,32500,31500,33500"
st "Err"
blo "30000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Err"
t "std_logic"
o 19
suid 21,0
)
)
)
*58 (CptPort
uid 748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 749,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,26625,29000,27375"
)
tg (CPTG
uid 750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 751,0
va (VaSet
)
xt "30000,26500,33500,27500"
st "i2c_rdata"
blo "30000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 22,0
)
)
)
*59 (CptPort
uid 752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,25625,29000,26375"
)
tg (CPTG
uid 754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 755,0
va (VaSet
)
xt "30000,25500,33700,26500"
st "i2c_wdata"
blo "30000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 23,0
)
)
)
*60 (CptPort
uid 756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 757,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,28625,29000,29375"
)
tg (CPTG
uid 758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 759,0
va (VaSet
)
xt "30000,28500,31400,29500"
st "Rd"
blo "30000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "Rd"
t "std_logic"
o 15
suid 24,0
)
)
)
*61 (CptPort
uid 760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 761,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,34625,29000,35375"
)
tg (CPTG
uid 762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 763,0
va (VaSet
)
xt "30000,34500,31300,35500"
st "rst"
blo "30000,35300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 25,0
)
)
)
*62 (CptPort
uid 764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,29625,29000,30375"
)
tg (CPTG
uid 766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 767,0
va (VaSet
)
xt "30000,29500,32000,30500"
st "Start"
blo "30000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "Start"
t "std_logic"
o 20
suid 26,0
)
)
)
*63 (CptPort
uid 768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,30625,29000,31375"
)
tg (CPTG
uid 770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 771,0
va (VaSet
)
xt "30000,30500,31900,31500"
st "Stop"
blo "30000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "Stop"
t "std_logic"
o 17
suid 27,0
)
)
)
*64 (CptPort
uid 772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 773,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,31625,38750,32375"
)
tg (CPTG
uid 774,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 775,0
va (VaSet
)
xt "33400,31500,37000,32500"
st "wb_ack_o"
ju 2
blo "37000,32300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_ack_o"
t "std_logic"
o 5
suid 28,0
)
)
)
*65 (CptPort
uid 776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 777,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,25625,38750,26375"
)
tg (CPTG
uid 778,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 779,0
va (VaSet
)
xt "33600,25500,37000,26500"
st "wb_adr_i"
ju 2
blo "37000,26300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 6
suid 29,0
)
)
)
*66 (CptPort
uid 780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,30625,38750,31375"
)
tg (CPTG
uid 782,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 783,0
va (VaSet
)
xt "33600,30500,37000,31500"
st "wb_cyc_i"
ju 2
blo "37000,31300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 7
suid 30,0
)
)
)
*67 (CptPort
uid 784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,26625,38750,27375"
)
tg (CPTG
uid 786,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 787,0
va (VaSet
)
xt "33700,26500,37000,27500"
st "wb_dat_i"
ju 2
blo "37000,27300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 31,0
)
)
)
*68 (CptPort
uid 788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 789,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,27625,38750,28375"
)
tg (CPTG
uid 790,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 791,0
va (VaSet
)
xt "33500,27500,37000,28500"
st "wb_dat_o"
ju 2
blo "37000,28300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 32,0
)
)
)
*69 (CptPort
uid 792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 793,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,32625,38750,33375"
)
tg (CPTG
uid 794,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 795,0
va (VaSet
)
xt "33300,32500,37000,33500"
st "wb_inta_o"
ju 2
blo "37000,33300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_inta_o"
t "std_logic"
o 10
suid 33,0
)
)
)
*70 (CptPort
uid 796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,29625,38750,30375"
)
tg (CPTG
uid 798,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 799,0
va (VaSet
)
xt "33700,29500,37000,30500"
st "wb_stb_i"
ju 2
blo "37000,30300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_stb_i"
t "std_logic"
o 11
suid 34,0
)
)
)
*71 (CptPort
uid 800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,28625,38750,29375"
)
tg (CPTG
uid 802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 803,0
va (VaSet
)
xt "33800,28500,37000,29500"
st "wb_we_i"
ju 2
blo "37000,29300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_we_i"
t "std_logic"
o 12
suid 35,0
)
)
)
*72 (CptPort
uid 804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,27625,29000,28375"
)
tg (CPTG
uid 806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 807,0
va (VaSet
)
xt "30000,27500,31400,28500"
st "Wr"
blo "30000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "Wr"
t "std_logic"
o 14
suid 36,0
)
)
)
]
shape (Rectangle
uid 809,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "29000,25000,38000,37000"
)
oxt "15000,6000,23000,18000"
ttg (MlTextGroup
uid 810,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 811,0
va (VaSet
font "Arial,8,1"
)
xt "31700,34000,38300,35000"
st "PTR3_HVPS_lib"
blo "31700,34800"
tm "BdLibraryNameMgr"
)
*74 (Text
uid 812,0
va (VaSet
font "Arial,8,1"
)
xt "31700,35000,35800,36000"
st "HVPS_txn"
blo "31700,35800"
tm "CptNameMgr"
)
*75 (Text
uid 813,0
va (VaSet
font "Arial,8,1"
)
xt "31700,36000,33500,37000"
st "U_1"
blo "31700,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 814,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 815,0
text (MLText
uid 816,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "13000,38200,48000,39000"
st "I2C_CLK_PRESCALE = X\"000E\"    ( std_logic_vector (15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_CLK_PRESCALE"
type "std_logic_vector (15 DOWNTO 0)"
value "X\"000E\""
)
]
)
viewicon (ZoomableIcon
uid 817,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "29250,35250,30750,36750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*76 (Wire
uid 142,0
shape (OrthoPolyLine
uid 143,0
va (VaSet
vasetType 3
)
xt "40000,34000,44250,34000"
pts [
"40000,34000"
"44250,34000"
]
)
end &39
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149,0
va (VaSet
)
xt "41000,33000,42300,34000"
st "clk"
blo "41000,33800"
tm "WireNameMgr"
)
)
on &23
)
*77 (Wire
uid 152,0
shape (OrthoPolyLine
uid 153,0
va (VaSet
vasetType 3
)
xt "41000,35000,44250,35000"
pts [
"41000,35000"
"44250,35000"
]
)
end &40
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 159,0
va (VaSet
)
xt "42000,34000,43300,35000"
st "rst"
blo "42000,34800"
tm "WireNameMgr"
)
)
on &12
)
*78 (Wire
uid 162,0
shape (OrthoPolyLine
uid 163,0
va (VaSet
vasetType 3
)
xt "54750,30000,56000,30000"
pts [
"54750,30000"
"56000,30000"
]
)
start &41
end &24
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169,0
va (VaSet
isHidden 1
)
xt "54000,29000,55400,30000"
st "scl"
blo "54000,29800"
tm "WireNameMgr"
)
)
on &13
)
*79 (Wire
uid 172,0
shape (OrthoPolyLine
uid 173,0
va (VaSet
vasetType 3
)
xt "54750,31000,56000,31000"
pts [
"54750,31000"
"56000,31000"
]
)
start &42
end &25
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 179,0
va (VaSet
isHidden 1
)
xt "54000,30000,55600,31000"
st "sda"
blo "54000,30800"
tm "WireNameMgr"
)
)
on &14
)
*80 (Wire
uid 182,0
shape (OrthoPolyLine
uid 183,0
va (VaSet
vasetType 3
)
xt "38750,32000,44250,32000"
pts [
"44250,32000"
"38750,32000"
]
)
start &43
end &64
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 189,0
va (VaSet
)
xt "40000,31000,43600,32000"
st "wb_ack_o"
blo "40000,31800"
tm "WireNameMgr"
)
)
on &15
)
*81 (Wire
uid 192,0
shape (OrthoPolyLine
uid 193,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,26000,44250,26000"
pts [
"38750,26000"
"44250,26000"
]
)
start &65
end &44
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 199,0
va (VaSet
)
xt "40000,25000,43400,26000"
st "wb_adr_i"
blo "40000,25800"
tm "WireNameMgr"
)
)
on &16
)
*82 (Wire
uid 202,0
shape (OrthoPolyLine
uid 203,0
va (VaSet
vasetType 3
)
xt "38750,31000,44250,31000"
pts [
"38750,31000"
"44250,31000"
]
)
start &66
end &45
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 209,0
va (VaSet
)
xt "40000,30000,43400,31000"
st "wb_cyc_i"
blo "40000,30800"
tm "WireNameMgr"
)
)
on &17
)
*83 (Wire
uid 212,0
shape (OrthoPolyLine
uid 213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,27000,44250,27000"
pts [
"38750,27000"
"44250,27000"
]
)
start &67
end &46
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 219,0
va (VaSet
)
xt "40000,26000,43300,27000"
st "wb_dat_i"
blo "40000,26800"
tm "WireNameMgr"
)
)
on &18
)
*84 (Wire
uid 222,0
shape (OrthoPolyLine
uid 223,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,28000,44250,28000"
pts [
"44250,28000"
"38750,28000"
]
)
start &47
end &68
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 229,0
va (VaSet
)
xt "40000,27000,43500,28000"
st "wb_dat_o"
blo "40000,27800"
tm "WireNameMgr"
)
)
on &19
)
*85 (Wire
uid 232,0
shape (OrthoPolyLine
uid 233,0
va (VaSet
vasetType 3
)
xt "38750,33000,44250,33000"
pts [
"44250,33000"
"38750,33000"
]
)
start &48
end &69
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 239,0
va (VaSet
)
xt "40000,32000,43700,33000"
st "wb_inta_o"
blo "40000,32800"
tm "WireNameMgr"
)
)
on &20
)
*86 (Wire
uid 242,0
shape (OrthoPolyLine
uid 243,0
va (VaSet
vasetType 3
)
xt "38750,30000,44250,30000"
pts [
"38750,30000"
"44250,30000"
]
)
start &70
end &49
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 249,0
va (VaSet
)
xt "40000,29000,43300,30000"
st "wb_stb_i"
blo "40000,29800"
tm "WireNameMgr"
)
)
on &21
)
*87 (Wire
uid 252,0
shape (OrthoPolyLine
uid 253,0
va (VaSet
vasetType 3
)
xt "38750,29000,44250,29000"
pts [
"38750,29000"
"44250,29000"
]
)
start &71
end &50
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 259,0
va (VaSet
)
xt "40000,28000,43200,29000"
st "wb_we_i"
blo "40000,28800"
tm "WireNameMgr"
)
)
on &22
)
*88 (Wire
uid 324,0
shape (OrthoPolyLine
uid 325,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "17000,26000,28250,26000"
pts [
"17000,26000"
"23000,26000"
"28250,26000"
]
)
start &26
end &59
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 331,0
va (VaSet
)
xt "19000,25000,22700,26000"
st "i2c_wdata"
blo "19000,25800"
tm "WireNameMgr"
)
)
on &30
)
*89 (Wire
uid 338,0
shape (OrthoPolyLine
uid 339,0
va (VaSet
vasetType 3
)
xt "17000,28000,28250,28000"
pts [
"17000,28000"
"23000,28000"
"28250,28000"
]
)
start &26
end &72
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 345,0
va (VaSet
)
xt "19000,27000,20400,28000"
st "Wr"
blo "19000,27800"
tm "WireNameMgr"
)
)
on &31
)
*90 (Wire
uid 348,0
shape (OrthoPolyLine
uid 349,0
va (VaSet
vasetType 3
)
xt "17000,29000,28250,29000"
pts [
"17000,29000"
"23000,29000"
"28250,29000"
]
)
start &26
end &60
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 355,0
va (VaSet
)
xt "19000,28000,20400,29000"
st "Rd"
blo "19000,28800"
tm "WireNameMgr"
)
)
on &32
)
*91 (Wire
uid 362,0
shape (OrthoPolyLine
uid 363,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "17000,27000,28250,27000"
pts [
"28250,27000"
"23000,27000"
"17000,27000"
]
)
start &58
end &26
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 369,0
va (VaSet
)
xt "19000,26000,22500,27000"
st "i2c_rdata"
blo "19000,26800"
tm "WireNameMgr"
)
)
on &33
)
*92 (Wire
uid 384,0
shape (OrthoPolyLine
uid 385,0
va (VaSet
vasetType 3
)
xt "17000,31000,28250,31000"
pts [
"17000,31000"
"23000,31000"
"28250,31000"
]
)
start &26
end &63
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 391,0
va (VaSet
)
xt "19000,30000,20900,31000"
st "Stop"
blo "19000,30800"
tm "WireNameMgr"
)
)
on &34
)
*93 (Wire
uid 396,0
shape (OrthoPolyLine
uid 397,0
va (VaSet
vasetType 3
)
xt "17000,32000,28250,32000"
pts [
"28250,32000"
"23000,32000"
"17000,32000"
]
)
start &56
end &26
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 403,0
va (VaSet
)
xt "19000,31000,21200,32000"
st "Done"
blo "19000,31800"
tm "WireNameMgr"
)
)
on &35
)
*94 (Wire
uid 406,0
shape (OrthoPolyLine
uid 407,0
va (VaSet
vasetType 3
)
xt "17000,33000,28250,33000"
pts [
"28250,33000"
"23000,33000"
"17000,33000"
]
)
start &57
end &26
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 413,0
va (VaSet
)
xt "19000,32000,20500,33000"
st "Err"
blo "19000,32800"
tm "WireNameMgr"
)
)
on &36
)
*95 (Wire
uid 416,0
shape (OrthoPolyLine
uid 417,0
va (VaSet
vasetType 3
)
xt "23000,34000,28250,34000"
pts [
"23000,34000"
"28250,34000"
]
)
end &55
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 423,0
va (VaSet
)
xt "25000,33000,26300,34000"
st "clk"
blo "25000,33800"
tm "WireNameMgr"
)
)
on &23
)
*96 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
)
xt "24000,35000,28250,35000"
pts [
"24000,35000"
"28250,35000"
]
)
end &61
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 433,0
va (VaSet
)
xt "25000,34000,26300,35000"
st "rst"
blo "25000,34800"
tm "WireNameMgr"
)
)
on &12
)
*97 (Wire
uid 454,0
shape (OrthoPolyLine
uid 455,0
va (VaSet
vasetType 3
)
xt "17000,30000,28250,30000"
pts [
"17000,30000"
"23000,30000"
"28250,30000"
]
)
start &26
end &62
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "19000,29000,21000,30000"
st "Start"
blo "19000,29800"
tm "WireNameMgr"
)
)
on &37
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *98 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*100 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*102 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*103 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*104 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*105 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*106 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*107 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1288,1002"
viewArea "-1024,-1024,69464,55538"
cachedDiagramExtent "0,0,68000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 817,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*109 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*110 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*112 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*113 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*115 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*116 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*118 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*119 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*121 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*122 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*124 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*126 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*128 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,3600,27100,4600"
st "Diagram Signals:"
blo "20000,4400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 32,0
usingSuid 1
emptyRow *129 (LEmptyRow
)
uid 54,0
optionalChildren [
*130 (RefLabelRowHdr
)
*131 (TitleRowHdr
)
*132 (FilterRowHdr
)
*133 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*134 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*135 (GroupColHdr
tm "GroupColHdrMgr"
)
*136 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*137 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*138 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*139 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*140 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*141 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*142 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 264,0
)
*143 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "scl"
t "std_logic"
o 3
suid 3,0
)
)
uid 266,0
)
*144 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "sda"
t "std_logic"
o 4
suid 4,0
)
)
uid 268,0
)
*145 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_ack_o"
t "std_logic"
o 5
suid 5,0
)
)
uid 270,0
)
*146 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 272,0
)
*147 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 7
suid 7,0
)
)
uid 274,0
)
*148 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 276,0
)
*149 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 278,0
)
*150 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_inta_o"
t "std_logic"
o 10
suid 10,0
)
)
uid 280,0
)
*151 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_stb_i"
t "std_logic"
o 11
suid 11,0
)
)
uid 282,0
)
*152 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_we_i"
t "std_logic"
o 12
suid 12,0
)
)
uid 284,0
)
*153 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 13,0
)
)
uid 300,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 16,0
)
)
uid 438,0
)
*155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Wr"
t "std_logic"
o 14
suid 19,0
)
)
uid 440,0
)
*156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Rd"
t "std_logic"
o 15
suid 20,0
)
)
uid 442,0
)
*157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 22,0
)
)
uid 444,0
)
*158 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Stop"
t "std_logic"
o 17
suid 25,0
)
)
uid 446,0
)
*159 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Done"
t "std_logic"
o 18
suid 30,0
)
)
uid 448,0
)
*160 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Err"
t "std_logic"
o 19
suid 31,0
)
)
uid 450,0
)
*161 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Start"
t "std_logic"
o 20
suid 32,0
)
)
uid 462,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*162 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *163 (MRCItem
litem &129
pos 20
dimension 20
)
uid 69,0
optionalChildren [
*164 (MRCItem
litem &130
pos 0
dimension 20
uid 70,0
)
*165 (MRCItem
litem &131
pos 1
dimension 23
uid 71,0
)
*166 (MRCItem
litem &132
pos 2
hidden 1
dimension 20
uid 72,0
)
*167 (MRCItem
litem &142
pos 10
dimension 20
uid 265,0
)
*168 (MRCItem
litem &143
pos 9
dimension 20
uid 267,0
)
*169 (MRCItem
litem &144
pos 8
dimension 20
uid 269,0
)
*170 (MRCItem
litem &145
pos 7
dimension 20
uid 271,0
)
*171 (MRCItem
litem &146
pos 6
dimension 20
uid 273,0
)
*172 (MRCItem
litem &147
pos 5
dimension 20
uid 275,0
)
*173 (MRCItem
litem &148
pos 4
dimension 20
uid 277,0
)
*174 (MRCItem
litem &149
pos 3
dimension 20
uid 279,0
)
*175 (MRCItem
litem &150
pos 2
dimension 20
uid 281,0
)
*176 (MRCItem
litem &151
pos 1
dimension 20
uid 283,0
)
*177 (MRCItem
litem &152
pos 0
dimension 20
uid 285,0
)
*178 (MRCItem
litem &153
pos 13
dimension 20
uid 301,0
)
*179 (MRCItem
litem &154
pos 11
dimension 20
uid 439,0
)
*180 (MRCItem
litem &155
pos 14
dimension 20
uid 441,0
)
*181 (MRCItem
litem &156
pos 17
dimension 20
uid 443,0
)
*182 (MRCItem
litem &157
pos 12
dimension 20
uid 445,0
)
*183 (MRCItem
litem &158
pos 15
dimension 20
uid 447,0
)
*184 (MRCItem
litem &159
pos 19
dimension 20
uid 449,0
)
*185 (MRCItem
litem &160
pos 18
dimension 20
uid 451,0
)
*186 (MRCItem
litem &161
pos 16
dimension 20
uid 463,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*187 (MRCItem
litem &133
pos 0
dimension 20
uid 74,0
)
*188 (MRCItem
litem &135
pos 1
dimension 50
uid 75,0
)
*189 (MRCItem
litem &136
pos 2
dimension 100
sortAscending 0
uid 76,0
)
*190 (MRCItem
litem &137
pos 3
dimension 50
uid 77,0
)
*191 (MRCItem
litem &138
pos 4
dimension 100
uid 78,0
)
*192 (MRCItem
litem &139
pos 5
dimension 100
uid 79,0
)
*193 (MRCItem
litem &140
pos 6
dimension 50
uid 80,0
)
*194 (MRCItem
litem &141
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *195 (LEmptyRow
)
uid 83,0
optionalChildren [
*196 (RefLabelRowHdr
)
*197 (TitleRowHdr
)
*198 (FilterRowHdr
)
*199 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*200 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*201 (GroupColHdr
tm "GroupColHdrMgr"
)
*202 (NameColHdr
tm "GenericNameColHdrMgr"
)
*203 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*204 (InitColHdr
tm "GenericValueColHdrMgr"
)
*205 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*206 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*207 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *208 (MRCItem
litem &195
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*209 (MRCItem
litem &196
pos 0
dimension 20
uid 98,0
)
*210 (MRCItem
litem &197
pos 1
dimension 23
uid 99,0
)
*211 (MRCItem
litem &198
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*212 (MRCItem
litem &199
pos 0
dimension 20
uid 102,0
)
*213 (MRCItem
litem &201
pos 1
dimension 50
uid 103,0
)
*214 (MRCItem
litem &202
pos 2
dimension 100
uid 104,0
)
*215 (MRCItem
litem &203
pos 3
dimension 100
uid 105,0
)
*216 (MRCItem
litem &204
pos 4
dimension 50
uid 106,0
)
*217 (MRCItem
litem &205
pos 5
dimension 50
uid 107,0
)
*218 (MRCItem
litem &206
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
