/* Automatically generated board config: don't edit */
#define ENABLE_TITANIA4 0
#define ENABLE_TITANIA7 0
#define ENABLE_TITANIA9 0
#define ENABLE_TITANIA13 0
#define ENABLE_AMBER1 0
#define ENABLE_AMBER2 0
#define ENABLE_AMBER3 0
#define ENABLE_AMBER5 0
#define ENABLE_AMBER6 0
#define ENABLE_AMBER7 0
#define ENABLE_AMETHYST 0
#define ENABLE_EAGLE 0
#define ENABLE_EIFFEL 0
#define ENABLE_NIKE 0
#define ENABLE_EMERALD 0
#define ENABLE_JANUS 0
#define ENABLE_AGATE 0
#define ENABLE_EDISON 1
#define ENABLE_EINSTEIN 0
#define ENABLE_BD_FPGA 0
#define ENABLE_BD_MST090A_D01A_S 0
#define ENABLE_BD_MST090B_D01A_S 0
#define ENABLE_BD_MST090C_D01A_S 0
#define ENABLE_BD_MST091A_D01A_S 0
#define ENABLE_BD_MST091B_D01A_S 0
#define ENABLE_BD_MST147A_D01A_S_AGATE 0
#define ENABLE_BD_MST147B_D01A_S_AGATE 0
#define ENABLE_BD_MST106A_D01A_S 0
#define ENABLE_BD_MST106B_D01A_S 0
#define ENABLE_BD_MST110A_D01A_S 0
#define ENABLE_BD_MST110B_D01A_S 0
#define ENABLE_BD_MST119C_D01A_S 0
#define ENABLE_BD_MST142D_D01A_S 0
#define ENABLE_BD_MST142A_D01A_S_EAGLE 0
#define ENABLE_BD_MST092A_D01A_S 0
#define ENABLE_BD_MST092B_D01A_S 0
#define ENABLE_BD_MST092C_D01A_S 0
#define ENABLE_BD_MST216A_JNS_10A_9463 0
#define ENABLE_BD_JANUS2_FPGA 0
#define ENABLE_BD_MST147A_D01A_S 0
#define CONFIG_MIU0_BUSADDR 0x40000000
#define CONFIG_MIU1_BUSADDR 0xA0000000
#define CONFIG_SYS_TEXT_BASE 0x567c0000
#define CONFIG_DRAM_SIZE_MB_RELOCATE 480
#define CONFIG_MSTAR_STR_ENABLE  1
#define CPU_CLOCK 1152000000UL
#define EARLY_DISABLE_UART 0
