# vsim -assertdebug -coverage -fsmdebug -voptargs=+acc -c -debugDB top_opt 
# Loading sv_std.std
# Loading work.alu_pkg
# Loading work.top_sv_unit
# Loading work.top(fast)
# Loading work.alu_if(fast)
# Loading work.alu(fast)
# Loading work.test_sv_unit
# Loading work.test(fast)
# 1
# ********************************
# rand_num = 1
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100011
# alu_in_b      = 10001001
# alu_op_b      = NOR_b
# alu_out       = 00010100
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010100
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 2
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001101
# alu_in_b      = 11000001
# alu_op_b      = NOR_b
# alu_out       = 00110010
# alu_irq       = 0
# PASSED_2: Expected_out = 00110010   alu_out = 00110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110010
# ********************************
# rand_num = 3
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110001
# alu_in_b      = 01100001
# alu_op_b      = AND_b
# alu_out       = 01100001
# alu_irq       = 0
# PASSED_2: Expected_out = 01100001   alu_out = 01100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100001
# ********************************
# rand_num = 4
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100001
# alu_in_b      = 11010010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 5
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 6
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011110
# alu_in_b      = 00111010
# alu_op_b      = OR_b
# alu_out       = 01111110
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111110
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 7
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001110
# alu_in_b      = 11000101
# alu_op_b      = OR_b
# alu_out       = 11001111
# alu_irq       = 0
# PASSED_2: Expected_out = 11001111   alu_out = 11001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001111
# ********************************
# rand_num = 8
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011011
# alu_in_b      = 11110010
# alu_op_a      = OR_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 9
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111110
# alu_in_b      = 00111111
# alu_op_a      = OR_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 10
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110101
# alu_in_b      = 00111001
# alu_op_a      = AND_a
# alu_out       = 00110001
# alu_irq       = 0
# PASSED_2: Expected_out = 00110001   alu_out = 00110001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110001
# ********************************
# rand_num = 11
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101110
# alu_in_b      = 01011110
# alu_op_b      = AND_b
# alu_out       = 01001110
# alu_irq       = 0
# PASSED_2: Expected_out = 01001110   alu_out = 01001110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001110
# ********************************
# rand_num = 12
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110111
# alu_in_b      = 11000000
# alu_op_b      = XNOR_b
# alu_out       = 10001000
# alu_irq       = 0
# PASSED_2: Expected_out = 10001000   alu_out = 10001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001000
# ********************************
# rand_num = 13
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110110
# alu_in_b      = 01011100
# alu_op_a      = XOR_a
# alu_out       = 00101010
# alu_irq       = 0
# PASSED_2: Expected_out = 00101010   alu_out = 00101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101010
# ********************************
# rand_num = 14
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000000
# alu_in_b      = 01111000
# alu_op_b      = NOR_b
# alu_out       = 00000111
# alu_irq       = 0
# PASSED_2: Expected_out = 00000111   alu_out = 00000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000111
# ********************************
# rand_num = 15
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010111
# alu_in_b      = 01001000
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 16
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111011
# alu_in_b      = 00111100
# alu_op_a      = NAND_a
# alu_out       = 11000111
# alu_irq       = 0
# PASSED_2: Expected_out = 11000111   alu_out = 11000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000111
# ********************************
# rand_num = 17
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100011
# alu_in_b      = 00111110
# alu_op_a      = AND_a
# alu_out       = 00100010
# alu_irq       = 0
# PASSED_2: Expected_out = 00100010   alu_out = 00100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100010
# ********************************
# rand_num = 18
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000101
# alu_in_b      = 10000011
# alu_op_b      = OR_b
# alu_out       = 10000111
# alu_irq       = 0
# PASSED_2: Expected_out = 10000111   alu_out = 10000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000111
# ********************************
# rand_num = 19
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110100
# alu_in_b      = 01000111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 20
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101111
# alu_in_b      = 10101011
# alu_op_b      = AND_b
# alu_out       = 10101011
# alu_irq       = 0
# PASSED_2: Expected_out = 10101011   alu_out = 10101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101011
# ********************************
# rand_num = 21
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001010
# alu_in_b      = 00110101
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 22
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 23
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111000
# alu_in_b      = 10101010
# alu_op_a      = OR_a
# alu_out       = 10111010
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111010
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 24
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011100
# alu_in_b      = 01110110
# alu_op_a      = AND_a
# alu_out       = 00010100
# alu_irq       = 0
# PASSED_2: Expected_out = 00010100   alu_out = 00010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010100
# ********************************
# rand_num = 25
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101011
# alu_in_b      = 11101000
# alu_op_b      = AND_b
# alu_out       = 01101000
# alu_irq       = 0
# PASSED_2: Expected_out = 01101000   alu_out = 01101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101000
# ********************************
# rand_num = 26
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010111
# alu_in_b      = 11110101
# alu_op_a      = OR_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 27
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001110
# alu_in_b      = 01100100
# alu_op_b      = OR_b
# alu_out       = 11101110
# alu_irq       = 0
# PASSED_2: Expected_out = 11101110   alu_out = 11101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101110
# ********************************
# rand_num = 28
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110010
# alu_in_b      = 10011010
# alu_op_a      = XOR_a
# alu_out       = 00101000
# alu_irq       = 0
# PASSED_2: Expected_out = 00101000   alu_out = 00101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101000
# ********************************
# rand_num = 29
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000111
# alu_in_b      = 00101101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 30
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110010
# alu_in_b      = 00011110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 31
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001010
# alu_in_b      = 10110011
# alu_op_a      = NAND_a
# alu_out       = 01111101
# alu_irq       = 0
# PASSED_2: Expected_out = 01111101   alu_out = 01111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111101
# ********************************
# rand_num = 32
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001101
# alu_in_b      = 01100100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 33
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011110
# alu_in_b      = 00100111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 34
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100011
# alu_in_b      = 01001000
# alu_op_a      = AND_a
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 35
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001010
# alu_in_b      = 01101001
# alu_op_b      = AND_b
# alu_out       = 01001000
# alu_irq       = 0
# PASSED_2: Expected_out = 01001000   alu_out = 01001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001000
# ********************************
# rand_num = 36
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101011
# alu_in_b      = 10011010
# alu_op_b      = OR_b
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 37
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111110
# alu_in_b      = 10001101
# alu_op_a      = XOR_a
# alu_out       = 11110011
# alu_irq       = 0
# PASSED_2: Expected_out = 11110011   alu_out = 11110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110011
# ********************************
# rand_num = 38
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011001
# alu_in_b      = 10010000
# alu_op_a      = OR_a
# alu_out       = 10011001
# alu_irq       = 0
# PASSED_2: Expected_out = 10011001   alu_out = 10011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011001
# ********************************
# rand_num = 39
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100010
# alu_in_b      = 11110011
# alu_op_b      = OR_b
# alu_out       = 11110011
# alu_irq       = 0
# PASSED_2: Expected_out = 11110011   alu_out = 11110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110011
# ********************************
# rand_num = 40
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111000
# alu_in_b      = 10010001
# alu_op_a      = AND_a
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 41
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100010
# alu_in_b      = 10011010
# alu_op_a      = AND_a
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 42
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011011
# alu_in_b      = 11010001
# alu_op_a      = AND_a
# alu_out       = 11010001
# alu_irq       = 0
# PASSED_2: Expected_out = 11010001   alu_out = 11010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010001
# ********************************
# rand_num = 43
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011100
# alu_in_b      = 01000110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 44
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100001
# alu_in_b      = 00100001
# alu_op_a      = NAND_a
# alu_out       = 11011110
# alu_irq       = 0
# PASSED_2: Expected_out = 11011110   alu_out = 11011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011110
# ********************************
# rand_num = 45
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101000
# alu_in_b      = 11110001
# alu_op_a      = OR_a
# alu_out       = 11111001
# alu_irq       = 0
# PASSED_2: Expected_out = 11111001   alu_out = 11111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111001
# ********************************
# rand_num = 46
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010101
# alu_in_b      = 11011111
# alu_op_b      = XNOR_b
# alu_out       = 01110101
# alu_irq       = 0
# PASSED_2: Expected_out = 01110101   alu_out = 01110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110101
# ********************************
# rand_num = 47
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000101
# alu_in_b      = 11110100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 48
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00100101
# alu_op_a      = OR_a
# alu_out       = 10100111
# alu_irq       = 0
# PASSED_2: Expected_out = 10100111   alu_out = 10100111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100111
# ********************************
# rand_num = 49
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111011
# alu_in_b      = 00100011
# alu_op_a      = AND_a
# alu_out       = 00100011
# alu_irq       = 0
# PASSED_2: Expected_out = 00100011   alu_out = 00100011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100011
# ********************************
# rand_num = 50
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100000
# alu_in_b      = 01001111
# alu_op_b      = XNOR_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 51
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110111
# alu_in_b      = 01000011
# alu_op_a      = XOR_a
# alu_out       = 00110100
# alu_irq       = 0
# PASSED_2: Expected_out = 00110100   alu_out = 00110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110100
# ********************************
# rand_num = 52
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011101
# alu_in_b      = 11111111
# alu_op_a      = XOR_a
# alu_out       = 10100010
# alu_irq       = 0
# PASSED_2: Expected_out = 10100010   alu_out = 10100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100010
# ********************************
# rand_num = 53
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100111
# alu_in_b      = 01011001
# alu_op_a      = AND_a
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 54
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010111
# alu_in_b      = 00001001
# alu_op_a      = AND_a
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 55
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100001
# alu_in_b      = 01110101
# alu_op_b      = XNOR_b
# alu_out       = 10101011
# alu_irq       = 0
# PASSED_2: Expected_out = 10101011   alu_out = 10101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101011
# ********************************
# rand_num = 56
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100010
# alu_in_b      = 00001110
# alu_op_b      = AND_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 57
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110110
# alu_in_b      = 11010110
# alu_op_a      = OR_a
# alu_out       = 11110110
# alu_irq       = 0
# PASSED_2: Expected_out = 11110110   alu_out = 11110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110110
# ********************************
# rand_num = 58
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110101
# alu_in_b      = 00001110
# alu_op_b      = NOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 59
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010010
# alu_in_b      = 11100011
# alu_op_a      = NAND_a
# alu_out       = 10111101
# alu_irq       = 0
# PASSED_2: Expected_out = 10111101   alu_out = 10111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111101
# ********************************
# rand_num = 60
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100101
# alu_in_b      = 10011111
# alu_op_a      = AND_a
# alu_out       = 10000101
# alu_irq       = 0
# PASSED_2: Expected_out = 10000101   alu_out = 10000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000101
# ********************************
# rand_num = 61
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111100
# alu_in_b      = 11010001
# alu_op_a      = NAND_a
# alu_out       = 01101111
# alu_irq       = 0
# PASSED_2: Expected_out = 01101111   alu_out = 01101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101111
# ********************************
# rand_num = 62
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100011
# alu_in_b      = 01111001
# alu_op_a      = XOR_a
# alu_out       = 01011010
# alu_irq       = 0
# PASSED_2: Expected_out = 01011010   alu_out = 01011010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011010
# ********************************
# rand_num = 63
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100101
# alu_in_b      = 01101110
# alu_op_a      = AND_a
# alu_out       = 01100100
# alu_irq       = 0
# PASSED_2: Expected_out = 01100100   alu_out = 01100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100100
# ********************************
# rand_num = 64
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100111
# alu_in_b      = 11010101
# alu_op_b      = OR_b
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 65
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 00010001
# alu_op_a      = XOR_a
# alu_out       = 11101110
# alu_irq       = 0
# PASSED_2: Expected_out = 11101110   alu_out = 11101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101110
# ********************************
# rand_num = 66
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011100
# alu_in_b      = 00011110
# alu_op_b      = NOR_b
# alu_out       = 10100001
# alu_irq       = 0
# PASSED_2: Expected_out = 10100001   alu_out = 10100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100001
# ********************************
# rand_num = 67
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101101
# alu_in_b      = 00100101
# alu_op_a      = OR_a
# alu_out       = 10101101
# alu_irq       = 0
# PASSED_2: Expected_out = 10101101   alu_out = 10101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101101
# ********************************
# rand_num = 68
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010001
# alu_in_b      = 11010001
# alu_op_b      = OR_b
# alu_out       = 11010001
# alu_irq       = 0
# PASSED_2: Expected_out = 11010001   alu_out = 11010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010001
# ********************************
# rand_num = 69
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101000
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 01101000
# alu_irq       = 0
# PASSED_2: Expected_out = 01101000   alu_out = 01101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101000
# ********************************
# rand_num = 70
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101111
# alu_in_b      = 00001110
# alu_op_b      = OR_b
# alu_out       = 00101111
# alu_irq       = 0
# PASSED_2: Expected_out = 00101111   alu_out = 00101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101111
# ********************************
# rand_num = 71
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010100
# alu_in_b      = 01001000
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 72
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101110
# alu_in_b      = 10000110
# alu_op_b      = NOR_b
# alu_out       = 01010001
# alu_irq       = 0
# PASSED_2: Expected_out = 01010001   alu_out = 01010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010001
# ********************************
# rand_num = 73
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001011
# alu_in_b      = 01011110
# alu_op_b      = AND_b
# alu_out       = 00001010
# alu_irq       = 0
# PASSED_2: Expected_out = 00001010   alu_out = 00001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001010
# ********************************
# rand_num = 74
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010110
# alu_in_b      = 00110101
# alu_op_b      = NOR_b
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 75
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001110
# alu_in_b      = 11000001
# alu_op_a      = XOR_a
# alu_out       = 01001111
# alu_irq       = 0
# PASSED_2: Expected_out = 01001111   alu_out = 01001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001111
# ********************************
# rand_num = 76
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110110
# alu_in_b      = 10101011
# alu_op_a      = XOR_a
# alu_out       = 01011101
# alu_irq       = 0
# PASSED_2: Expected_out = 01011101   alu_out = 01011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011101
# ********************************
# rand_num = 77
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000110
# alu_in_b      = 11111100
# alu_op_b      = NOR_b
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 78
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110011
# alu_in_b      = 10000110
# alu_op_a      = AND_a
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 79
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011100
# alu_in_b      = 00011011
# alu_op_a      = AND_a
# alu_out       = 00011000
# alu_irq       = 0
# PASSED_2: Expected_out = 00011000   alu_out = 00011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011000
# ********************************
# rand_num = 80
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001110
# alu_in_b      = 01100000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 81
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111010
# alu_in_b      = 10101011
# alu_op_a      = XOR_a
# alu_out       = 00010001
# alu_irq       = 0
# PASSED_2: Expected_out = 00010001   alu_out = 00010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010001
# ********************************
# rand_num = 82
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001100
# alu_in_b      = 01010111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 83
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011110
# alu_in_b      = 11110110
# alu_op_b      = OR_b
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 84
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001111
# alu_in_b      = 00010001
# alu_op_b      = AND_b
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 85
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100000
# alu_in_b      = 01101000
# alu_op_a      = XOR_a
# alu_out       = 01001000
# alu_irq       = 0
# PASSED_2: Expected_out = 01001000   alu_out = 01001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001000
# ********************************
# rand_num = 86
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011100
# alu_in_b      = 10001110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 87
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001010
# alu_in_b      = 10000011
# alu_op_a      = NAND_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 88
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110100
# alu_in_b      = 10111010
# alu_op_b      = AND_b
# alu_out       = 00110000
# alu_irq       = 0
# PASSED_2: Expected_out = 00110000   alu_out = 00110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110000
# ********************************
# rand_num = 89
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011000
# alu_in_b      = 01101100
# alu_op_a      = AND_a
# alu_out       = 01001000
# alu_irq       = 0
# PASSED_2: Expected_out = 01001000   alu_out = 01001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001000
# ********************************
# rand_num = 90
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101010
# alu_in_b      = 01111110
# alu_op_b      = NOR_b
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 91
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111111
# alu_in_b      = 11111001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 92
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111011
# alu_in_b      = 10001101
# alu_op_b      = XNOR_b
# alu_out       = 10001001
# alu_irq       = 0
# PASSED_2: Expected_out = 10001001   alu_out = 10001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001001
# ********************************
# rand_num = 93
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 94
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111011
# alu_in_b      = 01100000
# alu_op_a      = AND_a
# alu_out       = 00100000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 95
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101001
# alu_in_b      = 00111101
# alu_op_b      = NOR_b
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 96
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001110
# alu_in_b      = 01111100
# alu_op_b      = OR_b
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 97
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111010
# alu_in_b      = 11110111
# alu_op_b      = XNOR_b
# alu_out       = 01110010
# alu_irq       = 0
# PASSED_2: Expected_out = 01110010   alu_out = 01110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110010
# ********************************
# rand_num = 98
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001110
# alu_in_b      = 00011001
# alu_op_b      = XNOR_b
# alu_out       = 01101000
# alu_irq       = 0
# PASSED_2: Expected_out = 01101000   alu_out = 01101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101000
# ********************************
# rand_num = 99
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110111
# alu_in_b      = 11111000
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 100
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011001
# alu_in_b      = 00111110
# alu_op_b      = AND_b
# alu_out       = 00011000
# alu_irq       = 0
# PASSED_2: Expected_out = 00011000   alu_out = 00011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011000
# ********************************
# rand_num = 101
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001110
# alu_in_b      = 11011000
# alu_op_b      = AND_b
# alu_out       = 01001000
# alu_irq       = 0
# PASSED_2: Expected_out = 01001000   alu_out = 01001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001000
# ********************************
# rand_num = 102
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010110
# alu_in_b      = 00000011
# alu_op_b      = OR_b
# alu_out       = 00010111
# alu_irq       = 0
# PASSED_2: Expected_out = 00010111   alu_out = 00010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010111
# ********************************
# rand_num = 103
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011011
# alu_in_b      = 10010110
# alu_op_a      = OR_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 104
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011010
# alu_in_b      = 00111111
# alu_op_b      = XNOR_b
# alu_out       = 01011010
# alu_irq       = 0
# PASSED_2: Expected_out = 01011010   alu_out = 01011010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011010
# ********************************
# rand_num = 105
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101100
# alu_in_b      = 10001011
# alu_op_b      = XNOR_b
# alu_out       = 10011000
# alu_irq       = 0
# PASSED_2: Expected_out = 10011000   alu_out = 10011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011000
# ********************************
# rand_num = 106
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010010
# alu_in_b      = 01100100
# alu_op_a      = XOR_a
# alu_out       = 01110110
# alu_irq       = 0
# PASSED_2: Expected_out = 01110110   alu_out = 01110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110110
# ********************************
# rand_num = 107
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000110
# alu_in_b      = 01011001
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 108
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110110
# alu_in_b      = 11011101
# alu_op_b      = AND_b
# alu_out       = 11010100
# alu_irq       = 0
# PASSED_2: Expected_out = 11010100   alu_out = 11010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010100
# ********************************
# rand_num = 109
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000000
# alu_in_b      = 01011000
# alu_op_a      = NAND_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 110
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 111
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111000
# alu_in_b      = 01100110
# alu_op_a      = XOR_a
# alu_out       = 11011110
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011110
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 112
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101000
# alu_in_b      = 00110001
# alu_op_a      = AND_a
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 113
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011001
# alu_in_b      = 00011001
# alu_op_a      = OR_a
# alu_out       = 01011001
# alu_irq       = 0
# PASSED_2: Expected_out = 01011001   alu_out = 01011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011001
# ********************************
# rand_num = 114
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001110
# alu_in_b      = 01101001
# alu_op_a      = NAND_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 115
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100001
# alu_in_b      = 10010001
# alu_op_a      = AND_a
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 116
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010010
# alu_in_b      = 11110111
# alu_op_a      = AND_a
# alu_out       = 00010010
# alu_irq       = 0
# PASSED_2: Expected_out = 00010010   alu_out = 00010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010010
# ********************************
# rand_num = 117
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111010
# alu_in_b      = 11111011
# alu_op_a      = OR_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 118
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010001
# alu_in_b      = 01011100
# alu_op_b      = AND_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 119
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100011
# alu_in_b      = 11100011
# alu_op_a      = AND_a
# alu_out       = 00100011
# alu_irq       = 0
# PASSED_2: Expected_out = 00100011   alu_out = 00100011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100011
# ********************************
# rand_num = 120
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001000
# alu_in_b      = 01010000
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 121
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101011
# alu_in_b      = 00010101
# alu_op_b      = XNOR_b
# alu_out       = 11000001
# alu_irq       = 0
# PASSED_2: Expected_out = 11000001   alu_out = 11000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000001
# ********************************
# rand_num = 122
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111001
# alu_in_b      = 11110001
# alu_op_a      = OR_a
# alu_out       = 11111001
# alu_irq       = 0
# PASSED_2: Expected_out = 11111001   alu_out = 11111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111001
# ********************************
# rand_num = 123
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011111
# alu_in_b      = 10101100
# alu_op_a      = XOR_a
# alu_out       = 00110011
# alu_irq       = 0
# PASSED_2: Expected_out = 00110011   alu_out = 00110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110011
# ********************************
# rand_num = 124
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101101
# alu_in_b      = 11110000
# alu_op_b      = AND_b
# alu_out       = 01100000
# alu_irq       = 0
# PASSED_2: Expected_out = 01100000   alu_out = 01100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100000
# ********************************
# rand_num = 125
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001110
# alu_in_b      = 00001011
# alu_op_a      = XOR_a
# alu_out       = 00000101
# alu_irq       = 0
# PASSED_2: Expected_out = 00000101   alu_out = 00000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000101
# ********************************
# rand_num = 126
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101000
# alu_in_b      = 11100011
# alu_op_b      = OR_b
# alu_out       = 11101011
# alu_irq       = 0
# PASSED_2: Expected_out = 11101011   alu_out = 11101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101011
# ********************************
# rand_num = 127
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011000
# alu_in_b      = 11011110
# alu_op_a      = AND_a
# alu_out       = 11011000
# alu_irq       = 0
# PASSED_2: Expected_out = 11011000   alu_out = 11011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011000
# ********************************
# rand_num = 128
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100010
# alu_in_b      = 11011110
# alu_op_a      = NAND_a
# alu_out       = 10111101
# alu_irq       = 0
# PASSED_2: Expected_out = 10111101   alu_out = 10111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111101
# ********************************
# rand_num = 129
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011111
# alu_in_b      = 11110111
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 130
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111011
# alu_in_b      = 01000110
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 131
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101110
# alu_in_b      = 01100100
# alu_op_a      = OR_a
# alu_out       = 01101110
# alu_irq       = 0
# PASSED_2: Expected_out = 01101110   alu_out = 01101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101110
# ********************************
# rand_num = 132
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000101
# alu_in_b      = 00100110
# alu_op_a      = XOR_a
# alu_out       = 11100011
# alu_irq       = 0
# PASSED_2: Expected_out = 11100011   alu_out = 11100011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100011
# ********************************
# rand_num = 133
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101101
# alu_in_b      = 10001000
# alu_op_a      = XOR_a
# alu_out       = 10100101
# alu_irq       = 0
# PASSED_2: Expected_out = 10100101   alu_out = 10100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100101
# ********************************
# rand_num = 134
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011101
# alu_in_b      = 00011101
# alu_op_b      = AND_b
# alu_out       = 00011101
# alu_irq       = 0
# PASSED_2: Expected_out = 00011101   alu_out = 00011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011101
# ********************************
# rand_num = 135
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101000
# alu_in_b      = 10111111
# alu_op_b      = NOR_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 136
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111110
# alu_in_b      = 01010110
# alu_op_a      = AND_a
# alu_out       = 00010110
# alu_irq       = 0
# PASSED_2: Expected_out = 00010110   alu_out = 00010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010110
# ********************************
# rand_num = 137
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010100
# alu_in_b      = 10101011
# alu_op_b      = XNOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 138
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100010
# alu_in_b      = 10010110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 139
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000100
# alu_in_b      = 00000010
# alu_op_b      = NOR_b
# alu_out       = 10111001
# alu_irq       = 0
# PASSED_2: Expected_out = 10111001   alu_out = 10111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111001
# ********************************
# rand_num = 140
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010100
# alu_in_b      = 01111000
# alu_op_a      = OR_a
# alu_out       = 11111100
# alu_irq       = 0
# PASSED_2: Expected_out = 11111100   alu_out = 11111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111100
# ********************************
# rand_num = 141
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011011
# alu_in_b      = 00100011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 142
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011111
# alu_in_b      = 00010100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 143
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010101
# alu_in_b      = 01011111
# alu_op_b      = NOR_b
# alu_out       = 10100000
# alu_irq       = 0
# PASSED_2: Expected_out = 10100000   alu_out = 10100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100000
# ********************************
# rand_num = 144
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000011
# alu_in_b      = 11011001
# alu_op_a      = NAND_a
# alu_out       = 00111110
# alu_irq       = 0
# PASSED_2: Expected_out = 00111110   alu_out = 00111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111110
# ********************************
# rand_num = 145
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111000
# alu_in_b      = 01010111
# alu_op_b      = XNOR_b
# alu_out       = 11010000
# alu_irq       = 0
# PASSED_2: Expected_out = 11010000   alu_out = 11010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010000
# ********************************
# rand_num = 146
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000000
# alu_in_b      = 00011001
# alu_op_b      = XNOR_b
# alu_out       = 01100110
# alu_irq       = 0
# PASSED_2: Expected_out = 01100110   alu_out = 01100110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100110
# ********************************
# rand_num = 147
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110011
# alu_in_b      = 01101001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 148
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000011
# alu_in_b      = 00001011
# alu_op_b      = XNOR_b
# alu_out       = 01110111
# alu_irq       = 0
# PASSED_2: Expected_out = 01110111   alu_out = 01110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110111
# ********************************
# rand_num = 149
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000111
# alu_in_b      = 11101100
# alu_op_a      = XOR_a
# alu_out       = 11101011
# alu_irq       = 0
# PASSED_2: Expected_out = 11101011   alu_out = 11101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101011
# ********************************
# rand_num = 150
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001011
# alu_in_b      = 10100111
# alu_op_b      = XNOR_b
# alu_out       = 10010011
# alu_irq       = 0
# PASSED_2: Expected_out = 10010011   alu_out = 10010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010011
# ********************************
# rand_num = 151
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011110
# alu_in_b      = 11011101
# alu_op_b      = AND_b
# alu_out       = 01011100
# alu_irq       = 0
# PASSED_2: Expected_out = 01011100   alu_out = 01011100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011100
# ********************************
# rand_num = 152
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100101
# alu_in_b      = 10000111
# alu_op_a      = OR_a
# alu_out       = 10100111
# alu_irq       = 0
# PASSED_2: Expected_out = 10100111   alu_out = 10100111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100111
# ********************************
# rand_num = 153
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100101
# alu_in_b      = 00101110
# alu_op_b      = NOR_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 154
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110010
# alu_in_b      = 00101100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 155
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101111
# alu_in_b      = 11100001
# alu_op_b      = OR_b
# alu_out       = 11101111
# alu_irq       = 0
# PASSED_2: Expected_out = 11101111   alu_out = 11101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101111
# ********************************
# rand_num = 156
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100001
# alu_in_b      = 11001000
# alu_op_b      = OR_b
# alu_out       = 11101001
# alu_irq       = 0
# PASSED_2: Expected_out = 11101001   alu_out = 11101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101001
# ********************************
# rand_num = 157
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000110
# alu_in_b      = 10001111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 158
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100000
# alu_in_b      = 01101101
# alu_op_a      = XOR_a
# alu_out       = 10001101
# alu_irq       = 0
# PASSED_2: Expected_out = 10001101   alu_out = 10001101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001101
# ********************************
# rand_num = 159
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100001
# alu_in_b      = 00010000
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 160
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 11110001
# alu_op_b      = XNOR_b
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 161
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010101
# alu_in_b      = 01001001
# alu_op_b      = XNOR_b
# alu_out       = 00100011
# alu_irq       = 0
# PASSED_2: Expected_out = 00100011   alu_out = 00100011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100011
# ********************************
# rand_num = 162
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100011
# alu_in_b      = 11101110
# alu_op_a      = OR_a
# alu_out       = 11101111
# alu_irq       = 0
# PASSED_2: Expected_out = 11101111   alu_out = 11101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101111
# ********************************
# rand_num = 163
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101001
# alu_in_b      = 01000001
# alu_op_a      = OR_a
# alu_out       = 01101001
# alu_irq       = 0
# PASSED_2: Expected_out = 01101001   alu_out = 01101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101001
# ********************************
# rand_num = 164
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00011101
# alu_op_a      = XOR_a
# alu_out       = 00011101
# alu_irq       = 0
# PASSED_2: Expected_out = 00011101   alu_out = 00011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011101
# ********************************
# rand_num = 165
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111110
# alu_in_b      = 10000101
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 166
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000101
# alu_in_b      = 00111111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 167
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010110
# alu_in_b      = 01000100
# alu_op_a      = OR_a
# alu_out       = 11010110
# alu_irq       = 0
# PASSED_2: Expected_out = 11010110   alu_out = 11010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010110
# ********************************
# rand_num = 168
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000010
# alu_in_b      = 01000110
# alu_op_a      = NAND_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 169
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011100
# alu_in_b      = 00010110
# alu_op_b      = AND_b
# alu_out       = 00010100
# alu_irq       = 0
# PASSED_2: Expected_out = 00010100   alu_out = 00010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010100
# ********************************
# rand_num = 170
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111001
# alu_in_b      = 10101010
# alu_op_b      = NOR_b
# alu_out       = 01000100
# alu_irq       = 0
# PASSED_2: Expected_out = 01000100   alu_out = 01000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000100
# ********************************
# rand_num = 171
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110110
# alu_in_b      = 01101111
# alu_op_b      = XNOR_b
# alu_out       = 00100110
# alu_irq       = 0
# PASSED_2: Expected_out = 00100110   alu_out = 00100110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100110
# ********************************
# rand_num = 172
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111101
# alu_in_b      = 00011111
# alu_op_b      = XNOR_b
# alu_out       = 11011101
# alu_irq       = 0
# PASSED_2: Expected_out = 11011101   alu_out = 11011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011101
# ********************************
# rand_num = 173
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001101
# alu_in_b      = 10001010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 174
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011010
# alu_in_b      = 10100100
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 175
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011001
# alu_in_b      = 00000110
# alu_op_b      = NOR_b
# alu_out       = 10100000
# alu_irq       = 0
# PASSED_2: Expected_out = 10100000   alu_out = 10100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100000
# ********************************
# rand_num = 176
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001011
# alu_in_b      = 10000010
# alu_op_a      = OR_a
# alu_out       = 10001011
# alu_irq       = 0
# PASSED_2: Expected_out = 10001011   alu_out = 10001011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001011
# ********************************
# rand_num = 177
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000010
# alu_in_b      = 10110111
# alu_op_a      = AND_a
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 178
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101111
# alu_in_b      = 01000001
# alu_op_b      = OR_b
# alu_out       = 11101111
# alu_irq       = 0
# PASSED_2: Expected_out = 11101111   alu_out = 11101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101111
# ********************************
# rand_num = 179
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111010
# alu_in_b      = 11001000
# alu_op_a      = XOR_a
# alu_out       = 00110010
# alu_irq       = 0
# PASSED_2: Expected_out = 00110010   alu_out = 00110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110010
# ********************************
# rand_num = 180
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111001
# alu_in_b      = 01010110
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 181
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110010
# alu_in_b      = 10010000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 182
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 183
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010001
# alu_in_b      = 10101111
# alu_op_b      = XNOR_b
# alu_out       = 10000001
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000001
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 184
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111000
# alu_in_b      = 01100011
# alu_op_b      = OR_b
# alu_out       = 01111011
# alu_irq       = 0
# PASSED_2: Expected_out = 01111011   alu_out = 01111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111011
# ********************************
# rand_num = 185
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001110
# alu_in_b      = 01110101
# alu_op_a      = XOR_a
# alu_out       = 10111011
# alu_irq       = 0
# PASSED_2: Expected_out = 10111011   alu_out = 10111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111011
# ********************************
# rand_num = 186
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100000
# alu_in_b      = 00110000
# alu_op_a      = XOR_a
# alu_out       = 01010000
# alu_irq       = 0
# PASSED_2: Expected_out = 01010000   alu_out = 01010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010000
# ********************************
# rand_num = 187
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110110
# alu_in_b      = 11010001
# alu_op_a      = AND_a
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 188
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101010
# alu_in_b      = 11101000
# alu_op_a      = AND_a
# alu_out       = 10101000
# alu_irq       = 0
# PASSED_2: Expected_out = 10101000   alu_out = 10101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101000
# ********************************
# rand_num = 189
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 190
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101011
# alu_in_b      = 01011100
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 191
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000101
# alu_in_b      = 01000010
# alu_op_a      = XOR_a
# alu_out       = 10000111
# alu_irq       = 0
# PASSED_2: Expected_out = 10000111   alu_out = 10000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000111
# ********************************
# rand_num = 192
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100100
# alu_in_b      = 10101000
# alu_op_a      = XOR_a
# alu_out       = 10001100
# alu_irq       = 0
# PASSED_2: Expected_out = 10001100   alu_out = 10001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001100
# ********************************
# rand_num = 193
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100011
# alu_in_b      = 01011111
# alu_op_a      = OR_a
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 194
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100001
# alu_in_b      = 11010011
# alu_op_b      = NOR_b
# alu_out       = 00001100
# alu_irq       = 0
# PASSED_2: Expected_out = 00001100   alu_out = 00001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001100
# ********************************
# rand_num = 195
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101111
# alu_in_b      = 01000001
# alu_op_b      = XNOR_b
# alu_out       = 11010001
# alu_irq       = 0
# PASSED_2: Expected_out = 11010001   alu_out = 11010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010001
# ********************************
# rand_num = 196
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000010
# alu_in_b      = 00100101
# alu_op_b      = XNOR_b
# alu_out       = 00011000
# alu_irq       = 0
# PASSED_2: Expected_out = 00011000   alu_out = 00011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011000
# ********************************
# rand_num = 197
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110001
# alu_in_b      = 10111001
# alu_op_b      = OR_b
# alu_out       = 11111001
# alu_irq       = 0
# PASSED_2: Expected_out = 11111001   alu_out = 11111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111001
# ********************************
# rand_num = 198
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000101
# alu_in_b      = 01010110
# alu_op_a      = XOR_a
# alu_out       = 11010011
# alu_irq       = 0
# PASSED_2: Expected_out = 11010011   alu_out = 11010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010011
# ********************************
# rand_num = 199
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000111
# alu_in_b      = 11101101
# alu_op_b      = XNOR_b
# alu_out       = 00010101
# alu_irq       = 0
# PASSED_2: Expected_out = 00010101   alu_out = 00010101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010101
# ********************************
# rand_num = 200
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111100
# alu_in_b      = 00001110
# alu_op_a      = XOR_a
# alu_out       = 00110010
# alu_irq       = 0
# PASSED_2: Expected_out = 00110010   alu_out = 00110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110010
# ********************************
# rand_num = 201
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010100
# alu_in_b      = 00000010
# alu_op_a      = XOR_a
# alu_out       = 00010110
# alu_irq       = 0
# PASSED_2: Expected_out = 00010110   alu_out = 00010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010110
# ********************************
# rand_num = 202
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011010
# alu_in_b      = 10010110
# alu_op_a      = XOR_a
# alu_out       = 11001100
# alu_irq       = 0
# PASSED_2: Expected_out = 11001100   alu_out = 11001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001100
# ********************************
# rand_num = 203
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101001
# alu_in_b      = 10000001
# alu_op_a      = OR_a
# alu_out       = 11101001
# alu_irq       = 0
# PASSED_2: Expected_out = 11101001   alu_out = 11101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101001
# ********************************
# rand_num = 204
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111110
# alu_in_b      = 10000011
# alu_op_b      = XNOR_b
# alu_out       = 01000010
# alu_irq       = 0
# PASSED_2: Expected_out = 01000010   alu_out = 01000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000010
# ********************************
# rand_num = 205
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111111
# alu_in_b      = 01111001
# alu_op_b      = AND_b
# alu_out       = 00111001
# alu_irq       = 0
# PASSED_2: Expected_out = 00111001   alu_out = 00111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111001
# ********************************
# rand_num = 206
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100011
# alu_in_b      = 01110110
# alu_op_a      = OR_a
# alu_out       = 01110111
# alu_irq       = 0
# PASSED_2: Expected_out = 01110111   alu_out = 01110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110111
# ********************************
# rand_num = 207
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101100
# alu_in_b      = 01010010
# alu_op_b      = NOR_b
# alu_out       = 10000001
# alu_irq       = 0
# PASSED_2: Expected_out = 10000001   alu_out = 10000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000001
# ********************************
# rand_num = 208
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011011
# alu_in_b      = 01001100
# alu_op_a      = OR_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 209
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100100
# alu_in_b      = 00111101
# alu_op_a      = OR_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 210
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001000
# alu_in_b      = 01010101
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 211
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100011
# alu_in_b      = 11000000
# alu_op_b      = XNOR_b
# alu_out       = 01011100
# alu_irq       = 0
# PASSED_2: Expected_out = 01011100   alu_out = 01011100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011100
# ********************************
# rand_num = 212
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110100
# alu_in_b      = 11011111
# alu_op_b      = XNOR_b
# alu_out       = 01010100
# alu_irq       = 0
# PASSED_2: Expected_out = 01010100   alu_out = 01010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010100
# ********************************
# rand_num = 213
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100010
# alu_in_b      = 11110001
# alu_op_b      = XNOR_b
# alu_out       = 00101100
# alu_irq       = 0
# PASSED_2: Expected_out = 00101100   alu_out = 00101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101100
# ********************************
# rand_num = 214
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010001
# alu_in_b      = 01101111
# alu_op_b      = AND_b
# alu_out       = 01000001
# alu_irq       = 0
# PASSED_2: Expected_out = 01000001   alu_out = 01000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000001
# ********************************
# rand_num = 215
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010111
# alu_in_b      = 10111010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 216
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 217
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110011
# alu_in_b      = 01000000
# alu_op_b      = NOR_b
# alu_out       = 10001100
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001100
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 218
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111110
# alu_in_b      = 10101111
# alu_op_b      = XNOR_b
# alu_out       = 00101110
# alu_irq       = 0
# PASSED_2: Expected_out = 00101110   alu_out = 00101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101110
# ********************************
# rand_num = 219
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111001
# alu_in_b      = 11101001
# alu_op_b      = OR_b
# alu_out       = 11111001
# alu_irq       = 0
# PASSED_2: Expected_out = 11111001   alu_out = 11111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111001
# ********************************
# rand_num = 220
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011011
# alu_in_b      = 00000011
# alu_op_a      = XOR_a
# alu_out       = 00011000
# alu_irq       = 0
# PASSED_2: Expected_out = 00011000   alu_out = 00011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011000
# ********************************
# rand_num = 221
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111010
# alu_in_b      = 01111110
# alu_op_b      = AND_b
# alu_out       = 01111010
# alu_irq       = 0
# PASSED_2: Expected_out = 01111010   alu_out = 01111010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111010
# ********************************
# rand_num = 222
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100101
# alu_in_b      = 10000111
# alu_op_a      = XOR_a
# alu_out       = 10100010
# alu_irq       = 0
# PASSED_2: Expected_out = 10100010   alu_out = 10100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100010
# ********************************
# rand_num = 223
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111100
# alu_in_b      = 01101101
# alu_op_b      = AND_b
# alu_out       = 00101100
# alu_irq       = 0
# PASSED_2: Expected_out = 00101100   alu_out = 00101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101100
# ********************************
# rand_num = 224
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010001
# alu_in_b      = 00011010
# alu_op_a      = AND_a
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 225
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 01010010
# alu_op_b      = AND_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 226
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110100
# alu_in_b      = 01110100
# alu_op_b      = XNOR_b
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 227
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010111
# alu_in_b      = 11110100
# alu_op_b      = AND_b
# alu_out       = 10010100
# alu_irq       = 0
# PASSED_2: Expected_out = 10010100   alu_out = 10010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010100
# ********************************
# rand_num = 228
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100000
# alu_in_b      = 01110111
# alu_op_b      = AND_b
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 229
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010111
# alu_in_b      = 00010001
# alu_op_a      = AND_a
# alu_out       = 00010001
# alu_irq       = 0
# PASSED_2: Expected_out = 00010001   alu_out = 00010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010001
# ********************************
# rand_num = 230
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 231
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100111
# alu_in_b      = 00101010
# alu_op_a      = AND_a
# alu_out       = 00100010
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100010
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 232
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000000
# alu_in_b      = 10110010
# alu_op_b      = AND_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 233
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000001
# alu_in_b      = 11001011
# alu_op_a      = OR_a
# alu_out       = 11001011
# alu_irq       = 0
# PASSED_2: Expected_out = 11001011   alu_out = 11001011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001011
# ********************************
# rand_num = 234
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001111
# alu_in_b      = 10110111
# alu_op_a      = XOR_a
# alu_out       = 01111000
# alu_irq       = 0
# PASSED_2: Expected_out = 01111000   alu_out = 01111000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111000
# ********************************
# rand_num = 235
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110111
# alu_in_b      = 10110110
# alu_op_b      = NOR_b
# alu_out       = 01001000
# alu_irq       = 0
# PASSED_2: Expected_out = 01001000   alu_out = 01001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001000
# ********************************
# rand_num = 236
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001101
# alu_in_b      = 10110110
# alu_op_a      = XOR_a
# alu_out       = 01111011
# alu_irq       = 0
# PASSED_2: Expected_out = 01111011   alu_out = 01111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111011
# ********************************
# rand_num = 237
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100011
# alu_in_b      = 00100000
# alu_op_b      = XNOR_b
# alu_out       = 01111100
# alu_irq       = 0
# PASSED_2: Expected_out = 01111100   alu_out = 01111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111100
# ********************************
# rand_num = 238
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110001
# alu_in_b      = 01110000
# alu_op_b      = AND_b
# alu_out       = 00110000
# alu_irq       = 0
# PASSED_2: Expected_out = 00110000   alu_out = 00110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110000
# ********************************
# rand_num = 239
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100110
# alu_in_b      = 01110000
# alu_op_b      = AND_b
# alu_out       = 01100000
# alu_irq       = 0
# PASSED_2: Expected_out = 01100000   alu_out = 01100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100000
# ********************************
# rand_num = 240
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 241
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101011
# alu_in_b      = 11011010
# alu_op_b      = OR_b
# alu_out       = 11111011
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 242
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010011
# alu_in_b      = 10110010
# alu_op_a      = XOR_a
# alu_out       = 11100001
# alu_irq       = 0
# PASSED_2: Expected_out = 11100001   alu_out = 11100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100001
# ********************************
# rand_num = 243
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101101
# alu_in_b      = 01011100
# alu_op_b      = AND_b
# alu_out       = 00001100
# alu_irq       = 0
# PASSED_2: Expected_out = 00001100   alu_out = 00001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001100
# ********************************
# rand_num = 244
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010111
# alu_in_b      = 11011000
# alu_op_b      = XNOR_b
# alu_out       = 10110000
# alu_irq       = 0
# PASSED_2: Expected_out = 10110000   alu_out = 10110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110000
# ********************************
# rand_num = 245
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011111
# alu_in_b      = 01110111
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 246
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001010
# alu_in_b      = 10010000
# alu_op_a      = OR_a
# alu_out       = 11011010
# alu_irq       = 0
# PASSED_2: Expected_out = 11011010   alu_out = 11011010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011010
# ********************************
# rand_num = 247
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110000
# alu_in_b      = 00000110
# alu_op_a      = OR_a
# alu_out       = 01110110
# alu_irq       = 0
# PASSED_2: Expected_out = 01110110   alu_out = 01110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110110
# ********************************
# rand_num = 248
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100100
# alu_in_b      = 10110101
# alu_op_a      = OR_a
# alu_out       = 11110101
# alu_irq       = 0
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110101
# ********************************
# rand_num = 249
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010100
# alu_in_b      = 00100001
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 250
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000010
# alu_in_b      = 10110010
# alu_op_a      = AND_a
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 251
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101011
# alu_in_b      = 01110010
# alu_op_b      = OR_b
# alu_out       = 01111011
# alu_irq       = 0
# PASSED_2: Expected_out = 01111011   alu_out = 01111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111011
# ********************************
# rand_num = 252
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000111
# alu_in_b      = 10110101
# alu_op_b      = AND_b
# alu_out       = 10000101
# alu_irq       = 0
# PASSED_2: Expected_out = 10000101   alu_out = 10000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000101
# ********************************
# rand_num = 253
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001010
# alu_in_b      = 10001011
# alu_op_a      = OR_a
# alu_out       = 11001011
# alu_irq       = 0
# PASSED_2: Expected_out = 11001011   alu_out = 11001011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001011
# ********************************
# rand_num = 254
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 255
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110110
# alu_in_b      = 01001011
# alu_op_b      = XNOR_b
# alu_out       = 01000010
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000010
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 256
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100011
# alu_in_b      = 11011010
# alu_op_b      = OR_b
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 257
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111000
# alu_in_b      = 01110011
# alu_op_a      = XOR_a
# alu_out       = 01001011
# alu_irq       = 0
# PASSED_2: Expected_out = 01001011   alu_out = 01001011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001011
# ********************************
# rand_num = 258
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 259
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010010
# alu_in_b      = 00111011
# alu_op_b      = AND_b
# alu_out       = 00010010
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010010
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 260
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111011
# alu_in_b      = 11000010
# alu_op_a      = AND_a
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 261
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111101
# alu_in_b      = 11101010
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 262
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111110
# alu_in_b      = 11001101
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 263
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111001
# alu_in_b      = 10001011
# alu_op_b      = NOR_b
# alu_out       = 01000100
# alu_irq       = 0
# PASSED_2: Expected_out = 01000100   alu_out = 01000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000100
# ********************************
# rand_num = 264
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111100
# alu_in_b      = 00000100
# alu_op_a      = AND_a
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 265
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110101
# alu_in_b      = 11101011
# alu_op_b      = XNOR_b
# alu_out       = 00100001
# alu_irq       = 0
# PASSED_2: Expected_out = 00100001   alu_out = 00100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100001
# ********************************
# rand_num = 266
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010011
# alu_in_b      = 11111101
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 267
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001000
# alu_in_b      = 01110000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 268
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110110
# alu_in_b      = 00101100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 269
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011111
# alu_in_b      = 10000100
# alu_op_a      = OR_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 270
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101000
# alu_in_b      = 01101010
# alu_op_a      = OR_a
# alu_out       = 01101010
# alu_irq       = 0
# PASSED_2: Expected_out = 01101010   alu_out = 01101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101010
# ********************************
# rand_num = 271
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001011
# alu_in_b      = 00000110
# alu_op_a      = NAND_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 272
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010100
# alu_in_b      = 00110010
# alu_op_b      = AND_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 273
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000100
# alu_in_b      = 11010111
# alu_op_a      = AND_a
# alu_out       = 01000100
# alu_irq       = 0
# PASSED_2: Expected_out = 01000100   alu_out = 01000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000100
# ********************************
# rand_num = 274
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011000
# alu_in_b      = 11101001
# alu_op_b      = OR_b
# alu_out       = 11111001
# alu_irq       = 0
# PASSED_2: Expected_out = 11111001   alu_out = 11111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111001
# ********************************
# rand_num = 275
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 10010000
# alu_op_b      = AND_b
# alu_out       = 10010000
# alu_irq       = 0
# PASSED_2: Expected_out = 10010000   alu_out = 10010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010000
# ********************************
# rand_num = 276
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100000
# alu_in_b      = 11110001
# alu_op_a      = NAND_a
# alu_out       = 00011111
# alu_irq       = 0
# PASSED_2: Expected_out = 00011111   alu_out = 00011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011111
# ********************************
# rand_num = 277
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010111
# alu_in_b      = 00110111
# alu_op_a      = AND_a
# alu_out       = 00010111
# alu_irq       = 0
# PASSED_2: Expected_out = 00010111   alu_out = 00010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010111
# ********************************
# rand_num = 278
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011110
# alu_in_b      = 01011000
# alu_op_b      = XNOR_b
# alu_out       = 01111001
# alu_irq       = 0
# PASSED_2: Expected_out = 01111001   alu_out = 01111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111001
# ********************************
# rand_num = 279
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011101
# alu_in_b      = 01100000
# alu_op_b      = XNOR_b
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 280
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110010
# alu_in_b      = 11010111
# alu_op_b      = XNOR_b
# alu_out       = 01011010
# alu_irq       = 0
# PASSED_2: Expected_out = 01011010   alu_out = 01011010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011010
# ********************************
# rand_num = 281
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110100
# alu_in_b      = 11001000
# alu_op_b      = AND_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 282
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100000
# alu_in_b      = 10001001
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 283
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010010
# alu_in_b      = 01010010
# alu_op_b      = OR_b
# alu_out       = 01010010
# alu_irq       = 0
# PASSED_2: Expected_out = 01010010   alu_out = 01010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010010
# ********************************
# rand_num = 284
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110000
# alu_in_b      = 00101110
# alu_op_b      = OR_b
# alu_out       = 01111110
# alu_irq       = 0
# PASSED_2: Expected_out = 01111110   alu_out = 01111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111110
# ********************************
# rand_num = 285
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 286
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110000
# alu_in_b      = 10010011
# alu_op_a      = XOR_a
# alu_out       = 11100011
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100011
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 287
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001000
# alu_in_b      = 00010101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 288
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011001
# alu_in_b      = 00001000
# alu_op_b      = XNOR_b
# alu_out       = 01101110
# alu_irq       = 0
# PASSED_2: Expected_out = 01101110   alu_out = 01101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101110
# ********************************
# rand_num = 289
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100000
# alu_in_b      = 01001000
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 290
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001001
# alu_in_b      = 11110100
# alu_op_a      = XOR_a
# alu_out       = 01111101
# alu_irq       = 0
# PASSED_2: Expected_out = 01111101   alu_out = 01111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111101
# ********************************
# rand_num = 291
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000110
# alu_in_b      = 10011011
# alu_op_b      = AND_b
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 292
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111001
# alu_in_b      = 01110111
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 293
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011100
# alu_in_b      = 00110010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 294
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100011
# alu_in_b      = 11010000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 295
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 10111100
# alu_op_a      = NAND_a
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 296
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010001
# alu_in_b      = 01110100
# alu_op_a      = NAND_a
# alu_out       = 10101111
# alu_irq       = 0
# PASSED_2: Expected_out = 10101111   alu_out = 10101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101111
# ********************************
# rand_num = 297
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001010
# alu_in_b      = 00100110
# alu_op_b      = OR_b
# alu_out       = 01101110
# alu_irq       = 0
# PASSED_2: Expected_out = 01101110   alu_out = 01101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101110
# ********************************
# rand_num = 298
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001110
# alu_in_b      = 00011110
# alu_op_a      = XOR_a
# alu_out       = 10010000
# alu_irq       = 0
# PASSED_2: Expected_out = 10010000   alu_out = 10010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010000
# ********************************
# rand_num = 299
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001000
# alu_in_b      = 00011100
# alu_op_a      = XOR_a
# alu_out       = 00010100
# alu_irq       = 0
# PASSED_2: Expected_out = 00010100   alu_out = 00010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010100
# ********************************
# rand_num = 300
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010111
# alu_in_b      = 00110010
# alu_op_a      = XOR_a
# alu_out       = 01100101
# alu_irq       = 0
# PASSED_2: Expected_out = 01100101   alu_out = 01100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100101
# ********************************
# rand_num = 301
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000000
# alu_in_b      = 10111100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 302
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010100
# alu_in_b      = 11101100
# alu_op_b      = NOR_b
# alu_out       = 00000011
# alu_irq       = 0
# PASSED_2: Expected_out = 00000011   alu_out = 00000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000011
# ********************************
# rand_num = 303
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100010
# alu_in_b      = 00010101
# alu_op_a      = OR_a
# alu_out       = 01110111
# alu_irq       = 0
# PASSED_2: Expected_out = 01110111   alu_out = 01110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110111
# ********************************
# rand_num = 304
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001011
# alu_in_b      = 11111011
# alu_op_b      = XNOR_b
# alu_out       = 11001111
# alu_irq       = 0
# PASSED_2: Expected_out = 11001111   alu_out = 11001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001111
# ********************************
# rand_num = 305
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011000
# alu_in_b      = 11100011
# alu_op_a      = NAND_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 306
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111011
# alu_in_b      = 11001010
# alu_op_a      = OR_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 307
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111000
# alu_in_b      = 00110110
# alu_op_b      = XNOR_b
# alu_out       = 11110001
# alu_irq       = 1
# PASSED_2: Expected_out = 11110001   alu_out = 11110001
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 308
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 309
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110010
# alu_in_b      = 11010000
# alu_op_b      = OR_b
# alu_out       = 11110010
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110010
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 310
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011100
# alu_in_b      = 10100011
# alu_op_a      = NAND_a
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 311
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010111
# alu_in_b      = 01010000
# alu_op_b      = NOR_b
# alu_out       = 00101000
# alu_irq       = 0
# PASSED_2: Expected_out = 00101000   alu_out = 00101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101000
# ********************************
# rand_num = 312
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011110
# alu_in_b      = 01011100
# alu_op_b      = XNOR_b
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 313
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011101
# alu_in_b      = 00100011
# alu_op_b      = NOR_b
# alu_out       = 11000000
# alu_irq       = 0
# PASSED_2: Expected_out = 11000000   alu_out = 11000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000000
# ********************************
# rand_num = 314
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011100
# alu_in_b      = 00111011
# alu_op_a      = XOR_a
# alu_out       = 11100111
# alu_irq       = 0
# PASSED_2: Expected_out = 11100111   alu_out = 11100111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100111
# ********************************
# rand_num = 315
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001010
# alu_in_b      = 10111100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 316
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001000
# alu_in_b      = 00010111
# alu_op_a      = XOR_a
# alu_out       = 01011111
# alu_irq       = 0
# PASSED_2: Expected_out = 01011111   alu_out = 01011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011111
# ********************************
# rand_num = 317
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010000
# alu_in_b      = 11100110
# alu_op_a      = AND_a
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 318
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110001
# alu_in_b      = 00010001
# alu_op_b      = NOR_b
# alu_out       = 01001110
# alu_irq       = 0
# PASSED_2: Expected_out = 01001110   alu_out = 01001110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001110
# ********************************
# rand_num = 319
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011000
# alu_in_b      = 11010010
# alu_op_a      = OR_a
# alu_out       = 11011010
# alu_irq       = 0
# PASSED_2: Expected_out = 11011010   alu_out = 11011010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011010
# ********************************
# rand_num = 320
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111011
# alu_in_b      = 00000101
# alu_op_b      = XNOR_b
# alu_out       = 01000001
# alu_irq       = 0
# PASSED_2: Expected_out = 01000001   alu_out = 01000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000001
# ********************************
# rand_num = 321
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010111
# alu_in_b      = 00001001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 322
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100001
# alu_in_b      = 00111110
# alu_op_b      = XNOR_b
# alu_out       = 11100000
# alu_irq       = 0
# PASSED_2: Expected_out = 11100000   alu_out = 11100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100000
# ********************************
# rand_num = 323
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011100
# alu_in_b      = 10010011
# alu_op_a      = AND_a
# alu_out       = 10010000
# alu_irq       = 0
# PASSED_2: Expected_out = 10010000   alu_out = 10010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010000
# ********************************
# rand_num = 324
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101010
# alu_in_b      = 00110000
# alu_op_b      = XNOR_b
# alu_out       = 10100101
# alu_irq       = 0
# PASSED_2: Expected_out = 10100101   alu_out = 10100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100101
# ********************************
# rand_num = 325
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001111
# alu_in_b      = 00010010
# alu_op_b      = NOR_b
# alu_out       = 11100000
# alu_irq       = 0
# PASSED_2: Expected_out = 11100000   alu_out = 11100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100000
# ********************************
# rand_num = 326
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101011
# alu_in_b      = 01111110
# alu_op_b      = OR_b
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 327
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101111
# alu_in_b      = 00111011
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 328
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001101
# alu_in_b      = 11100101
# alu_op_a      = NAND_a
# alu_out       = 10111010
# alu_irq       = 0
# PASSED_2: Expected_out = 10111010   alu_out = 10111010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111010
# ********************************
# rand_num = 329
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000010
# alu_in_b      = 10001010
# alu_op_a      = XOR_a
# alu_out       = 01001000
# alu_irq       = 0
# PASSED_2: Expected_out = 01001000   alu_out = 01001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001000
# ********************************
# rand_num = 330
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101010
# alu_in_b      = 11100010
# alu_op_b      = XNOR_b
# alu_out       = 10110111
# alu_irq       = 0
# PASSED_2: Expected_out = 10110111   alu_out = 10110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110111
# ********************************
# rand_num = 331
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101001
# alu_in_b      = 11011111
# alu_op_a      = NAND_a
# alu_out       = 01110110
# alu_irq       = 0
# PASSED_2: Expected_out = 01110110   alu_out = 01110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110110
# ********************************
# rand_num = 332
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101000
# alu_in_b      = 00011110
# alu_op_b      = XNOR_b
# alu_out       = 01001001
# alu_irq       = 0
# PASSED_2: Expected_out = 01001001   alu_out = 01001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001001
# ********************************
# rand_num = 333
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000101
# alu_in_b      = 00101001
# alu_op_b      = NOR_b
# alu_out       = 11010010
# alu_irq       = 0
# PASSED_2: Expected_out = 11010010   alu_out = 11010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010010
# ********************************
# rand_num = 334
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110111
# alu_in_b      = 11010110
# alu_op_a      = XOR_a
# alu_out       = 00100001
# alu_irq       = 0
# PASSED_2: Expected_out = 00100001   alu_out = 00100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100001
# ********************************
# rand_num = 335
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011110
# alu_in_b      = 11110100
# alu_op_b      = AND_b
# alu_out       = 10010100
# alu_irq       = 0
# PASSED_2: Expected_out = 10010100   alu_out = 10010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010100
# ********************************
# rand_num = 336
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101101
# alu_in_b      = 00011101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 337
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111011
# alu_in_b      = 10000100
# alu_op_b      = XNOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 338
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001110
# alu_in_b      = 10010000
# alu_op_a      = OR_a
# alu_out       = 10011110
# alu_irq       = 0
# PASSED_2: Expected_out = 10011110   alu_out = 10011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011110
# ********************************
# rand_num = 339
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001101
# alu_in_b      = 00010010
# alu_op_a      = XOR_a
# alu_out       = 10011111
# alu_irq       = 0
# PASSED_2: Expected_out = 10011111   alu_out = 10011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011111
# ********************************
# rand_num = 340
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011111
# alu_in_b      = 11000000
# alu_op_a      = NAND_a
# alu_out       = 00111111
# alu_irq       = 0
# PASSED_2: Expected_out = 00111111   alu_out = 00111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111111
# ********************************
# rand_num = 341
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101000
# alu_in_b      = 01100011
# alu_op_a      = OR_a
# alu_out       = 01101011
# alu_irq       = 0
# PASSED_2: Expected_out = 01101011   alu_out = 01101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101011
# ********************************
# rand_num = 342
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011001
# alu_in_b      = 11110001
# alu_op_b      = OR_b
# alu_out       = 11111001
# alu_irq       = 0
# PASSED_2: Expected_out = 11111001   alu_out = 11111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111001
# ********************************
# rand_num = 343
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101111
# alu_in_b      = 11100010
# alu_op_b      = OR_b
# alu_out       = 11101111
# alu_irq       = 0
# PASSED_2: Expected_out = 11101111   alu_out = 11101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101111
# ********************************
# rand_num = 344
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100011
# alu_in_b      = 01000111
# alu_op_a      = AND_a
# alu_out       = 00000011
# alu_irq       = 0
# PASSED_2: Expected_out = 00000011   alu_out = 00000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000011
# ********************************
# rand_num = 345
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001100
# alu_in_b      = 10110101
# alu_op_b      = OR_b
# alu_out       = 10111101
# alu_irq       = 0
# PASSED_2: Expected_out = 10111101   alu_out = 10111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111101
# ********************************
# rand_num = 346
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 347
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101000
# alu_in_b      = 10100011
# alu_op_a      = NAND_a
# alu_out       = 01011111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 348
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111110
# alu_in_b      = 00000011
# alu_op_a      = AND_a
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 349
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011100
# alu_in_b      = 10010000
# alu_op_a      = XOR_a
# alu_out       = 01001100
# alu_irq       = 0
# PASSED_2: Expected_out = 01001100   alu_out = 01001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001100
# ********************************
# rand_num = 350
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000000
# alu_in_b      = 00111110
# alu_op_b      = NOR_b
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 351
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010101
# alu_in_b      = 00000110
# alu_op_a      = OR_a
# alu_out       = 00010111
# alu_irq       = 0
# PASSED_2: Expected_out = 00010111   alu_out = 00010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010111
# ********************************
# rand_num = 352
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110111
# alu_in_b      = 01110101
# alu_op_a      = OR_a
# alu_out       = 01110111
# alu_irq       = 0
# PASSED_2: Expected_out = 01110111   alu_out = 01110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110111
# ********************************
# rand_num = 353
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010011
# alu_in_b      = 00010111
# alu_op_b      = AND_b
# alu_out       = 00010011
# alu_irq       = 0
# PASSED_2: Expected_out = 00010011   alu_out = 00010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010011
# ********************************
# rand_num = 354
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101100
# alu_in_b      = 11000111
# alu_op_a      = AND_a
# alu_out       = 11000100
# alu_irq       = 0
# PASSED_2: Expected_out = 11000100   alu_out = 11000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000100
# ********************************
# rand_num = 355
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111001
# alu_in_b      = 01001001
# alu_op_a      = NAND_a
# alu_out       = 11110110
# alu_irq       = 0
# PASSED_2: Expected_out = 11110110   alu_out = 11110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110110
# ********************************
# rand_num = 356
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111101
# alu_in_b      = 00011010
# alu_op_a      = AND_a
# alu_out       = 00011000
# alu_irq       = 0
# PASSED_2: Expected_out = 00011000   alu_out = 00011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011000
# ********************************
# rand_num = 357
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001101
# alu_in_b      = 10101110
# alu_op_b      = AND_b
# alu_out       = 10001100
# alu_irq       = 0
# PASSED_2: Expected_out = 10001100   alu_out = 10001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001100
# ********************************
# rand_num = 358
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 359
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000001
# alu_in_b      = 00011111
# alu_op_a      = NAND_a
# alu_out       = 11111110
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 360
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000101
# alu_in_b      = 11110011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 361
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001000
# alu_in_b      = 10101110
# alu_op_a      = AND_a
# alu_out       = 10001000
# alu_irq       = 0
# PASSED_2: Expected_out = 10001000   alu_out = 10001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001000
# ********************************
# rand_num = 362
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011111
# alu_in_b      = 11001100
# alu_op_b      = AND_b
# alu_out       = 10001100
# alu_irq       = 0
# PASSED_2: Expected_out = 10001100   alu_out = 10001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001100
# ********************************
# rand_num = 363
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000010
# alu_in_b      = 00001011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 364
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000001
# alu_in_b      = 00111011
# alu_op_a      = NAND_a
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 365
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010101
# alu_in_b      = 00110101
# alu_op_b      = OR_b
# alu_out       = 01110101
# alu_irq       = 0
# PASSED_2: Expected_out = 01110101   alu_out = 01110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110101
# ********************************
# rand_num = 366
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010111
# alu_in_b      = 01101101
# alu_op_b      = NOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 367
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101110
# alu_in_b      = 10010110
# alu_op_b      = NOR_b
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 368
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110010
# alu_in_b      = 01010011
# alu_op_b      = OR_b
# alu_out       = 01110011
# alu_irq       = 0
# PASSED_2: Expected_out = 01110011   alu_out = 01110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110011
# ********************************
# rand_num = 369
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011000
# alu_in_b      = 10010101
# alu_op_b      = AND_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 370
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011001
# alu_in_b      = 01000111
# alu_op_a      = AND_a
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 371
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100000
# alu_in_b      = 01111001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 372
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 00111000
# alu_op_a      = OR_a
# alu_out       = 11111000
# alu_irq       = 1
# PASSED_2: Expected_out = 11111000   alu_out = 11111000
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 373
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100101
# alu_in_b      = 00101110
# alu_op_b      = XNOR_b
# alu_out       = 11110100
# alu_irq       = 0
# PASSED_2: Expected_out = 11110100   alu_out = 11110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110100
# ********************************
# rand_num = 374
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101001
# alu_in_b      = 11111101
# alu_op_b      = NOR_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 375
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101110
# alu_in_b      = 11101110
# alu_op_b      = XNOR_b
# alu_out       = 00111111
# alu_irq       = 0
# PASSED_2: Expected_out = 00111111   alu_out = 00111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111111
# ********************************
# rand_num = 376
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010100
# alu_in_b      = 00001101
# alu_op_a      = AND_a
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 377
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110000
# alu_in_b      = 11100111
# alu_op_b      = AND_b
# alu_out       = 10100000
# alu_irq       = 0
# PASSED_2: Expected_out = 10100000   alu_out = 10100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100000
# ********************************
# rand_num = 378
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010110
# alu_in_b      = 10111011
# alu_op_a      = XOR_a
# alu_out       = 11101101
# alu_irq       = 0
# PASSED_2: Expected_out = 11101101   alu_out = 11101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101101
# ********************************
# rand_num = 379
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100011
# alu_in_b      = 01011111
# alu_op_a      = AND_a
# alu_out       = 01000011
# alu_irq       = 0
# PASSED_2: Expected_out = 01000011   alu_out = 01000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000011
# ********************************
# rand_num = 380
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101110
# alu_in_b      = 00101100
# alu_op_a      = OR_a
# alu_out       = 01101110
# alu_irq       = 0
# PASSED_2: Expected_out = 01101110   alu_out = 01101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101110
# ********************************
# rand_num = 381
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010111
# alu_in_b      = 00101001
# alu_op_b      = XNOR_b
# alu_out       = 11000001
# alu_irq       = 0
# PASSED_2: Expected_out = 11000001   alu_out = 11000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000001
# ********************************
# rand_num = 382
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111011
# alu_in_b      = 01111001
# alu_op_a      = NAND_a
# alu_out       = 11000110
# alu_irq       = 0
# PASSED_2: Expected_out = 11000110   alu_out = 11000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000110
# ********************************
# rand_num = 383
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011011
# alu_in_b      = 01101001
# alu_op_a      = XOR_a
# alu_out       = 00110010
# alu_irq       = 0
# PASSED_2: Expected_out = 00110010   alu_out = 00110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110010
# ********************************
# rand_num = 384
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110010
# alu_in_b      = 10010111
# alu_op_a      = XOR_a
# alu_out       = 00100101
# alu_irq       = 0
# PASSED_2: Expected_out = 00100101   alu_out = 00100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100101
# ********************************
# rand_num = 385
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110111
# alu_in_b      = 10110001
# alu_op_a      = XOR_a
# alu_out       = 00000110
# alu_irq       = 0
# PASSED_2: Expected_out = 00000110   alu_out = 00000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000110
# ********************************
# rand_num = 386
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000110
# alu_in_b      = 11100011
# alu_op_b      = NOR_b
# alu_out       = 00011000
# alu_irq       = 0
# PASSED_2: Expected_out = 00011000   alu_out = 00011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011000
# ********************************
# rand_num = 387
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001001
# alu_in_b      = 00010110
# alu_op_a      = XOR_a
# alu_out       = 10011111
# alu_irq       = 0
# PASSED_2: Expected_out = 10011111   alu_out = 10011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011111
# ********************************
# rand_num = 388
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 389
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101011
# alu_in_b      = 00001111
# alu_op_a      = OR_a
# alu_out       = 01101111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 390
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111000
# alu_in_b      = 11111000
# alu_op_a      = XOR_a
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 391
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011011
# alu_in_b      = 00101110
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 392
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010101
# alu_in_b      = 11100110
# alu_op_a      = OR_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 393
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011101
# alu_in_b      = 11110110
# alu_op_b      = XNOR_b
# alu_out       = 01010100
# alu_irq       = 0
# PASSED_2: Expected_out = 01010100   alu_out = 01010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010100
# ********************************
# rand_num = 394
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110011
# alu_in_b      = 00110000
# alu_op_a      = NAND_a
# alu_out       = 11001111
# alu_irq       = 0
# PASSED_2: Expected_out = 11001111   alu_out = 11001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001111
# ********************************
# rand_num = 395
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110110
# alu_in_b      = 01011011
# alu_op_b      = AND_b
# alu_out       = 01010010
# alu_irq       = 0
# PASSED_2: Expected_out = 01010010   alu_out = 01010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010010
# ********************************
# rand_num = 396
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011001
# alu_in_b      = 10101110
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 397
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111000
# alu_in_b      = 00001101
# alu_op_b      = NOR_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 398
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011110
# alu_in_b      = 11100011
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 399
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110011
# alu_in_b      = 10101010
# alu_op_a      = XOR_a
# alu_out       = 00011001
# alu_irq       = 0
# PASSED_2: Expected_out = 00011001   alu_out = 00011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011001
# ********************************
# rand_num = 400
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101010
# alu_in_b      = 10011000
# alu_op_a      = NAND_a
# alu_out       = 01110111
# alu_irq       = 0
# PASSED_2: Expected_out = 01110111   alu_out = 01110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110111
# ********************************
# rand_num = 401
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010110
# alu_in_b      = 00010000
# alu_op_b      = OR_b
# alu_out       = 10010110
# alu_irq       = 0
# PASSED_2: Expected_out = 10010110   alu_out = 10010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010110
# ********************************
# rand_num = 402
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110111
# alu_in_b      = 11100111
# alu_op_b      = XNOR_b
# alu_out       = 00101111
# alu_irq       = 0
# PASSED_2: Expected_out = 00101111   alu_out = 00101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101111
# ********************************
# rand_num = 403
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000011
# alu_in_b      = 11001001
# alu_op_a      = OR_a
# alu_out       = 11001011
# alu_irq       = 0
# PASSED_2: Expected_out = 11001011   alu_out = 11001011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001011
# ********************************
# rand_num = 404
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000000
# alu_in_b      = 11001010
# alu_op_b      = OR_b
# alu_out       = 11001010
# alu_irq       = 0
# PASSED_2: Expected_out = 11001010   alu_out = 11001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001010
# ********************************
# rand_num = 405
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100101
# alu_in_b      = 10001001
# alu_op_b      = OR_b
# alu_out       = 11101101
# alu_irq       = 0
# PASSED_2: Expected_out = 11101101   alu_out = 11101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101101
# ********************************
# rand_num = 406
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000101
# alu_in_b      = 11110000
# alu_op_b      = XNOR_b
# alu_out       = 01001010
# alu_irq       = 0
# PASSED_2: Expected_out = 01001010   alu_out = 01001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001010
# ********************************
# rand_num = 407
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100011
# alu_in_b      = 11001000
# alu_op_b      = NOR_b
# alu_out       = 00010100
# alu_irq       = 0
# PASSED_2: Expected_out = 00010100   alu_out = 00010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010100
# ********************************
# rand_num = 408
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101011
# alu_in_b      = 00011000
# alu_op_a      = XOR_a
# alu_out       = 01110011
# alu_irq       = 0
# PASSED_2: Expected_out = 01110011   alu_out = 01110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110011
# ********************************
# rand_num = 409
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 410
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111000
# alu_in_b      = 01100010
# alu_op_b      = AND_b
# alu_out       = 01100000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 411
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111101
# alu_in_b      = 11111011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 412
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101010
# alu_in_b      = 10111110
# alu_op_a      = NAND_a
# alu_out       = 01010101
# alu_irq       = 0
# PASSED_2: Expected_out = 01010101   alu_out = 01010101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010101
# ********************************
# rand_num = 413
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001100
# alu_in_b      = 01010110
# alu_op_a      = XOR_a
# alu_out       = 11011010
# alu_irq       = 0
# PASSED_2: Expected_out = 11011010   alu_out = 11011010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011010
# ********************************
# rand_num = 414
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000001
# alu_in_b      = 01000000
# alu_op_b      = AND_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 415
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100010
# alu_in_b      = 11110100
# alu_op_a      = NAND_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 416
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001011
# alu_in_b      = 00010111
# alu_op_b      = AND_b
# alu_out       = 00000011
# alu_irq       = 0
# PASSED_2: Expected_out = 00000011   alu_out = 00000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000011
# ********************************
# rand_num = 417
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010111
# alu_in_b      = 11111100
# alu_op_a      = NAND_a
# alu_out       = 01101011
# alu_irq       = 0
# PASSED_2: Expected_out = 01101011   alu_out = 01101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101011
# ********************************
# rand_num = 418
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111001
# alu_in_b      = 11010100
# alu_op_b      = NOR_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 419
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 00110100
# alu_op_a      = XOR_a
# alu_out       = 11001011
# alu_irq       = 0
# PASSED_2: Expected_out = 11001011   alu_out = 11001011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001011
# ********************************
# rand_num = 420
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001000
# alu_in_b      = 00001111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 421
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011110
# alu_in_b      = 01111011
# alu_op_a      = NAND_a
# alu_out       = 11100101
# alu_irq       = 0
# PASSED_2: Expected_out = 11100101   alu_out = 11100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100101
# ********************************
# rand_num = 422
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 423
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011001
# alu_in_b      = 10101110
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 424
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100011
# alu_in_b      = 01010100
# alu_op_b      = NOR_b
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 425
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101110
# alu_in_b      = 11111011
# alu_op_a      = AND_a
# alu_out       = 11101010
# alu_irq       = 0
# PASSED_2: Expected_out = 11101010   alu_out = 11101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101010
# ********************************
# rand_num = 426
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000000
# alu_in_b      = 11001000
# alu_op_b      = AND_b
# alu_out       = 11000000
# alu_irq       = 0
# PASSED_2: Expected_out = 11000000   alu_out = 11000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000000
# ********************************
# rand_num = 427
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001101
# alu_in_b      = 00011001
# alu_op_a      = XOR_a
# alu_out       = 11010100
# alu_irq       = 0
# PASSED_2: Expected_out = 11010100   alu_out = 11010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010100
# ********************************
# rand_num = 428
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000010
# alu_in_b      = 01011000
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 429
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000000
# alu_in_b      = 11011101
# alu_op_a      = OR_a
# alu_out       = 11011101
# alu_irq       = 0
# PASSED_2: Expected_out = 11011101   alu_out = 11011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011101
# ********************************
# rand_num = 430
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111100
# alu_in_b      = 10110101
# alu_op_a      = XOR_a
# alu_out       = 10001001
# alu_irq       = 0
# PASSED_2: Expected_out = 10001001   alu_out = 10001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001001
# ********************************
# rand_num = 431
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001011
# alu_in_b      = 01100111
# alu_op_a      = NAND_a
# alu_out       = 11111100
# alu_irq       = 0
# PASSED_2: Expected_out = 11111100   alu_out = 11111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111100
# ********************************
# rand_num = 432
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001000
# alu_in_b      = 11011000
# alu_op_a      = AND_a
# alu_out       = 10001000
# alu_irq       = 0
# PASSED_2: Expected_out = 10001000   alu_out = 10001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001000
# ********************************
# rand_num = 433
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101000
# alu_in_b      = 11010011
# alu_op_b      = OR_b
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 434
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101100
# alu_in_b      = 00000011
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 435
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101111
# alu_in_b      = 10000001
# alu_op_b      = OR_b
# alu_out       = 11101111
# alu_irq       = 0
# PASSED_2: Expected_out = 11101111   alu_out = 11101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101111
# ********************************
# rand_num = 436
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111111
# alu_in_b      = 00101101
# alu_op_b      = XNOR_b
# alu_out       = 10101101
# alu_irq       = 0
# PASSED_2: Expected_out = 10101101   alu_out = 10101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101101
# ********************************
# rand_num = 437
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000100
# alu_in_b      = 10111100
# alu_op_b      = XNOR_b
# alu_out       = 11000111
# alu_irq       = 0
# PASSED_2: Expected_out = 11000111   alu_out = 11000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000111
# ********************************
# rand_num = 438
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011110
# alu_in_b      = 01101110
# alu_op_a      = XOR_a
# alu_out       = 10110000
# alu_irq       = 0
# PASSED_2: Expected_out = 10110000   alu_out = 10110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110000
# ********************************
# rand_num = 439
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110111
# alu_in_b      = 01010001
# alu_op_b      = AND_b
# alu_out       = 01010001
# alu_irq       = 0
# PASSED_2: Expected_out = 01010001   alu_out = 01010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010001
# ********************************
# rand_num = 440
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 10010111
# alu_op_a      = AND_a
# alu_out       = 10010000
# alu_irq       = 0
# PASSED_2: Expected_out = 10010000   alu_out = 10010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010000
# ********************************
# rand_num = 441
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 442
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001101
# alu_in_b      = 11110010
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 443
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011111
# alu_in_b      = 11110101
# alu_op_a      = AND_a
# alu_out       = 01010101
# alu_irq       = 0
# PASSED_2: Expected_out = 01010101   alu_out = 01010101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010101
# ********************************
# rand_num = 444
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110010
# alu_in_b      = 11101110
# alu_op_b      = OR_b
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 445
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111101
# alu_in_b      = 01101101
# alu_op_a      = OR_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 446
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100010
# alu_in_b      = 10110111
# alu_op_b      = AND_b
# alu_out       = 10100010
# alu_irq       = 0
# PASSED_2: Expected_out = 10100010   alu_out = 10100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100010
# ********************************
# rand_num = 447
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010110
# alu_in_b      = 11000010
# alu_op_a      = OR_a
# alu_out       = 11010110
# alu_irq       = 0
# PASSED_2: Expected_out = 11010110   alu_out = 11010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010110
# ********************************
# rand_num = 448
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010111
# alu_in_b      = 01100000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 449
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000100
# alu_in_b      = 10001011
# alu_op_b      = XNOR_b
# alu_out       = 11110000
# alu_irq       = 0
# PASSED_2: Expected_out = 11110000   alu_out = 11110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110000
# ********************************
# rand_num = 450
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110101
# alu_in_b      = 01001011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 451
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001001
# alu_in_b      = 11110001
# alu_op_b      = NOR_b
# alu_out       = 00000110
# alu_irq       = 0
# PASSED_2: Expected_out = 00000110   alu_out = 00000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000110
# ********************************
# rand_num = 452
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011000
# alu_in_b      = 01001101
# alu_op_b      = OR_b
# alu_out       = 11011101
# alu_irq       = 0
# PASSED_2: Expected_out = 11011101   alu_out = 11011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011101
# ********************************
# rand_num = 453
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010110
# alu_in_b      = 01100010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 454
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011100
# alu_in_b      = 00100010
# alu_op_a      = OR_a
# alu_out       = 00111110
# alu_irq       = 0
# PASSED_2: Expected_out = 00111110   alu_out = 00111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111110
# ********************************
# rand_num = 455
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001000
# alu_in_b      = 00000010
# alu_op_a      = OR_a
# alu_out       = 00001010
# alu_irq       = 0
# PASSED_2: Expected_out = 00001010   alu_out = 00001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001010
# ********************************
# rand_num = 456
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011011
# alu_in_b      = 11110100
# alu_op_b      = AND_b
# alu_out       = 01010000
# alu_irq       = 0
# PASSED_2: Expected_out = 01010000   alu_out = 01010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010000
# ********************************
# rand_num = 457
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101101
# alu_in_b      = 01110101
# alu_op_a      = XOR_a
# alu_out       = 10011000
# alu_irq       = 0
# PASSED_2: Expected_out = 10011000   alu_out = 10011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011000
# ********************************
# rand_num = 458
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110100
# alu_in_b      = 01110001
# alu_op_b      = OR_b
# alu_out       = 01110101
# alu_irq       = 0
# PASSED_2: Expected_out = 01110101   alu_out = 01110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110101
# ********************************
# rand_num = 459
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010011
# alu_in_b      = 00011011
# alu_op_a      = NAND_a
# alu_out       = 11101100
# alu_irq       = 0
# PASSED_2: Expected_out = 11101100   alu_out = 11101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101100
# ********************************
# rand_num = 460
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000001
# alu_in_b      = 10111000
# alu_op_b      = XNOR_b
# alu_out       = 01000110
# alu_irq       = 0
# PASSED_2: Expected_out = 01000110   alu_out = 01000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000110
# ********************************
# rand_num = 461
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111000
# alu_in_b      = 10111010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 462
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 463
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100001
# alu_in_b      = 01011001
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 464
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011111
# alu_in_b      = 10101001
# alu_op_a      = XOR_a
# alu_out       = 10110110
# alu_irq       = 0
# PASSED_2: Expected_out = 10110110   alu_out = 10110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110110
# ********************************
# rand_num = 465
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001100
# alu_in_b      = 10110100
# alu_op_a      = XOR_a
# alu_out       = 10111000
# alu_irq       = 0
# PASSED_2: Expected_out = 10111000   alu_out = 10111000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111000
# ********************************
# rand_num = 466
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101011
# alu_in_b      = 00000100
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 467
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001010
# alu_in_b      = 00100000
# alu_op_b      = OR_b
# alu_out       = 11101010
# alu_irq       = 0
# PASSED_2: Expected_out = 11101010   alu_out = 11101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101010
# ********************************
# rand_num = 468
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000010
# alu_in_b      = 11110101
# alu_op_a      = XOR_a
# alu_out       = 01110111
# alu_irq       = 0
# PASSED_2: Expected_out = 01110111   alu_out = 01110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110111
# ********************************
# rand_num = 469
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001111
# alu_in_b      = 11111010
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 470
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101101
# alu_in_b      = 01001101
# alu_op_b      = NOR_b
# alu_out       = 10010010
# alu_irq       = 0
# PASSED_2: Expected_out = 10010010   alu_out = 10010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010010
# ********************************
# rand_num = 471
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 472
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011100
# alu_in_b      = 10000100
# alu_op_a      = OR_a
# alu_out       = 11011100
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011100
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 473
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110100
# alu_in_b      = 01110000
# alu_op_a      = AND_a
# alu_out       = 01110000
# alu_irq       = 0
# PASSED_2: Expected_out = 01110000   alu_out = 01110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110000
# ********************************
# rand_num = 474
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110110
# alu_in_b      = 00111000
# alu_op_b      = XNOR_b
# alu_out       = 01110001
# alu_irq       = 0
# PASSED_2: Expected_out = 01110001   alu_out = 01110001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110001
# ********************************
# rand_num = 475
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001110
# alu_in_b      = 10000101
# alu_op_b      = OR_b
# alu_out       = 10001111
# alu_irq       = 0
# PASSED_2: Expected_out = 10001111   alu_out = 10001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001111
# ********************************
# rand_num = 476
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110100
# alu_in_b      = 10101100
# alu_op_b      = AND_b
# alu_out       = 00100100
# alu_irq       = 0
# PASSED_2: Expected_out = 00100100   alu_out = 00100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100100
# ********************************
# rand_num = 477
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 10100011
# alu_op_a      = XOR_a
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 478
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011101
# alu_in_b      = 10100110
# alu_op_a      = XOR_a
# alu_out       = 01111011
# alu_irq       = 0
# PASSED_2: Expected_out = 01111011   alu_out = 01111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111011
# ********************************
# rand_num = 479
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110010
# alu_in_b      = 11100010
# alu_op_a      = AND_a
# alu_out       = 10100010
# alu_irq       = 0
# PASSED_2: Expected_out = 10100010   alu_out = 10100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100010
# ********************************
# rand_num = 480
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101010
# alu_in_b      = 11100110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 481
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101000
# alu_in_b      = 01011000
# alu_op_a      = NAND_a
# alu_out       = 10110111
# alu_irq       = 0
# PASSED_2: Expected_out = 10110111   alu_out = 10110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110111
# ********************************
# rand_num = 482
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000101
# alu_in_b      = 00100100
# alu_op_a      = OR_a
# alu_out       = 11100101
# alu_irq       = 0
# PASSED_2: Expected_out = 11100101   alu_out = 11100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100101
# ********************************
# rand_num = 483
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111101
# alu_in_b      = 00101110
# alu_op_b      = NOR_b
# alu_out       = 11000000
# alu_irq       = 0
# PASSED_2: Expected_out = 11000000   alu_out = 11000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000000
# ********************************
# rand_num = 484
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001010
# alu_in_b      = 00101010
# alu_op_b      = OR_b
# alu_out       = 11101010
# alu_irq       = 0
# PASSED_2: Expected_out = 11101010   alu_out = 11101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101010
# ********************************
# rand_num = 485
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001000
# alu_in_b      = 10001010
# alu_op_a      = OR_a
# alu_out       = 10001010
# alu_irq       = 0
# PASSED_2: Expected_out = 10001010   alu_out = 10001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001010
# ********************************
# rand_num = 486
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010011
# alu_in_b      = 01100010
# alu_op_b      = NOR_b
# alu_out       = 10001100
# alu_irq       = 0
# PASSED_2: Expected_out = 10001100   alu_out = 10001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001100
# ********************************
# rand_num = 487
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110000
# alu_in_b      = 11101101
# alu_op_b      = NOR_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 488
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110001
# alu_in_b      = 11000001
# alu_op_b      = OR_b
# alu_out       = 11110001
# alu_irq       = 0
# PASSED_2: Expected_out = 11110001   alu_out = 11110001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110001
# ********************************
# rand_num = 489
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011001
# alu_in_b      = 00100011
# alu_op_b      = NOR_b
# alu_out       = 10000100
# alu_irq       = 0
# PASSED_2: Expected_out = 10000100   alu_out = 10000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000100
# ********************************
# rand_num = 490
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000111
# alu_in_b      = 00010010
# alu_op_a      = NAND_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 491
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010000
# alu_in_b      = 10000111
# alu_op_b      = OR_b
# alu_out       = 11010111
# alu_irq       = 0
# PASSED_2: Expected_out = 11010111   alu_out = 11010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010111
# ********************************
# rand_num = 492
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110010
# alu_in_b      = 01011101
# alu_op_a      = OR_a
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 493
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110110
# alu_in_b      = 01001001
# alu_op_a      = NAND_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 494
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111111
# alu_in_b      = 11011001
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 495
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000001
# alu_in_b      = 11110001
# alu_op_b      = OR_b
# alu_out       = 11110001
# alu_irq       = 0
# PASSED_2: Expected_out = 11110001   alu_out = 11110001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110001
# ********************************
# rand_num = 496
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101011
# alu_in_b      = 11100011
# alu_op_a      = OR_a
# alu_out       = 11101011
# alu_irq       = 0
# PASSED_2: Expected_out = 11101011   alu_out = 11101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101011
# ********************************
# rand_num = 497
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011001
# alu_in_b      = 10111011
# alu_op_a      = OR_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 498
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001101
# alu_in_b      = 11011100
# alu_op_a      = AND_a
# alu_out       = 01001100
# alu_irq       = 0
# PASSED_2: Expected_out = 01001100   alu_out = 01001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001100
# ********************************
# rand_num = 499
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010101
# alu_in_b      = 01101011
# alu_op_a      = NAND_a
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 500
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 501
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010111
# alu_in_b      = 00100010
# alu_op_b      = OR_b
# alu_out       = 11110111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 502
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001111
# alu_in_b      = 01001001
# alu_op_b      = OR_b
# alu_out       = 11001111
# alu_irq       = 0
# PASSED_2: Expected_out = 11001111   alu_out = 11001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001111
# ********************************
# rand_num = 503
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000110
# alu_in_b      = 01011000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 504
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000110
# alu_in_b      = 10100000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 505
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101100
# alu_in_b      = 00010000
# alu_op_a      = OR_a
# alu_out       = 10111100
# alu_irq       = 0
# PASSED_2: Expected_out = 10111100   alu_out = 10111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111100
# ********************************
# rand_num = 506
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100000
# alu_in_b      = 01010011
# alu_op_b      = NOR_b
# alu_out       = 10001100
# alu_irq       = 0
# PASSED_2: Expected_out = 10001100   alu_out = 10001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001100
# ********************************
# rand_num = 507
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000001
# alu_in_b      = 11010100
# alu_op_a      = NAND_a
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 508
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001011
# alu_in_b      = 10001011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 509
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011001
# alu_in_b      = 00001110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 510
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101010
# alu_in_b      = 10011011
# alu_op_a      = NAND_a
# alu_out       = 01110101
# alu_irq       = 0
# PASSED_2: Expected_out = 01110101   alu_out = 01110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110101
# ********************************
# rand_num = 511
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011001
# alu_in_b      = 11110000
# alu_op_b      = NOR_b
# alu_out       = 00000110
# alu_irq       = 0
# PASSED_2: Expected_out = 00000110   alu_out = 00000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000110
# ********************************
# rand_num = 512
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001101
# alu_in_b      = 11001110
# alu_op_b      = AND_b
# alu_out       = 01001100
# alu_irq       = 0
# PASSED_2: Expected_out = 01001100   alu_out = 01001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001100
# ********************************
# rand_num = 513
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001011
# alu_in_b      = 00010101
# alu_op_b      = AND_b
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 514
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010110
# alu_in_b      = 11101001
# alu_op_b      = AND_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 515
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010100
# alu_in_b      = 01001001
# alu_op_a      = XOR_a
# alu_out       = 11011101
# alu_irq       = 0
# PASSED_2: Expected_out = 11011101   alu_out = 11011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011101
# ********************************
# rand_num = 516
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011000
# alu_in_b      = 11011011
# alu_op_a      = NAND_a
# alu_out       = 11100111
# alu_irq       = 0
# PASSED_2: Expected_out = 11100111   alu_out = 11100111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100111
# ********************************
# rand_num = 517
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011010
# alu_in_b      = 11110110
# alu_op_b      = XNOR_b
# alu_out       = 11010011
# alu_irq       = 0
# PASSED_2: Expected_out = 11010011   alu_out = 11010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010011
# ********************************
# rand_num = 518
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110001
# alu_in_b      = 11101110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 519
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001001
# alu_in_b      = 01000101
# alu_op_b      = OR_b
# alu_out       = 11001101
# alu_irq       = 0
# PASSED_2: Expected_out = 11001101   alu_out = 11001101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001101
# ********************************
# rand_num = 520
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110000
# alu_in_b      = 01010001
# alu_op_b      = NOR_b
# alu_out       = 00001110
# alu_irq       = 0
# PASSED_2: Expected_out = 00001110   alu_out = 00001110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001110
# ********************************
# rand_num = 521
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110111
# alu_in_b      = 00011000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 522
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010101
# alu_in_b      = 01110010
# alu_op_b      = NOR_b
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 523
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 524
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110111
# alu_in_b      = 01000000
# alu_op_b      = NOR_b
# alu_out       = 00001000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 525
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111111
# alu_in_b      = 11011010
# alu_op_a      = NAND_a
# alu_out       = 10100101
# alu_irq       = 0
# PASSED_2: Expected_out = 10100101   alu_out = 10100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100101
# ********************************
# rand_num = 526
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111010
# alu_in_b      = 01101010
# alu_op_a      = XOR_a
# alu_out       = 10010000
# alu_irq       = 0
# PASSED_2: Expected_out = 10010000   alu_out = 10010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010000
# ********************************
# rand_num = 527
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100010
# alu_in_b      = 10011010
# alu_op_a      = AND_a
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 528
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011101
# alu_in_b      = 11000110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 529
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100001
# alu_in_b      = 10110111
# alu_op_b      = AND_b
# alu_out       = 00100001
# alu_irq       = 0
# PASSED_2: Expected_out = 00100001   alu_out = 00100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100001
# ********************************
# rand_num = 530
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110010
# alu_in_b      = 00010011
# alu_op_a      = XOR_a
# alu_out       = 10100001
# alu_irq       = 0
# PASSED_2: Expected_out = 10100001   alu_out = 10100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100001
# ********************************
# rand_num = 531
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011001
# alu_in_b      = 11111000
# alu_op_b      = XNOR_b
# alu_out       = 11011110
# alu_irq       = 0
# PASSED_2: Expected_out = 11011110   alu_out = 11011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011110
# ********************************
# rand_num = 532
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110110
# alu_in_b      = 01101110
# alu_op_a      = OR_a
# alu_out       = 01111110
# alu_irq       = 0
# PASSED_2: Expected_out = 01111110   alu_out = 01111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111110
# ********************************
# rand_num = 533
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010011
# alu_in_b      = 11000001
# alu_op_b      = AND_b
# alu_out       = 10000001
# alu_irq       = 0
# PASSED_2: Expected_out = 10000001   alu_out = 10000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000001
# ********************************
# rand_num = 534
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111001
# alu_in_b      = 10110011
# alu_op_b      = AND_b
# alu_out       = 00110001
# alu_irq       = 0
# PASSED_2: Expected_out = 00110001   alu_out = 00110001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110001
# ********************************
# rand_num = 535
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100100
# alu_in_b      = 00101010
# alu_op_b      = OR_b
# alu_out       = 01101110
# alu_irq       = 0
# PASSED_2: Expected_out = 01101110   alu_out = 01101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101110
# ********************************
# rand_num = 536
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001110
# alu_in_b      = 10010000
# alu_op_a      = AND_a
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 537
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100000
# alu_in_b      = 10011000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 538
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101110
# alu_in_b      = 01000001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 539
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100011
# alu_in_b      = 01000001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 540
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011001
# alu_in_b      = 10110101
# alu_op_a      = OR_a
# alu_out       = 10111101
# alu_irq       = 0
# PASSED_2: Expected_out = 10111101   alu_out = 10111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111101
# ********************************
# rand_num = 541
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011011
# alu_in_b      = 10100001
# alu_op_a      = AND_a
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 542
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 543
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111110
# alu_in_b      = 00111001
# alu_op_b      = XNOR_b
# alu_out       = 11111000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 544
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011001
# alu_in_b      = 01010001
# alu_op_b      = OR_b
# alu_out       = 01011001
# alu_irq       = 0
# PASSED_2: Expected_out = 01011001   alu_out = 01011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011001
# ********************************
# rand_num = 545
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111110
# alu_in_b      = 10001001
# alu_op_b      = AND_b
# alu_out       = 10001000
# alu_irq       = 0
# PASSED_2: Expected_out = 10001000   alu_out = 10001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001000
# ********************************
# rand_num = 546
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110111
# alu_in_b      = 01100010
# alu_op_a      = XOR_a
# alu_out       = 01010101
# alu_irq       = 0
# PASSED_2: Expected_out = 01010101   alu_out = 01010101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010101
# ********************************
# rand_num = 547
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100101
# alu_in_b      = 01001101
# alu_op_b      = AND_b
# alu_out       = 00000101
# alu_irq       = 0
# PASSED_2: Expected_out = 00000101   alu_out = 00000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000101
# ********************************
# rand_num = 548
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010001
# alu_in_b      = 00000110
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 549
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111010
# alu_in_b      = 11011101
# alu_op_b      = AND_b
# alu_out       = 11011000
# alu_irq       = 0
# PASSED_2: Expected_out = 11011000   alu_out = 11011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011000
# ********************************
# rand_num = 550
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100100
# alu_in_b      = 01111100
# alu_op_a      = NAND_a
# alu_out       = 10011011
# alu_irq       = 0
# PASSED_2: Expected_out = 10011011   alu_out = 10011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011011
# ********************************
# rand_num = 551
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010001
# alu_in_b      = 00110101
# alu_op_b      = NOR_b
# alu_out       = 00001010
# alu_irq       = 0
# PASSED_2: Expected_out = 00001010   alu_out = 00001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001010
# ********************************
# rand_num = 552
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111110
# alu_in_b      = 01010110
# alu_op_a      = NAND_a
# alu_out       = 11101001
# alu_irq       = 0
# PASSED_2: Expected_out = 11101001   alu_out = 11101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101001
# ********************************
# rand_num = 553
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010000
# alu_in_b      = 00001101
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 554
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000010
# alu_in_b      = 10010110
# alu_op_b      = AND_b
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 555
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100100
# alu_in_b      = 10110100
# alu_op_b      = XNOR_b
# alu_out       = 01101111
# alu_irq       = 0
# PASSED_2: Expected_out = 01101111   alu_out = 01101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101111
# ********************************
# rand_num = 556
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000101
# alu_in_b      = 10100101
# alu_op_a      = OR_a
# alu_out       = 10100101
# alu_irq       = 0
# PASSED_2: Expected_out = 10100101   alu_out = 10100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100101
# ********************************
# rand_num = 557
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111000
# alu_in_b      = 01000110
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 558
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101110
# alu_in_b      = 11010010
# alu_op_b      = NOR_b
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 559
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110110
# alu_in_b      = 01101011
# alu_op_b      = OR_b
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 560
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001110
# alu_in_b      = 00100010
# alu_op_b      = AND_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 561
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000100
# alu_in_b      = 00100000
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 562
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100000
# alu_in_b      = 00100100
# alu_op_a      = OR_a
# alu_out       = 10100100
# alu_irq       = 0
# PASSED_2: Expected_out = 10100100   alu_out = 10100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100100
# ********************************
# rand_num = 563
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001001
# alu_in_b      = 10011010
# alu_op_a      = OR_a
# alu_out       = 10011011
# alu_irq       = 0
# PASSED_2: Expected_out = 10011011   alu_out = 10011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011011
# ********************************
# rand_num = 564
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010100
# alu_in_b      = 00010011
# alu_op_a      = NAND_a
# alu_out       = 11101111
# alu_irq       = 0
# PASSED_2: Expected_out = 11101111   alu_out = 11101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101111
# ********************************
# rand_num = 565
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000000
# alu_in_b      = 01110110
# alu_op_a      = NAND_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 566
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100011
# alu_in_b      = 01100001
# alu_op_a      = NAND_a
# alu_out       = 10011110
# alu_irq       = 0
# PASSED_2: Expected_out = 10011110   alu_out = 10011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011110
# ********************************
# rand_num = 567
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110111
# alu_in_b      = 10001111
# alu_op_b      = XNOR_b
# alu_out       = 11000111
# alu_irq       = 0
# PASSED_2: Expected_out = 11000111   alu_out = 11000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000111
# ********************************
# rand_num = 568
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111100
# alu_in_b      = 00111101
# alu_op_b      = XNOR_b
# alu_out       = 01111110
# alu_irq       = 0
# PASSED_2: Expected_out = 01111110   alu_out = 01111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111110
# ********************************
# rand_num = 569
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111011
# alu_in_b      = 10111011
# alu_op_a      = OR_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 570
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110100
# alu_in_b      = 01111010
# alu_op_b      = NOR_b
# alu_out       = 10000001
# alu_irq       = 0
# PASSED_2: Expected_out = 10000001   alu_out = 10000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000001
# ********************************
# rand_num = 571
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111111
# alu_in_b      = 01110100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 572
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000110
# alu_in_b      = 11011100
# alu_op_b      = XNOR_b
# alu_out       = 01100101
# alu_irq       = 0
# PASSED_2: Expected_out = 01100101   alu_out = 01100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100101
# ********************************
# rand_num = 573
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110000
# alu_in_b      = 00110001
# alu_op_b      = OR_b
# alu_out       = 01110001
# alu_irq       = 0
# PASSED_2: Expected_out = 01110001   alu_out = 01110001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110001
# ********************************
# rand_num = 574
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000110
# alu_in_b      = 10001011
# alu_op_b      = NOR_b
# alu_out       = 00110000
# alu_irq       = 0
# PASSED_2: Expected_out = 00110000   alu_out = 00110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110000
# ********************************
# rand_num = 575
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111110
# alu_in_b      = 11111110
# alu_op_a      = NAND_a
# alu_out       = 01000001
# alu_irq       = 0
# PASSED_2: Expected_out = 01000001   alu_out = 01000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000001
# ********************************
# rand_num = 576
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111001
# alu_in_b      = 00000100
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 577
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001110
# alu_in_b      = 11010010
# alu_op_b      = XNOR_b
# alu_out       = 11100011
# alu_irq       = 0
# PASSED_2: Expected_out = 11100011   alu_out = 11100011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100011
# ********************************
# rand_num = 578
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 10010101
# alu_op_a      = XOR_a
# alu_out       = 10010101
# alu_irq       = 0
# PASSED_2: Expected_out = 10010101   alu_out = 10010101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010101
# ********************************
# rand_num = 579
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010101
# alu_in_b      = 11101001
# alu_op_b      = OR_b
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 580
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010010
# alu_in_b      = 10100000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 581
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111001
# alu_in_b      = 01111001
# alu_op_b      = NOR_b
# alu_out       = 10000110
# alu_irq       = 0
# PASSED_2: Expected_out = 10000110   alu_out = 10000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000110
# ********************************
# rand_num = 582
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011101
# alu_in_b      = 00011000
# alu_op_a      = OR_a
# alu_out       = 11011101
# alu_irq       = 0
# PASSED_2: Expected_out = 11011101   alu_out = 11011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011101
# ********************************
# rand_num = 583
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001001
# alu_in_b      = 10001111
# alu_op_a      = NAND_a
# alu_out       = 01110110
# alu_irq       = 0
# PASSED_2: Expected_out = 01110110   alu_out = 01110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110110
# ********************************
# rand_num = 584
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100110
# alu_in_b      = 00101110
# alu_op_a      = OR_a
# alu_out       = 11101110
# alu_irq       = 0
# PASSED_2: Expected_out = 11101110   alu_out = 11101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101110
# ********************************
# rand_num = 585
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111010
# alu_in_b      = 01110100
# alu_op_b      = XNOR_b
# alu_out       = 00110001
# alu_irq       = 0
# PASSED_2: Expected_out = 00110001   alu_out = 00110001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110001
# ********************************
# rand_num = 586
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111000
# alu_in_b      = 00001011
# alu_op_a      = AND_a
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 587
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010110
# alu_in_b      = 00100001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 588
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001111
# alu_in_b      = 00101110
# alu_op_a      = XOR_a
# alu_out       = 10100001
# alu_irq       = 0
# PASSED_2: Expected_out = 10100001   alu_out = 10100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100001
# ********************************
# rand_num = 589
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 590
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100000
# alu_in_b      = 11010111
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 591
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110100
# alu_in_b      = 11110011
# alu_op_a      = OR_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 592
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001111
# alu_in_b      = 01000110
# alu_op_b      = NOR_b
# alu_out       = 10110000
# alu_irq       = 0
# PASSED_2: Expected_out = 10110000   alu_out = 10110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110000
# ********************************
# rand_num = 593
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110001
# alu_in_b      = 00011101
# alu_op_b      = XNOR_b
# alu_out       = 10010011
# alu_irq       = 0
# PASSED_2: Expected_out = 10010011   alu_out = 10010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010011
# ********************************
# rand_num = 594
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011010
# alu_in_b      = 11011100
# alu_op_a      = NAND_a
# alu_out       = 10100111
# alu_irq       = 0
# PASSED_2: Expected_out = 10100111   alu_out = 10100111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100111
# ********************************
# rand_num = 595
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101101
# alu_in_b      = 11100110
# alu_op_a      = NAND_a
# alu_out       = 01011011
# alu_irq       = 0
# PASSED_2: Expected_out = 01011011   alu_out = 01011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011011
# ********************************
# rand_num = 596
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001111
# alu_in_b      = 00111000
# alu_op_b      = AND_b
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 597
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001001
# alu_in_b      = 10000100
# alu_op_b      = XNOR_b
# alu_out       = 10110010
# alu_irq       = 0
# PASSED_2: Expected_out = 10110010   alu_out = 10110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110010
# ********************************
# rand_num = 598
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111001
# alu_in_b      = 11110011
# alu_op_b      = AND_b
# alu_out       = 10110001
# alu_irq       = 0
# PASSED_2: Expected_out = 10110001   alu_out = 10110001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110001
# ********************************
# rand_num = 599
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011110
# alu_in_b      = 00100100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 600
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001110
# alu_in_b      = 01000000
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 601
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111011
# alu_in_b      = 01110100
# alu_op_a      = OR_a
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 602
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011111
# alu_in_b      = 00111011
# alu_op_a      = XOR_a
# alu_out       = 00100100
# alu_irq       = 0
# PASSED_2: Expected_out = 00100100   alu_out = 00100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100100
# ********************************
# rand_num = 603
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110010
# alu_in_b      = 11101001
# alu_op_a      = NAND_a
# alu_out       = 01011111
# alu_irq       = 0
# PASSED_2: Expected_out = 01011111   alu_out = 01011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011111
# ********************************
# rand_num = 604
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111001
# alu_in_b      = 10111101
# alu_op_b      = XNOR_b
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 605
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111101
# alu_in_b      = 11110101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 606
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100011
# alu_in_b      = 10010001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 607
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011110
# alu_in_b      = 00010001
# alu_op_b      = XNOR_b
# alu_out       = 10110000
# alu_irq       = 0
# PASSED_2: Expected_out = 10110000   alu_out = 10110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110000
# ********************************
# rand_num = 608
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111001
# alu_in_b      = 10000001
# alu_op_b      = XNOR_b
# alu_out       = 01000111
# alu_irq       = 0
# PASSED_2: Expected_out = 01000111   alu_out = 01000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000111
# ********************************
# rand_num = 609
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010011
# alu_in_b      = 01110101
# alu_op_a      = AND_a
# alu_out       = 00010001
# alu_irq       = 0
# PASSED_2: Expected_out = 00010001   alu_out = 00010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010001
# ********************************
# rand_num = 610
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011010
# alu_in_b      = 01101100
# alu_op_b      = XNOR_b
# alu_out       = 00001001
# alu_irq       = 0
# PASSED_2: Expected_out = 00001001   alu_out = 00001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001001
# ********************************
# rand_num = 611
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00011110
# alu_op_a      = XOR_a
# alu_out       = 00011110
# alu_irq       = 0
# PASSED_2: Expected_out = 00011110   alu_out = 00011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011110
# ********************************
# rand_num = 612
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000100
# alu_in_b      = 11111011
# alu_op_a      = AND_a
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 613
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100000
# alu_in_b      = 00010000
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 614
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100110
# alu_in_b      = 10101001
# alu_op_a      = AND_a
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 615
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010101
# alu_in_b      = 10111110
# alu_op_b      = XNOR_b
# alu_out       = 00010100
# alu_irq       = 0
# PASSED_2: Expected_out = 00010100   alu_out = 00010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010100
# ********************************
# rand_num = 616
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001011
# alu_in_b      = 01000000
# alu_op_b      = XNOR_b
# alu_out       = 11110100
# alu_irq       = 0
# PASSED_2: Expected_out = 11110100   alu_out = 11110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110100
# ********************************
# rand_num = 617
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010111
# alu_in_b      = 10110100
# alu_op_b      = AND_b
# alu_out       = 00010100
# alu_irq       = 0
# PASSED_2: Expected_out = 00010100   alu_out = 00010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010100
# ********************************
# rand_num = 618
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011001
# alu_in_b      = 10111000
# alu_op_a      = XOR_a
# alu_out       = 10100001
# alu_irq       = 0
# PASSED_2: Expected_out = 10100001   alu_out = 10100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100001
# ********************************
# rand_num = 619
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011001
# alu_in_b      = 10000101
# alu_op_b      = AND_b
# alu_out       = 10000001
# alu_irq       = 0
# PASSED_2: Expected_out = 10000001   alu_out = 10000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000001
# ********************************
# rand_num = 620
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001110
# alu_in_b      = 11101010
# alu_op_b      = AND_b
# alu_out       = 11001010
# alu_irq       = 0
# PASSED_2: Expected_out = 11001010   alu_out = 11001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001010
# ********************************
# rand_num = 621
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100011
# alu_in_b      = 01001111
# alu_op_a      = OR_a
# alu_out       = 11101111
# alu_irq       = 0
# PASSED_2: Expected_out = 11101111   alu_out = 11101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101111
# ********************************
# rand_num = 622
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001101
# alu_in_b      = 11010111
# alu_op_b      = OR_b
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 623
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010010
# alu_in_b      = 01011011
# alu_op_b      = NOR_b
# alu_out       = 10100100
# alu_irq       = 0
# PASSED_2: Expected_out = 10100100   alu_out = 10100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100100
# ********************************
# rand_num = 624
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110101
# alu_in_b      = 00110110
# alu_op_b      = NOR_b
# alu_out       = 11001000
# alu_irq       = 0
# PASSED_2: Expected_out = 11001000   alu_out = 11001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001000
# ********************************
# rand_num = 625
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011110
# alu_in_b      = 11111010
# alu_op_a      = XOR_a
# alu_out       = 00100100
# alu_irq       = 0
# PASSED_2: Expected_out = 00100100   alu_out = 00100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100100
# ********************************
# rand_num = 626
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010011
# alu_in_b      = 01000111
# alu_op_a      = XOR_a
# alu_out       = 01010100
# alu_irq       = 0
# PASSED_2: Expected_out = 01010100   alu_out = 01010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010100
# ********************************
# rand_num = 627
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000100
# alu_in_b      = 10101100
# alu_op_a      = NAND_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 628
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111011
# alu_in_b      = 00001010
# alu_op_b      = AND_b
# alu_out       = 00001010
# alu_irq       = 0
# PASSED_2: Expected_out = 00001010   alu_out = 00001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001010
# ********************************
# rand_num = 629
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000111
# alu_in_b      = 00010010
# alu_op_b      = NOR_b
# alu_out       = 00101000
# alu_irq       = 0
# PASSED_2: Expected_out = 00101000   alu_out = 00101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101000
# ********************************
# rand_num = 630
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011000
# alu_in_b      = 00111111
# alu_op_a      = OR_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 631
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 632
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110001
# alu_in_b      = 01100111
# alu_op_b      = OR_b
# alu_out       = 11110111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 633
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011001
# alu_in_b      = 10101011
# alu_op_b      = AND_b
# alu_out       = 00001001
# alu_irq       = 0
# PASSED_2: Expected_out = 00001001   alu_out = 00001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001001
# ********************************
# rand_num = 634
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011000
# alu_in_b      = 00001110
# alu_op_b      = XNOR_b
# alu_out       = 10101001
# alu_irq       = 0
# PASSED_2: Expected_out = 10101001   alu_out = 10101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101001
# ********************************
# rand_num = 635
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101101
# alu_in_b      = 00000001
# alu_op_b      = XNOR_b
# alu_out       = 11010011
# alu_irq       = 0
# PASSED_2: Expected_out = 11010011   alu_out = 11010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010011
# ********************************
# rand_num = 636
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111010
# alu_in_b      = 00101010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 637
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011011
# alu_in_b      = 00010001
# alu_op_b      = XNOR_b
# alu_out       = 10110101
# alu_irq       = 0
# PASSED_2: Expected_out = 10110101   alu_out = 10110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110101
# ********************************
# rand_num = 638
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011011
# alu_in_b      = 10111101
# alu_op_a      = AND_a
# alu_out       = 00011001
# alu_irq       = 0
# PASSED_2: Expected_out = 00011001   alu_out = 00011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011001
# ********************************
# rand_num = 639
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100111
# alu_in_b      = 00001001
# alu_op_a      = XOR_a
# alu_out       = 11101110
# alu_irq       = 0
# PASSED_2: Expected_out = 11101110   alu_out = 11101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101110
# ********************************
# rand_num = 640
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001010
# alu_in_b      = 00110111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 641
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111110
# alu_in_b      = 01111000
# alu_op_a      = XOR_a
# alu_out       = 10000110
# alu_irq       = 0
# PASSED_2: Expected_out = 10000110   alu_out = 10000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000110
# ********************************
# rand_num = 642
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001010
# alu_in_b      = 11010110
# alu_op_a      = NAND_a
# alu_out       = 01111101
# alu_irq       = 0
# PASSED_2: Expected_out = 01111101   alu_out = 01111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111101
# ********************************
# rand_num = 643
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001000
# alu_in_b      = 01100101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 644
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001000
# alu_in_b      = 01000100
# alu_op_a      = XOR_a
# alu_out       = 00001100
# alu_irq       = 0
# PASSED_2: Expected_out = 00001100   alu_out = 00001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001100
# ********************************
# rand_num = 645
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000101
# alu_in_b      = 00001100
# alu_op_b      = NOR_b
# alu_out       = 00110010
# alu_irq       = 0
# PASSED_2: Expected_out = 00110010   alu_out = 00110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110010
# ********************************
# rand_num = 646
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110110
# alu_in_b      = 00010001
# alu_op_a      = OR_a
# alu_out       = 00110111
# alu_irq       = 0
# PASSED_2: Expected_out = 00110111   alu_out = 00110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110111
# ********************************
# rand_num = 647
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101110
# alu_in_b      = 00111000
# alu_op_a      = XOR_a
# alu_out       = 10010110
# alu_irq       = 0
# PASSED_2: Expected_out = 10010110   alu_out = 10010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010110
# ********************************
# rand_num = 648
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011111
# alu_in_b      = 11110101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 649
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101100
# alu_in_b      = 11010011
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 650
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000100
# alu_in_b      = 11000111
# alu_op_a      = NAND_a
# alu_out       = 01111011
# alu_irq       = 0
# PASSED_2: Expected_out = 01111011   alu_out = 01111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111011
# ********************************
# rand_num = 651
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011100
# alu_in_b      = 00011011
# alu_op_a      = NAND_a
# alu_out       = 11100111
# alu_irq       = 0
# PASSED_2: Expected_out = 11100111   alu_out = 11100111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100111
# ********************************
# rand_num = 652
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101101
# alu_in_b      = 00011010
# alu_op_a      = XOR_a
# alu_out       = 00110111
# alu_irq       = 0
# PASSED_2: Expected_out = 00110111   alu_out = 00110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110111
# ********************************
# rand_num = 653
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101110
# alu_in_b      = 10111011
# alu_op_b      = AND_b
# alu_out       = 00101010
# alu_irq       = 0
# PASSED_2: Expected_out = 00101010   alu_out = 00101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101010
# ********************************
# rand_num = 654
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101100
# alu_in_b      = 00010110
# alu_op_b      = AND_b
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 655
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101110
# alu_in_b      = 01111110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 656
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010101
# alu_in_b      = 00110101
# alu_op_b      = OR_b
# alu_out       = 11110101
# alu_irq       = 0
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110101
# ********************************
# rand_num = 657
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101011
# alu_in_b      = 10111000
# alu_op_a      = AND_a
# alu_out       = 10101000
# alu_irq       = 0
# PASSED_2: Expected_out = 10101000   alu_out = 10101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101000
# ********************************
# rand_num = 658
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110111
# alu_in_b      = 11010010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 659
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010110
# alu_in_b      = 11110101
# alu_op_b      = NOR_b
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 660
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100001
# alu_in_b      = 11101111
# alu_op_b      = AND_b
# alu_out       = 10100001
# alu_irq       = 0
# PASSED_2: Expected_out = 10100001   alu_out = 10100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100001
# ********************************
# rand_num = 661
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110010
# alu_in_b      = 01100011
# alu_op_a      = XOR_a
# alu_out       = 01010001
# alu_irq       = 0
# PASSED_2: Expected_out = 01010001   alu_out = 01010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010001
# ********************************
# rand_num = 662
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111011
# alu_in_b      = 00000101
# alu_op_a      = NAND_a
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 663
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010111
# alu_in_b      = 00000011
# alu_op_b      = NOR_b
# alu_out       = 10101000
# alu_irq       = 0
# PASSED_2: Expected_out = 10101000   alu_out = 10101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101000
# ********************************
# rand_num = 664
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011000
# alu_in_b      = 01110001
# alu_op_a      = XOR_a
# alu_out       = 10101001
# alu_irq       = 0
# PASSED_2: Expected_out = 10101001   alu_out = 10101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101001
# ********************************
# rand_num = 665
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110110
# alu_in_b      = 11111100
# alu_op_b      = OR_b
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 666
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001111
# alu_in_b      = 00010111
# alu_op_a      = AND_a
# alu_out       = 00000111
# alu_irq       = 0
# PASSED_2: Expected_out = 00000111   alu_out = 00000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000111
# ********************************
# rand_num = 667
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000001
# alu_in_b      = 01101101
# alu_op_b      = XNOR_b
# alu_out       = 10010011
# alu_irq       = 0
# PASSED_2: Expected_out = 10010011   alu_out = 10010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010011
# ********************************
# rand_num = 668
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011100
# alu_in_b      = 01110001
# alu_op_b      = NOR_b
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 669
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111000
# alu_in_b      = 10011011
# alu_op_a      = OR_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 670
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100111
# alu_in_b      = 10001100
# alu_op_b      = AND_b
# alu_out       = 10000100
# alu_irq       = 0
# PASSED_2: Expected_out = 10000100   alu_out = 10000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000100
# ********************************
# rand_num = 671
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011101
# alu_in_b      = 01101100
# alu_op_a      = AND_a
# alu_out       = 01001100
# alu_irq       = 0
# PASSED_2: Expected_out = 01001100   alu_out = 01001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001100
# ********************************
# rand_num = 672
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001100
# alu_in_b      = 01110100
# alu_op_a      = NAND_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 673
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000011
# alu_in_b      = 00110000
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 674
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001011
# alu_in_b      = 11011111
# alu_op_a      = XOR_a
# alu_out       = 10010100
# alu_irq       = 0
# PASSED_2: Expected_out = 10010100   alu_out = 10010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010100
# ********************************
# rand_num = 675
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011111
# alu_in_b      = 11111100
# alu_op_a      = AND_a
# alu_out       = 10011100
# alu_irq       = 0
# PASSED_2: Expected_out = 10011100   alu_out = 10011100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011100
# ********************************
# rand_num = 676
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001010
# alu_in_b      = 01110010
# alu_op_b      = OR_b
# alu_out       = 11111010
# alu_irq       = 0
# PASSED_2: Expected_out = 11111010   alu_out = 11111010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111010
# ********************************
# rand_num = 677
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100011
# alu_in_b      = 11110110
# alu_op_b      = XNOR_b
# alu_out       = 01101010
# alu_irq       = 0
# PASSED_2: Expected_out = 01101010   alu_out = 01101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101010
# ********************************
# rand_num = 678
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010111
# alu_in_b      = 00100100
# alu_op_a      = OR_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 679
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100000
# alu_in_b      = 10011000
# alu_op_b      = OR_b
# alu_out       = 10111000
# alu_irq       = 0
# PASSED_2: Expected_out = 10111000   alu_out = 10111000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111000
# ********************************
# rand_num = 680
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110101
# alu_in_b      = 10011001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 681
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001010
# alu_in_b      = 01011110
# alu_op_a      = NAND_a
# alu_out       = 11110101
# alu_irq       = 0
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110101
# ********************************
# rand_num = 682
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001110
# alu_in_b      = 10011101
# alu_op_a      = NAND_a
# alu_out       = 11110011
# alu_irq       = 0
# PASSED_2: Expected_out = 11110011   alu_out = 11110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110011
# ********************************
# rand_num = 683
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010010
# alu_in_b      = 00101111
# alu_op_a      = NAND_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 684
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010011
# alu_in_b      = 00000001
# alu_op_b      = OR_b
# alu_out       = 11010011
# alu_irq       = 0
# PASSED_2: Expected_out = 11010011   alu_out = 11010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010011
# ********************************
# rand_num = 685
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011011
# alu_in_b      = 11100010
# alu_op_a      = NAND_a
# alu_out       = 00111101
# alu_irq       = 0
# PASSED_2: Expected_out = 00111101   alu_out = 00111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111101
# ********************************
# rand_num = 686
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001010
# alu_in_b      = 11001000
# alu_op_b      = XNOR_b
# alu_out       = 10111101
# alu_irq       = 0
# PASSED_2: Expected_out = 10111101   alu_out = 10111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111101
# ********************************
# rand_num = 687
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110110
# alu_in_b      = 11100000
# alu_op_b      = AND_b
# alu_out       = 01100000
# alu_irq       = 0
# PASSED_2: Expected_out = 01100000   alu_out = 01100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100000
# ********************************
# rand_num = 688
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111000
# alu_in_b      = 10111010
# alu_op_b      = OR_b
# alu_out       = 11111010
# alu_irq       = 0
# PASSED_2: Expected_out = 11111010   alu_out = 11111010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111010
# ********************************
# rand_num = 689
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001001
# alu_in_b      = 01010111
# alu_op_a      = NAND_a
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 690
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000101
# alu_in_b      = 11000101
# alu_op_a      = XOR_a
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 691
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100011
# alu_in_b      = 11101100
# alu_op_a      = AND_a
# alu_out       = 10100000
# alu_irq       = 0
# PASSED_2: Expected_out = 10100000   alu_out = 10100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100000
# ********************************
# rand_num = 692
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001011
# alu_in_b      = 10000101
# alu_op_a      = OR_a
# alu_out       = 10001111
# alu_irq       = 0
# PASSED_2: Expected_out = 10001111   alu_out = 10001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001111
# ********************************
# rand_num = 693
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100001
# alu_in_b      = 10110001
# alu_op_b      = AND_b
# alu_out       = 00100001
# alu_irq       = 0
# PASSED_2: Expected_out = 00100001   alu_out = 00100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100001
# ********************************
# rand_num = 694
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110011
# alu_in_b      = 01011011
# alu_op_a      = AND_a
# alu_out       = 00010011
# alu_irq       = 0
# PASSED_2: Expected_out = 00010011   alu_out = 00010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010011
# ********************************
# rand_num = 695
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010111
# alu_in_b      = 00110011
# alu_op_b      = AND_b
# alu_out       = 00010011
# alu_irq       = 0
# PASSED_2: Expected_out = 00010011   alu_out = 00010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010011
# ********************************
# rand_num = 696
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111101
# alu_in_b      = 00010110
# alu_op_b      = NOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 697
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000101
# alu_in_b      = 00011000
# alu_op_a      = OR_a
# alu_out       = 00011101
# alu_irq       = 0
# PASSED_2: Expected_out = 00011101   alu_out = 00011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011101
# ********************************
# rand_num = 698
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101010
# alu_in_b      = 00011001
# alu_op_b      = NOR_b
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 699
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111010
# alu_in_b      = 01001110
# alu_op_b      = NOR_b
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 700
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000010
# alu_in_b      = 10100110
# alu_op_a      = AND_a
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 701
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011010
# alu_in_b      = 10001010
# alu_op_a      = AND_a
# alu_out       = 00001010
# alu_irq       = 0
# PASSED_2: Expected_out = 00001010   alu_out = 00001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001010
# ********************************
# rand_num = 702
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001101
# alu_in_b      = 10101010
# alu_op_b      = XNOR_b
# alu_out       = 01011000
# alu_irq       = 0
# PASSED_2: Expected_out = 01011000   alu_out = 01011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011000
# ********************************
# rand_num = 703
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111111
# alu_in_b      = 01000010
# alu_op_b      = OR_b
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 704
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000101
# alu_in_b      = 00000001
# alu_op_b      = AND_b
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 705
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 706
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100001
# alu_in_b      = 00010000
# alu_op_a      = OR_a
# alu_out       = 11110001
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110001
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 707
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111001
# alu_in_b      = 10011011
# alu_op_b      = AND_b
# alu_out       = 00011001
# alu_irq       = 0
# PASSED_2: Expected_out = 00011001   alu_out = 00011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011001
# ********************************
# rand_num = 708
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011101
# alu_in_b      = 11101000
# alu_op_b      = AND_b
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 709
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100110
# alu_in_b      = 10101101
# alu_op_b      = OR_b
# alu_out       = 10101111
# alu_irq       = 0
# PASSED_2: Expected_out = 10101111   alu_out = 10101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101111
# ********************************
# rand_num = 710
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001011
# alu_in_b      = 10110010
# alu_op_b      = XNOR_b
# alu_out       = 11000110
# alu_irq       = 0
# PASSED_2: Expected_out = 11000110   alu_out = 11000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000110
# ********************************
# rand_num = 711
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000111
# alu_in_b      = 10110010
# alu_op_b      = OR_b
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 712
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001100
# alu_in_b      = 01000101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 713
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111010
# alu_in_b      = 11101001
# alu_op_b      = AND_b
# alu_out       = 11101000
# alu_irq       = 0
# PASSED_2: Expected_out = 11101000   alu_out = 11101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101000
# ********************************
# rand_num = 714
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000011
# alu_in_b      = 10011100
# alu_op_a      = AND_a
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 715
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 716
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011111
# alu_in_b      = 11011110
# alu_op_b      = AND_b
# alu_out       = 10011110
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011110
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 717
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 718
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100110
# alu_in_b      = 00100011
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 719
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011010
# alu_in_b      = 10101010
# alu_op_b      = AND_b
# alu_out       = 00001010
# alu_irq       = 0
# PASSED_2: Expected_out = 00001010   alu_out = 00001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001010
# ********************************
# rand_num = 720
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100101
# alu_in_b      = 11111111
# alu_op_b      = XNOR_b
# alu_out       = 10100101
# alu_irq       = 0
# PASSED_2: Expected_out = 10100101   alu_out = 10100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100101
# ********************************
# rand_num = 721
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011101
# alu_in_b      = 00100000
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 722
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100010
# alu_in_b      = 01111101
# alu_op_b      = XNOR_b
# alu_out       = 11100000
# alu_irq       = 0
# PASSED_2: Expected_out = 11100000   alu_out = 11100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100000
# ********************************
# rand_num = 723
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 724
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001101
# alu_in_b      = 10010000
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 725
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100001
# alu_in_b      = 10110100
# alu_op_a      = OR_a
# alu_out       = 11110101
# alu_irq       = 0
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110101
# ********************************
# rand_num = 726
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001101
# alu_in_b      = 10111011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 727
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010010
# alu_in_b      = 01001001
# alu_op_a      = OR_a
# alu_out       = 11011011
# alu_irq       = 0
# PASSED_2: Expected_out = 11011011   alu_out = 11011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011011
# ********************************
# rand_num = 728
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101101
# alu_in_b      = 11001011
# alu_op_b      = XNOR_b
# alu_out       = 00011001
# alu_irq       = 0
# PASSED_2: Expected_out = 00011001   alu_out = 00011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011001
# ********************************
# rand_num = 729
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010110
# alu_in_b      = 11011011
# alu_op_b      = AND_b
# alu_out       = 11010010
# alu_irq       = 0
# PASSED_2: Expected_out = 11010010   alu_out = 11010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010010
# ********************************
# rand_num = 730
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011011
# alu_in_b      = 11001110
# alu_op_a      = NAND_a
# alu_out       = 00110101
# alu_irq       = 0
# PASSED_2: Expected_out = 00110101   alu_out = 00110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110101
# ********************************
# rand_num = 731
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 732
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000110
# alu_in_b      = 00110100
# alu_op_b      = NOR_b
# alu_out       = 11001001
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001001
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 733
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000010
# alu_in_b      = 00000100
# alu_op_b      = OR_b
# alu_out       = 00000110
# alu_irq       = 0
# PASSED_2: Expected_out = 00000110   alu_out = 00000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000110
# ********************************
# rand_num = 734
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101100
# alu_in_b      = 00110010
# alu_op_a      = XOR_a
# alu_out       = 10011110
# alu_irq       = 0
# PASSED_2: Expected_out = 10011110   alu_out = 10011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011110
# ********************************
# rand_num = 735
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111011
# alu_in_b      = 00111000
# alu_op_a      = OR_a
# alu_out       = 01111011
# alu_irq       = 0
# PASSED_2: Expected_out = 01111011   alu_out = 01111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111011
# ********************************
# rand_num = 736
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110010
# alu_in_b      = 00101011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 737
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111011
# alu_in_b      = 10000000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 738
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000110
# alu_in_b      = 01011001
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 739
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110001
# alu_in_b      = 01001110
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 740
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101110
# alu_in_b      = 00011000
# alu_op_a      = NAND_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 741
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010101
# alu_in_b      = 11011000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 742
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011011
# alu_in_b      = 10001111
# alu_op_b      = AND_b
# alu_out       = 00001011
# alu_irq       = 0
# PASSED_2: Expected_out = 00001011   alu_out = 00001011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001011
# ********************************
# rand_num = 743
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111101
# alu_in_b      = 11001011
# alu_op_b      = XNOR_b
# alu_out       = 10001001
# alu_irq       = 0
# PASSED_2: Expected_out = 10001001   alu_out = 10001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001001
# ********************************
# rand_num = 744
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001100
# alu_in_b      = 00111011
# alu_op_a      = OR_a
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 745
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001010
# alu_in_b      = 01111010
# alu_op_a      = AND_a
# alu_out       = 01001010
# alu_irq       = 0
# PASSED_2: Expected_out = 01001010   alu_out = 01001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001010
# ********************************
# rand_num = 746
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100011
# alu_in_b      = 10001001
# alu_op_a      = AND_a
# alu_out       = 10000001
# alu_irq       = 0
# PASSED_2: Expected_out = 10000001   alu_out = 10000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000001
# ********************************
# rand_num = 747
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011101
# alu_in_b      = 10111111
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 748
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000010
# alu_in_b      = 11000111
# alu_op_b      = NOR_b
# alu_out       = 00111000
# alu_irq       = 0
# PASSED_2: Expected_out = 00111000   alu_out = 00111000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111000
# ********************************
# rand_num = 749
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110100
# alu_in_b      = 11011001
# alu_op_b      = XNOR_b
# alu_out       = 01010010
# alu_irq       = 0
# PASSED_2: Expected_out = 01010010   alu_out = 01010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010010
# ********************************
# rand_num = 750
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100101
# alu_in_b      = 10111111
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 751
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110100
# alu_in_b      = 01110111
# alu_op_a      = NAND_a
# alu_out       = 10001011
# alu_irq       = 0
# PASSED_2: Expected_out = 10001011   alu_out = 10001011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001011
# ********************************
# rand_num = 752
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100011
# alu_in_b      = 01011011
# alu_op_b      = XNOR_b
# alu_out       = 01000111
# alu_irq       = 0
# PASSED_2: Expected_out = 01000111   alu_out = 01000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000111
# ********************************
# rand_num = 753
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100011
# alu_in_b      = 01110000
# alu_op_b      = XNOR_b
# alu_out       = 11101100
# alu_irq       = 0
# PASSED_2: Expected_out = 11101100   alu_out = 11101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101100
# ********************************
# rand_num = 754
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101011
# alu_in_b      = 10100110
# alu_op_b      = NOR_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 755
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100001
# alu_in_b      = 01011110
# alu_op_a      = XOR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 756
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101101
# alu_in_b      = 00101000
# alu_op_a      = XOR_a
# alu_out       = 10000101
# alu_irq       = 0
# PASSED_2: Expected_out = 10000101   alu_out = 10000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000101
# ********************************
# rand_num = 757
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000010
# alu_in_b      = 11110111
# alu_op_a      = OR_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 758
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001101
# alu_in_b      = 11010011
# alu_op_b      = AND_b
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 759
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 760
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010100
# alu_in_b      = 01111110
# alu_op_b      = OR_b
# alu_out       = 11111110
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 761
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011100
# alu_in_b      = 11001111
# alu_op_a      = XOR_a
# alu_out       = 00010011
# alu_irq       = 0
# PASSED_2: Expected_out = 00010011   alu_out = 00010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010011
# ********************************
# rand_num = 762
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001000
# alu_in_b      = 11110111
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 763
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011110
# alu_in_b      = 11101010
# alu_op_b      = NOR_b
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 764
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100011
# alu_in_b      = 10101101
# alu_op_a      = NAND_a
# alu_out       = 11011110
# alu_irq       = 0
# PASSED_2: Expected_out = 11011110   alu_out = 11011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011110
# ********************************
# rand_num = 765
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101010
# alu_in_b      = 11101000
# alu_op_b      = OR_b
# alu_out       = 11101010
# alu_irq       = 0
# PASSED_2: Expected_out = 11101010   alu_out = 11101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101010
# ********************************
# rand_num = 766
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110010
# alu_in_b      = 00010001
# alu_op_b      = AND_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 767
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001110
# alu_in_b      = 11011101
# alu_op_a      = NAND_a
# alu_out       = 10110011
# alu_irq       = 0
# PASSED_2: Expected_out = 10110011   alu_out = 10110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110011
# ********************************
# rand_num = 768
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000001
# alu_in_b      = 01111010
# alu_op_a      = XOR_a
# alu_out       = 00111011
# alu_irq       = 0
# PASSED_2: Expected_out = 00111011   alu_out = 00111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111011
# ********************************
# rand_num = 769
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011101
# alu_in_b      = 11001011
# alu_op_b      = XNOR_b
# alu_out       = 00101001
# alu_irq       = 0
# PASSED_2: Expected_out = 00101001   alu_out = 00101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101001
# ********************************
# rand_num = 770
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 771
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100110
# alu_in_b      = 10000000
# alu_op_a      = AND_a
# alu_out       = 10000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 772
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010010
# alu_in_b      = 10101110
# alu_op_a      = AND_a
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 773
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100100
# alu_in_b      = 01100100
# alu_op_a      = AND_a
# alu_out       = 01100100
# alu_irq       = 0
# PASSED_2: Expected_out = 01100100   alu_out = 01100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100100
# ********************************
# rand_num = 774
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101001
# alu_in_b      = 10011010
# alu_op_a      = NAND_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 775
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001100
# alu_in_b      = 11111001
# alu_op_a      = AND_a
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 776
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111101
# alu_in_b      = 00111001
# alu_op_b      = XNOR_b
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 777
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010101
# alu_in_b      = 10011100
# alu_op_a      = NAND_a
# alu_out       = 01101011
# alu_irq       = 0
# PASSED_2: Expected_out = 01101011   alu_out = 01101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101011
# ********************************
# rand_num = 778
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110100
# alu_in_b      = 01011110
# alu_op_a      = OR_a
# alu_out       = 01111110
# alu_irq       = 0
# PASSED_2: Expected_out = 01111110   alu_out = 01111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111110
# ********************************
# rand_num = 779
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010101
# alu_in_b      = 11010111
# alu_op_b      = OR_b
# alu_out       = 11010111
# alu_irq       = 0
# PASSED_2: Expected_out = 11010111   alu_out = 11010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010111
# ********************************
# rand_num = 780
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000111
# alu_in_b      = 00110111
# alu_op_a      = XOR_a
# alu_out       = 10110000
# alu_irq       = 0
# PASSED_2: Expected_out = 10110000   alu_out = 10110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110000
# ********************************
# rand_num = 781
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100100
# alu_in_b      = 11010110
# alu_op_b      = XNOR_b
# alu_out       = 10001101
# alu_irq       = 0
# PASSED_2: Expected_out = 10001101   alu_out = 10001101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001101
# ********************************
# rand_num = 782
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101101
# alu_in_b      = 10110111
# alu_op_a      = AND_a
# alu_out       = 10100101
# alu_irq       = 0
# PASSED_2: Expected_out = 10100101   alu_out = 10100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100101
# ********************************
# rand_num = 783
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011011
# alu_in_b      = 10011100
# alu_op_a      = OR_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 784
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010001
# alu_in_b      = 00001000
# alu_op_b      = OR_b
# alu_out       = 10011001
# alu_irq       = 0
# PASSED_2: Expected_out = 10011001   alu_out = 10011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011001
# ********************************
# rand_num = 785
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111100
# alu_in_b      = 10011101
# alu_op_b      = AND_b
# alu_out       = 00011100
# alu_irq       = 0
# PASSED_2: Expected_out = 00011100   alu_out = 00011100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011100
# ********************************
# rand_num = 786
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001101
# alu_in_b      = 01010011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 787
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110010
# alu_in_b      = 01000010
# alu_op_a      = AND_a
# alu_out       = 01000010
# alu_irq       = 0
# PASSED_2: Expected_out = 01000010   alu_out = 01000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000010
# ********************************
# rand_num = 788
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001000
# alu_in_b      = 01100101
# alu_op_b      = OR_b
# alu_out       = 01101101
# alu_irq       = 0
# PASSED_2: Expected_out = 01101101   alu_out = 01101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101101
# ********************************
# rand_num = 789
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101000
# alu_in_b      = 11111101
# alu_op_b      = XNOR_b
# alu_out       = 10101010
# alu_irq       = 0
# PASSED_2: Expected_out = 10101010   alu_out = 10101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101010
# ********************************
# rand_num = 790
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110100
# alu_in_b      = 01111011
# alu_op_b      = NOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 791
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110010
# alu_in_b      = 00010110
# alu_op_a      = OR_a
# alu_out       = 01110110
# alu_irq       = 0
# PASSED_2: Expected_out = 01110110   alu_out = 01110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110110
# ********************************
# rand_num = 792
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000000
# alu_in_b      = 00110111
# alu_op_a      = OR_a
# alu_out       = 10110111
# alu_irq       = 0
# PASSED_2: Expected_out = 10110111   alu_out = 10110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110111
# ********************************
# rand_num = 793
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010111
# alu_in_b      = 01111110
# alu_op_a      = XOR_a
# alu_out       = 10101001
# alu_irq       = 0
# PASSED_2: Expected_out = 10101001   alu_out = 10101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101001
# ********************************
# rand_num = 794
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100100
# alu_in_b      = 10110100
# alu_op_a      = OR_a
# alu_out       = 10110100
# alu_irq       = 0
# PASSED_2: Expected_out = 10110100   alu_out = 10110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110100
# ********************************
# rand_num = 795
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001001
# alu_in_b      = 01010001
# alu_op_b      = NOR_b
# alu_out       = 10100110
# alu_irq       = 0
# PASSED_2: Expected_out = 10100110   alu_out = 10100110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100110
# ********************************
# rand_num = 796
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101110
# alu_in_b      = 10010010
# alu_op_b      = NOR_b
# alu_out       = 01000001
# alu_irq       = 0
# PASSED_2: Expected_out = 01000001   alu_out = 01000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000001
# ********************************
# rand_num = 797
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001000
# alu_in_b      = 00100001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 798
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000110
# alu_in_b      = 01100110
# alu_op_a      = XOR_a
# alu_out       = 01100000
# alu_irq       = 0
# PASSED_2: Expected_out = 01100000   alu_out = 01100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100000
# ********************************
# rand_num = 799
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000011
# alu_in_b      = 00110111
# alu_op_b      = NOR_b
# alu_out       = 10001000
# alu_irq       = 0
# PASSED_2: Expected_out = 10001000   alu_out = 10001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001000
# ********************************
# rand_num = 800
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011011
# alu_in_b      = 11000000
# alu_op_b      = XNOR_b
# alu_out       = 01100100
# alu_irq       = 0
# PASSED_2: Expected_out = 01100100   alu_out = 01100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100100
# ********************************
# rand_num = 801
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010111
# alu_in_b      = 01101011
# alu_op_b      = XNOR_b
# alu_out       = 10000011
# alu_irq       = 0
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000011
# ********************************
# rand_num = 802
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001000
# alu_in_b      = 01111101
# alu_op_a      = OR_a
# alu_out       = 01111101
# alu_irq       = 0
# PASSED_2: Expected_out = 01111101   alu_out = 01111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111101
# ********************************
# rand_num = 803
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110110
# alu_in_b      = 01111001
# alu_op_a      = NAND_a
# alu_out       = 11001111
# alu_irq       = 0
# PASSED_2: Expected_out = 11001111   alu_out = 11001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001111
# ********************************
# rand_num = 804
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011101
# alu_in_b      = 00010010
# alu_op_a      = OR_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 805
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000000
# alu_in_b      = 10011001
# alu_op_a      = XOR_a
# alu_out       = 11011001
# alu_irq       = 0
# PASSED_2: Expected_out = 11011001   alu_out = 11011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011001
# ********************************
# rand_num = 806
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000111
# alu_in_b      = 00100011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 807
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001101
# alu_in_b      = 10011110
# alu_op_a      = NAND_a
# alu_out       = 01110011
# alu_irq       = 0
# PASSED_2: Expected_out = 01110011   alu_out = 01110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110011
# ********************************
# rand_num = 808
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 809
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111101
# alu_in_b      = 01110011
# alu_op_a      = NAND_a
# alu_out       = 10001110
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001110
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 810
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011011
# alu_in_b      = 10101100
# alu_op_a      = AND_a
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 811
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 10110111
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 812
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010001
# alu_in_b      = 00110000
# alu_op_a      = OR_a
# alu_out       = 01110001
# alu_irq       = 0
# PASSED_2: Expected_out = 01110001   alu_out = 01110001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110001
# ********************************
# rand_num = 813
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101111
# alu_in_b      = 11010100
# alu_op_b      = XNOR_b
# alu_out       = 01000100
# alu_irq       = 0
# PASSED_2: Expected_out = 01000100   alu_out = 01000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000100
# ********************************
# rand_num = 814
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001010
# alu_in_b      = 01110001
# alu_op_b      = XNOR_b
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 815
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010000
# alu_in_b      = 00100111
# alu_op_b      = OR_b
# alu_out       = 10110111
# alu_irq       = 0
# PASSED_2: Expected_out = 10110111   alu_out = 10110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110111
# ********************************
# rand_num = 816
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000010
# alu_in_b      = 11110001
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 817
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110111
# alu_in_b      = 10000111
# alu_op_a      = OR_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 818
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111101
# alu_in_b      = 11000000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 819
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111001
# alu_in_b      = 01010101
# alu_op_a      = NAND_a
# alu_out       = 11101110
# alu_irq       = 0
# PASSED_2: Expected_out = 11101110   alu_out = 11101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101110
# ********************************
# rand_num = 820
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100101
# alu_in_b      = 01011100
# alu_op_b      = XNOR_b
# alu_out       = 10000110
# alu_irq       = 0
# PASSED_2: Expected_out = 10000110   alu_out = 10000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000110
# ********************************
# rand_num = 821
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110010
# alu_in_b      = 01100100
# alu_op_a      = AND_a
# alu_out       = 01100000
# alu_irq       = 0
# PASSED_2: Expected_out = 01100000   alu_out = 01100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100000
# ********************************
# rand_num = 822
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 823
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010001
# alu_in_b      = 01111000
# alu_op_a      = NAND_a
# alu_out       = 11101111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 824
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110110
# alu_in_b      = 01000011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 825
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001111
# alu_in_b      = 01011100
# alu_op_a      = NAND_a
# alu_out       = 11110011
# alu_irq       = 0
# PASSED_2: Expected_out = 11110011   alu_out = 11110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110011
# ********************************
# rand_num = 826
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 827
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000011
# alu_in_b      = 11010110
# alu_op_a      = XOR_a
# alu_out       = 00010101
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010101
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 828
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100101
# alu_in_b      = 10001010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 829
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011000
# alu_in_b      = 11101110
# alu_op_a      = NAND_a
# alu_out       = 10110111
# alu_irq       = 0
# PASSED_2: Expected_out = 10110111   alu_out = 10110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110111
# ********************************
# rand_num = 830
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111100
# alu_in_b      = 10100010
# alu_op_a      = AND_a
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 831
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101100
# alu_in_b      = 00101101
# alu_op_a      = XOR_a
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 832
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101001
# alu_in_b      = 10010111
# alu_op_b      = OR_b
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 833
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001000
# alu_in_b      = 10010110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 834
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100011
# alu_in_b      = 10101000
# alu_op_b      = OR_b
# alu_out       = 10101011
# alu_irq       = 0
# PASSED_2: Expected_out = 10101011   alu_out = 10101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101011
# ********************************
# rand_num = 835
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010001
# alu_in_b      = 01111111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 836
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111110
# alu_in_b      = 11000000
# alu_op_b      = XNOR_b
# alu_out       = 01000001
# alu_irq       = 0
# PASSED_2: Expected_out = 01000001   alu_out = 01000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000001
# ********************************
# rand_num = 837
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101111
# alu_in_b      = 10101001
# alu_op_a      = NAND_a
# alu_out       = 01010110
# alu_irq       = 0
# PASSED_2: Expected_out = 01010110   alu_out = 01010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010110
# ********************************
# rand_num = 838
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010000
# alu_in_b      = 01100011
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 839
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010101
# alu_in_b      = 01100101
# alu_op_a      = OR_a
# alu_out       = 01110101
# alu_irq       = 0
# PASSED_2: Expected_out = 01110101   alu_out = 01110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110101
# ********************************
# rand_num = 840
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110011
# alu_in_b      = 01111101
# alu_op_b      = XNOR_b
# alu_out       = 00110001
# alu_irq       = 0
# PASSED_2: Expected_out = 00110001   alu_out = 00110001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110001
# ********************************
# rand_num = 841
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011000
# alu_in_b      = 01100011
# alu_op_b      = OR_b
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 842
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011110
# alu_in_b      = 01100111
# alu_op_b      = XNOR_b
# alu_out       = 00000110
# alu_irq       = 0
# PASSED_2: Expected_out = 00000110   alu_out = 00000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000110
# ********************************
# rand_num = 843
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111111
# alu_in_b      = 00000111
# alu_op_b      = NOR_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 844
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011111
# alu_in_b      = 11010100
# alu_op_a      = AND_a
# alu_out       = 10010100
# alu_irq       = 0
# PASSED_2: Expected_out = 10010100   alu_out = 10010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010100
# ********************************
# rand_num = 845
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000001
# alu_in_b      = 10011010
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 846
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001101
# alu_in_b      = 00011010
# alu_op_b      = AND_b
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 847
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101101
# alu_in_b      = 01111100
# alu_op_b      = AND_b
# alu_out       = 00101100
# alu_irq       = 0
# PASSED_2: Expected_out = 00101100   alu_out = 00101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101100
# ********************************
# rand_num = 848
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110011
# alu_in_b      = 11110100
# alu_op_b      = NOR_b
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 849
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011100
# alu_in_b      = 00010011
# alu_op_a      = XOR_a
# alu_out       = 10001111
# alu_irq       = 0
# PASSED_2: Expected_out = 10001111   alu_out = 10001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001111
# ********************************
# rand_num = 850
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 01111001
# alu_op_a      = NAND_a
# alu_out       = 10001111
# alu_irq       = 0
# PASSED_2: Expected_out = 10001111   alu_out = 10001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001111
# ********************************
# rand_num = 851
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101011
# alu_in_b      = 00011011
# alu_op_b      = NOR_b
# alu_out       = 11000100
# alu_irq       = 0
# PASSED_2: Expected_out = 11000100   alu_out = 11000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000100
# ********************************
# rand_num = 852
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111110
# alu_in_b      = 00000000
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 853
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010000
# alu_in_b      = 00101011
# alu_op_b      = NOR_b
# alu_out       = 10000100
# alu_irq       = 0
# PASSED_2: Expected_out = 10000100   alu_out = 10000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000100
# ********************************
# rand_num = 854
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101100
# alu_in_b      = 10000010
# alu_op_a      = XOR_a
# alu_out       = 00101110
# alu_irq       = 0
# PASSED_2: Expected_out = 00101110   alu_out = 00101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101110
# ********************************
# rand_num = 855
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111000
# alu_in_b      = 01111010
# alu_op_a      = AND_a
# alu_out       = 01111000
# alu_irq       = 0
# PASSED_2: Expected_out = 01111000   alu_out = 01111000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111000
# ********************************
# rand_num = 856
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101111
# alu_in_b      = 11000001
# alu_op_a      = NAND_a
# alu_out       = 10111110
# alu_irq       = 0
# PASSED_2: Expected_out = 10111110   alu_out = 10111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111110
# ********************************
# rand_num = 857
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001010
# alu_in_b      = 11010101
# alu_op_b      = XNOR_b
# alu_out       = 11100000
# alu_irq       = 0
# PASSED_2: Expected_out = 11100000   alu_out = 11100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100000
# ********************************
# rand_num = 858
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111100
# alu_in_b      = 01110111
# alu_op_b      = XNOR_b
# alu_out       = 10110100
# alu_irq       = 0
# PASSED_2: Expected_out = 10110100   alu_out = 10110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110100
# ********************************
# rand_num = 859
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101110
# alu_in_b      = 01100101
# alu_op_b      = AND_b
# alu_out       = 00100100
# alu_irq       = 0
# PASSED_2: Expected_out = 00100100   alu_out = 00100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100100
# ********************************
# rand_num = 860
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101111
# alu_in_b      = 11110011
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 861
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010010
# alu_in_b      = 11100010
# alu_op_b      = OR_b
# alu_out       = 11110010
# alu_irq       = 0
# PASSED_2: Expected_out = 11110010   alu_out = 11110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110010
# ********************************
# rand_num = 862
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001011
# alu_in_b      = 11000111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 863
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011101
# alu_in_b      = 11000110
# alu_op_b      = XNOR_b
# alu_out       = 01100100
# alu_irq       = 0
# PASSED_2: Expected_out = 01100100   alu_out = 01100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100100
# ********************************
# rand_num = 864
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001010
# alu_in_b      = 00111100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 865
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111000
# alu_in_b      = 01000100
# alu_op_a      = XOR_a
# alu_out       = 00111100
# alu_irq       = 0
# PASSED_2: Expected_out = 00111100   alu_out = 00111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111100
# ********************************
# rand_num = 866
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000110
# alu_in_b      = 00111101
# alu_op_a      = OR_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 867
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110010
# alu_in_b      = 00111001
# alu_op_a      = NAND_a
# alu_out       = 11001111
# alu_irq       = 0
# PASSED_2: Expected_out = 11001111   alu_out = 11001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001111
# ********************************
# rand_num = 868
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001101
# alu_in_b      = 00010011
# alu_op_b      = OR_b
# alu_out       = 00011111
# alu_irq       = 0
# PASSED_2: Expected_out = 00011111   alu_out = 00011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011111
# ********************************
# rand_num = 869
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101010
# alu_in_b      = 11000010
# alu_op_b      = XNOR_b
# alu_out       = 10010111
# alu_irq       = 0
# PASSED_2: Expected_out = 10010111   alu_out = 10010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010111
# ********************************
# rand_num = 870
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010111
# alu_in_b      = 01110110
# alu_op_b      = AND_b
# alu_out       = 00010110
# alu_irq       = 0
# PASSED_2: Expected_out = 00010110   alu_out = 00010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010110
# ********************************
# rand_num = 871
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101111
# alu_in_b      = 00101111
# alu_op_b      = AND_b
# alu_out       = 00101111
# alu_irq       = 0
# PASSED_2: Expected_out = 00101111   alu_out = 00101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101111
# ********************************
# rand_num = 872
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000111
# alu_in_b      = 10011011
# alu_op_a      = AND_a
# alu_out       = 00000011
# alu_irq       = 0
# PASSED_2: Expected_out = 00000011   alu_out = 00000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000011
# ********************************
# rand_num = 873
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001001
# alu_in_b      = 01001000
# alu_op_a      = AND_a
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 874
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100101
# alu_in_b      = 10100111
# alu_op_b      = XNOR_b
# alu_out       = 00111101
# alu_irq       = 0
# PASSED_2: Expected_out = 00111101   alu_out = 00111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111101
# ********************************
# rand_num = 875
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001001
# alu_in_b      = 11110110
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 876
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010110
# alu_in_b      = 01000101
# alu_op_b      = XNOR_b
# alu_out       = 01101100
# alu_irq       = 0
# PASSED_2: Expected_out = 01101100   alu_out = 01101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101100
# ********************************
# rand_num = 877
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010000
# alu_in_b      = 11100101
# alu_op_b      = XNOR_b
# alu_out       = 10001010
# alu_irq       = 0
# PASSED_2: Expected_out = 10001010   alu_out = 10001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001010
# ********************************
# rand_num = 878
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 879
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110100
# alu_in_b      = 10111010
# alu_op_a      = OR_a
# alu_out       = 10111110
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111110
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 880
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100001
# alu_in_b      = 00110011
# alu_op_b      = AND_b
# alu_out       = 00100001
# alu_irq       = 0
# PASSED_2: Expected_out = 00100001   alu_out = 00100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100001
# ********************************
# rand_num = 881
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011110
# alu_in_b      = 00000110
# alu_op_b      = NOR_b
# alu_out       = 01100001
# alu_irq       = 0
# PASSED_2: Expected_out = 01100001   alu_out = 01100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100001
# ********************************
# rand_num = 882
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010000
# alu_in_b      = 00011000
# alu_op_b      = AND_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 883
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011100
# alu_in_b      = 11010010
# alu_op_a      = NAND_a
# alu_out       = 01101111
# alu_irq       = 0
# PASSED_2: Expected_out = 01101111   alu_out = 01101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101111
# ********************************
# rand_num = 884
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010101
# alu_in_b      = 11011011
# alu_op_b      = NOR_b
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 885
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000110
# alu_in_b      = 11011001
# alu_op_a      = AND_a
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 886
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001001
# alu_in_b      = 01100001
# alu_op_b      = XNOR_b
# alu_out       = 01010111
# alu_irq       = 0
# PASSED_2: Expected_out = 01010111   alu_out = 01010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010111
# ********************************
# rand_num = 887
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001011
# alu_in_b      = 00111111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 888
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001010
# alu_in_b      = 01100000
# alu_op_a      = XOR_a
# alu_out       = 11101010
# alu_irq       = 0
# PASSED_2: Expected_out = 11101010   alu_out = 11101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101010
# ********************************
# rand_num = 889
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010101
# alu_in_b      = 00111111
# alu_op_b      = AND_b
# alu_out       = 00010101
# alu_irq       = 0
# PASSED_2: Expected_out = 00010101   alu_out = 00010101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010101
# ********************************
# rand_num = 890
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110000
# alu_in_b      = 11010110
# alu_op_b      = NOR_b
# alu_out       = 00001001
# alu_irq       = 0
# PASSED_2: Expected_out = 00001001   alu_out = 00001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001001
# ********************************
# rand_num = 891
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001110
# alu_in_b      = 10000000
# alu_op_b      = XNOR_b
# alu_out       = 10110001
# alu_irq       = 0
# PASSED_2: Expected_out = 10110001   alu_out = 10110001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110001
# ********************************
# rand_num = 892
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101100
# alu_in_b      = 10110011
# alu_op_a      = AND_a
# alu_out       = 10100000
# alu_irq       = 0
# PASSED_2: Expected_out = 10100000   alu_out = 10100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100000
# ********************************
# rand_num = 893
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 894
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010010
# alu_in_b      = 00100101
# alu_op_a      = XOR_a
# alu_out       = 11110111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 895
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110110
# alu_in_b      = 00101001
# alu_op_a      = AND_a
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 896
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000111
# alu_in_b      = 00111010
# alu_op_a      = NAND_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 897
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001110
# alu_in_b      = 01010110
# alu_op_b      = OR_b
# alu_out       = 11011110
# alu_irq       = 0
# PASSED_2: Expected_out = 11011110   alu_out = 11011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011110
# ********************************
# rand_num = 898
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111101
# alu_in_b      = 00111001
# alu_op_b      = OR_b
# alu_out       = 01111101
# alu_irq       = 0
# PASSED_2: Expected_out = 01111101   alu_out = 01111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111101
# ********************************
# rand_num = 899
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001100
# alu_in_b      = 10110111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 900
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011100
# alu_in_b      = 10100010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 901
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011111
# alu_in_b      = 11110111
# alu_op_b      = AND_b
# alu_out       = 10010111
# alu_irq       = 0
# PASSED_2: Expected_out = 10010111   alu_out = 10010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010111
# ********************************
# rand_num = 902
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110010
# alu_in_b      = 11100110
# alu_op_a      = OR_a
# alu_out       = 11110110
# alu_irq       = 0
# PASSED_2: Expected_out = 11110110   alu_out = 11110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110110
# ********************************
# rand_num = 903
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 904
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010100
# alu_in_b      = 10101111
# alu_op_a      = NAND_a
# alu_out       = 11111011
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 905
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 906
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011000
# alu_in_b      = 00010111
# alu_op_b      = NOR_b
# alu_out       = 01100000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 907
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 908
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100110
# alu_in_b      = 10011010
# alu_op_b      = AND_b
# alu_out       = 10000010
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 909
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000000
# alu_in_b      = 00000000
# alu_op_b      = XNOR_b
# alu_out       = 00111111
# alu_irq       = 0
# PASSED_2: Expected_out = 00111111   alu_out = 00111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111111
# ********************************
# rand_num = 910
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100001
# alu_in_b      = 10101111
# alu_op_a      = OR_a
# alu_out       = 10101111
# alu_irq       = 0
# PASSED_2: Expected_out = 10101111   alu_out = 10101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101111
# ********************************
# rand_num = 911
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110010
# alu_in_b      = 01000100
# alu_op_b      = NOR_b
# alu_out       = 10001001
# alu_irq       = 0
# PASSED_2: Expected_out = 10001001   alu_out = 10001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001001
# ********************************
# rand_num = 912
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110100
# alu_in_b      = 10111111
# alu_op_b      = XNOR_b
# alu_out       = 10110100
# alu_irq       = 0
# PASSED_2: Expected_out = 10110100   alu_out = 10110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110100
# ********************************
# rand_num = 913
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000111
# alu_in_b      = 00100000
# alu_op_b      = XNOR_b
# alu_out       = 01011000
# alu_irq       = 0
# PASSED_2: Expected_out = 01011000   alu_out = 01011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011000
# ********************************
# rand_num = 914
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000111
# alu_in_b      = 11101111
# alu_op_a      = XOR_a
# alu_out       = 10101000
# alu_irq       = 0
# PASSED_2: Expected_out = 10101000   alu_out = 10101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101000
# ********************************
# rand_num = 915
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000001
# alu_in_b      = 01111001
# alu_op_a      = XOR_a
# alu_out       = 11111000
# alu_irq       = 0
# PASSED_2: Expected_out = 11111000   alu_out = 11111000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111000
# ********************************
# rand_num = 916
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000111
# alu_in_b      = 10011010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 917
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001111
# alu_in_b      = 00111110
# alu_op_b      = NOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 918
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101011
# alu_in_b      = 10111011
# alu_op_b      = AND_b
# alu_out       = 10101011
# alu_irq       = 0
# PASSED_2: Expected_out = 10101011   alu_out = 10101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101011
# ********************************
# rand_num = 919
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001101
# alu_in_b      = 01101001
# alu_op_a      = OR_a
# alu_out       = 11101101
# alu_irq       = 0
# PASSED_2: Expected_out = 11101101   alu_out = 11101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101101
# ********************************
# rand_num = 920
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000000
# alu_in_b      = 01000010
# alu_op_b      = XNOR_b
# alu_out       = 01111101
# alu_irq       = 0
# PASSED_2: Expected_out = 01111101   alu_out = 01111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111101
# ********************************
# rand_num = 921
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011000
# alu_in_b      = 00101010
# alu_op_b      = XNOR_b
# alu_out       = 11001101
# alu_irq       = 0
# PASSED_2: Expected_out = 11001101   alu_out = 11001101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001101
# ********************************
# rand_num = 922
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 923
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100110
# alu_in_b      = 10111000
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 924
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 925
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001100
# alu_in_b      = 01101011
# alu_op_b      = AND_b
# alu_out       = 00001000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 926
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 927
# rand 1 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 928
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001011
# alu_in_b      = 01110101
# alu_op_b      = AND_b
# alu_out       = 00000001
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 929
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000000
# alu_in_b      = 01000011
# alu_op_b      = OR_b
# alu_out       = 11000011
# alu_irq       = 0
# PASSED_2: Expected_out = 11000011   alu_out = 11000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000011
# ********************************
# rand_num = 930
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001101
# alu_in_b      = 11100011
# alu_op_a      = XOR_a
# alu_out       = 01101110
# alu_irq       = 0
# PASSED_2: Expected_out = 01101110   alu_out = 01101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101110
# ********************************
# rand_num = 931
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100010
# alu_in_b      = 10011000
# alu_op_a      = XOR_a
# alu_out       = 10111010
# alu_irq       = 0
# PASSED_2: Expected_out = 10111010   alu_out = 10111010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111010
# ********************************
# rand_num = 932
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111110
# alu_in_b      = 00011010
# alu_op_a      = AND_a
# alu_out       = 00011010
# alu_irq       = 0
# PASSED_2: Expected_out = 00011010   alu_out = 00011010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011010
# ********************************
# rand_num = 933
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110111
# alu_in_b      = 11101101
# alu_op_b      = XNOR_b
# alu_out       = 10100101
# alu_irq       = 0
# PASSED_2: Expected_out = 10100101   alu_out = 10100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100101
# ********************************
# rand_num = 934
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001001
# alu_in_b      = 00011011
# alu_op_b      = NOR_b
# alu_out       = 10100100
# alu_irq       = 0
# PASSED_2: Expected_out = 10100100   alu_out = 10100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100100
# ********************************
# rand_num = 935
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000111
# alu_in_b      = 10001000
# alu_op_a      = XOR_a
# alu_out       = 00001111
# alu_irq       = 0
# PASSED_2: Expected_out = 00001111   alu_out = 00001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001111
# ********************************
# rand_num = 936
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010001
# alu_in_b      = 01100111
# alu_op_b      = NOR_b
# alu_out       = 10001000
# alu_irq       = 0
# PASSED_2: Expected_out = 10001000   alu_out = 10001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001000
# ********************************
# rand_num = 937
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100101
# alu_in_b      = 01101000
# alu_op_a      = OR_a
# alu_out       = 01101101
# alu_irq       = 0
# PASSED_2: Expected_out = 01101101   alu_out = 01101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101101
# ********************************
# rand_num = 938
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011010
# alu_in_b      = 10011001
# alu_op_b      = OR_b
# alu_out       = 11011011
# alu_irq       = 0
# PASSED_2: Expected_out = 11011011   alu_out = 11011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011011
# ********************************
# rand_num = 939
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000101
# alu_in_b      = 00110001
# alu_op_b      = NOR_b
# alu_out       = 10001010
# alu_irq       = 0
# PASSED_2: Expected_out = 10001010   alu_out = 10001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001010
# ********************************
# rand_num = 940
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001111
# alu_in_b      = 10101011
# alu_op_b      = NOR_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 941
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111101
# alu_in_b      = 10100101
# alu_op_a      = NAND_a
# alu_out       = 01011010
# alu_irq       = 0
# PASSED_2: Expected_out = 01011010   alu_out = 01011010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011010
# ********************************
# rand_num = 942
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011100
# alu_in_b      = 10001101
# alu_op_b      = XNOR_b
# alu_out       = 00101110
# alu_irq       = 0
# PASSED_2: Expected_out = 00101110   alu_out = 00101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101110
# ********************************
# rand_num = 943
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011011
# alu_in_b      = 10110101
# alu_op_a      = OR_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 944
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001010
# alu_in_b      = 10000011
# alu_op_a      = XOR_a
# alu_out       = 11001001
# alu_irq       = 0
# PASSED_2: Expected_out = 11001001   alu_out = 11001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001001
# ********************************
# rand_num = 945
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111000
# alu_in_b      = 00000110
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 946
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001001
# alu_in_b      = 11011110
# alu_op_b      = XNOR_b
# alu_out       = 10101000
# alu_irq       = 0
# PASSED_2: Expected_out = 10101000   alu_out = 10101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101000
# ********************************
# rand_num = 947
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000101
# alu_in_b      = 10011100
# alu_op_b      = XNOR_b
# alu_out       = 11100110
# alu_irq       = 0
# PASSED_2: Expected_out = 11100110   alu_out = 11100110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100110
# ********************************
# rand_num = 948
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001011
# alu_in_b      = 01000100
# alu_op_a      = NAND_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 949
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000010
# alu_in_b      = 01110101
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 950
# rand 1 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101100
# alu_in_b      = 00101110
# alu_op_b      = NOR_b
# alu_out       = 10010001
# alu_irq       = 0
# PASSED_2: Expected_out = 10010001   alu_out = 10010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010001
# ********************************
# rand_num = 951
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010111
# alu_in_b      = 01010000
# alu_op_a      = AND_a
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 952
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 953
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 954
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 955
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 956
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 957
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 958
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 959
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 11111000
# alu_op_a      = OR_a
# alu_out       = 11111000
# alu_irq       = 1
# PASSED_2: Expected_out = 11111000   alu_out = 11111000
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 960
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 11111000
# alu_op_a      = OR_a
# alu_out       = 11111000
# alu_irq       = 1
# PASSED_2: Expected_out = 11111000   alu_out = 11111000
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 961
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 962
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 963
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 964
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 965
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 966
# rand 2 with inline constraints for interrup a
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 967
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 968
# rand 2 with inline constraints for interrup a
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 969
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 11111000
# alu_op_a      = OR_a
# alu_out       = 11111000
# alu_irq       = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 970
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 971
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 972
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 973
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 974
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 975
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 976
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 977
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 978
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 979
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 980
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 11111000
# alu_op_a      = OR_a
# alu_out       = 11111000
# alu_irq       = 1
# PASSED_2: Expected_out = 11111000   alu_out = 11111000
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 981
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 982
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 11111000
# alu_op_a      = OR_a
# alu_out       = 11111000
# alu_irq       = 1
# PASSED_2: Expected_out = 11111000   alu_out = 11111000
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 983
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 11111000
# alu_op_a      = OR_a
# alu_out       = 11111000
# alu_irq       = 1
# PASSED_2: Expected_out = 11111000   alu_out = 11111000
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 984
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 985
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 986
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 987
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 988
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 989
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 990
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 991
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 11111000
# alu_op_a      = OR_a
# alu_out       = 11111000
# alu_irq       = 1
# PASSED_2: Expected_out = 11111000   alu_out = 11111000
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 992
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 993
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 994
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 11111000
# alu_op_a      = OR_a
# alu_out       = 11111000
# alu_irq       = 1
# PASSED_2: Expected_out = 11111000   alu_out = 11111000
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 995
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 996
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 997
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 11111000
# alu_op_a      = OR_a
# alu_out       = 11111000
# alu_irq       = 1
# PASSED_2: Expected_out = 11111000   alu_out = 11111000
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 998
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 999
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 00000000
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1000
# rand 2 with inline constraints for interrup a
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1001
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 11010011
# alu_op_b      = XNOR_b
# alu_out       = 11010011
# alu_irq       = 0
# PASSED_2: Expected_out = 11010011   alu_out = 11010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010011
# ********************************
# rand_num = 1002
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101111
# alu_in_b      = 10110011
# alu_op_b      = OR_b
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 1003
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010111
# alu_in_b      = 00010011
# alu_op_b      = NOR_b
# alu_out       = 01101000
# alu_irq       = 0
# PASSED_2: Expected_out = 01101000   alu_out = 01101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101000
# ********************************
# rand_num = 1004
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111110
# alu_in_b      = 01001101
# alu_op_b      = XNOR_b
# alu_out       = 01001100
# alu_irq       = 0
# PASSED_2: Expected_out = 01001100   alu_out = 01001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001100
# ********************************
# rand_num = 1005
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111110
# alu_in_b      = 00100100
# alu_op_a      = NAND_a
# alu_out       = 11011011
# alu_irq       = 0
# PASSED_2: Expected_out = 11011011   alu_out = 11011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011011
# ********************************
# rand_num = 1006
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111110
# alu_in_b      = 10000001
# alu_op_b      = AND_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1007
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010110
# alu_in_b      = 11000011
# alu_op_b      = NOR_b
# alu_out       = 00101000
# alu_irq       = 0
# PASSED_2: Expected_out = 00101000   alu_out = 00101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101000
# ********************************
# rand_num = 1008
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110111
# alu_in_b      = 01000111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1009
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110011
# alu_in_b      = 00001100
# alu_op_b      = XNOR_b
# alu_out       = 11000000
# alu_irq       = 0
# PASSED_2: Expected_out = 11000000   alu_out = 11000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000000
# ********************************
# rand_num = 1010
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000001
# alu_in_b      = 01101000
# alu_op_a      = XOR_a
# alu_out       = 10101001
# alu_irq       = 0
# PASSED_2: Expected_out = 10101001   alu_out = 10101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101001
# ********************************
# rand_num = 1011
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011010
# alu_in_b      = 00000000
# alu_op_a      = OR_a
# alu_out       = 01011010
# alu_irq       = 0
# PASSED_2: Expected_out = 01011010   alu_out = 01011010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011010
# ********************************
# rand_num = 1012
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110000
# alu_in_b      = 01101010
# alu_op_b      = AND_b
# alu_out       = 01100000
# alu_irq       = 0
# PASSED_2: Expected_out = 01100000   alu_out = 01100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100000
# ********************************
# rand_num = 1013
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001101
# alu_in_b      = 10010100
# alu_op_a      = NAND_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 1014
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101001
# alu_in_b      = 01000000
# alu_op_a      = OR_a
# alu_out       = 11101001
# alu_irq       = 0
# PASSED_2: Expected_out = 11101001   alu_out = 11101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101001
# ********************************
# rand_num = 1015
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000010
# alu_in_b      = 10000011
# alu_op_a      = XOR_a
# alu_out       = 11000001
# alu_irq       = 0
# PASSED_2: Expected_out = 11000001   alu_out = 11000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000001
# ********************************
# rand_num = 1016
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011111
# alu_in_b      = 01110110
# alu_op_b      = AND_b
# alu_out       = 01010110
# alu_irq       = 0
# PASSED_2: Expected_out = 01010110   alu_out = 01010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010110
# ********************************
# rand_num = 1017
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100101
# alu_in_b      = 11100001
# alu_op_b      = AND_b
# alu_out       = 10100001
# alu_irq       = 0
# PASSED_2: Expected_out = 10100001   alu_out = 10100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100001
# ********************************
# rand_num = 1018
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010010
# alu_in_b      = 11001011
# alu_op_a      = AND_a
# alu_out       = 01000010
# alu_irq       = 0
# PASSED_2: Expected_out = 01000010   alu_out = 01000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000010
# ********************************
# rand_num = 1019
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010110
# alu_in_b      = 11101111
# alu_op_a      = NAND_a
# alu_out       = 00111001
# alu_irq       = 0
# PASSED_2: Expected_out = 00111001   alu_out = 00111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111001
# ********************************
# rand_num = 1020
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100011
# alu_in_b      = 01110010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1021
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100110
# alu_in_b      = 00011010
# alu_op_b      = OR_b
# alu_out       = 00111110
# alu_irq       = 0
# PASSED_2: Expected_out = 00111110   alu_out = 00111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111110
# ********************************
# rand_num = 1022
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000110
# alu_in_b      = 11110010
# alu_op_b      = OR_b
# alu_out       = 11110110
# alu_irq       = 0
# PASSED_2: Expected_out = 11110110   alu_out = 11110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110110
# ********************************
# rand_num = 1023
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100011
# alu_in_b      = 11010110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1024
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101100
# alu_in_b      = 00100010
# alu_op_a      = XOR_a
# alu_out       = 01001110
# alu_irq       = 0
# PASSED_2: Expected_out = 01001110   alu_out = 01001110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001110
# ********************************
# rand_num = 1025
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110101
# alu_in_b      = 11011001
# alu_op_a      = AND_a
# alu_out       = 11010001
# alu_irq       = 0
# PASSED_2: Expected_out = 11010001   alu_out = 11010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010001
# ********************************
# rand_num = 1026
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101011
# alu_in_b      = 00100111
# alu_op_b      = OR_b
# alu_out       = 01101111
# alu_irq       = 0
# PASSED_2: Expected_out = 01101111   alu_out = 01101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101111
# ********************************
# rand_num = 1027
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011110
# alu_in_b      = 00010101
# alu_op_a      = OR_a
# alu_out       = 01011111
# alu_irq       = 0
# PASSED_2: Expected_out = 01011111   alu_out = 01011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011111
# ********************************
# rand_num = 1028
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111111
# alu_in_b      = 10110100
# alu_op_a      = AND_a
# alu_out       = 00110100
# alu_irq       = 0
# PASSED_2: Expected_out = 00110100   alu_out = 00110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110100
# ********************************
# rand_num = 1029
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1030
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000011
# alu_in_b      = 01011011
# alu_op_a      = XOR_a
# alu_out       = 01011000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1031
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1032
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001011
# alu_in_b      = 00011001
# alu_op_b      = NOR_b
# alu_out       = 11100100
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100100
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1033
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000011
# alu_in_b      = 11010010
# alu_op_b      = NOR_b
# alu_out       = 00101100
# alu_irq       = 0
# PASSED_2: Expected_out = 00101100   alu_out = 00101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101100
# ********************************
# rand_num = 1034
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111101
# alu_in_b      = 01110100
# alu_op_b      = XNOR_b
# alu_out       = 10110110
# alu_irq       = 0
# PASSED_2: Expected_out = 10110110   alu_out = 10110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110110
# ********************************
# rand_num = 1035
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000101
# alu_in_b      = 00000110
# alu_op_a      = OR_a
# alu_out       = 00000111
# alu_irq       = 0
# PASSED_2: Expected_out = 00000111   alu_out = 00000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000111
# ********************************
# rand_num = 1036
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110101
# alu_in_b      = 00011001
# alu_op_a      = AND_a
# alu_out       = 00010001
# alu_irq       = 0
# PASSED_2: Expected_out = 00010001   alu_out = 00010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010001
# ********************************
# rand_num = 1037
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011101
# alu_in_b      = 01110011
# alu_op_a      = NAND_a
# alu_out       = 10101110
# alu_irq       = 0
# PASSED_2: Expected_out = 10101110   alu_out = 10101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101110
# ********************************
# rand_num = 1038
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001000
# alu_in_b      = 00001110
# alu_op_a      = NAND_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 1039
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011110
# alu_in_b      = 11110110
# alu_op_a      = AND_a
# alu_out       = 10010110
# alu_irq       = 0
# PASSED_2: Expected_out = 10010110   alu_out = 10010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010110
# ********************************
# rand_num = 1040
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011011
# alu_in_b      = 00111100
# alu_op_b      = XNOR_b
# alu_out       = 00011000
# alu_irq       = 0
# PASSED_2: Expected_out = 00011000   alu_out = 00011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011000
# ********************************
# rand_num = 1041
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011101
# alu_in_b      = 01110111
# alu_op_a      = NAND_a
# alu_out       = 11101010
# alu_irq       = 0
# PASSED_2: Expected_out = 11101010   alu_out = 11101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101010
# ********************************
# rand_num = 1042
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110010
# alu_in_b      = 00111110
# alu_op_a      = AND_a
# alu_out       = 00110010
# alu_irq       = 0
# PASSED_2: Expected_out = 00110010   alu_out = 00110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110010
# ********************************
# rand_num = 1043
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111011
# alu_in_b      = 01000100
# alu_op_b      = NOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1044
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001101
# alu_in_b      = 00111011
# alu_op_b      = OR_b
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 1045
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011001
# alu_in_b      = 11110001
# alu_op_a      = OR_a
# alu_out       = 11111001
# alu_irq       = 0
# PASSED_2: Expected_out = 11111001   alu_out = 11111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111001
# ********************************
# rand_num = 1046
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101011
# alu_in_b      = 01010001
# alu_op_b      = AND_b
# alu_out       = 01000001
# alu_irq       = 0
# PASSED_2: Expected_out = 01000001   alu_out = 01000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000001
# ********************************
# rand_num = 1047
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010011
# alu_in_b      = 10010111
# alu_op_b      = AND_b
# alu_out       = 10010011
# alu_irq       = 0
# PASSED_2: Expected_out = 10010011   alu_out = 10010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010011
# ********************************
# rand_num = 1048
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100101
# alu_in_b      = 10011010
# alu_op_a      = NAND_a
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 1049
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100101
# alu_in_b      = 10011101
# alu_op_a      = XOR_a
# alu_out       = 01111000
# alu_irq       = 0
# PASSED_2: Expected_out = 01111000   alu_out = 01111000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111000
# ********************************
# rand_num = 1050
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000001
# alu_in_b      = 11011111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1051
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101110
# alu_in_b      = 10111110
# alu_op_a      = AND_a
# alu_out       = 00101110
# alu_irq       = 0
# PASSED_2: Expected_out = 00101110   alu_out = 00101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101110
# ********************************
# rand_num = 1052
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000101
# alu_in_b      = 10100010
# alu_op_b      = AND_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1053
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000001
# alu_in_b      = 00011011
# alu_op_a      = OR_a
# alu_out       = 11011011
# alu_irq       = 0
# PASSED_2: Expected_out = 11011011   alu_out = 11011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011011
# ********************************
# rand_num = 1054
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000010
# alu_in_b      = 10110111
# alu_op_a      = XOR_a
# alu_out       = 10110101
# alu_irq       = 0
# PASSED_2: Expected_out = 10110101   alu_out = 10110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110101
# ********************************
# rand_num = 1055
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011011
# alu_in_b      = 10001101
# alu_op_a      = OR_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 1056
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001110
# alu_in_b      = 11110110
# alu_op_a      = AND_a
# alu_out       = 11000110
# alu_irq       = 0
# PASSED_2: Expected_out = 11000110   alu_out = 11000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000110
# ********************************
# rand_num = 1057
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111010
# alu_in_b      = 00110110
# alu_op_b      = XNOR_b
# alu_out       = 00110011
# alu_irq       = 0
# PASSED_2: Expected_out = 00110011   alu_out = 00110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110011
# ********************************
# rand_num = 1058
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110011
# alu_in_b      = 11111010
# alu_op_b      = OR_b
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 1059
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110011
# alu_in_b      = 01110000
# alu_op_b      = XNOR_b
# alu_out       = 10111100
# alu_irq       = 0
# PASSED_2: Expected_out = 10111100   alu_out = 10111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111100
# ********************************
# rand_num = 1060
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1061
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1062
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100111
# alu_in_b      = 00101000
# alu_op_a      = AND_a
# alu_out       = 00100000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1063
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110000
# alu_in_b      = 10001111
# alu_op_b      = OR_b
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 1064
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100111
# alu_in_b      = 00111010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1065
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001011
# alu_in_b      = 10001110
# alu_op_a      = NAND_a
# alu_out       = 01110101
# alu_irq       = 0
# PASSED_2: Expected_out = 01110101   alu_out = 01110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110101
# ********************************
# rand_num = 1066
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001111
# alu_in_b      = 11000001
# alu_op_b      = OR_b
# alu_out       = 11001111
# alu_irq       = 0
# PASSED_2: Expected_out = 11001111   alu_out = 11001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001111
# ********************************
# rand_num = 1067
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110111
# alu_in_b      = 01111001
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1068
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011010
# alu_in_b      = 00011000
# alu_op_a      = AND_a
# alu_out       = 00011000
# alu_irq       = 0
# PASSED_2: Expected_out = 00011000   alu_out = 00011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011000
# ********************************
# rand_num = 1069
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010101
# alu_in_b      = 00001110
# alu_op_b      = OR_b
# alu_out       = 01011111
# alu_irq       = 0
# PASSED_2: Expected_out = 01011111   alu_out = 01011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011111
# ********************************
# rand_num = 1070
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011001
# alu_in_b      = 01000000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1071
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001111
# alu_in_b      = 10101011
# alu_op_a      = AND_a
# alu_out       = 00001011
# alu_irq       = 0
# PASSED_2: Expected_out = 00001011   alu_out = 00001011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001011
# ********************************
# rand_num = 1072
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000001
# alu_in_b      = 11001000
# alu_op_a      = OR_a
# alu_out       = 11001001
# alu_irq       = 0
# PASSED_2: Expected_out = 11001001   alu_out = 11001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001001
# ********************************
# rand_num = 1073
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101001
# alu_in_b      = 11111110
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1074
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001100
# alu_in_b      = 00010011
# alu_op_a      = XOR_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 1075
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010010
# alu_in_b      = 11110101
# alu_op_b      = OR_b
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 1076
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010000
# alu_in_b      = 11101110
# alu_op_b      = OR_b
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 1077
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110010
# alu_in_b      = 11011110
# alu_op_b      = OR_b
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 1078
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001100
# alu_in_b      = 11111001
# alu_op_a      = NAND_a
# alu_out       = 01110111
# alu_irq       = 0
# PASSED_2: Expected_out = 01110111   alu_out = 01110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110111
# ********************************
# rand_num = 1079
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100010
# alu_in_b      = 11011101
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1080
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000001
# alu_in_b      = 10001000
# alu_op_a      = XOR_a
# alu_out       = 10001001
# alu_irq       = 0
# PASSED_2: Expected_out = 10001001   alu_out = 10001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001001
# ********************************
# rand_num = 1081
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100000
# alu_in_b      = 00111111
# alu_op_a      = XOR_a
# alu_out       = 01011111
# alu_irq       = 0
# PASSED_2: Expected_out = 01011111   alu_out = 01011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011111
# ********************************
# rand_num = 1082
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111010
# alu_in_b      = 10111110
# alu_op_b      = NOR_b
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 1083
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011100
# alu_in_b      = 00000100
# alu_op_b      = NOR_b
# alu_out       = 11100011
# alu_irq       = 0
# PASSED_2: Expected_out = 11100011   alu_out = 11100011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100011
# ********************************
# rand_num = 1084
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010111
# alu_in_b      = 11100000
# alu_op_a      = OR_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 1085
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111100
# alu_in_b      = 11101000
# alu_op_a      = XOR_a
# alu_out       = 01010100
# alu_irq       = 0
# PASSED_2: Expected_out = 01010100   alu_out = 01010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010100
# ********************************
# rand_num = 1086
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011110
# alu_in_b      = 11111000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1087
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000001
# alu_in_b      = 11100001
# alu_op_b      = XNOR_b
# alu_out       = 01011111
# alu_irq       = 0
# PASSED_2: Expected_out = 01011111   alu_out = 01011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011111
# ********************************
# rand_num = 1088
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101111
# alu_in_b      = 00100011
# alu_op_a      = NAND_a
# alu_out       = 11011100
# alu_irq       = 0
# PASSED_2: Expected_out = 11011100   alu_out = 11011100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011100
# ********************************
# rand_num = 1089
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1090
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011111
# alu_in_b      = 11011110
# alu_op_a      = XOR_a
# alu_out       = 11000001
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000001
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1091
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111111
# alu_in_b      = 11101101
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1092
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111101
# alu_in_b      = 10111010
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1093
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100011
# alu_in_b      = 11010100
# alu_op_a      = XOR_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 1094
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00001111
# alu_op_b      = OR_b
# alu_out       = 00001111
# alu_irq       = 0
# PASSED_2: Expected_out = 00001111   alu_out = 00001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001111
# ********************************
# rand_num = 1095
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010010
# alu_in_b      = 01000011
# alu_op_a      = NAND_a
# alu_out       = 10111101
# alu_irq       = 0
# PASSED_2: Expected_out = 10111101   alu_out = 10111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111101
# ********************************
# rand_num = 1096
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000011
# alu_in_b      = 01101000
# alu_op_b      = AND_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1097
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010101
# alu_in_b      = 00111111
# alu_op_a      = AND_a
# alu_out       = 00010101
# alu_irq       = 0
# PASSED_2: Expected_out = 00010101   alu_out = 00010101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010101
# ********************************
# rand_num = 1098
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111001
# alu_in_b      = 11010101
# alu_op_b      = AND_b
# alu_out       = 11010001
# alu_irq       = 0
# PASSED_2: Expected_out = 11010001   alu_out = 11010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010001
# ********************************
# rand_num = 1099
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010100
# alu_in_b      = 10101101
# alu_op_b      = NOR_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 1100
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111010
# alu_in_b      = 10101011
# alu_op_a      = OR_a
# alu_out       = 10111011
# alu_irq       = 0
# PASSED_2: Expected_out = 10111011   alu_out = 10111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111011
# ********************************
# rand_num = 1101
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010110
# alu_in_b      = 01110000
# alu_op_b      = NOR_b
# alu_out       = 10001001
# alu_irq       = 0
# PASSED_2: Expected_out = 10001001   alu_out = 10001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001001
# ********************************
# rand_num = 1102
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010111
# alu_in_b      = 11011001
# alu_op_b      = XNOR_b
# alu_out       = 01110001
# alu_irq       = 0
# PASSED_2: Expected_out = 01110001   alu_out = 01110001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110001
# ********************************
# rand_num = 1103
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1104
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000111
# alu_in_b      = 00000100
# alu_op_a      = NAND_a
# alu_out       = 11111011
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1105
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100101
# alu_in_b      = 01101011
# alu_op_a      = AND_a
# alu_out       = 01100001
# alu_irq       = 0
# PASSED_2: Expected_out = 01100001   alu_out = 01100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100001
# ********************************
# rand_num = 1106
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100101
# alu_in_b      = 11011111
# alu_op_b      = XNOR_b
# alu_out       = 11000101
# alu_irq       = 0
# PASSED_2: Expected_out = 11000101   alu_out = 11000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000101
# ********************************
# rand_num = 1107
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101111
# alu_in_b      = 01111100
# alu_op_a      = AND_a
# alu_out       = 00101100
# alu_irq       = 0
# PASSED_2: Expected_out = 00101100   alu_out = 00101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101100
# ********************************
# rand_num = 1108
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110000
# alu_in_b      = 10010000
# alu_op_b      = XNOR_b
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 1109
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110101
# alu_in_b      = 10101000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1110
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010000
# alu_in_b      = 00111001
# alu_op_a      = OR_a
# alu_out       = 01111001
# alu_irq       = 0
# PASSED_2: Expected_out = 01111001   alu_out = 01111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111001
# ********************************
# rand_num = 1111
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010000
# alu_in_b      = 10001101
# alu_op_b      = OR_b
# alu_out       = 10011101
# alu_irq       = 0
# PASSED_2: Expected_out = 10011101   alu_out = 10011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011101
# ********************************
# rand_num = 1112
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110000
# alu_in_b      = 01100101
# alu_op_b      = OR_b
# alu_out       = 11110101
# alu_irq       = 0
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110101
# ********************************
# rand_num = 1113
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010001
# alu_in_b      = 01000100
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1114
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000110
# alu_in_b      = 11100110
# alu_op_b      = NOR_b
# alu_out       = 00011001
# alu_irq       = 0
# PASSED_2: Expected_out = 00011001   alu_out = 00011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011001
# ********************************
# rand_num = 1115
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101100
# alu_in_b      = 11000101
# alu_op_b      = OR_b
# alu_out       = 11101101
# alu_irq       = 0
# PASSED_2: Expected_out = 11101101   alu_out = 11101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101101
# ********************************
# rand_num = 1116
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011101
# alu_in_b      = 00110111
# alu_op_a      = AND_a
# alu_out       = 00010101
# alu_irq       = 0
# PASSED_2: Expected_out = 00010101   alu_out = 00010101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010101
# ********************************
# rand_num = 1117
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101111
# alu_in_b      = 00110011
# alu_op_b      = OR_b
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 1118
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110111
# alu_in_b      = 00011010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1119
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011100
# alu_in_b      = 11111101
# alu_op_b      = AND_b
# alu_out       = 00011100
# alu_irq       = 0
# PASSED_2: Expected_out = 00011100   alu_out = 00011100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011100
# ********************************
# rand_num = 1120
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100000
# alu_in_b      = 11110001
# alu_op_b      = NOR_b
# alu_out       = 00001110
# alu_irq       = 0
# PASSED_2: Expected_out = 00001110   alu_out = 00001110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001110
# ********************************
# rand_num = 1121
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101100
# alu_in_b      = 01010000
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1122
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001101
# alu_in_b      = 10010011
# alu_op_a      = OR_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 1123
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00001001
# alu_op_b      = NOR_b
# alu_out       = 11110000
# alu_irq       = 0
# PASSED_2: Expected_out = 11110000   alu_out = 11110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110000
# ********************************
# rand_num = 1124
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011111
# alu_in_b      = 10011000
# alu_op_a      = XOR_a
# alu_out       = 10000111
# alu_irq       = 0
# PASSED_2: Expected_out = 10000111   alu_out = 10000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000111
# ********************************
# rand_num = 1125
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001001
# alu_in_b      = 11010100
# alu_op_b      = AND_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1126
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1127
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000000
# alu_in_b      = 10101111
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1128
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101011
# alu_in_b      = 00010001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1129
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110100
# alu_in_b      = 00010010
# alu_op_b      = OR_b
# alu_out       = 10110110
# alu_irq       = 0
# PASSED_2: Expected_out = 10110110   alu_out = 10110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110110
# ********************************
# rand_num = 1130
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110000
# alu_in_b      = 01111000
# alu_op_a      = NAND_a
# alu_out       = 11001111
# alu_irq       = 0
# PASSED_2: Expected_out = 11001111   alu_out = 11001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001111
# ********************************
# rand_num = 1131
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010000
# alu_in_b      = 11101011
# alu_op_b      = AND_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1132
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011000
# alu_in_b      = 11101001
# alu_op_a      = NAND_a
# alu_out       = 00110111
# alu_irq       = 0
# PASSED_2: Expected_out = 00110111   alu_out = 00110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110111
# ********************************
# rand_num = 1133
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011101
# alu_in_b      = 10010100
# alu_op_a      = NAND_a
# alu_out       = 01101011
# alu_irq       = 0
# PASSED_2: Expected_out = 01101011   alu_out = 01101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101011
# ********************************
# rand_num = 1134
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101100
# alu_in_b      = 00011000
# alu_op_b      = OR_b
# alu_out       = 10111100
# alu_irq       = 0
# PASSED_2: Expected_out = 10111100   alu_out = 10111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111100
# ********************************
# rand_num = 1135
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001000
# alu_in_b      = 01010110
# alu_op_a      = XOR_a
# alu_out       = 11011110
# alu_irq       = 0
# PASSED_2: Expected_out = 11011110   alu_out = 11011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011110
# ********************************
# rand_num = 1136
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111101
# alu_in_b      = 10000100
# alu_op_b      = NOR_b
# alu_out       = 01000010
# alu_irq       = 0
# PASSED_2: Expected_out = 01000010   alu_out = 01000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000010
# ********************************
# rand_num = 1137
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110011
# alu_in_b      = 11010110
# alu_op_a      = OR_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 1138
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001101
# alu_in_b      = 01000100
# alu_op_b      = NOR_b
# alu_out       = 10110010
# alu_irq       = 0
# PASSED_2: Expected_out = 10110010   alu_out = 10110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110010
# ********************************
# rand_num = 1139
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100001
# alu_in_b      = 00001100
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1140
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001010
# alu_in_b      = 10111010
# alu_op_b      = NOR_b
# alu_out       = 00000101
# alu_irq       = 0
# PASSED_2: Expected_out = 00000101   alu_out = 00000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000101
# ********************************
# rand_num = 1141
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110100
# alu_in_b      = 10000110
# alu_op_a      = XOR_a
# alu_out       = 10110010
# alu_irq       = 0
# PASSED_2: Expected_out = 10110010   alu_out = 10110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110010
# ********************************
# rand_num = 1142
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000011
# alu_in_b      = 00011111
# alu_op_a      = NAND_a
# alu_out       = 11111100
# alu_irq       = 0
# PASSED_2: Expected_out = 11111100   alu_out = 11111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111100
# ********************************
# rand_num = 1143
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001010
# alu_in_b      = 01011111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1144
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011111
# alu_in_b      = 01001101
# alu_op_b      = OR_b
# alu_out       = 01011111
# alu_irq       = 0
# PASSED_2: Expected_out = 01011111   alu_out = 01011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011111
# ********************************
# rand_num = 1145
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001011
# alu_in_b      = 11100001
# alu_op_b      = XNOR_b
# alu_out       = 00010101
# alu_irq       = 0
# PASSED_2: Expected_out = 00010101   alu_out = 00010101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010101
# ********************************
# rand_num = 1146
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011110
# alu_in_b      = 00111101
# alu_op_a      = XOR_a
# alu_out       = 10100011
# alu_irq       = 0
# PASSED_2: Expected_out = 10100011   alu_out = 10100011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100011
# ********************************
# rand_num = 1147
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100110
# alu_in_b      = 00010101
# alu_op_a      = AND_a
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 1148
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001110
# alu_in_b      = 10111010
# alu_op_a      = OR_a
# alu_out       = 10111110
# alu_irq       = 0
# PASSED_2: Expected_out = 10111110   alu_out = 10111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111110
# ********************************
# rand_num = 1149
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000001
# alu_in_b      = 10000111
# alu_op_a      = NAND_a
# alu_out       = 01111110
# alu_irq       = 0
# PASSED_2: Expected_out = 01111110   alu_out = 01111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111110
# ********************************
# rand_num = 1150
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111001
# alu_in_b      = 10110011
# alu_op_a      = NAND_a
# alu_out       = 11001110
# alu_irq       = 0
# PASSED_2: Expected_out = 11001110   alu_out = 11001110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001110
# ********************************
# rand_num = 1151
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011001
# alu_in_b      = 00111000
# alu_op_a      = XOR_a
# alu_out       = 01100001
# alu_irq       = 0
# PASSED_2: Expected_out = 01100001   alu_out = 01100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100001
# ********************************
# rand_num = 1152
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010011
# alu_in_b      = 01000111
# alu_op_b      = OR_b
# alu_out       = 11010111
# alu_irq       = 0
# PASSED_2: Expected_out = 11010111   alu_out = 11010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010111
# ********************************
# rand_num = 1153
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101101
# alu_in_b      = 01001111
# alu_op_a      = XOR_a
# alu_out       = 00100010
# alu_irq       = 0
# PASSED_2: Expected_out = 00100010   alu_out = 00100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100010
# ********************************
# rand_num = 1154
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011111
# alu_in_b      = 01010000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1155
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111011
# alu_in_b      = 11110111
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1156
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000101
# alu_in_b      = 10101011
# alu_op_a      = XOR_a
# alu_out       = 00101110
# alu_irq       = 0
# PASSED_2: Expected_out = 00101110   alu_out = 00101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101110
# ********************************
# rand_num = 1157
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1158
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101000
# alu_in_b      = 00011111
# alu_op_b      = AND_b
# alu_out       = 00001000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1159
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100011
# alu_in_b      = 11101010
# alu_op_a      = AND_a
# alu_out       = 10100010
# alu_irq       = 0
# PASSED_2: Expected_out = 10100010   alu_out = 10100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100010
# ********************************
# rand_num = 1160
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000001
# alu_in_b      = 10101001
# alu_op_a      = NAND_a
# alu_out       = 01111110
# alu_irq       = 0
# PASSED_2: Expected_out = 01111110   alu_out = 01111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111110
# ********************************
# rand_num = 1161
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000000
# alu_in_b      = 10101011
# alu_op_b      = OR_b
# alu_out       = 10101011
# alu_irq       = 0
# PASSED_2: Expected_out = 10101011   alu_out = 10101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101011
# ********************************
# rand_num = 1162
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110001
# alu_in_b      = 00111101
# alu_op_a      = NAND_a
# alu_out       = 11001110
# alu_irq       = 0
# PASSED_2: Expected_out = 11001110   alu_out = 11001110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001110
# ********************************
# rand_num = 1163
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000110
# alu_in_b      = 11101000
# alu_op_b      = XNOR_b
# alu_out       = 11010001
# alu_irq       = 0
# PASSED_2: Expected_out = 11010001   alu_out = 11010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010001
# ********************************
# rand_num = 1164
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011011
# alu_in_b      = 10000001
# alu_op_a      = OR_a
# alu_out       = 10011011
# alu_irq       = 0
# PASSED_2: Expected_out = 10011011   alu_out = 10011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011011
# ********************************
# rand_num = 1165
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010011
# alu_in_b      = 10111010
# alu_op_a      = AND_a
# alu_out       = 10010010
# alu_irq       = 0
# PASSED_2: Expected_out = 10010010   alu_out = 10010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010010
# ********************************
# rand_num = 1166
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111100
# alu_in_b      = 00110011
# alu_op_a      = OR_a
# alu_out       = 00111111
# alu_irq       = 0
# PASSED_2: Expected_out = 00111111   alu_out = 00111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111111
# ********************************
# rand_num = 1167
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011001
# alu_in_b      = 11111000
# alu_op_a      = OR_a
# alu_out       = 11111001
# alu_irq       = 0
# PASSED_2: Expected_out = 11111001   alu_out = 11111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111001
# ********************************
# rand_num = 1168
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000000
# alu_in_b      = 00011011
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1169
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100001
# alu_in_b      = 10110011
# alu_op_b      = XNOR_b
# alu_out       = 01101101
# alu_irq       = 0
# PASSED_2: Expected_out = 01101101   alu_out = 01101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101101
# ********************************
# rand_num = 1170
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011101
# alu_in_b      = 00000010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1171
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1172
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001111
# alu_in_b      = 10000010
# alu_op_a      = NAND_a
# alu_out       = 11111101
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1173
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011011
# alu_in_b      = 10001000
# alu_op_a      = XOR_a
# alu_out       = 00010011
# alu_irq       = 0
# PASSED_2: Expected_out = 00010011   alu_out = 00010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010011
# ********************************
# rand_num = 1174
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101110
# alu_in_b      = 10011010
# alu_op_a      = XOR_a
# alu_out       = 00110100
# alu_irq       = 0
# PASSED_2: Expected_out = 00110100   alu_out = 00110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110100
# ********************************
# rand_num = 1175
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1176
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100000
# alu_in_b      = 00111011
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1177
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110101
# alu_in_b      = 11000101
# alu_op_b      = NOR_b
# alu_out       = 00001010
# alu_irq       = 0
# PASSED_2: Expected_out = 00001010   alu_out = 00001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001010
# ********************************
# rand_num = 1178
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101101
# alu_in_b      = 11101101
# alu_op_a      = OR_a
# alu_out       = 11101101
# alu_irq       = 0
# PASSED_2: Expected_out = 11101101   alu_out = 11101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101101
# ********************************
# rand_num = 1179
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011100
# alu_in_b      = 00010011
# alu_op_a      = XOR_a
# alu_out       = 10001111
# alu_irq       = 0
# PASSED_2: Expected_out = 10001111   alu_out = 10001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001111
# ********************************
# rand_num = 1180
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101011
# alu_in_b      = 10000001
# alu_op_a      = OR_a
# alu_out       = 10101011
# alu_irq       = 0
# PASSED_2: Expected_out = 10101011   alu_out = 10101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101011
# ********************************
# rand_num = 1181
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011100
# alu_in_b      = 11000110
# alu_op_b      = OR_b
# alu_out       = 11011110
# alu_irq       = 0
# PASSED_2: Expected_out = 11011110   alu_out = 11011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011110
# ********************************
# rand_num = 1182
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 10111101
# alu_op_a      = OR_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 1183
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100110
# alu_in_b      = 01110000
# alu_op_a      = AND_a
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 1184
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111001
# alu_in_b      = 11111100
# alu_op_b      = NOR_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 1185
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110111
# alu_in_b      = 11101111
# alu_op_b      = AND_b
# alu_out       = 11100111
# alu_irq       = 0
# PASSED_2: Expected_out = 11100111   alu_out = 11100111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100111
# ********************************
# rand_num = 1186
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101101
# alu_in_b      = 00100000
# alu_op_a      = AND_a
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 1187
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011000
# alu_in_b      = 11110011
# alu_op_b      = XNOR_b
# alu_out       = 01010100
# alu_irq       = 0
# PASSED_2: Expected_out = 01010100   alu_out = 01010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010100
# ********************************
# rand_num = 1188
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011001
# alu_in_b      = 10110111
# alu_op_a      = AND_a
# alu_out       = 00010001
# alu_irq       = 0
# PASSED_2: Expected_out = 00010001   alu_out = 00010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010001
# ********************************
# rand_num = 1189
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1190
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011101
# alu_in_b      = 00111011
# alu_op_b      = OR_b
# alu_out       = 10111111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1191
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100000
# alu_in_b      = 00101010
# alu_op_b      = OR_b
# alu_out       = 10101010
# alu_irq       = 0
# PASSED_2: Expected_out = 10101010   alu_out = 10101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101010
# ********************************
# rand_num = 1192
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011110
# alu_in_b      = 00001100
# alu_op_b      = AND_b
# alu_out       = 00001100
# alu_irq       = 0
# PASSED_2: Expected_out = 00001100   alu_out = 00001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001100
# ********************************
# rand_num = 1193
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1194
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101100
# alu_in_b      = 10001111
# alu_op_b      = XNOR_b
# alu_out       = 11011100
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011100
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1195
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001101
# alu_in_b      = 11110111
# alu_op_b      = XNOR_b
# alu_out       = 01000101
# alu_irq       = 0
# PASSED_2: Expected_out = 01000101   alu_out = 01000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000101
# ********************************
# rand_num = 1196
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1197
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001011
# alu_in_b      = 11101111
# alu_op_a      = AND_a
# alu_out       = 00001011
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001011
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1198
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100100
# alu_in_b      = 11000100
# alu_op_b      = NOR_b
# alu_out       = 00011011
# alu_irq       = 0
# PASSED_2: Expected_out = 00011011   alu_out = 00011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011011
# ********************************
# rand_num = 1199
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100111
# alu_in_b      = 01011111
# alu_op_b      = NOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1200
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010110
# alu_in_b      = 00010100
# alu_op_a      = OR_a
# alu_out       = 11010110
# alu_irq       = 0
# PASSED_2: Expected_out = 11010110   alu_out = 11010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010110
# ********************************
# rand_num = 1201
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011011
# alu_in_b      = 01001011
# alu_op_a      = OR_a
# alu_out       = 11011011
# alu_irq       = 0
# PASSED_2: Expected_out = 11011011   alu_out = 11011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011011
# ********************************
# rand_num = 1202
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100111
# alu_in_b      = 01111001
# alu_op_a      = AND_a
# alu_out       = 01100001
# alu_irq       = 0
# PASSED_2: Expected_out = 01100001   alu_out = 01100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100001
# ********************************
# rand_num = 1203
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100100
# alu_in_b      = 01010010
# alu_op_b      = OR_b
# alu_out       = 01110110
# alu_irq       = 0
# PASSED_2: Expected_out = 01110110   alu_out = 01110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110110
# ********************************
# rand_num = 1204
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001011
# alu_in_b      = 10010000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1205
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010110
# alu_in_b      = 00100001
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1206
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111101
# alu_in_b      = 11100000
# alu_op_b      = AND_b
# alu_out       = 10100000
# alu_irq       = 0
# PASSED_2: Expected_out = 10100000   alu_out = 10100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100000
# ********************************
# rand_num = 1207
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100111
# alu_in_b      = 11010001
# alu_op_a      = AND_a
# alu_out       = 11000001
# alu_irq       = 0
# PASSED_2: Expected_out = 11000001   alu_out = 11000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000001
# ********************************
# rand_num = 1208
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010010
# alu_in_b      = 01100010
# alu_op_a      = NAND_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 1209
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111001
# alu_in_b      = 10101011
# alu_op_b      = AND_b
# alu_out       = 10101001
# alu_irq       = 0
# PASSED_2: Expected_out = 10101001   alu_out = 10101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101001
# ********************************
# rand_num = 1210
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001001
# alu_in_b      = 00011010
# alu_op_b      = XNOR_b
# alu_out       = 01101100
# alu_irq       = 0
# PASSED_2: Expected_out = 01101100   alu_out = 01101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101100
# ********************************
# rand_num = 1211
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100110
# alu_in_b      = 01011100
# alu_op_b      = XNOR_b
# alu_out       = 11000101
# alu_irq       = 0
# PASSED_2: Expected_out = 11000101   alu_out = 11000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000101
# ********************************
# rand_num = 1212
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011000
# alu_in_b      = 01000111
# alu_op_b      = XNOR_b
# alu_out       = 10100000
# alu_irq       = 0
# PASSED_2: Expected_out = 10100000   alu_out = 10100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100000
# ********************************
# rand_num = 1213
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110110
# alu_in_b      = 10011000
# alu_op_a      = XOR_a
# alu_out       = 00101110
# alu_irq       = 0
# PASSED_2: Expected_out = 00101110   alu_out = 00101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101110
# ********************************
# rand_num = 1214
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001111
# alu_in_b      = 10001011
# alu_op_a      = AND_a
# alu_out       = 00001011
# alu_irq       = 0
# PASSED_2: Expected_out = 00001011   alu_out = 00001011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001011
# ********************************
# rand_num = 1215
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001101
# alu_in_b      = 10110010
# alu_op_b      = XNOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1216
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110010
# alu_in_b      = 11101100
# alu_op_b      = AND_b
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 1217
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100000
# alu_in_b      = 01101100
# alu_op_b      = OR_b
# alu_out       = 11101100
# alu_irq       = 0
# PASSED_2: Expected_out = 11101100   alu_out = 11101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101100
# ********************************
# rand_num = 1218
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110100
# alu_in_b      = 10110010
# alu_op_a      = NAND_a
# alu_out       = 01001111
# alu_irq       = 0
# PASSED_2: Expected_out = 01001111   alu_out = 01001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001111
# ********************************
# rand_num = 1219
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001000
# alu_in_b      = 10010100
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1220
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011101
# alu_in_b      = 10110000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1221
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111110
# alu_in_b      = 11101011
# alu_op_a      = AND_a
# alu_out       = 10101010
# alu_irq       = 0
# PASSED_2: Expected_out = 10101010   alu_out = 10101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101010
# ********************************
# rand_num = 1222
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100111
# alu_in_b      = 00000011
# alu_op_b      = OR_b
# alu_out       = 01100111
# alu_irq       = 0
# PASSED_2: Expected_out = 01100111   alu_out = 01100111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100111
# ********************************
# rand_num = 1223
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100000
# alu_in_b      = 10110111
# alu_op_a      = AND_a
# alu_out       = 10100000
# alu_irq       = 0
# PASSED_2: Expected_out = 10100000   alu_out = 10100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100000
# ********************************
# rand_num = 1224
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100000
# alu_in_b      = 10001110
# alu_op_a      = XOR_a
# alu_out       = 10101110
# alu_irq       = 0
# PASSED_2: Expected_out = 10101110   alu_out = 10101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101110
# ********************************
# rand_num = 1225
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000010
# alu_in_b      = 01110001
# alu_op_a      = AND_a
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1226
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010001
# alu_in_b      = 10111111
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1227
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010100
# alu_in_b      = 10111000
# alu_op_b      = XNOR_b
# alu_out       = 10010011
# alu_irq       = 0
# PASSED_2: Expected_out = 10010011   alu_out = 10010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010011
# ********************************
# rand_num = 1228
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001100
# alu_in_b      = 10011001
# alu_op_a      = AND_a
# alu_out       = 10001000
# alu_irq       = 0
# PASSED_2: Expected_out = 10001000   alu_out = 10001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001000
# ********************************
# rand_num = 1229
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101111
# alu_in_b      = 10010000
# alu_op_b      = AND_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1230
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001011
# alu_in_b      = 01011100
# alu_op_b      = AND_b
# alu_out       = 01001000
# alu_irq       = 0
# PASSED_2: Expected_out = 01001000   alu_out = 01001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001000
# ********************************
# rand_num = 1231
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001000
# alu_in_b      = 01111010
# alu_op_a      = OR_a
# alu_out       = 11111010
# alu_irq       = 0
# PASSED_2: Expected_out = 11111010   alu_out = 11111010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111010
# ********************************
# rand_num = 1232
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001011
# alu_in_b      = 00101111
# alu_op_b      = NOR_b
# alu_out       = 11010000
# alu_irq       = 0
# PASSED_2: Expected_out = 11010000   alu_out = 11010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010000
# ********************************
# rand_num = 1233
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101110
# alu_in_b      = 10101000
# alu_op_a      = AND_a
# alu_out       = 00101000
# alu_irq       = 0
# PASSED_2: Expected_out = 00101000   alu_out = 00101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101000
# ********************************
# rand_num = 1234
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101101
# alu_in_b      = 00100110
# alu_op_b      = AND_b
# alu_out       = 00100100
# alu_irq       = 0
# PASSED_2: Expected_out = 00100100   alu_out = 00100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100100
# ********************************
# rand_num = 1235
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110111
# alu_in_b      = 01100111
# alu_op_b      = XNOR_b
# alu_out       = 10101111
# alu_irq       = 0
# PASSED_2: Expected_out = 10101111   alu_out = 10101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101111
# ********************************
# rand_num = 1236
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101010
# alu_in_b      = 00011101
# alu_op_b      = OR_b
# alu_out       = 00111111
# alu_irq       = 0
# PASSED_2: Expected_out = 00111111   alu_out = 00111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111111
# ********************************
# rand_num = 1237
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010011
# alu_in_b      = 11011001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1238
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010010
# alu_in_b      = 10001111
# alu_op_a      = OR_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 1239
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000000
# alu_in_b      = 01001010
# alu_op_a      = XOR_a
# alu_out       = 10001010
# alu_irq       = 0
# PASSED_2: Expected_out = 10001010   alu_out = 10001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001010
# ********************************
# rand_num = 1240
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111001
# alu_in_b      = 11001111
# alu_op_a      = XOR_a
# alu_out       = 10110110
# alu_irq       = 0
# PASSED_2: Expected_out = 10110110   alu_out = 10110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110110
# ********************************
# rand_num = 1241
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100110
# alu_in_b      = 10011100
# alu_op_a      = AND_a
# alu_out       = 10000100
# alu_irq       = 0
# PASSED_2: Expected_out = 10000100   alu_out = 10000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000100
# ********************************
# rand_num = 1242
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011100
# alu_in_b      = 10010000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1243
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010011
# alu_in_b      = 00100011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1244
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1245
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000001
# alu_in_b      = 10111011
# alu_op_b      = AND_b
# alu_out       = 00000001
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1246
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011100
# alu_in_b      = 01100000
# alu_op_b      = NOR_b
# alu_out       = 00000011
# alu_irq       = 0
# PASSED_2: Expected_out = 00000011   alu_out = 00000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000011
# ********************************
# rand_num = 1247
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100100
# alu_in_b      = 01011010
# alu_op_b      = AND_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1248
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101000
# alu_in_b      = 00000010
# alu_op_b      = NOR_b
# alu_out       = 11010101
# alu_irq       = 0
# PASSED_2: Expected_out = 11010101   alu_out = 11010101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010101
# ********************************
# rand_num = 1249
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110101
# alu_in_b      = 01001110
# alu_op_b      = AND_b
# alu_out       = 01000100
# alu_irq       = 0
# PASSED_2: Expected_out = 01000100   alu_out = 01000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000100
# ********************************
# rand_num = 1250
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000110
# alu_in_b      = 10001011
# alu_op_b      = AND_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 1251
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000001
# alu_in_b      = 10110100
# alu_op_b      = OR_b
# alu_out       = 11110101
# alu_irq       = 0
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110101
# ********************************
# rand_num = 1252
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111000
# alu_in_b      = 00010110
# alu_op_b      = AND_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 1253
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011001
# alu_in_b      = 11100111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1254
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101000
# alu_in_b      = 01101111
# alu_op_b      = NOR_b
# alu_out       = 10010000
# alu_irq       = 0
# PASSED_2: Expected_out = 10010000   alu_out = 10010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010000
# ********************************
# rand_num = 1255
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111101
# alu_in_b      = 00000100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1256
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011011
# alu_in_b      = 00011010
# alu_op_b      = AND_b
# alu_out       = 00011010
# alu_irq       = 0
# PASSED_2: Expected_out = 00011010   alu_out = 00011010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011010
# ********************************
# rand_num = 1257
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110101
# alu_in_b      = 11100001
# alu_op_b      = AND_b
# alu_out       = 11100001
# alu_irq       = 0
# PASSED_2: Expected_out = 11100001   alu_out = 11100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100001
# ********************************
# rand_num = 1258
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100011
# alu_in_b      = 10011111
# alu_op_b      = XNOR_b
# alu_out       = 10000011
# alu_irq       = 0
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000011
# ********************************
# rand_num = 1259
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011100
# alu_in_b      = 10110000
# alu_op_a      = NAND_a
# alu_out       = 01101111
# alu_irq       = 0
# PASSED_2: Expected_out = 01101111   alu_out = 01101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101111
# ********************************
# rand_num = 1260
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001110
# alu_in_b      = 11101101
# alu_op_b      = OR_b
# alu_out       = 11101111
# alu_irq       = 0
# PASSED_2: Expected_out = 11101111   alu_out = 11101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101111
# ********************************
# rand_num = 1261
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111011
# alu_in_b      = 01101110
# alu_op_b      = XNOR_b
# alu_out       = 00101010
# alu_irq       = 0
# PASSED_2: Expected_out = 00101010   alu_out = 00101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101010
# ********************************
# rand_num = 1262
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001101
# alu_in_b      = 00110011
# alu_op_a      = NAND_a
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 1263
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011010
# alu_in_b      = 00110001
# alu_op_b      = OR_b
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 1264
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110110
# alu_in_b      = 01100000
# alu_op_a      = XOR_a
# alu_out       = 10010110
# alu_irq       = 0
# PASSED_2: Expected_out = 10010110   alu_out = 10010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010110
# ********************************
# rand_num = 1265
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110000
# alu_in_b      = 10110001
# alu_op_b      = XNOR_b
# alu_out       = 01111110
# alu_irq       = 0
# PASSED_2: Expected_out = 01111110   alu_out = 01111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111110
# ********************************
# rand_num = 1266
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100001
# alu_in_b      = 01001110
# alu_op_a      = XOR_a
# alu_out       = 10101111
# alu_irq       = 0
# PASSED_2: Expected_out = 10101111   alu_out = 10101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101111
# ********************************
# rand_num = 1267
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001001
# alu_in_b      = 11010010
# alu_op_b      = AND_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1268
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100001
# alu_in_b      = 00010111
# alu_op_b      = XNOR_b
# alu_out       = 00001001
# alu_irq       = 0
# PASSED_2: Expected_out = 00001001   alu_out = 00001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001001
# ********************************
# rand_num = 1269
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110010
# alu_in_b      = 01011010
# alu_op_b      = AND_b
# alu_out       = 01010010
# alu_irq       = 0
# PASSED_2: Expected_out = 01010010   alu_out = 01010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010010
# ********************************
# rand_num = 1270
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010000
# alu_in_b      = 00110111
# alu_op_a      = NAND_a
# alu_out       = 11101111
# alu_irq       = 0
# PASSED_2: Expected_out = 11101111   alu_out = 11101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101111
# ********************************
# rand_num = 1271
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010110
# alu_in_b      = 11010000
# alu_op_a      = AND_a
# alu_out       = 11010000
# alu_irq       = 0
# PASSED_2: Expected_out = 11010000   alu_out = 11010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010000
# ********************************
# rand_num = 1272
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101001
# alu_in_b      = 11100001
# alu_op_b      = AND_b
# alu_out       = 01100001
# alu_irq       = 0
# PASSED_2: Expected_out = 01100001   alu_out = 01100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100001
# ********************************
# rand_num = 1273
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101100
# alu_in_b      = 01110010
# alu_op_b      = NOR_b
# alu_out       = 10000001
# alu_irq       = 0
# PASSED_2: Expected_out = 10000001   alu_out = 10000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000001
# ********************************
# rand_num = 1274
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101101
# alu_in_b      = 01101000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1275
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1276
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111100
# alu_in_b      = 11111101
# alu_op_a      = OR_a
# alu_out       = 11111101
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1277
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111001
# alu_in_b      = 01000000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1278
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001110
# alu_in_b      = 10000111
# alu_op_a      = AND_a
# alu_out       = 10000110
# alu_irq       = 0
# PASSED_2: Expected_out = 10000110   alu_out = 10000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000110
# ********************************
# rand_num = 1279
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010000
# alu_in_b      = 00011111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1280
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111110
# alu_in_b      = 01111011
# alu_op_a      = NAND_a
# alu_out       = 11000101
# alu_irq       = 0
# PASSED_2: Expected_out = 11000101   alu_out = 11000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000101
# ********************************
# rand_num = 1281
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001111
# alu_in_b      = 00110101
# alu_op_a      = XOR_a
# alu_out       = 01111010
# alu_irq       = 0
# PASSED_2: Expected_out = 01111010   alu_out = 01111010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111010
# ********************************
# rand_num = 1282
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010001
# alu_in_b      = 01101011
# alu_op_a      = NAND_a
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 1283
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1284
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111010
# alu_in_b      = 11110011
# alu_op_a      = OR_a
# alu_out       = 11111011
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1285
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010101
# alu_in_b      = 11000110
# alu_op_b      = XNOR_b
# alu_out       = 00101100
# alu_irq       = 0
# PASSED_2: Expected_out = 00101100   alu_out = 00101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101100
# ********************************
# rand_num = 1286
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010001
# alu_in_b      = 11000001
# alu_op_a      = NAND_a
# alu_out       = 01111110
# alu_irq       = 0
# PASSED_2: Expected_out = 01111110   alu_out = 01111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111110
# ********************************
# rand_num = 1287
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110000
# alu_in_b      = 01110000
# alu_op_a      = OR_a
# alu_out       = 11110000
# alu_irq       = 0
# PASSED_2: Expected_out = 11110000   alu_out = 11110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110000
# ********************************
# rand_num = 1288
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101010
# alu_in_b      = 01010001
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1289
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010001
# alu_in_b      = 01001000
# alu_op_b      = OR_b
# alu_out       = 11011001
# alu_irq       = 0
# PASSED_2: Expected_out = 11011001   alu_out = 11011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011001
# ********************************
# rand_num = 1290
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1291
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110011
# alu_in_b      = 11011111
# alu_op_a      = XOR_a
# alu_out       = 11101100
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101100
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1292
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101000
# alu_in_b      = 01110001
# alu_op_b      = OR_b
# alu_out       = 11111001
# alu_irq       = 0
# PASSED_2: Expected_out = 11111001   alu_out = 11111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111001
# ********************************
# rand_num = 1293
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110111
# alu_in_b      = 10111010
# alu_op_b      = AND_b
# alu_out       = 10110010
# alu_irq       = 0
# PASSED_2: Expected_out = 10110010   alu_out = 10110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110010
# ********************************
# rand_num = 1294
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110000
# alu_in_b      = 10010011
# alu_op_b      = NOR_b
# alu_out       = 00001100
# alu_irq       = 0
# PASSED_2: Expected_out = 00001100   alu_out = 00001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001100
# ********************************
# rand_num = 1295
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1296
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000110
# alu_in_b      = 11110000
# alu_op_a      = NAND_a
# alu_out       = 00111111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1297
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111011
# alu_in_b      = 10111110
# alu_op_a      = NAND_a
# alu_out       = 11000101
# alu_irq       = 0
# PASSED_2: Expected_out = 11000101   alu_out = 11000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000101
# ********************************
# rand_num = 1298
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011101
# alu_in_b      = 10110011
# alu_op_b      = OR_b
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 1299
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1300
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111111
# alu_in_b      = 00101101
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1301
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101010
# alu_in_b      = 00111000
# alu_op_a      = XOR_a
# alu_out       = 01010010
# alu_irq       = 0
# PASSED_2: Expected_out = 01010010   alu_out = 01010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010010
# ********************************
# rand_num = 1302
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010100
# alu_in_b      = 00111110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1303
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101010
# alu_in_b      = 11111001
# alu_op_b      = XNOR_b
# alu_out       = 11101100
# alu_irq       = 0
# PASSED_2: Expected_out = 11101100   alu_out = 11101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101100
# ********************************
# rand_num = 1304
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110111
# alu_in_b      = 00101110
# alu_op_a      = AND_a
# alu_out       = 00100110
# alu_irq       = 0
# PASSED_2: Expected_out = 00100110   alu_out = 00100110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100110
# ********************************
# rand_num = 1305
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101101
# alu_in_b      = 01000000
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1306
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000100
# alu_in_b      = 01111010
# alu_op_b      = OR_b
# alu_out       = 01111110
# alu_irq       = 0
# PASSED_2: Expected_out = 01111110   alu_out = 01111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111110
# ********************************
# rand_num = 1307
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111100
# alu_in_b      = 00111101
# alu_op_a      = OR_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 1308
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001001
# alu_in_b      = 10110101
# alu_op_a      = NAND_a
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 1309
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001001
# alu_in_b      = 00001001
# alu_op_a      = NAND_a
# alu_out       = 11110110
# alu_irq       = 0
# PASSED_2: Expected_out = 11110110   alu_out = 11110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110110
# ********************************
# rand_num = 1310
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001001
# alu_in_b      = 10100001
# alu_op_a      = OR_a
# alu_out       = 11101001
# alu_irq       = 0
# PASSED_2: Expected_out = 11101001   alu_out = 11101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101001
# ********************************
# rand_num = 1311
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010111
# alu_in_b      = 11110111
# alu_op_b      = XNOR_b
# alu_out       = 01011111
# alu_irq       = 0
# PASSED_2: Expected_out = 01011111   alu_out = 01011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011111
# ********************************
# rand_num = 1312
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110100
# alu_in_b      = 10001010
# alu_op_b      = XNOR_b
# alu_out       = 01000001
# alu_irq       = 0
# PASSED_2: Expected_out = 01000001   alu_out = 01000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000001
# ********************************
# rand_num = 1313
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101110
# alu_in_b      = 11100000
# alu_op_a      = XOR_a
# alu_out       = 10001110
# alu_irq       = 0
# PASSED_2: Expected_out = 10001110   alu_out = 10001110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001110
# ********************************
# rand_num = 1314
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010101
# alu_in_b      = 01101101
# alu_op_b      = OR_b
# alu_out       = 01111101
# alu_irq       = 0
# PASSED_2: Expected_out = 01111101   alu_out = 01111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111101
# ********************************
# rand_num = 1315
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001011
# alu_in_b      = 01101101
# alu_op_a      = OR_a
# alu_out       = 01101111
# alu_irq       = 0
# PASSED_2: Expected_out = 01101111   alu_out = 01101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101111
# ********************************
# rand_num = 1316
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001010
# alu_in_b      = 11100110
# alu_op_a      = NAND_a
# alu_out       = 01111101
# alu_irq       = 0
# PASSED_2: Expected_out = 01111101   alu_out = 01111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111101
# ********************************
# rand_num = 1317
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111100
# alu_in_b      = 10000011
# alu_op_b      = AND_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1318
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100011
# alu_in_b      = 01001101
# alu_op_a      = NAND_a
# alu_out       = 10111110
# alu_irq       = 0
# PASSED_2: Expected_out = 10111110   alu_out = 10111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111110
# ********************************
# rand_num = 1319
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101100
# alu_in_b      = 01111100
# alu_op_a      = XOR_a
# alu_out       = 01010000
# alu_irq       = 0
# PASSED_2: Expected_out = 01010000   alu_out = 01010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010000
# ********************************
# rand_num = 1320
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010110
# alu_in_b      = 01111110
# alu_op_b      = AND_b
# alu_out       = 00010110
# alu_irq       = 0
# PASSED_2: Expected_out = 00010110   alu_out = 00010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010110
# ********************************
# rand_num = 1321
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011011
# alu_in_b      = 10111100
# alu_op_b      = XNOR_b
# alu_out       = 00011000
# alu_irq       = 0
# PASSED_2: Expected_out = 00011000   alu_out = 00011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011000
# ********************************
# rand_num = 1322
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010011
# alu_in_b      = 00001000
# alu_op_b      = OR_b
# alu_out       = 11011011
# alu_irq       = 0
# PASSED_2: Expected_out = 11011011   alu_out = 11011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011011
# ********************************
# rand_num = 1323
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101011
# alu_in_b      = 10101001
# alu_op_b      = OR_b
# alu_out       = 10101011
# alu_irq       = 0
# PASSED_2: Expected_out = 10101011   alu_out = 10101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101011
# ********************************
# rand_num = 1324
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111100
# alu_in_b      = 01011101
# alu_op_b      = OR_b
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 1325
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110001
# alu_in_b      = 10101001
# alu_op_b      = NOR_b
# alu_out       = 01000110
# alu_irq       = 0
# PASSED_2: Expected_out = 01000110   alu_out = 01000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000110
# ********************************
# rand_num = 1326
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010100
# alu_in_b      = 00101111
# alu_op_a      = NAND_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 1327
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011011
# alu_in_b      = 00111011
# alu_op_a      = OR_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 1328
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110010
# alu_in_b      = 11010100
# alu_op_b      = OR_b
# alu_out       = 11110110
# alu_irq       = 0
# PASSED_2: Expected_out = 11110110   alu_out = 11110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110110
# ********************************
# rand_num = 1329
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111001
# alu_in_b      = 10100101
# alu_op_a      = XOR_a
# alu_out       = 00011100
# alu_irq       = 0
# PASSED_2: Expected_out = 00011100   alu_out = 00011100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011100
# ********************************
# rand_num = 1330
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101100
# alu_in_b      = 10101001
# alu_op_a      = OR_a
# alu_out       = 10101101
# alu_irq       = 0
# PASSED_2: Expected_out = 10101101   alu_out = 10101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101101
# ********************************
# rand_num = 1331
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1332
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110001
# alu_in_b      = 00100110
# alu_op_a      = NAND_a
# alu_out       = 11011111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1333
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1334
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1335
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011100
# alu_in_b      = 00100011
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1336
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001100
# alu_in_b      = 01001010
# alu_op_a      = AND_a
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 1337
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011110
# alu_in_b      = 11111010
# alu_op_b      = XNOR_b
# alu_out       = 01011011
# alu_irq       = 0
# PASSED_2: Expected_out = 01011011   alu_out = 01011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011011
# ********************************
# rand_num = 1338
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110011
# alu_in_b      = 01011010
# alu_op_a      = XOR_a
# alu_out       = 00101001
# alu_irq       = 0
# PASSED_2: Expected_out = 00101001   alu_out = 00101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101001
# ********************************
# rand_num = 1339
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001000
# alu_in_b      = 01111101
# alu_op_a      = OR_a
# alu_out       = 01111101
# alu_irq       = 0
# PASSED_2: Expected_out = 01111101   alu_out = 01111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111101
# ********************************
# rand_num = 1340
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110001
# alu_in_b      = 01011110
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1341
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010100
# alu_in_b      = 10000000
# alu_op_b      = NOR_b
# alu_out       = 01101011
# alu_irq       = 0
# PASSED_2: Expected_out = 01101011   alu_out = 01101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101011
# ********************************
# rand_num = 1342
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111101
# alu_in_b      = 01110101
# alu_op_a      = AND_a
# alu_out       = 01110101
# alu_irq       = 0
# PASSED_2: Expected_out = 01110101   alu_out = 01110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110101
# ********************************
# rand_num = 1343
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011110
# alu_in_b      = 00101111
# alu_op_a      = AND_a
# alu_out       = 00001110
# alu_irq       = 0
# PASSED_2: Expected_out = 00001110   alu_out = 00001110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001110
# ********************************
# rand_num = 1344
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111010
# alu_in_b      = 01101101
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1345
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000011
# alu_in_b      = 10011010
# alu_op_b      = XNOR_b
# alu_out       = 00100110
# alu_irq       = 0
# PASSED_2: Expected_out = 00100110   alu_out = 00100110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100110
# ********************************
# rand_num = 1346
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011010
# alu_in_b      = 11101110
# alu_op_a      = XOR_a
# alu_out       = 01110100
# alu_irq       = 0
# PASSED_2: Expected_out = 01110100   alu_out = 01110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110100
# ********************************
# rand_num = 1347
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001110
# alu_in_b      = 00000010
# alu_op_b      = XNOR_b
# alu_out       = 01110011
# alu_irq       = 0
# PASSED_2: Expected_out = 01110011   alu_out = 01110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110011
# ********************************
# rand_num = 1348
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011111
# alu_in_b      = 01000110
# alu_op_b      = NOR_b
# alu_out       = 10100000
# alu_irq       = 0
# PASSED_2: Expected_out = 10100000   alu_out = 10100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100000
# ********************************
# rand_num = 1349
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100111
# alu_in_b      = 10101100
# alu_op_a      = AND_a
# alu_out       = 00100100
# alu_irq       = 0
# PASSED_2: Expected_out = 00100100   alu_out = 00100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100100
# ********************************
# rand_num = 1350
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 11111110
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1351
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110010
# alu_in_b      = 10110100
# alu_op_a      = AND_a
# alu_out       = 10110000
# alu_irq       = 0
# PASSED_2: Expected_out = 10110000   alu_out = 10110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110000
# ********************************
# rand_num = 1352
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100001
# alu_in_b      = 10011100
# alu_op_b      = NOR_b
# alu_out       = 01000010
# alu_irq       = 0
# PASSED_2: Expected_out = 01000010   alu_out = 01000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000010
# ********************************
# rand_num = 1353
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111100
# alu_in_b      = 10100110
# alu_op_b      = OR_b
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 1354
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101010
# alu_in_b      = 01011011
# alu_op_a      = NAND_a
# alu_out       = 11110101
# alu_irq       = 0
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110101
# ********************************
# rand_num = 1355
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100010
# alu_in_b      = 10010001
# alu_op_a      = NAND_a
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 1356
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011111
# alu_in_b      = 10011111
# alu_op_b      = NOR_b
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 1357
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000101
# alu_in_b      = 01010110
# alu_op_a      = XOR_a
# alu_out       = 10010011
# alu_irq       = 0
# PASSED_2: Expected_out = 10010011   alu_out = 10010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010011
# ********************************
# rand_num = 1358
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001111
# alu_in_b      = 10111100
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1359
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010010
# alu_in_b      = 00101011
# alu_op_a      = OR_a
# alu_out       = 00111011
# alu_irq       = 0
# PASSED_2: Expected_out = 00111011   alu_out = 00111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111011
# ********************************
# rand_num = 1360
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101010
# alu_in_b      = 11000010
# alu_op_b      = OR_b
# alu_out       = 11101010
# alu_irq       = 0
# PASSED_2: Expected_out = 11101010   alu_out = 11101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101010
# ********************************
# rand_num = 1361
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000100
# alu_in_b      = 00110110
# alu_op_b      = NOR_b
# alu_out       = 01001001
# alu_irq       = 0
# PASSED_2: Expected_out = 01001001   alu_out = 01001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001001
# ********************************
# rand_num = 1362
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000101
# alu_in_b      = 10010101
# alu_op_b      = NOR_b
# alu_out       = 00101010
# alu_irq       = 0
# PASSED_2: Expected_out = 00101010   alu_out = 00101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101010
# ********************************
# rand_num = 1363
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100100
# alu_in_b      = 10110000
# alu_op_b      = OR_b
# alu_out       = 10110100
# alu_irq       = 0
# PASSED_2: Expected_out = 10110100   alu_out = 10110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110100
# ********************************
# rand_num = 1364
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1365
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010001
# alu_in_b      = 00000110
# alu_op_a      = OR_a
# alu_out       = 00010111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1366
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010010
# alu_in_b      = 00111110
# alu_op_b      = XNOR_b
# alu_out       = 11010011
# alu_irq       = 0
# PASSED_2: Expected_out = 11010011   alu_out = 11010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010011
# ********************************
# rand_num = 1367
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101100
# alu_in_b      = 11100101
# alu_op_b      = NOR_b
# alu_out       = 00010010
# alu_irq       = 0
# PASSED_2: Expected_out = 00010010   alu_out = 00010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010010
# ********************************
# rand_num = 1368
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101110
# alu_in_b      = 00011001
# alu_op_a      = AND_a
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 1369
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100010
# alu_in_b      = 00110100
# alu_op_a      = XOR_a
# alu_out       = 01010110
# alu_irq       = 0
# PASSED_2: Expected_out = 01010110   alu_out = 01010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010110
# ********************************
# rand_num = 1370
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101101
# alu_in_b      = 10011001
# alu_op_a      = OR_a
# alu_out       = 10111101
# alu_irq       = 0
# PASSED_2: Expected_out = 10111101   alu_out = 10111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111101
# ********************************
# rand_num = 1371
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000010
# alu_in_b      = 11110111
# alu_op_a      = AND_a
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 1372
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001111
# alu_in_b      = 11110111
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1373
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000011
# alu_in_b      = 01001110
# alu_op_a      = AND_a
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 1374
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010001
# alu_in_b      = 10110011
# alu_op_a      = AND_a
# alu_out       = 00010001
# alu_irq       = 0
# PASSED_2: Expected_out = 00010001   alu_out = 00010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010001
# ********************************
# rand_num = 1375
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010000
# alu_in_b      = 00011111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1376
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100001
# alu_in_b      = 00011010
# alu_op_b      = XNOR_b
# alu_out       = 10000100
# alu_irq       = 0
# PASSED_2: Expected_out = 10000100   alu_out = 10000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000100
# ********************************
# rand_num = 1377
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110101
# alu_in_b      = 00000101
# alu_op_b      = XNOR_b
# alu_out       = 01001111
# alu_irq       = 0
# PASSED_2: Expected_out = 01001111   alu_out = 01001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001111
# ********************************
# rand_num = 1378
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010011
# alu_in_b      = 00000011
# alu_op_a      = XOR_a
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 1379
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110000
# alu_in_b      = 10010010
# alu_op_a      = XOR_a
# alu_out       = 10100010
# alu_irq       = 0
# PASSED_2: Expected_out = 10100010   alu_out = 10100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100010
# ********************************
# rand_num = 1380
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000000
# alu_in_b      = 01101001
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1381
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001000
# alu_in_b      = 10000011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1382
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001111
# alu_in_b      = 00101110
# alu_op_b      = OR_b
# alu_out       = 10101111
# alu_irq       = 0
# PASSED_2: Expected_out = 10101111   alu_out = 10101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101111
# ********************************
# rand_num = 1383
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1384
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111100
# alu_in_b      = 11110000
# alu_op_a      = NAND_a
# alu_out       = 01001111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1385
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101101
# alu_in_b      = 01100010
# alu_op_b      = AND_b
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 1386
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001000
# alu_in_b      = 11101100
# alu_op_a      = NAND_a
# alu_out       = 01110111
# alu_irq       = 0
# PASSED_2: Expected_out = 01110111   alu_out = 01110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110111
# ********************************
# rand_num = 1387
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100100
# alu_in_b      = 11011001
# alu_op_b      = OR_b
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 1388
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101110
# alu_in_b      = 01000110
# alu_op_a      = OR_a
# alu_out       = 01101110
# alu_irq       = 0
# PASSED_2: Expected_out = 01101110   alu_out = 01101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101110
# ********************************
# rand_num = 1389
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011011
# alu_in_b      = 10100000
# alu_op_a      = OR_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 1390
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000101
# alu_in_b      = 00110010
# alu_op_b      = XNOR_b
# alu_out       = 01001000
# alu_irq       = 0
# PASSED_2: Expected_out = 01001000   alu_out = 01001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001000
# ********************************
# rand_num = 1391
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100011
# alu_in_b      = 11011011
# alu_op_b      = XNOR_b
# alu_out       = 10000111
# alu_irq       = 0
# PASSED_2: Expected_out = 10000111   alu_out = 10000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000111
# ********************************
# rand_num = 1392
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011110
# alu_in_b      = 10110110
# alu_op_b      = NOR_b
# alu_out       = 01000001
# alu_irq       = 0
# PASSED_2: Expected_out = 01000001   alu_out = 01000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000001
# ********************************
# rand_num = 1393
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 01101110
# alu_op_b      = XNOR_b
# alu_out       = 01101110
# alu_irq       = 0
# PASSED_2: Expected_out = 01101110   alu_out = 01101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101110
# ********************************
# rand_num = 1394
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100011
# alu_in_b      = 10110111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1395
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101011
# alu_in_b      = 11011000
# alu_op_b      = AND_b
# alu_out       = 01001000
# alu_irq       = 0
# PASSED_2: Expected_out = 01001000   alu_out = 01001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001000
# ********************************
# rand_num = 1396
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110010
# alu_in_b      = 10001000
# alu_op_a      = AND_a
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1397
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100100
# alu_in_b      = 00101011
# alu_op_b      = NOR_b
# alu_out       = 11010000
# alu_irq       = 0
# PASSED_2: Expected_out = 11010000   alu_out = 11010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010000
# ********************************
# rand_num = 1398
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000001
# alu_in_b      = 11001110
# alu_op_b      = AND_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1399
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110000
# alu_in_b      = 01111000
# alu_op_b      = AND_b
# alu_out       = 00110000
# alu_irq       = 0
# PASSED_2: Expected_out = 00110000   alu_out = 00110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110000
# ********************************
# rand_num = 1400
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100111
# alu_in_b      = 01111101
# alu_op_a      = AND_a
# alu_out       = 00100101
# alu_irq       = 0
# PASSED_2: Expected_out = 00100101   alu_out = 00100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100101
# ********************************
# rand_num = 1401
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111010
# alu_in_b      = 10001110
# alu_op_b      = NOR_b
# alu_out       = 01000001
# alu_irq       = 0
# PASSED_2: Expected_out = 01000001   alu_out = 01000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000001
# ********************************
# rand_num = 1402
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100000
# alu_in_b      = 11011111
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1403
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001100
# alu_in_b      = 11111100
# alu_op_b      = OR_b
# alu_out       = 11111100
# alu_irq       = 0
# PASSED_2: Expected_out = 11111100   alu_out = 11111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111100
# ********************************
# rand_num = 1404
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1405
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111000
# alu_in_b      = 10010011
# alu_op_a      = XOR_a
# alu_out       = 01101011
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101011
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1406
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011111
# alu_in_b      = 11100000
# alu_op_a      = XOR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1407
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000011
# alu_in_b      = 01001111
# alu_op_a      = AND_a
# alu_out       = 01000011
# alu_irq       = 0
# PASSED_2: Expected_out = 01000011   alu_out = 01000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000011
# ********************************
# rand_num = 1408
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110000
# alu_in_b      = 11100110
# alu_op_a      = OR_a
# alu_out       = 11110110
# alu_irq       = 0
# PASSED_2: Expected_out = 11110110   alu_out = 11110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110110
# ********************************
# rand_num = 1409
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100100
# alu_in_b      = 10111001
# alu_op_a      = XOR_a
# alu_out       = 10011101
# alu_irq       = 0
# PASSED_2: Expected_out = 10011101   alu_out = 10011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011101
# ********************************
# rand_num = 1410
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101111
# alu_in_b      = 11111000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1411
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111010
# alu_in_b      = 10001010
# alu_op_b      = XNOR_b
# alu_out       = 01001111
# alu_irq       = 0
# PASSED_2: Expected_out = 01001111   alu_out = 01001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001111
# ********************************
# rand_num = 1412
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111110
# alu_in_b      = 00001001
# alu_op_a      = XOR_a
# alu_out       = 00110111
# alu_irq       = 0
# PASSED_2: Expected_out = 00110111   alu_out = 00110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110111
# ********************************
# rand_num = 1413
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101011
# alu_in_b      = 01011110
# alu_op_b      = OR_b
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 1414
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011011
# alu_in_b      = 11010110
# alu_op_b      = AND_b
# alu_out       = 01010010
# alu_irq       = 0
# PASSED_2: Expected_out = 01010010   alu_out = 01010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010010
# ********************************
# rand_num = 1415
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101100
# alu_in_b      = 10001000
# alu_op_b      = AND_b
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 1416
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000011
# alu_in_b      = 11000000
# alu_op_a      = XOR_a
# alu_out       = 00000011
# alu_irq       = 0
# PASSED_2: Expected_out = 00000011   alu_out = 00000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000011
# ********************************
# rand_num = 1417
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1418
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010010
# alu_in_b      = 01010010
# alu_op_b      = NOR_b
# alu_out       = 10101101
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101101
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1419
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111101
# alu_in_b      = 10000111
# alu_op_b      = AND_b
# alu_out       = 10000101
# alu_irq       = 0
# PASSED_2: Expected_out = 10000101   alu_out = 10000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000101
# ********************************
# rand_num = 1420
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 01010110
# alu_op_b      = XNOR_b
# alu_out       = 01010110
# alu_irq       = 0
# PASSED_2: Expected_out = 01010110   alu_out = 01010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010110
# ********************************
# rand_num = 1421
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000111
# alu_in_b      = 10001011
# alu_op_b      = NOR_b
# alu_out       = 01110000
# alu_irq       = 0
# PASSED_2: Expected_out = 01110000   alu_out = 01110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110000
# ********************************
# rand_num = 1422
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011000
# alu_in_b      = 01111001
# alu_op_b      = XNOR_b
# alu_out       = 01011110
# alu_irq       = 0
# PASSED_2: Expected_out = 01011110   alu_out = 01011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011110
# ********************************
# rand_num = 1423
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000101
# alu_in_b      = 00110101
# alu_op_a      = NAND_a
# alu_out       = 11111010
# alu_irq       = 0
# PASSED_2: Expected_out = 11111010   alu_out = 11111010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111010
# ********************************
# rand_num = 1424
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110001
# alu_in_b      = 01000000
# alu_op_b      = OR_b
# alu_out       = 01110001
# alu_irq       = 0
# PASSED_2: Expected_out = 01110001   alu_out = 01110001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110001
# ********************************
# rand_num = 1425
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011101
# alu_in_b      = 00111010
# alu_op_b      = NOR_b
# alu_out       = 11000000
# alu_irq       = 0
# PASSED_2: Expected_out = 11000000   alu_out = 11000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000000
# ********************************
# rand_num = 1426
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1427
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011111
# alu_in_b      = 10100110
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1428
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000100
# alu_in_b      = 11001011
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1429
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001000
# alu_in_b      = 01101101
# alu_op_a      = AND_a
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 1430
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110011
# alu_in_b      = 11100011
# alu_op_b      = XNOR_b
# alu_out       = 00101111
# alu_irq       = 0
# PASSED_2: Expected_out = 00101111   alu_out = 00101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101111
# ********************************
# rand_num = 1431
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010110
# alu_in_b      = 00001111
# alu_op_b      = AND_b
# alu_out       = 00000110
# alu_irq       = 0
# PASSED_2: Expected_out = 00000110   alu_out = 00000110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000110
# ********************************
# rand_num = 1432
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011101
# alu_in_b      = 11011001
# alu_op_b      = OR_b
# alu_out       = 11011101
# alu_irq       = 0
# PASSED_2: Expected_out = 11011101   alu_out = 11011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011101
# ********************************
# rand_num = 1433
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000001
# alu_in_b      = 10110011
# alu_op_a      = OR_a
# alu_out       = 11110011
# alu_irq       = 0
# PASSED_2: Expected_out = 11110011   alu_out = 11110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110011
# ********************************
# rand_num = 1434
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011110
# alu_in_b      = 01000101
# alu_op_b      = AND_b
# alu_out       = 01000100
# alu_irq       = 0
# PASSED_2: Expected_out = 01000100   alu_out = 01000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000100
# ********************************
# rand_num = 1435
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101011
# alu_in_b      = 10101101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1436
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001100
# alu_in_b      = 00010101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1437
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010010
# alu_in_b      = 01010110
# alu_op_a      = AND_a
# alu_out       = 00010010
# alu_irq       = 0
# PASSED_2: Expected_out = 00010010   alu_out = 00010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010010
# ********************************
# rand_num = 1438
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111111
# alu_in_b      = 10001001
# alu_op_b      = OR_b
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 1439
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000111
# alu_in_b      = 00111011
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1440
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101110
# alu_in_b      = 10011010
# alu_op_b      = OR_b
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 1441
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000000
# alu_in_b      = 11101011
# alu_op_a      = XOR_a
# alu_out       = 01101011
# alu_irq       = 0
# PASSED_2: Expected_out = 01101011   alu_out = 01101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101011
# ********************************
# rand_num = 1442
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111000
# alu_in_b      = 10111010
# alu_op_a      = OR_a
# alu_out       = 10111010
# alu_irq       = 0
# PASSED_2: Expected_out = 10111010   alu_out = 10111010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111010
# ********************************
# rand_num = 1443
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111100
# alu_in_b      = 00100111
# alu_op_a      = AND_a
# alu_out       = 00100100
# alu_irq       = 0
# PASSED_2: Expected_out = 00100100   alu_out = 00100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100100
# ********************************
# rand_num = 1444
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101001
# alu_in_b      = 10101110
# alu_op_b      = NOR_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 1445
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111100
# alu_in_b      = 00101000
# alu_op_b      = XNOR_b
# alu_out       = 00101011
# alu_irq       = 0
# PASSED_2: Expected_out = 00101011   alu_out = 00101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101011
# ********************************
# rand_num = 1446
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101000
# alu_in_b      = 10001011
# alu_op_a      = OR_a
# alu_out       = 11101011
# alu_irq       = 0
# PASSED_2: Expected_out = 11101011   alu_out = 11101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101011
# ********************************
# rand_num = 1447
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101000
# alu_in_b      = 00011101
# alu_op_b      = NOR_b
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 1448
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110010
# alu_in_b      = 00011000
# alu_op_a      = AND_a
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 1449
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110001
# alu_in_b      = 11111011
# alu_op_a      = NAND_a
# alu_out       = 00001110
# alu_irq       = 0
# PASSED_2: Expected_out = 00001110   alu_out = 00001110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001110
# ********************************
# rand_num = 1450
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110010
# alu_in_b      = 01011100
# alu_op_b      = AND_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 1451
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101010
# alu_in_b      = 00010111
# alu_op_a      = OR_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 1452
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100010
# alu_in_b      = 11001110
# alu_op_a      = OR_a
# alu_out       = 11101110
# alu_irq       = 0
# PASSED_2: Expected_out = 11101110   alu_out = 11101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101110
# ********************************
# rand_num = 1453
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101101
# alu_in_b      = 01000000
# alu_op_a      = NAND_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 1454
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000100
# alu_in_b      = 10011101
# alu_op_b      = AND_b
# alu_out       = 10000100
# alu_irq       = 0
# PASSED_2: Expected_out = 10000100   alu_out = 10000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000100
# ********************************
# rand_num = 1455
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000111
# alu_in_b      = 10101100
# alu_op_a      = AND_a
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 1456
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101111
# alu_in_b      = 11010111
# alu_op_a      = AND_a
# alu_out       = 11000111
# alu_irq       = 0
# PASSED_2: Expected_out = 11000111   alu_out = 11000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000111
# ********************************
# rand_num = 1457
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011111
# alu_in_b      = 00111100
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1458
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001011
# alu_in_b      = 01110010
# alu_op_b      = AND_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 1459
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1460
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010010
# alu_in_b      = 01111100
# alu_op_a      = NAND_a
# alu_out       = 10101111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1461
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010101
# alu_in_b      = 11110110
# alu_op_b      = NOR_b
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 1462
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111111
# alu_in_b      = 11110111
# alu_op_b      = AND_b
# alu_out       = 10110111
# alu_irq       = 0
# PASSED_2: Expected_out = 10110111   alu_out = 10110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110111
# ********************************
# rand_num = 1463
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101001
# alu_in_b      = 10011110
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1464
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110010
# alu_in_b      = 11110110
# alu_op_a      = AND_a
# alu_out       = 10110010
# alu_irq       = 0
# PASSED_2: Expected_out = 10110010   alu_out = 10110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110010
# ********************************
# rand_num = 1465
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011100
# alu_in_b      = 00111101
# alu_op_b      = NOR_b
# alu_out       = 11000010
# alu_irq       = 0
# PASSED_2: Expected_out = 11000010   alu_out = 11000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000010
# ********************************
# rand_num = 1466
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111100
# alu_in_b      = 11101000
# alu_op_b      = AND_b
# alu_out       = 01101000
# alu_irq       = 0
# PASSED_2: Expected_out = 01101000   alu_out = 01101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101000
# ********************************
# rand_num = 1467
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100001
# alu_in_b      = 11101100
# alu_op_b      = XNOR_b
# alu_out       = 00110010
# alu_irq       = 0
# PASSED_2: Expected_out = 00110010   alu_out = 00110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110010
# ********************************
# rand_num = 1468
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001000
# alu_in_b      = 11011011
# alu_op_b      = NOR_b
# alu_out       = 00100100
# alu_irq       = 0
# PASSED_2: Expected_out = 00100100   alu_out = 00100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100100
# ********************************
# rand_num = 1469
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1470
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1471
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100011
# alu_in_b      = 00011010
# alu_op_a      = AND_a
# alu_out       = 00000010
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1472
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110001
# alu_in_b      = 11001100
# alu_op_b      = OR_b
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 1473
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100000
# alu_in_b      = 10110111
# alu_op_a      = OR_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 1474
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111101
# alu_in_b      = 11001111
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1475
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111111
# alu_in_b      = 00001011
# alu_op_a      = NAND_a
# alu_out       = 11110100
# alu_irq       = 0
# PASSED_2: Expected_out = 11110100   alu_out = 11110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110100
# ********************************
# rand_num = 1476
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111001
# alu_in_b      = 11010000
# alu_op_a      = AND_a
# alu_out       = 01010000
# alu_irq       = 0
# PASSED_2: Expected_out = 01010000   alu_out = 01010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010000
# ********************************
# rand_num = 1477
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000111
# alu_in_b      = 11010101
# alu_op_b      = XNOR_b
# alu_out       = 01101101
# alu_irq       = 0
# PASSED_2: Expected_out = 01101101   alu_out = 01101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101101
# ********************************
# rand_num = 1478
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000001
# alu_in_b      = 11001010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1479
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010100
# alu_in_b      = 01011011
# alu_op_b      = NOR_b
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 1480
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100100
# alu_in_b      = 10100100
# alu_op_a      = NAND_a
# alu_out       = 01011011
# alu_irq       = 0
# PASSED_2: Expected_out = 01011011   alu_out = 01011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011011
# ********************************
# rand_num = 1481
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100010
# alu_in_b      = 11000110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1482
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101010
# alu_in_b      = 01100000
# alu_op_a      = OR_a
# alu_out       = 01101010
# alu_irq       = 0
# PASSED_2: Expected_out = 01101010   alu_out = 01101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101010
# ********************************
# rand_num = 1483
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011001
# alu_in_b      = 00100101
# alu_op_b      = OR_b
# alu_out       = 10111101
# alu_irq       = 0
# PASSED_2: Expected_out = 10111101   alu_out = 10111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111101
# ********************************
# rand_num = 1484
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000100
# alu_in_b      = 00100001
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1485
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101000
# alu_in_b      = 01000001
# alu_op_a      = OR_a
# alu_out       = 11101001
# alu_irq       = 0
# PASSED_2: Expected_out = 11101001   alu_out = 11101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101001
# ********************************
# rand_num = 1486
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011001
# alu_in_b      = 11110001
# alu_op_b      = XNOR_b
# alu_out       = 00010111
# alu_irq       = 0
# PASSED_2: Expected_out = 00010111   alu_out = 00010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010111
# ********************************
# rand_num = 1487
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010110
# alu_in_b      = 11111110
# alu_op_b      = OR_b
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 1488
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1489
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110101
# alu_in_b      = 00111100
# alu_op_a      = AND_a
# alu_out       = 00110100
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110100
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1490
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001000
# alu_in_b      = 00011110
# alu_op_b      = XNOR_b
# alu_out       = 10101001
# alu_irq       = 0
# PASSED_2: Expected_out = 10101001   alu_out = 10101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101001
# ********************************
# rand_num = 1491
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111010
# alu_in_b      = 01110100
# alu_op_b      = OR_b
# alu_out       = 01111110
# alu_irq       = 0
# PASSED_2: Expected_out = 01111110   alu_out = 01111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111110
# ********************************
# rand_num = 1492
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101010
# alu_in_b      = 11111011
# alu_op_b      = OR_b
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 1493
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010000
# alu_in_b      = 00101100
# alu_op_a      = OR_a
# alu_out       = 11111100
# alu_irq       = 0
# PASSED_2: Expected_out = 11111100   alu_out = 11111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111100
# ********************************
# rand_num = 1494
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100101
# alu_in_b      = 10111101
# alu_op_a      = OR_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 1495
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001001
# alu_in_b      = 01010010
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1496
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110001
# alu_in_b      = 11000111
# alu_op_b      = XNOR_b
# alu_out       = 10001001
# alu_irq       = 0
# PASSED_2: Expected_out = 10001001   alu_out = 10001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001001
# ********************************
# rand_num = 1497
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000000
# alu_in_b      = 10010001
# alu_op_a      = NAND_a
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 1498
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000011
# alu_in_b      = 11110100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1499
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100000
# alu_in_b      = 01101111
# alu_op_a      = AND_a
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 1500
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110000
# alu_in_b      = 10001111
# alu_op_b      = NOR_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1501
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000001
# alu_in_b      = 01111100
# alu_op_a      = XOR_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 1502
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010010
# alu_in_b      = 01000000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1503
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011011
# alu_in_b      = 00001100
# alu_op_a      = XOR_a
# alu_out       = 11010111
# alu_irq       = 0
# PASSED_2: Expected_out = 11010111   alu_out = 11010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010111
# ********************************
# rand_num = 1504
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100100
# alu_in_b      = 00000010
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1505
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101110
# alu_in_b      = 00010010
# alu_op_b      = AND_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 1506
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100001
# alu_in_b      = 00101011
# alu_op_b      = NOR_b
# alu_out       = 11010100
# alu_irq       = 0
# PASSED_2: Expected_out = 11010100   alu_out = 11010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010100
# ********************************
# rand_num = 1507
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110111
# alu_in_b      = 00101011
# alu_op_a      = XOR_a
# alu_out       = 11011100
# alu_irq       = 0
# PASSED_2: Expected_out = 11011100   alu_out = 11011100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011100
# ********************************
# rand_num = 1508
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011001
# alu_in_b      = 01101111
# alu_op_b      = AND_b
# alu_out       = 01001001
# alu_irq       = 0
# PASSED_2: Expected_out = 01001001   alu_out = 01001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001001
# ********************************
# rand_num = 1509
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110111
# alu_in_b      = 10100011
# alu_op_b      = XNOR_b
# alu_out       = 00101011
# alu_irq       = 0
# PASSED_2: Expected_out = 00101011   alu_out = 00101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101011
# ********************************
# rand_num = 1510
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100000
# alu_in_b      = 10001111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1511
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101011
# alu_in_b      = 01000000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1512
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001101
# alu_in_b      = 00100111
# alu_op_a      = XOR_a
# alu_out       = 01101010
# alu_irq       = 0
# PASSED_2: Expected_out = 01101010   alu_out = 01101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101010
# ********************************
# rand_num = 1513
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011100
# alu_in_b      = 01111011
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1514
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010001
# alu_in_b      = 00111101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1515
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101100
# alu_in_b      = 11101001
# alu_op_a      = AND_a
# alu_out       = 01101000
# alu_irq       = 0
# PASSED_2: Expected_out = 01101000   alu_out = 01101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101000
# ********************************
# rand_num = 1516
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110001
# alu_in_b      = 00000001
# alu_op_b      = XNOR_b
# alu_out       = 11001111
# alu_irq       = 0
# PASSED_2: Expected_out = 11001111   alu_out = 11001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001111
# ********************************
# rand_num = 1517
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100000
# alu_in_b      = 11100110
# alu_op_b      = OR_b
# alu_out       = 11100110
# alu_irq       = 0
# PASSED_2: Expected_out = 11100110   alu_out = 11100110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100110
# ********************************
# rand_num = 1518
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110111
# alu_in_b      = 01101110
# alu_op_a      = AND_a
# alu_out       = 00100110
# alu_irq       = 0
# PASSED_2: Expected_out = 00100110   alu_out = 00100110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100110
# ********************************
# rand_num = 1519
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1520
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110001
# alu_in_b      = 11010101
# alu_op_a      = NAND_a
# alu_out       = 11101110
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101110
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1521
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000100
# alu_in_b      = 11001111
# alu_op_b      = AND_b
# alu_out       = 11000100
# alu_irq       = 0
# PASSED_2: Expected_out = 11000100   alu_out = 11000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000100
# ********************************
# rand_num = 1522
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1523
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000100
# alu_in_b      = 01100001
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1524
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001000
# alu_in_b      = 11110011
# alu_op_b      = NOR_b
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 1525
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000001
# alu_in_b      = 11101001
# alu_op_a      = AND_a
# alu_out       = 11000001
# alu_irq       = 0
# PASSED_2: Expected_out = 11000001   alu_out = 11000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000001
# ********************************
# rand_num = 1526
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100000
# alu_in_b      = 11111100
# alu_op_b      = XNOR_b
# alu_out       = 00100011
# alu_irq       = 0
# PASSED_2: Expected_out = 00100011   alu_out = 00100011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100011
# ********************************
# rand_num = 1527
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000111
# alu_in_b      = 01001101
# alu_op_a      = NAND_a
# alu_out       = 11111010
# alu_irq       = 0
# PASSED_2: Expected_out = 11111010   alu_out = 11111010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111010
# ********************************
# rand_num = 1528
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011111
# alu_in_b      = 00011100
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1529
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010110
# alu_in_b      = 01010010
# alu_op_a      = XOR_a
# alu_out       = 11000100
# alu_irq       = 0
# PASSED_2: Expected_out = 11000100   alu_out = 11000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000100
# ********************************
# rand_num = 1530
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001111
# alu_in_b      = 10111111
# alu_op_b      = XNOR_b
# alu_out       = 00001111
# alu_irq       = 0
# PASSED_2: Expected_out = 00001111   alu_out = 00001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001111
# ********************************
# rand_num = 1531
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001011
# alu_in_b      = 00110000
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1532
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111101
# alu_in_b      = 11001011
# alu_op_a      = XOR_a
# alu_out       = 01110110
# alu_irq       = 0
# PASSED_2: Expected_out = 01110110   alu_out = 01110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110110
# ********************************
# rand_num = 1533
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000010
# alu_in_b      = 00100000
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1534
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111001
# alu_in_b      = 01011111
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1535
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001011
# alu_in_b      = 11010011
# alu_op_b      = XNOR_b
# alu_out       = 11100111
# alu_irq       = 0
# PASSED_2: Expected_out = 11100111   alu_out = 11100111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100111
# ********************************
# rand_num = 1536
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000010
# alu_in_b      = 01110110
# alu_op_b      = AND_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 1537
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001011
# alu_in_b      = 00110011
# alu_op_a      = AND_a
# alu_out       = 00000011
# alu_irq       = 0
# PASSED_2: Expected_out = 00000011   alu_out = 00000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000011
# ********************************
# rand_num = 1538
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001011
# alu_in_b      = 11110000
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1539
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00111101
# alu_op_b      = XNOR_b
# alu_out       = 11001100
# alu_irq       = 0
# PASSED_2: Expected_out = 11001100   alu_out = 11001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001100
# ********************************
# rand_num = 1540
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111100
# alu_in_b      = 10011100
# alu_op_b      = NOR_b
# alu_out       = 01000011
# alu_irq       = 0
# PASSED_2: Expected_out = 01000011   alu_out = 01000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000011
# ********************************
# rand_num = 1541
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011000
# alu_in_b      = 11111010
# alu_op_a      = NAND_a
# alu_out       = 10100111
# alu_irq       = 0
# PASSED_2: Expected_out = 10100111   alu_out = 10100111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100111
# ********************************
# rand_num = 1542
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000101
# alu_in_b      = 11111100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1543
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001010
# alu_in_b      = 10111111
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1544
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100111
# alu_in_b      = 01101010
# alu_op_b      = NOR_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 1545
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011111
# alu_in_b      = 00011100
# alu_op_b      = AND_b
# alu_out       = 00011100
# alu_irq       = 0
# PASSED_2: Expected_out = 00011100   alu_out = 00011100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011100
# ********************************
# rand_num = 1546
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010110
# alu_in_b      = 00110111
# alu_op_a      = AND_a
# alu_out       = 00010110
# alu_irq       = 0
# PASSED_2: Expected_out = 00010110   alu_out = 00010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010110
# ********************************
# rand_num = 1547
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010011
# alu_in_b      = 00010011
# alu_op_b      = OR_b
# alu_out       = 10010011
# alu_irq       = 0
# PASSED_2: Expected_out = 10010011   alu_out = 10010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010011
# ********************************
# rand_num = 1548
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001101
# alu_in_b      = 00100011
# alu_op_b      = NOR_b
# alu_out       = 10010000
# alu_irq       = 0
# PASSED_2: Expected_out = 10010000   alu_out = 10010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010000
# ********************************
# rand_num = 1549
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110101
# alu_in_b      = 11101001
# alu_op_b      = NOR_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 1550
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110111
# alu_in_b      = 00010000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1551
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111000
# alu_in_b      = 10001100
# alu_op_b      = AND_b
# alu_out       = 10001000
# alu_irq       = 0
# PASSED_2: Expected_out = 10001000   alu_out = 10001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001000
# ********************************
# rand_num = 1552
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010111
# alu_in_b      = 00110110
# alu_op_b      = AND_b
# alu_out       = 00010110
# alu_irq       = 0
# PASSED_2: Expected_out = 00010110   alu_out = 00010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010110
# ********************************
# rand_num = 1553
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101111
# alu_in_b      = 01011010
# alu_op_a      = NAND_a
# alu_out       = 10110101
# alu_irq       = 0
# PASSED_2: Expected_out = 10110101   alu_out = 10110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110101
# ********************************
# rand_num = 1554
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100001
# alu_in_b      = 01111011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1555
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100010
# alu_in_b      = 01100101
# alu_op_b      = AND_b
# alu_out       = 01100000
# alu_irq       = 0
# PASSED_2: Expected_out = 01100000   alu_out = 01100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100000
# ********************************
# rand_num = 1556
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001111
# alu_in_b      = 10111101
# alu_op_a      = XOR_a
# alu_out       = 11110010
# alu_irq       = 0
# PASSED_2: Expected_out = 11110010   alu_out = 11110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110010
# ********************************
# rand_num = 1557
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101000
# alu_in_b      = 10011100
# alu_op_a      = AND_a
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 1558
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101100
# alu_in_b      = 00110111
# alu_op_a      = XOR_a
# alu_out       = 01011011
# alu_irq       = 0
# PASSED_2: Expected_out = 01011011   alu_out = 01011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011011
# ********************************
# rand_num = 1559
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100000
# alu_in_b      = 11111010
# alu_op_b      = XNOR_b
# alu_out       = 10100101
# alu_irq       = 0
# PASSED_2: Expected_out = 10100101   alu_out = 10100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100101
# ********************************
# rand_num = 1560
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000001
# alu_in_b      = 01001000
# alu_op_a      = NAND_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 1561
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101001
# alu_in_b      = 01110001
# alu_op_a      = OR_a
# alu_out       = 11111001
# alu_irq       = 0
# PASSED_2: Expected_out = 11111001   alu_out = 11111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111001
# ********************************
# rand_num = 1562
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101011
# alu_in_b      = 11011101
# alu_op_b      = XNOR_b
# alu_out       = 11001001
# alu_irq       = 0
# PASSED_2: Expected_out = 11001001   alu_out = 11001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001001
# ********************************
# rand_num = 1563
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111101
# alu_in_b      = 10100100
# alu_op_a      = AND_a
# alu_out       = 00100100
# alu_irq       = 0
# PASSED_2: Expected_out = 00100100   alu_out = 00100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100100
# ********************************
# rand_num = 1564
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011001
# alu_in_b      = 11110110
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1565
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000100
# alu_in_b      = 00001111
# alu_op_a      = XOR_a
# alu_out       = 11001011
# alu_irq       = 0
# PASSED_2: Expected_out = 11001011   alu_out = 11001011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001011
# ********************************
# rand_num = 1566
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100110
# alu_in_b      = 00111001
# alu_op_a      = XOR_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 1567
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000111
# alu_in_b      = 00000011
# alu_op_b      = NOR_b
# alu_out       = 00111000
# alu_irq       = 0
# PASSED_2: Expected_out = 00111000   alu_out = 00111000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111000
# ********************************
# rand_num = 1568
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010101
# alu_in_b      = 11111100
# alu_op_b      = XNOR_b
# alu_out       = 01010110
# alu_irq       = 0
# PASSED_2: Expected_out = 01010110   alu_out = 01010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010110
# ********************************
# rand_num = 1569
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100110
# alu_in_b      = 11001010
# alu_op_a      = AND_a
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 1570
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101001
# alu_in_b      = 10011111
# alu_op_a      = XOR_a
# alu_out       = 10110110
# alu_irq       = 0
# PASSED_2: Expected_out = 10110110   alu_out = 10110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110110
# ********************************
# rand_num = 1571
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000110
# alu_in_b      = 11011101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1572
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010011
# alu_in_b      = 10001000
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1573
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010001
# alu_in_b      = 00010100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1574
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000100
# alu_in_b      = 11000111
# alu_op_a      = AND_a
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 1575
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110110
# alu_in_b      = 10001000
# alu_op_a      = XOR_a
# alu_out       = 00111110
# alu_irq       = 0
# PASSED_2: Expected_out = 00111110   alu_out = 00111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111110
# ********************************
# rand_num = 1576
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110010
# alu_in_b      = 01000111
# alu_op_a      = NAND_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 1577
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110011
# alu_in_b      = 10110100
# alu_op_a      = AND_a
# alu_out       = 10110000
# alu_irq       = 0
# PASSED_2: Expected_out = 10110000   alu_out = 10110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110000
# ********************************
# rand_num = 1578
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000101
# alu_in_b      = 11000101
# alu_op_b      = NOR_b
# alu_out       = 00111010
# alu_irq       = 0
# PASSED_2: Expected_out = 00111010   alu_out = 00111010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111010
# ********************************
# rand_num = 1579
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001111
# alu_in_b      = 01110011
# alu_op_b      = OR_b
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 1580
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000010
# alu_in_b      = 01001011
# alu_op_a      = XOR_a
# alu_out       = 00001001
# alu_irq       = 0
# PASSED_2: Expected_out = 00001001   alu_out = 00001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001001
# ********************************
# rand_num = 1581
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111100
# alu_in_b      = 10101100
# alu_op_a      = XOR_a
# alu_out       = 10010000
# alu_irq       = 0
# PASSED_2: Expected_out = 10010000   alu_out = 10010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010000
# ********************************
# rand_num = 1582
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000100
# alu_in_b      = 01111111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1583
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110100
# alu_in_b      = 10100001
# alu_op_a      = AND_a
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 1584
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100001
# alu_in_b      = 01111111
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1585
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010100
# alu_in_b      = 00111011
# alu_op_b      = NOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1586
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010001
# alu_in_b      = 01011001
# alu_op_a      = NAND_a
# alu_out       = 11101110
# alu_irq       = 0
# PASSED_2: Expected_out = 11101110   alu_out = 11101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101110
# ********************************
# rand_num = 1587
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101111
# alu_in_b      = 10110100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1588
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010101
# alu_in_b      = 11111111
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1589
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111101
# alu_in_b      = 00110100
# alu_op_a      = XOR_a
# alu_out       = 01001001
# alu_irq       = 0
# PASSED_2: Expected_out = 01001001   alu_out = 01001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001001
# ********************************
# rand_num = 1590
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011110
# alu_in_b      = 00111100
# alu_op_b      = AND_b
# alu_out       = 00011100
# alu_irq       = 0
# PASSED_2: Expected_out = 00011100   alu_out = 00011100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011100
# ********************************
# rand_num = 1591
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111110
# alu_in_b      = 00101100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1592
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100001
# alu_in_b      = 00100100
# alu_op_a      = XOR_a
# alu_out       = 01000101
# alu_irq       = 0
# PASSED_2: Expected_out = 01000101   alu_out = 01000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000101
# ********************************
# rand_num = 1593
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101000
# alu_in_b      = 10110000
# alu_op_a      = XOR_a
# alu_out       = 01011000
# alu_irq       = 0
# PASSED_2: Expected_out = 01011000   alu_out = 01011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011000
# ********************************
# rand_num = 1594
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1595
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111110
# alu_in_b      = 10100101
# alu_op_a      = AND_a
# alu_out       = 10100100
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100100
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1596
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000111
# alu_in_b      = 10001100
# alu_op_b      = XNOR_b
# alu_out       = 10110100
# alu_irq       = 0
# PASSED_2: Expected_out = 10110100   alu_out = 10110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110100
# ********************************
# rand_num = 1597
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101101
# alu_in_b      = 11101100
# alu_op_b      = AND_b
# alu_out       = 00101100
# alu_irq       = 0
# PASSED_2: Expected_out = 00101100   alu_out = 00101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101100
# ********************************
# rand_num = 1598
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101010
# alu_in_b      = 10101001
# alu_op_b      = AND_b
# alu_out       = 00101000
# alu_irq       = 0
# PASSED_2: Expected_out = 00101000   alu_out = 00101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101000
# ********************************
# rand_num = 1599
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111100
# alu_in_b      = 01001111
# alu_op_b      = AND_b
# alu_out       = 00001100
# alu_irq       = 0
# PASSED_2: Expected_out = 00001100   alu_out = 00001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001100
# ********************************
# rand_num = 1600
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111110
# alu_in_b      = 00001011
# alu_op_a      = XOR_a
# alu_out       = 10110101
# alu_irq       = 0
# PASSED_2: Expected_out = 10110101   alu_out = 10110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110101
# ********************************
# rand_num = 1601
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1602
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001001
# alu_in_b      = 01110111
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1603
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111101
# alu_in_b      = 00000110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1604
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111100
# alu_in_b      = 01000011
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1605
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011001
# alu_in_b      = 00000111
# alu_op_b      = NOR_b
# alu_out       = 11100000
# alu_irq       = 0
# PASSED_2: Expected_out = 11100000   alu_out = 11100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100000
# ********************************
# rand_num = 1606
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000011
# alu_in_b      = 10011111
# alu_op_a      = NAND_a
# alu_out       = 01111100
# alu_irq       = 0
# PASSED_2: Expected_out = 01111100   alu_out = 01111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111100
# ********************************
# rand_num = 1607
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101000
# alu_in_b      = 10100101
# alu_op_b      = OR_b
# alu_out       = 11101101
# alu_irq       = 0
# PASSED_2: Expected_out = 11101101   alu_out = 11101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101101
# ********************************
# rand_num = 1608
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1609
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011000
# alu_in_b      = 00000111
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1610
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110000
# alu_in_b      = 00100110
# alu_op_a      = OR_a
# alu_out       = 00110110
# alu_irq       = 0
# PASSED_2: Expected_out = 00110110   alu_out = 00110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110110
# ********************************
# rand_num = 1611
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100010
# alu_in_b      = 10001110
# alu_op_b      = XNOR_b
# alu_out       = 01010011
# alu_irq       = 0
# PASSED_2: Expected_out = 01010011   alu_out = 01010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010011
# ********************************
# rand_num = 1612
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111110
# alu_in_b      = 01010010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1613
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001111
# alu_in_b      = 00100000
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1614
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101101
# alu_in_b      = 00011011
# alu_op_b      = NOR_b
# alu_out       = 11000000
# alu_irq       = 0
# PASSED_2: Expected_out = 11000000   alu_out = 11000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000000
# ********************************
# rand_num = 1615
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101011
# alu_in_b      = 00100110
# alu_op_a      = XOR_a
# alu_out       = 11001101
# alu_irq       = 0
# PASSED_2: Expected_out = 11001101   alu_out = 11001101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001101
# ********************************
# rand_num = 1616
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100000
# alu_in_b      = 01110011
# alu_op_b      = OR_b
# alu_out       = 11110011
# alu_irq       = 0
# PASSED_2: Expected_out = 11110011   alu_out = 11110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110011
# ********************************
# rand_num = 1617
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100101
# alu_in_b      = 11101101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1618
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100000
# alu_in_b      = 00000010
# alu_op_a      = OR_a
# alu_out       = 11100010
# alu_irq       = 0
# PASSED_2: Expected_out = 11100010   alu_out = 11100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100010
# ********************************
# rand_num = 1619
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000101
# alu_in_b      = 11111111
# alu_op_b      = AND_b
# alu_out       = 00000101
# alu_irq       = 0
# PASSED_2: Expected_out = 00000101   alu_out = 00000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000101
# ********************************
# rand_num = 1620
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101110
# alu_in_b      = 10100110
# alu_op_b      = XNOR_b
# alu_out       = 10110111
# alu_irq       = 0
# PASSED_2: Expected_out = 10110111   alu_out = 10110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110111
# ********************************
# rand_num = 1621
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010010
# alu_in_b      = 01101111
# alu_op_b      = NOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1622
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000001
# alu_in_b      = 01101011
# alu_op_a      = NAND_a
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 1623
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001111
# alu_in_b      = 10000100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1624
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100000
# alu_in_b      = 01000000
# alu_op_a      = AND_a
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1625
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000001
# alu_in_b      = 11110000
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1626
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111011
# alu_in_b      = 00101101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1627
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101100
# alu_in_b      = 01110000
# alu_op_a      = NAND_a
# alu_out       = 10011111
# alu_irq       = 0
# PASSED_2: Expected_out = 10011111   alu_out = 10011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011111
# ********************************
# rand_num = 1628
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100001
# alu_in_b      = 11011110
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1629
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100110
# alu_in_b      = 11101111
# alu_op_a      = NAND_a
# alu_out       = 01011001
# alu_irq       = 0
# PASSED_2: Expected_out = 01011001   alu_out = 01011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011001
# ********************************
# rand_num = 1630
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000000
# alu_in_b      = 01111000
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1631
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110111
# alu_in_b      = 00110001
# alu_op_b      = XNOR_b
# alu_out       = 00111001
# alu_irq       = 0
# PASSED_2: Expected_out = 00111001   alu_out = 00111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111001
# ********************************
# rand_num = 1632
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101100
# alu_in_b      = 10000100
# alu_op_b      = OR_b
# alu_out       = 10101100
# alu_irq       = 0
# PASSED_2: Expected_out = 10101100   alu_out = 10101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101100
# ********************************
# rand_num = 1633
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011100
# alu_in_b      = 00110111
# alu_op_a      = XOR_a
# alu_out       = 11101011
# alu_irq       = 0
# PASSED_2: Expected_out = 11101011   alu_out = 11101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101011
# ********************************
# rand_num = 1634
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101110
# alu_in_b      = 10000101
# alu_op_b      = OR_b
# alu_out       = 11101111
# alu_irq       = 0
# PASSED_2: Expected_out = 11101111   alu_out = 11101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101111
# ********************************
# rand_num = 1635
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 01010001
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1636
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111101
# alu_in_b      = 00010111
# alu_op_a      = OR_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 1637
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001101
# alu_in_b      = 11001000
# alu_op_b      = AND_b
# alu_out       = 10001000
# alu_irq       = 0
# PASSED_2: Expected_out = 10001000   alu_out = 10001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001000
# ********************************
# rand_num = 1638
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000111
# alu_in_b      = 00101100
# alu_op_a      = NAND_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 1639
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101100
# alu_in_b      = 11010100
# alu_op_a      = OR_a
# alu_out       = 11111100
# alu_irq       = 0
# PASSED_2: Expected_out = 11111100   alu_out = 11111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111100
# ********************************
# rand_num = 1640
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111001
# alu_in_b      = 10010101
# alu_op_b      = AND_b
# alu_out       = 10010001
# alu_irq       = 0
# PASSED_2: Expected_out = 10010001   alu_out = 10010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010001
# ********************************
# rand_num = 1641
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010000
# alu_in_b      = 11111100
# alu_op_a      = XOR_a
# alu_out       = 00101100
# alu_irq       = 0
# PASSED_2: Expected_out = 00101100   alu_out = 00101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101100
# ********************************
# rand_num = 1642
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001101
# alu_in_b      = 11100010
# alu_op_a      = XOR_a
# alu_out       = 10101111
# alu_irq       = 0
# PASSED_2: Expected_out = 10101111   alu_out = 10101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101111
# ********************************
# rand_num = 1643
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010000
# alu_in_b      = 10101000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1644
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011110
# alu_in_b      = 11001001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1645
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100000
# alu_in_b      = 10011000
# alu_op_a      = AND_a
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1646
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100110
# alu_in_b      = 00110001
# alu_op_a      = XOR_a
# alu_out       = 10010111
# alu_irq       = 0
# PASSED_2: Expected_out = 10010111   alu_out = 10010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010111
# ********************************
# rand_num = 1647
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010110
# alu_in_b      = 11011010
# alu_op_b      = AND_b
# alu_out       = 01010010
# alu_irq       = 0
# PASSED_2: Expected_out = 01010010   alu_out = 01010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010010
# ********************************
# rand_num = 1648
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111111
# alu_in_b      = 11110100
# alu_op_b      = AND_b
# alu_out       = 00110100
# alu_irq       = 0
# PASSED_2: Expected_out = 00110100   alu_out = 00110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110100
# ********************************
# rand_num = 1649
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111011
# alu_in_b      = 01010110
# alu_op_b      = AND_b
# alu_out       = 00010010
# alu_irq       = 0
# PASSED_2: Expected_out = 00010010   alu_out = 00010010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010010
# ********************************
# rand_num = 1650
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111000
# alu_in_b      = 01110110
# alu_op_b      = AND_b
# alu_out       = 01110000
# alu_irq       = 0
# PASSED_2: Expected_out = 01110000   alu_out = 01110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110000
# ********************************
# rand_num = 1651
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100100
# alu_in_b      = 10001111
# alu_op_a      = NAND_a
# alu_out       = 01111011
# alu_irq       = 0
# PASSED_2: Expected_out = 01111011   alu_out = 01111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111011
# ********************************
# rand_num = 1652
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100011
# alu_in_b      = 00111111
# alu_op_b      = OR_b
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 1653
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101001
# alu_in_b      = 00000111
# alu_op_a      = AND_a
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 1654
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010011
# alu_in_b      = 01100110
# alu_op_a      = XOR_a
# alu_out       = 11110101
# alu_irq       = 0
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110101
# ********************************
# rand_num = 1655
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100100
# alu_in_b      = 10101000
# alu_op_b      = XNOR_b
# alu_out       = 01110011
# alu_irq       = 0
# PASSED_2: Expected_out = 01110011   alu_out = 01110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110011
# ********************************
# rand_num = 1656
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011111
# alu_in_b      = 11011101
# alu_op_a      = NAND_a
# alu_out       = 01100010
# alu_irq       = 0
# PASSED_2: Expected_out = 01100010   alu_out = 01100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100010
# ********************************
# rand_num = 1657
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001000
# alu_in_b      = 11011010
# alu_op_a      = AND_a
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 1658
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101101
# alu_in_b      = 10000110
# alu_op_a      = NAND_a
# alu_out       = 01111011
# alu_irq       = 0
# PASSED_2: Expected_out = 01111011   alu_out = 01111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111011
# ********************************
# rand_num = 1659
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010110
# alu_in_b      = 11000001
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1660
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101101
# alu_in_b      = 01101101
# alu_op_b      = AND_b
# alu_out       = 01101101
# alu_irq       = 0
# PASSED_2: Expected_out = 01101101   alu_out = 01101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101101
# ********************************
# rand_num = 1661
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101001
# alu_in_b      = 11000111
# alu_op_a      = NAND_a
# alu_out       = 10111110
# alu_irq       = 0
# PASSED_2: Expected_out = 10111110   alu_out = 10111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111110
# ********************************
# rand_num = 1662
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011010
# alu_in_b      = 10101111
# alu_op_a      = NAND_a
# alu_out       = 01110101
# alu_irq       = 0
# PASSED_2: Expected_out = 01110101   alu_out = 01110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110101
# ********************************
# rand_num = 1663
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111100
# alu_in_b      = 00110111
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1664
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100111
# alu_in_b      = 11010011
# alu_op_a      = NAND_a
# alu_out       = 10111100
# alu_irq       = 0
# PASSED_2: Expected_out = 10111100   alu_out = 10111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111100
# ********************************
# rand_num = 1665
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110001
# alu_in_b      = 01011110
# alu_op_a      = NAND_a
# alu_out       = 10101111
# alu_irq       = 0
# PASSED_2: Expected_out = 10101111   alu_out = 10101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101111
# ********************************
# rand_num = 1666
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001000
# alu_in_b      = 11011010
# alu_op_b      = NOR_b
# alu_out       = 00100101
# alu_irq       = 0
# PASSED_2: Expected_out = 00100101   alu_out = 00100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100101
# ********************************
# rand_num = 1667
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100001
# alu_in_b      = 10010011
# alu_op_b      = XNOR_b
# alu_out       = 00001101
# alu_irq       = 0
# PASSED_2: Expected_out = 00001101   alu_out = 00001101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001101
# ********************************
# rand_num = 1668
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000000
# alu_in_b      = 01101011
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1669
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101010
# alu_in_b      = 00111110
# alu_op_a      = OR_a
# alu_out       = 00111110
# alu_irq       = 0
# PASSED_2: Expected_out = 00111110   alu_out = 00111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111110
# ********************************
# rand_num = 1670
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010111
# alu_in_b      = 11101000
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1671
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000000
# alu_in_b      = 11111111
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1672
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1673
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101000
# alu_in_b      = 00010101
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1674
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011111
# alu_in_b      = 11000010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1675
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010010
# alu_in_b      = 01000100
# alu_op_b      = OR_b
# alu_out       = 01010110
# alu_irq       = 0
# PASSED_2: Expected_out = 01010110   alu_out = 01010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010110
# ********************************
# rand_num = 1676
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101011
# alu_in_b      = 11011100
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1677
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010001
# alu_in_b      = 01001000
# alu_op_b      = NOR_b
# alu_out       = 10100110
# alu_irq       = 0
# PASSED_2: Expected_out = 10100110   alu_out = 10100110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100110
# ********************************
# rand_num = 1678
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001111
# alu_in_b      = 01101101
# alu_op_b      = XNOR_b
# alu_out       = 11011101
# alu_irq       = 0
# PASSED_2: Expected_out = 11011101   alu_out = 11011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011101
# ********************************
# rand_num = 1679
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100111
# alu_in_b      = 01100100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1680
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111011
# alu_in_b      = 10101010
# alu_op_a      = NAND_a
# alu_out       = 01010101
# alu_irq       = 0
# PASSED_2: Expected_out = 01010101   alu_out = 01010101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010101
# ********************************
# rand_num = 1681
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101101
# alu_in_b      = 01000111
# alu_op_a      = OR_a
# alu_out       = 01101111
# alu_irq       = 0
# PASSED_2: Expected_out = 01101111   alu_out = 01101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101111
# ********************************
# rand_num = 1682
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001110
# alu_in_b      = 00101001
# alu_op_b      = XNOR_b
# alu_out       = 00011000
# alu_irq       = 0
# PASSED_2: Expected_out = 00011000   alu_out = 00011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011000
# ********************************
# rand_num = 1683
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000100
# alu_in_b      = 10001100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1684
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100110
# alu_in_b      = 10010010
# alu_op_a      = OR_a
# alu_out       = 10110110
# alu_irq       = 0
# PASSED_2: Expected_out = 10110110   alu_out = 10110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110110
# ********************************
# rand_num = 1685
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100001
# alu_in_b      = 01000010
# alu_op_b      = OR_b
# alu_out       = 11100011
# alu_irq       = 0
# PASSED_2: Expected_out = 11100011   alu_out = 11100011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100011
# ********************************
# rand_num = 1686
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001100
# alu_in_b      = 00010001
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1687
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00001010
# alu_in_b      = 00011010
# alu_op_a      = XOR_a
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 1688
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1689
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000101
# alu_in_b      = 11110110
# alu_op_b      = AND_b
# alu_out       = 10000100
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000100
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1690
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100101
# alu_in_b      = 01010011
# alu_op_b      = OR_b
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 1691
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011100
# alu_in_b      = 10100100
# alu_op_b      = OR_b
# alu_out       = 11111100
# alu_irq       = 0
# PASSED_2: Expected_out = 11111100   alu_out = 11111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111100
# ********************************
# rand_num = 1692
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101101
# alu_in_b      = 11100110
# alu_op_b      = AND_b
# alu_out       = 10100100
# alu_irq       = 0
# PASSED_2: Expected_out = 10100100   alu_out = 10100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100100
# ********************************
# rand_num = 1693
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100101
# alu_in_b      = 01011101
# alu_op_b      = AND_b
# alu_out       = 01000101
# alu_irq       = 0
# PASSED_2: Expected_out = 01000101   alu_out = 01000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000101
# ********************************
# rand_num = 1694
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100100
# alu_in_b      = 00001000
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1695
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100111
# alu_in_b      = 11010100
# alu_op_a      = NAND_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 1696
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010101
# alu_in_b      = 10111001
# alu_op_a      = NAND_a
# alu_out       = 11101110
# alu_irq       = 0
# PASSED_2: Expected_out = 11101110   alu_out = 11101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101110
# ********************************
# rand_num = 1697
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111011
# alu_in_b      = 11100000
# alu_op_a      = NAND_a
# alu_out       = 10011111
# alu_irq       = 0
# PASSED_2: Expected_out = 10011111   alu_out = 10011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011111
# ********************************
# rand_num = 1698
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100101
# alu_in_b      = 10011010
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1699
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111101
# alu_in_b      = 11100010
# alu_op_a      = AND_a
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 1700
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001000
# alu_in_b      = 01111011
# alu_op_b      = XNOR_b
# alu_out       = 01001100
# alu_irq       = 0
# PASSED_2: Expected_out = 01001100   alu_out = 01001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001100
# ********************************
# rand_num = 1701
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100001
# alu_in_b      = 01110011
# alu_op_a      = OR_a
# alu_out       = 01110011
# alu_irq       = 0
# PASSED_2: Expected_out = 01110011   alu_out = 01110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110011
# ********************************
# rand_num = 1702
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101000
# alu_in_b      = 11011011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1703
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111001
# alu_in_b      = 10100010
# alu_op_a      = AND_a
# alu_out       = 10100000
# alu_irq       = 0
# PASSED_2: Expected_out = 10100000   alu_out = 10100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100000
# ********************************
# rand_num = 1704
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101111
# alu_in_b      = 11100110
# alu_op_a      = NAND_a
# alu_out       = 00011001
# alu_irq       = 0
# PASSED_2: Expected_out = 00011001   alu_out = 00011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011001
# ********************************
# rand_num = 1705
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001011
# alu_in_b      = 11111011
# alu_op_b      = NOR_b
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 1706
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011001
# alu_in_b      = 00010001
# alu_op_a      = OR_a
# alu_out       = 01011001
# alu_irq       = 0
# PASSED_2: Expected_out = 01011001   alu_out = 01011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011001
# ********************************
# rand_num = 1707
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000001
# alu_in_b      = 00110100
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1708
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001100
# alu_in_b      = 01010110
# alu_op_b      = OR_b
# alu_out       = 11011110
# alu_irq       = 0
# PASSED_2: Expected_out = 11011110   alu_out = 11011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011110
# ********************************
# rand_num = 1709
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110000
# alu_in_b      = 11000010
# alu_op_a      = OR_a
# alu_out       = 11110010
# alu_irq       = 0
# PASSED_2: Expected_out = 11110010   alu_out = 11110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110010
# ********************************
# rand_num = 1710
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001101
# alu_in_b      = 00011010
# alu_op_b      = XNOR_b
# alu_out       = 01101000
# alu_irq       = 0
# PASSED_2: Expected_out = 01101000   alu_out = 01101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101000
# ********************************
# rand_num = 1711
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010110
# alu_in_b      = 01000101
# alu_op_b      = OR_b
# alu_out       = 11010111
# alu_irq       = 0
# PASSED_2: Expected_out = 11010111   alu_out = 11010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010111
# ********************************
# rand_num = 1712
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100101
# alu_in_b      = 00000110
# alu_op_a      = NAND_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 1713
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000011
# alu_in_b      = 01110111
# alu_op_b      = NOR_b
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 1714
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000100
# alu_in_b      = 10111100
# alu_op_b      = OR_b
# alu_out       = 10111100
# alu_irq       = 0
# PASSED_2: Expected_out = 10111100   alu_out = 10111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111100
# ********************************
# rand_num = 1715
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010000
# alu_in_b      = 11000011
# alu_op_a      = AND_a
# alu_out       = 11000000
# alu_irq       = 0
# PASSED_2: Expected_out = 11000000   alu_out = 11000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000000
# ********************************
# rand_num = 1716
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011000
# alu_in_b      = 10110110
# alu_op_b      = XNOR_b
# alu_out       = 11010001
# alu_irq       = 0
# PASSED_2: Expected_out = 11010001   alu_out = 11010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010001
# ********************************
# rand_num = 1717
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111000
# alu_in_b      = 00001010
# alu_op_a      = OR_a
# alu_out       = 10111010
# alu_irq       = 0
# PASSED_2: Expected_out = 10111010   alu_out = 10111010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111010
# ********************************
# rand_num = 1718
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001100
# alu_in_b      = 01110100
# alu_op_a      = AND_a
# alu_out       = 01000100
# alu_irq       = 0
# PASSED_2: Expected_out = 01000100   alu_out = 01000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000100
# ********************************
# rand_num = 1719
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001010
# alu_in_b      = 00111101
# alu_op_b      = AND_b
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 1720
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011101
# alu_in_b      = 00010011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1721
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100101
# alu_in_b      = 00011101
# alu_op_b      = AND_b
# alu_out       = 00000101
# alu_irq       = 0
# PASSED_2: Expected_out = 00000101   alu_out = 00000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000101
# ********************************
# rand_num = 1722
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00100111
# alu_in_b      = 00111011
# alu_op_b      = OR_b
# alu_out       = 00111111
# alu_irq       = 0
# PASSED_2: Expected_out = 00111111   alu_out = 00111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111111
# ********************************
# rand_num = 1723
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101101
# alu_in_b      = 00000100
# alu_op_b      = XNOR_b
# alu_out       = 01010110
# alu_irq       = 0
# PASSED_2: Expected_out = 01010110   alu_out = 01010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010110
# ********************************
# rand_num = 1724
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111011
# alu_in_b      = 01110111
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1725
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010100
# alu_in_b      = 10110101
# alu_op_a      = AND_a
# alu_out       = 10010100
# alu_irq       = 0
# PASSED_2: Expected_out = 10010100   alu_out = 10010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010100
# ********************************
# rand_num = 1726
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101111
# alu_in_b      = 11011100
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1727
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110101
# alu_in_b      = 00100111
# alu_op_a      = NAND_a
# alu_out       = 11011010
# alu_irq       = 0
# PASSED_2: Expected_out = 11011010   alu_out = 11011010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011010
# ********************************
# rand_num = 1728
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001100
# alu_in_b      = 01011100
# alu_op_a      = OR_a
# alu_out       = 11011100
# alu_irq       = 0
# PASSED_2: Expected_out = 11011100   alu_out = 11011100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011100
# ********************************
# rand_num = 1729
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010010
# alu_in_b      = 01101001
# alu_op_b      = AND_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1730
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101101
# alu_in_b      = 10111000
# alu_op_a      = XOR_a
# alu_out       = 11010101
# alu_irq       = 0
# PASSED_2: Expected_out = 11010101   alu_out = 11010101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010101
# ********************************
# rand_num = 1731
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111110
# alu_in_b      = 00101110
# alu_op_a      = AND_a
# alu_out       = 00101110
# alu_irq       = 0
# PASSED_2: Expected_out = 00101110   alu_out = 00101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101110
# ********************************
# rand_num = 1732
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010110
# alu_in_b      = 10110111
# alu_op_a      = XOR_a
# alu_out       = 00100001
# alu_irq       = 0
# PASSED_2: Expected_out = 00100001   alu_out = 00100001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100001
# ********************************
# rand_num = 1733
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111001
# alu_in_b      = 11111111
# alu_op_a      = AND_a
# alu_out       = 11111001
# alu_irq       = 0
# PASSED_2: Expected_out = 11111001   alu_out = 11111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111001
# ********************************
# rand_num = 1734
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110110
# alu_in_b      = 00101011
# alu_op_b      = OR_b
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 1735
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001100
# alu_in_b      = 10000111
# alu_op_b      = AND_b
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 1736
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01110100
# alu_in_b      = 01000111
# alu_op_a      = XOR_a
# alu_out       = 00110011
# alu_irq       = 0
# PASSED_2: Expected_out = 00110011   alu_out = 00110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110011
# ********************************
# rand_num = 1737
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101011
# alu_in_b      = 11000110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1738
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111110
# alu_in_b      = 10001110
# alu_op_a      = AND_a
# alu_out       = 00001110
# alu_irq       = 0
# PASSED_2: Expected_out = 00001110   alu_out = 00001110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001110
# ********************************
# rand_num = 1739
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101011
# alu_in_b      = 10001001
# alu_op_a      = AND_a
# alu_out       = 10001001
# alu_irq       = 0
# PASSED_2: Expected_out = 10001001   alu_out = 10001001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001001
# ********************************
# rand_num = 1740
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000001
# alu_in_b      = 01110111
# alu_op_a      = AND_a
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 1741
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101111
# alu_in_b      = 00000011
# alu_op_b      = NOR_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 1742
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110101
# alu_in_b      = 11111110
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1743
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000111
# alu_in_b      = 01000100
# alu_op_a      = XOR_a
# alu_out       = 00000011
# alu_irq       = 0
# PASSED_2: Expected_out = 00000011   alu_out = 00000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000011
# ********************************
# rand_num = 1744
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010001
# alu_in_b      = 01011110
# alu_op_b      = AND_b
# alu_out       = 01010000
# alu_irq       = 0
# PASSED_2: Expected_out = 01010000   alu_out = 01010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010000
# ********************************
# rand_num = 1745
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110110
# alu_in_b      = 11100001
# alu_op_a      = OR_a
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 1746
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100010
# alu_in_b      = 00100001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1747
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010010
# alu_in_b      = 10000101
# alu_op_a      = OR_a
# alu_out       = 11010111
# alu_irq       = 0
# PASSED_2: Expected_out = 11010111   alu_out = 11010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010111
# ********************************
# rand_num = 1748
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010111
# alu_in_b      = 10110100
# alu_op_a      = NAND_a
# alu_out       = 11101011
# alu_irq       = 0
# PASSED_2: Expected_out = 11101011   alu_out = 11101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101011
# ********************************
# rand_num = 1749
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101010
# alu_in_b      = 00110000
# alu_op_a      = AND_a
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 1750
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1751
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000101
# alu_in_b      = 01010001
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1752
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111011
# alu_in_b      = 01101010
# alu_op_a      = AND_a
# alu_out       = 00101010
# alu_irq       = 0
# PASSED_2: Expected_out = 00101010   alu_out = 00101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101010
# ********************************
# rand_num = 1753
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000010
# alu_in_b      = 00101110
# alu_op_b      = XNOR_b
# alu_out       = 10010011
# alu_irq       = 0
# PASSED_2: Expected_out = 10010011   alu_out = 10010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010011
# ********************************
# rand_num = 1754
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110110
# alu_in_b      = 01001001
# alu_op_a      = XOR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1755
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101101
# alu_in_b      = 00101000
# alu_op_a      = XOR_a
# alu_out       = 11000101
# alu_irq       = 0
# PASSED_2: Expected_out = 11000101   alu_out = 11000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000101
# ********************************
# rand_num = 1756
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010000
# alu_in_b      = 01000101
# alu_op_a      = AND_a
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1757
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001000
# alu_in_b      = 11000000
# alu_op_a      = XOR_a
# alu_out       = 10001000
# alu_irq       = 0
# PASSED_2: Expected_out = 10001000   alu_out = 10001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001000
# ********************************
# rand_num = 1758
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011101
# alu_in_b      = 00100110
# alu_op_b      = AND_b
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 1759
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011101
# alu_in_b      = 00001110
# alu_op_b      = XNOR_b
# alu_out       = 00101100
# alu_irq       = 0
# PASSED_2: Expected_out = 00101100   alu_out = 00101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101100
# ********************************
# rand_num = 1760
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110111
# alu_in_b      = 01101010
# alu_op_a      = XOR_a
# alu_out       = 11011101
# alu_irq       = 0
# PASSED_2: Expected_out = 11011101   alu_out = 11011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011101
# ********************************
# rand_num = 1761
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1762
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100110
# alu_in_b      = 11000110
# alu_op_b      = OR_b
# alu_out       = 11100110
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100110
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1763
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111100
# alu_in_b      = 10111000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1764
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101111
# alu_in_b      = 01101000
# alu_op_a      = AND_a
# alu_out       = 01101000
# alu_irq       = 0
# PASSED_2: Expected_out = 01101000   alu_out = 01101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101000
# ********************************
# rand_num = 1765
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100110
# alu_in_b      = 01001010
# alu_op_a      = XOR_a
# alu_out       = 10101100
# alu_irq       = 0
# PASSED_2: Expected_out = 10101100   alu_out = 10101100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101100
# ********************************
# rand_num = 1766
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101011
# alu_in_b      = 10111001
# alu_op_a      = NAND_a
# alu_out       = 01010110
# alu_irq       = 0
# PASSED_2: Expected_out = 01010110   alu_out = 01010110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010110
# ********************************
# rand_num = 1767
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111011
# alu_in_b      = 10101101
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1768
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111000
# alu_in_b      = 11110110
# alu_op_b      = AND_b
# alu_out       = 01110000
# alu_irq       = 0
# PASSED_2: Expected_out = 01110000   alu_out = 01110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110000
# ********************************
# rand_num = 1769
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000101
# alu_in_b      = 01100111
# alu_op_b      = OR_b
# alu_out       = 11100111
# alu_irq       = 0
# PASSED_2: Expected_out = 11100111   alu_out = 11100111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100111
# ********************************
# rand_num = 1770
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100100
# alu_in_b      = 01001001
# alu_op_a      = XOR_a
# alu_out       = 01101101
# alu_irq       = 0
# PASSED_2: Expected_out = 01101101   alu_out = 01101101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101101
# ********************************
# rand_num = 1771
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10110100
# alu_in_b      = 11100111
# alu_op_a      = XOR_a
# alu_out       = 01010011
# alu_irq       = 0
# PASSED_2: Expected_out = 01010011   alu_out = 01010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010011
# ********************************
# rand_num = 1772
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001011
# alu_in_b      = 11000101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1773
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000001
# alu_in_b      = 11001111
# alu_op_b      = AND_b
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 1774
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011001
# alu_in_b      = 01001110
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1775
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011111
# alu_in_b      = 00000010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1776
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000001
# alu_in_b      = 10010011
# alu_op_a      = OR_a
# alu_out       = 11010011
# alu_irq       = 0
# PASSED_2: Expected_out = 11010011   alu_out = 11010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010011
# ********************************
# rand_num = 1777
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000011
# alu_in_b      = 01000000
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1778
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111011
# alu_in_b      = 01001101
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1779
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011111
# alu_in_b      = 00101100
# alu_op_a      = XOR_a
# alu_out       = 11110011
# alu_irq       = 0
# PASSED_2: Expected_out = 11110011   alu_out = 11110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110011
# ********************************
# rand_num = 1780
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100111
# alu_in_b      = 10110110
# alu_op_b      = XNOR_b
# alu_out       = 11101110
# alu_irq       = 0
# PASSED_2: Expected_out = 11101110   alu_out = 11101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101110
# ********************************
# rand_num = 1781
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101101
# alu_in_b      = 01110101
# alu_op_a      = AND_a
# alu_out       = 00100101
# alu_irq       = 0
# PASSED_2: Expected_out = 00100101   alu_out = 00100101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100101
# ********************************
# rand_num = 1782
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011111
# alu_in_b      = 11010111
# alu_op_a      = XOR_a
# alu_out       = 00001000
# alu_irq       = 0
# PASSED_2: Expected_out = 00001000   alu_out = 00001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001000
# ********************************
# rand_num = 1783
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110111
# alu_in_b      = 01010101
# alu_op_a      = NAND_a
# alu_out       = 11101010
# alu_irq       = 0
# PASSED_2: Expected_out = 11101010   alu_out = 11101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101010
# ********************************
# rand_num = 1784
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1785
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101111
# alu_in_b      = 00100111
# alu_op_a      = NAND_a
# alu_out       = 11011000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1786
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110010
# alu_in_b      = 10011010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1787
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1788
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111100
# alu_in_b      = 11110000
# alu_op_a      = NAND_a
# alu_out       = 00001111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1789
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111100
# alu_in_b      = 11001001
# alu_op_b      = XNOR_b
# alu_out       = 00001010
# alu_irq       = 0
# PASSED_2: Expected_out = 00001010   alu_out = 00001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001010
# ********************************
# rand_num = 1790
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101010
# alu_in_b      = 10011000
# alu_op_a      = NAND_a
# alu_out       = 01110111
# alu_irq       = 0
# PASSED_2: Expected_out = 01110111   alu_out = 01110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110111
# ********************************
# rand_num = 1791
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011001
# alu_in_b      = 11011010
# alu_op_a      = XOR_a
# alu_out       = 10000011
# alu_irq       = 1
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1792
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111111
# alu_in_b      = 11000000
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1793
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000100
# alu_in_b      = 00101100
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1794
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011001
# alu_in_b      = 01000010
# alu_op_b      = XNOR_b
# alu_out       = 10100100
# alu_irq       = 0
# PASSED_2: Expected_out = 10100100   alu_out = 10100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10100100
# ********************************
# rand_num = 1795
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011010
# alu_in_b      = 10010000
# alu_op_a      = OR_a
# alu_out       = 11011010
# alu_irq       = 0
# PASSED_2: Expected_out = 11011010   alu_out = 11011010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011010
# ********************************
# rand_num = 1796
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010110
# alu_in_b      = 10001000
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1797
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110110
# alu_in_b      = 01110010
# alu_op_b      = XNOR_b
# alu_out       = 01111011
# alu_irq       = 0
# PASSED_2: Expected_out = 01111011   alu_out = 01111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111011
# ********************************
# rand_num = 1798
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010111
# alu_in_b      = 00001011
# alu_op_a      = OR_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 1799
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011000
# alu_in_b      = 10111111
# alu_op_a      = NAND_a
# alu_out       = 01100111
# alu_irq       = 0
# PASSED_2: Expected_out = 01100111   alu_out = 01100111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100111
# ********************************
# rand_num = 1800
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10010110
# alu_in_b      = 11111010
# alu_op_b      = XNOR_b
# alu_out       = 10010011
# alu_irq       = 0
# PASSED_2: Expected_out = 10010011   alu_out = 10010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010011
# ********************************
# rand_num = 1801
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101101
# alu_in_b      = 00001010
# alu_op_b      = XNOR_b
# alu_out       = 11011000
# alu_irq       = 0
# PASSED_2: Expected_out = 11011000   alu_out = 11011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011000
# ********************************
# rand_num = 1802
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1803
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100001
# alu_in_b      = 01000111
# alu_op_a      = NAND_a
# alu_out       = 10111110
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111110
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1804
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100010
# alu_in_b      = 01010001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1805
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111100
# alu_in_b      = 00001101
# alu_op_b      = XNOR_b
# alu_out       = 00001110
# alu_irq       = 0
# PASSED_2: Expected_out = 00001110   alu_out = 00001110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001110
# ********************************
# rand_num = 1806
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111001
# alu_in_b      = 00011010
# alu_op_b      = OR_b
# alu_out       = 01111011
# alu_irq       = 0
# PASSED_2: Expected_out = 01111011   alu_out = 01111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111011
# ********************************
# rand_num = 1807
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111000
# alu_in_b      = 00011000
# alu_op_b      = NOR_b
# alu_out       = 00000111
# alu_irq       = 0
# PASSED_2: Expected_out = 00000111   alu_out = 00000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000111
# ********************************
# rand_num = 1808
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001100
# alu_in_b      = 00100011
# alu_op_b      = OR_b
# alu_out       = 01101111
# alu_irq       = 0
# PASSED_2: Expected_out = 01101111   alu_out = 01101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101111
# ********************************
# rand_num = 1809
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100010
# alu_in_b      = 10001101
# alu_op_a      = XOR_a
# alu_out       = 10101111
# alu_irq       = 0
# PASSED_2: Expected_out = 10101111   alu_out = 10101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101111
# ********************************
# rand_num = 1810
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110010
# alu_in_b      = 00011101
# alu_op_b      = OR_b
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 1811
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110011
# alu_in_b      = 11111110
# alu_op_a      = XOR_a
# alu_out       = 00001101
# alu_irq       = 0
# PASSED_2: Expected_out = 00001101   alu_out = 00001101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001101
# ********************************
# rand_num = 1812
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111000
# alu_in_b      = 00001010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1813
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10000111
# alu_in_b      = 11011100
# alu_op_a      = AND_a
# alu_out       = 10000100
# alu_irq       = 0
# PASSED_2: Expected_out = 10000100   alu_out = 10000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000100
# ********************************
# rand_num = 1814
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010111
# alu_in_b      = 00100011
# alu_op_b      = OR_b
# alu_out       = 00110111
# alu_irq       = 0
# PASSED_2: Expected_out = 00110111   alu_out = 00110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110111
# ********************************
# rand_num = 1815
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101101
# alu_in_b      = 01001101
# alu_op_b      = AND_b
# alu_out       = 00001101
# alu_irq       = 0
# PASSED_2: Expected_out = 00001101   alu_out = 00001101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001101
# ********************************
# rand_num = 1816
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000111
# alu_in_b      = 11011001
# alu_op_a      = XOR_a
# alu_out       = 10011110
# alu_irq       = 0
# PASSED_2: Expected_out = 10011110   alu_out = 10011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011110
# ********************************
# rand_num = 1817
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001011
# alu_in_b      = 11101110
# alu_op_a      = AND_a
# alu_out       = 10001010
# alu_irq       = 0
# PASSED_2: Expected_out = 10001010   alu_out = 10001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001010
# ********************************
# rand_num = 1818
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100000
# alu_in_b      = 10101011
# alu_op_a      = OR_a
# alu_out       = 11101011
# alu_irq       = 0
# PASSED_2: Expected_out = 11101011   alu_out = 11101011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101011
# ********************************
# rand_num = 1819
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010001
# alu_in_b      = 00000111
# alu_op_b      = NOR_b
# alu_out       = 00101000
# alu_irq       = 0
# PASSED_2: Expected_out = 00101000   alu_out = 00101000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101000
# ********************************
# rand_num = 1820
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000110
# alu_in_b      = 10011010
# alu_op_b      = OR_b
# alu_out       = 10011110
# alu_irq       = 0
# PASSED_2: Expected_out = 10011110   alu_out = 10011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011110
# ********************************
# rand_num = 1821
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000001
# alu_in_b      = 10101010
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1822
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110000
# alu_in_b      = 01000010
# alu_op_a      = XOR_a
# alu_out       = 01110010
# alu_irq       = 0
# PASSED_2: Expected_out = 01110010   alu_out = 01110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110010
# ********************************
# rand_num = 1823
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101100
# alu_in_b      = 01010001
# alu_op_b      = NOR_b
# alu_out       = 10000010
# alu_irq       = 0
# PASSED_2: Expected_out = 10000010   alu_out = 10000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000010
# ********************************
# rand_num = 1824
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011100
# alu_in_b      = 10000101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1825
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111010
# alu_in_b      = 11001011
# alu_op_b      = NOR_b
# alu_out       = 00000100
# alu_irq       = 0
# PASSED_2: Expected_out = 00000100   alu_out = 00000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000100
# ********************************
# rand_num = 1826
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110000
# alu_in_b      = 11100010
# alu_op_a      = NAND_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 1827
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101011
# alu_in_b      = 10010111
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1828
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010111
# alu_in_b      = 00011101
# alu_op_a      = XOR_a
# alu_out       = 00001010
# alu_irq       = 0
# PASSED_2: Expected_out = 00001010   alu_out = 00001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001010
# ********************************
# rand_num = 1829
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100011
# alu_in_b      = 11111001
# alu_op_a      = XOR_a
# alu_out       = 00011010
# alu_irq       = 0
# PASSED_2: Expected_out = 00011010   alu_out = 00011010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011010
# ********************************
# rand_num = 1830
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001100
# alu_in_b      = 00011001
# alu_op_a      = OR_a
# alu_out       = 01011101
# alu_irq       = 0
# PASSED_2: Expected_out = 01011101   alu_out = 01011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011101
# ********************************
# rand_num = 1831
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01001001
# alu_in_b      = 11110100
# alu_op_b      = AND_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1832
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010110
# alu_in_b      = 11101100
# alu_op_a      = NAND_a
# alu_out       = 01111011
# alu_irq       = 0
# PASSED_2: Expected_out = 01111011   alu_out = 01111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111011
# ********************************
# rand_num = 1833
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11011000
# alu_in_b      = 11010001
# alu_op_a      = OR_a
# alu_out       = 11011001
# alu_irq       = 0
# PASSED_2: Expected_out = 11011001   alu_out = 11011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011001
# ********************************
# rand_num = 1834
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1835
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01101100
# alu_in_b      = 01010001
# alu_op_b      = NOR_b
# alu_out       = 10000010
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000010
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1836
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01011011
# alu_in_b      = 00001010
# alu_op_b      = OR_b
# alu_out       = 01011011
# alu_irq       = 0
# PASSED_2: Expected_out = 01011011   alu_out = 01011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011011
# ********************************
# rand_num = 1837
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001110
# alu_in_b      = 10001101
# alu_op_a      = AND_a
# alu_out       = 10001100
# alu_irq       = 0
# PASSED_2: Expected_out = 10001100   alu_out = 10001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001100
# ********************************
# rand_num = 1838
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111010
# alu_in_b      = 00100011
# alu_op_b      = AND_b
# alu_out       = 00100010
# alu_irq       = 0
# PASSED_2: Expected_out = 00100010   alu_out = 00100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100010
# ********************************
# rand_num = 1839
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101000
# alu_in_b      = 00110111
# alu_op_a      = NAND_a
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 1840
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111111
# alu_in_b      = 00110001
# alu_op_b      = NOR_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1841
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100111
# alu_in_b      = 01011111
# alu_op_a      = AND_a
# alu_out       = 01000111
# alu_irq       = 0
# PASSED_2: Expected_out = 01000111   alu_out = 01000111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000111
# ********************************
# rand_num = 1842
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1843
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101110
# alu_in_b      = 11101000
# alu_op_a      = OR_a
# alu_out       = 11101110
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101110
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1844
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111010
# alu_in_b      = 10110011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1845
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101011
# alu_in_b      = 10010000
# alu_op_b      = AND_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1846
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010110
# alu_in_b      = 10100111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1847
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110001
# alu_in_b      = 01111110
# alu_op_a      = NAND_a
# alu_out       = 11001111
# alu_irq       = 0
# PASSED_2: Expected_out = 11001111   alu_out = 11001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001111
# ********************************
# rand_num = 1848
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010001
# alu_in_b      = 11011101
# alu_op_a      = AND_a
# alu_out       = 11010001
# alu_irq       = 0
# PASSED_2: Expected_out = 11010001   alu_out = 11010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010001
# ********************************
# rand_num = 1849
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101001
# alu_in_b      = 00000100
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1850
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010010
# alu_in_b      = 01111100
# alu_op_b      = OR_b
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 1851
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11000011
# alu_in_b      = 01100001
# alu_op_a      = OR_a
# alu_out       = 11100011
# alu_irq       = 0
# PASSED_2: Expected_out = 11100011   alu_out = 11100011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100011
# ********************************
# rand_num = 1852
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111100
# alu_in_b      = 01111011
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1853
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110111
# alu_in_b      = 00111010
# alu_op_a      = AND_a
# alu_out       = 00110010
# alu_irq       = 0
# PASSED_2: Expected_out = 00110010   alu_out = 00110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110010
# ********************************
# rand_num = 1854
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100011
# alu_in_b      = 01110000
# alu_op_b      = OR_b
# alu_out       = 01110011
# alu_irq       = 0
# PASSED_2: Expected_out = 01110011   alu_out = 01110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110011
# ********************************
# rand_num = 1855
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11001010
# alu_in_b      = 11000111
# alu_op_b      = OR_b
# alu_out       = 11001111
# alu_irq       = 0
# PASSED_2: Expected_out = 11001111   alu_out = 11001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001111
# ********************************
# rand_num = 1856
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111100
# alu_in_b      = 11111111
# alu_op_b      = AND_b
# alu_out       = 00111100
# alu_irq       = 0
# PASSED_2: Expected_out = 00111100   alu_out = 00111100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111100
# ********************************
# rand_num = 1857
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011000
# alu_in_b      = 00101111
# alu_op_a      = XOR_a
# alu_out       = 00110111
# alu_irq       = 0
# PASSED_2: Expected_out = 00110111   alu_out = 00110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110111
# ********************************
# rand_num = 1858
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111111
# alu_in_b      = 01100010
# alu_op_a      = AND_a
# alu_out       = 01100010
# alu_irq       = 0
# PASSED_2: Expected_out = 01100010   alu_out = 01100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100010
# ********************************
# rand_num = 1859
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10100100
# alu_in_b      = 10111011
# alu_op_a      = OR_a
# alu_out       = 10111111
# alu_irq       = 0
# PASSED_2: Expected_out = 10111111   alu_out = 10111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111111
# ********************************
# rand_num = 1860
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010001
# alu_in_b      = 10111010
# alu_op_a      = OR_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 1861
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100101
# alu_in_b      = 10111010
# alu_op_b      = NOR_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1862
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1863
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01000000
# alu_in_b      = 11011101
# alu_op_a      = XOR_a
# alu_out       = 10011101
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011101
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1864
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001000
# alu_in_b      = 10010001
# alu_op_a      = OR_a
# alu_out       = 11011001
# alu_irq       = 0
# PASSED_2: Expected_out = 11011001   alu_out = 11011001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011001
# ********************************
# rand_num = 1865
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000011
# alu_in_b      = 00010101
# alu_op_b      = OR_b
# alu_out       = 01010111
# alu_irq       = 0
# PASSED_2: Expected_out = 01010111   alu_out = 01010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010111
# ********************************
# rand_num = 1866
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001110
# alu_in_b      = 01111100
# alu_op_a      = NAND_a
# alu_out       = 10110011
# alu_irq       = 0
# PASSED_2: Expected_out = 10110011   alu_out = 10110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110011
# ********************************
# rand_num = 1867
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10111011
# alu_in_b      = 01000111
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1868
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111010
# alu_in_b      = 00000101
# alu_op_b      = NOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 1869
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111001
# alu_in_b      = 01110101
# alu_op_a      = OR_a
# alu_out       = 11111101
# alu_irq       = 0
# PASSED_2: Expected_out = 11111101   alu_out = 11111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111101
# ********************************
# rand_num = 1870
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111100
# alu_in_b      = 00110000
# alu_op_b      = NOR_b
# alu_out       = 10000011
# alu_irq       = 0
# PASSED_2: Expected_out = 10000011   alu_out = 10000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000011
# ********************************
# rand_num = 1871
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101000
# alu_in_b      = 01101001
# alu_op_a      = NAND_a
# alu_out       = 11010111
# alu_irq       = 0
# PASSED_2: Expected_out = 11010111   alu_out = 11010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010111
# ********************************
# rand_num = 1872
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001100
# alu_in_b      = 00011111
# alu_op_a      = NAND_a
# alu_out       = 11110011
# alu_irq       = 0
# PASSED_2: Expected_out = 11110011   alu_out = 11110011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110011
# ********************************
# rand_num = 1873
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01111001
# alu_in_b      = 00001011
# alu_op_a      = XOR_a
# alu_out       = 01110010
# alu_irq       = 0
# PASSED_2: Expected_out = 01110010   alu_out = 01110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01110010
# ********************************
# rand_num = 1874
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111010
# alu_in_b      = 01000011
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1875
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100011
# alu_in_b      = 10110101
# alu_op_b      = OR_b
# alu_out       = 11110111
# alu_irq       = 0
# PASSED_2: Expected_out = 11110111   alu_out = 11110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110111
# ********************************
# rand_num = 1876
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101111
# alu_in_b      = 00110001
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1877
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010010
# alu_in_b      = 10100111
# alu_op_a      = XOR_a
# alu_out       = 10110101
# alu_irq       = 0
# PASSED_2: Expected_out = 10110101   alu_out = 10110101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110101
# ********************************
# rand_num = 1878
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10011000
# alu_in_b      = 11111010
# alu_op_a      = XOR_a
# alu_out       = 01100010
# alu_irq       = 0
# PASSED_2: Expected_out = 01100010   alu_out = 01100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100010
# ********************************
# rand_num = 1879
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10110001
# alu_in_b      = 11010011
# alu_op_b      = AND_b
# alu_out       = 10010001
# alu_irq       = 0
# PASSED_2: Expected_out = 10010001   alu_out = 10010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010001
# ********************************
# rand_num = 1880
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000001
# alu_in_b      = 00000001
# alu_op_b      = XNOR_b
# alu_out       = 00111111
# alu_irq       = 0
# PASSED_2: Expected_out = 00111111   alu_out = 00111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111111
# ********************************
# rand_num = 1881
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00110010
# alu_in_b      = 11110110
# alu_op_b      = OR_b
# alu_out       = 11110110
# alu_irq       = 0
# PASSED_2: Expected_out = 11110110   alu_out = 11110110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110110
# ********************************
# rand_num = 1882
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01010100
# alu_in_b      = 10001001
# alu_op_a      = OR_a
# alu_out       = 11011101
# alu_irq       = 0
# PASSED_2: Expected_out = 11011101   alu_out = 11011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011101
# ********************************
# rand_num = 1883
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1884
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001000
# alu_in_b      = 00110011
# alu_op_b      = NOR_b
# alu_out       = 11000100
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000100
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1885
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110001
# alu_in_b      = 01011001
# alu_op_a      = AND_a
# alu_out       = 00010001
# alu_irq       = 0
# PASSED_2: Expected_out = 00010001   alu_out = 00010001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010001
# ********************************
# rand_num = 1886
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101100
# alu_in_b      = 01111110
# alu_op_a      = OR_a
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 1887
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000110
# alu_in_b      = 10011001
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1888
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101011
# alu_in_b      = 10001111
# alu_op_b      = XNOR_b
# alu_out       = 01011011
# alu_irq       = 0
# PASSED_2: Expected_out = 01011011   alu_out = 01011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011011
# ********************************
# rand_num = 1889
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10001011
# alu_in_b      = 11001111
# alu_op_a      = AND_a
# alu_out       = 10001011
# alu_irq       = 0
# PASSED_2: Expected_out = 10001011   alu_out = 10001011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10001011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10001011
# ********************************
# rand_num = 1890
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010100
# alu_in_b      = 10001101
# alu_op_b      = OR_b
# alu_out       = 11011101
# alu_irq       = 0
# PASSED_2: Expected_out = 11011101   alu_out = 11011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011101
# ********************************
# rand_num = 1891
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010100
# alu_in_b      = 00000100
# alu_op_a      = OR_a
# alu_out       = 11010100
# alu_irq       = 0
# PASSED_2: Expected_out = 11010100   alu_out = 11010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010100
# ********************************
# rand_num = 1892
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111010
# alu_in_b      = 01100101
# alu_op_a      = XOR_a
# alu_out       = 01011111
# alu_irq       = 0
# PASSED_2: Expected_out = 01011111   alu_out = 01011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011111
# ********************************
# rand_num = 1893
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101001
# alu_in_b      = 01001101
# alu_op_b      = XNOR_b
# alu_out       = 10011011
# alu_irq       = 0
# PASSED_2: Expected_out = 10011011   alu_out = 10011011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10011011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10011011
# ********************************
# rand_num = 1894
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10101100
# alu_in_b      = 10001001
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1895
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00000000
# alu_in_b      = 10110100
# alu_op_b      = NOR_b
# alu_out       = 01001011
# alu_irq       = 0
# PASSED_2: Expected_out = 01001011   alu_out = 01001011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01001011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01001011
# ********************************
# rand_num = 1896
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01111001
# alu_in_b      = 10001110
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1897
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001010
# alu_in_b      = 10101001
# alu_op_a      = XOR_a
# alu_out       = 11100011
# alu_irq       = 0
# PASSED_2: Expected_out = 11100011   alu_out = 11100011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100011
# ********************************
# rand_num = 1898
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010010
# alu_in_b      = 11010111
# alu_op_a      = OR_a
# alu_out       = 11010111
# alu_irq       = 0
# PASSED_2: Expected_out = 11010111   alu_out = 11010111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010111
# ********************************
# rand_num = 1899
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100010
# alu_in_b      = 00001100
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1900
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001000
# alu_in_b      = 01001110
# alu_op_b      = XNOR_b
# alu_out       = 10111001
# alu_irq       = 0
# PASSED_2: Expected_out = 10111001   alu_out = 10111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111001
# ********************************
# rand_num = 1901
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01010110
# alu_in_b      = 01100101
# alu_op_b      = XNOR_b
# alu_out       = 11001100
# alu_irq       = 0
# PASSED_2: Expected_out = 11001100   alu_out = 11001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001100
# ********************************
# rand_num = 1902
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11101000
# alu_in_b      = 11000011
# alu_op_b      = XNOR_b
# alu_out       = 11010100
# alu_irq       = 0
# PASSED_2: Expected_out = 11010100   alu_out = 11010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010100
# ********************************
# rand_num = 1903
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110101
# alu_in_b      = 11111110
# alu_op_a      = AND_a
# alu_out       = 00110100
# alu_irq       = 0
# PASSED_2: Expected_out = 00110100   alu_out = 00110100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110100
# ********************************
# rand_num = 1904
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010000
# alu_in_b      = 11111100
# alu_op_a      = AND_a
# alu_out       = 10010000
# alu_irq       = 0
# PASSED_2: Expected_out = 10010000   alu_out = 10010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10010000
# ********************************
# rand_num = 1905
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101000
# alu_in_b      = 10010100
# alu_op_a      = AND_a
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1906
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101111
# alu_in_b      = 10101010
# alu_op_a      = XOR_a
# alu_out       = 10000101
# alu_irq       = 0
# PASSED_2: Expected_out = 10000101   alu_out = 10000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000101
# ********************************
# rand_num = 1907
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100111
# alu_in_b      = 11110011
# alu_op_b      = AND_b
# alu_out       = 01100011
# alu_irq       = 0
# PASSED_2: Expected_out = 01100011   alu_out = 01100011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100011
# ********************************
# rand_num = 1908
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110110
# alu_in_b      = 01101100
# alu_op_b      = AND_b
# alu_out       = 01100100
# alu_irq       = 0
# PASSED_2: Expected_out = 01100100   alu_out = 01100100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01100100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01100100
# ********************************
# rand_num = 1909
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1910
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000010
# alu_in_b      = 10111010
# alu_op_b      = XNOR_b
# alu_out       = 00000111
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000111
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1911
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1912
# rand 3 with no inline constraints
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1913
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11010010
# alu_in_b      = 01111000
# alu_op_b      = NOR_b
# alu_out       = 00000101
# alu_irq       = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000101
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1914
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111000
# alu_in_b      = 11101010
# alu_op_a      = OR_a
# alu_out       = 11111010
# alu_irq       = 0
# PASSED_2: Expected_out = 11111010   alu_out = 11111010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111010
# ********************************
# rand_num = 1915
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10011110
# alu_in_b      = 10011110
# alu_op_b      = XNOR_b
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1916
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00101101
# alu_in_b      = 01000101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1917
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00101101
# alu_in_b      = 00000011
# alu_op_b      = OR_b
# alu_out       = 00101111
# alu_irq       = 0
# PASSED_2: Expected_out = 00101111   alu_out = 00101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00101111
# ********************************
# rand_num = 1918
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100100
# alu_in_b      = 10000010
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1919
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100001
# alu_in_b      = 11000011
# alu_op_a      = OR_a
# alu_out       = 11100011
# alu_irq       = 0
# PASSED_2: Expected_out = 11100011   alu_out = 11100011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100011
# ********************************
# rand_num = 1920
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001101
# alu_in_b      = 10110110
# alu_op_b      = NOR_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1921
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101100
# alu_in_b      = 00001010
# alu_op_a      = OR_a
# alu_out       = 01101110
# alu_irq       = 0
# PASSED_2: Expected_out = 01101110   alu_out = 01101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101110
# ********************************
# rand_num = 1922
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001111
# alu_in_b      = 01101100
# alu_op_b      = OR_b
# alu_out       = 01101111
# alu_irq       = 0
# PASSED_2: Expected_out = 01101111   alu_out = 01101111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101111
# ********************************
# rand_num = 1923
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11101110
# alu_in_b      = 11001000
# alu_op_a      = AND_a
# alu_out       = 11001000
# alu_irq       = 0
# PASSED_2: Expected_out = 11001000   alu_out = 11001000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001000
# ********************************
# rand_num = 1924
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010010
# alu_in_b      = 00101101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1925
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111110
# alu_in_b      = 01110000
# alu_op_b      = NOR_b
# alu_out       = 10000001
# alu_irq       = 0
# PASSED_2: Expected_out = 10000001   alu_out = 10000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000001
# ********************************
# rand_num = 1926
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111011
# alu_in_b      = 00110000
# alu_op_b      = AND_b
# alu_out       = 00110000
# alu_irq       = 0
# PASSED_2: Expected_out = 00110000   alu_out = 00110000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00110000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00110000
# ********************************
# rand_num = 1927
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11001001
# alu_in_b      = 00100111
# alu_op_a      = AND_a
# alu_out       = 00000001
# alu_irq       = 0
# PASSED_2: Expected_out = 00000001   alu_out = 00000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000001
# ********************************
# rand_num = 1928
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01000010
# alu_in_b      = 00101000
# alu_op_b      = AND_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1929
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111111
# alu_in_b      = 10110010
# alu_op_b      = NOR_b
# alu_out       = 01000000
# alu_irq       = 0
# PASSED_2: Expected_out = 01000000   alu_out = 01000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01000000
# ********************************
# rand_num = 1930
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01100101
# alu_in_b      = 00001000
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1931
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100110
# alu_in_b      = 11000011
# alu_op_b      = NOR_b
# alu_out       = 00011000
# alu_irq       = 0
# PASSED_2: Expected_out = 00011000   alu_out = 00011000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011000
# ********************************
# rand_num = 1932
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111011
# alu_in_b      = 00011011
# alu_op_b      = XNOR_b
# alu_out       = 11011111
# alu_irq       = 0
# PASSED_2: Expected_out = 11011111   alu_out = 11011111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11011111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11011111
# ********************************
# rand_num = 1933
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000010
# alu_in_b      = 01000010
# alu_op_b      = AND_b
# alu_out       = 00000010
# alu_irq       = 0
# PASSED_2: Expected_out = 00000010   alu_out = 00000010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000010
# ********************************
# rand_num = 1934
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11010000
# alu_in_b      = 11101101
# alu_op_a      = XOR_a
# alu_out       = 00111101
# alu_irq       = 0
# PASSED_2: Expected_out = 00111101   alu_out = 00111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111101
# ********************************
# rand_num = 1935
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01101110
# alu_in_b      = 01001110
# alu_op_a      = XOR_a
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 1936
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10010010
# alu_in_b      = 10000100
# alu_op_a      = NAND_a
# alu_out       = 01111111
# alu_irq       = 0
# PASSED_2: Expected_out = 01111111   alu_out = 01111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01111111
# ********************************
# rand_num = 1937
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00100000
# alu_in_b      = 01101001
# alu_op_a      = OR_a
# alu_out       = 01101001
# alu_irq       = 0
# PASSED_2: Expected_out = 01101001   alu_out = 01101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101001
# ********************************
# rand_num = 1938
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11000110
# alu_in_b      = 01001101
# alu_op_b      = OR_b
# alu_out       = 11001111
# alu_irq       = 0
# PASSED_2: Expected_out = 11001111   alu_out = 11001111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11001111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11001111
# ********************************
# rand_num = 1939
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 01110110
# alu_in_b      = 01011001
# alu_op_b      = XNOR_b
# alu_out       = 11010000
# alu_irq       = 0
# PASSED_2: Expected_out = 11010000   alu_out = 11010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11010000
# ********************************
# rand_num = 1940
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10000011
# alu_in_b      = 00110110
# alu_op_b      = OR_b
# alu_out       = 10110111
# alu_irq       = 0
# PASSED_2: Expected_out = 10110111   alu_out = 10110111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10110111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10110111
# ********************************
# rand_num = 1941
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001100
# alu_in_b      = 11010111
# alu_op_a      = NAND_a
# alu_out       = 10111011
# alu_irq       = 0
# PASSED_2: Expected_out = 10111011   alu_out = 10111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111011
# ********************************
# rand_num = 1942
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101000
# alu_in_b      = 11110101
# alu_op_a      = XOR_a
# alu_out       = 01011101
# alu_irq       = 0
# PASSED_2: Expected_out = 01011101   alu_out = 01011101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01011101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01011101
# ********************************
# rand_num = 1943
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111110
# alu_in_b      = 11111111
# alu_op_b      = NOR_b
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_2: Expected_out = 00000000   alu_out = 00000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000000
# ********************************
# rand_num = 1944
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01011000
# alu_in_b      = 00100011
# alu_op_a      = NAND_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 1945
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100010
# alu_in_b      = 10100101
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1946
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00000011
# alu_in_b      = 11110011
# alu_op_a      = AND_a
# alu_out       = 00000011
# alu_irq       = 0
# PASSED_2: Expected_out = 00000011   alu_out = 00000011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000011
# ********************************
# rand_num = 1947
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00011001
# alu_in_b      = 00100101
# alu_op_a      = OR_a
# alu_out       = 00111101
# alu_irq       = 0
# PASSED_2: Expected_out = 00111101   alu_out = 00111101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00111101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00111101
# ********************************
# rand_num = 1948
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10101101
# alu_in_b      = 10101110
# alu_op_a      = NAND_a
# alu_out       = 01010011
# alu_irq       = 0
# PASSED_2: Expected_out = 01010011   alu_out = 01010011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01010011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01010011
# ********************************
# rand_num = 1949
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00010001
# alu_in_b      = 00011111
# alu_op_b      = NOR_b
# alu_out       = 11100000
# alu_irq       = 0
# PASSED_2: Expected_out = 11100000   alu_out = 11100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11100000
# ********************************
# rand_num = 1950
# rand 3 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01100111
# alu_in_b      = 10110000
# alu_op_a      = AND_a
# alu_out       = 00100000
# alu_irq       = 0
# PASSED_2: Expected_out = 00100000   alu_out = 00100000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100000
# ********************************
# rand_num = 1951
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 0
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100001
# alu_in_b      = 11111111
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1952
# rand 4 with inline constraints for interrup b
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1953
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 00000000
# alu_op_b      = NOR_b
# alu_out       = 11110101
# alu_irq       = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1954
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 00000000
# alu_op_b      = NOR_b
# alu_out       = 11110101
# alu_irq       = 1
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1955
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1956
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110100
# alu_in_b      = 11111111
# alu_op_b      = AND_b
# alu_out       = 11110100
# alu_irq       = 1
# PASSED_2: Expected_out = 11110100   alu_out = 11110100
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1957
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1958
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110100
# alu_in_b      = 11111111
# alu_op_b      = AND_b
# alu_out       = 11110100
# alu_irq       = 1
# PASSED_2: Expected_out = 11110100   alu_out = 11110100
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1959
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 00000000
# alu_op_b      = NOR_b
# alu_out       = 11110101
# alu_irq       = 1
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1960
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1961
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00000000
# alu_op_b      = XNOR_b
# alu_out       = 11110001
# alu_irq       = 1
# PASSED_2: Expected_out = 11110001   alu_out = 11110001
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1962
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1963
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00000000
# alu_op_b      = XNOR_b
# alu_out       = 11110001
# alu_irq       = 1
# PASSED_2: Expected_out = 11110001   alu_out = 11110001
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1964
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 00000000
# alu_op_b      = NOR_b
# alu_out       = 11110101
# alu_irq       = 1
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1965
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110100
# alu_in_b      = 11111111
# alu_op_b      = AND_b
# alu_out       = 11110100
# alu_irq       = 1
# PASSED_2: Expected_out = 11110100   alu_out = 11110100
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1966
# rand 4 with inline constraints for interrup b
# rst_n         = 0
# alu_enable    = 0
# alu_enable_a  = 0
# alu_enable_b  = 0
# alu_in_a      = 00000000
# alu_in_b      = 00000000
# No operation will be done
# alu_out       = 00000000
# alu_irq       = 0
# PASSED_1: alu_out == 0  alu_irq == 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1967
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# ********************************
# rand_num = 1968
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1969
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00000000
# alu_op_b      = XNOR_b
# alu_out       = 11110001
# alu_irq       = 1
# PASSED_2: Expected_out = 11110001   alu_out = 11110001
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1970
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1971
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 00000000
# alu_op_b      = NOR_b
# alu_out       = 11110101
# alu_irq       = 1
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1972
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110100
# alu_in_b      = 11111111
# alu_op_b      = AND_b
# alu_out       = 11110100
# alu_irq       = 1
# PASSED_2: Expected_out = 11110100   alu_out = 11110100
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1973
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00000000
# alu_op_b      = XNOR_b
# alu_out       = 11110001
# alu_irq       = 1
# PASSED_2: Expected_out = 11110001   alu_out = 11110001
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1974
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00000000
# alu_op_b      = XNOR_b
# alu_out       = 11110001
# alu_irq       = 1
# PASSED_2: Expected_out = 11110001   alu_out = 11110001
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1975
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1976
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00000000
# alu_op_b      = XNOR_b
# alu_out       = 11110001
# alu_irq       = 1
# PASSED_2: Expected_out = 11110001   alu_out = 11110001
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1977
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00000000
# alu_op_b      = XNOR_b
# alu_out       = 11110001
# alu_irq       = 1
# PASSED_2: Expected_out = 11110001   alu_out = 11110001
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1978
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00000000
# alu_op_b      = XNOR_b
# alu_out       = 11110001
# alu_irq       = 1
# PASSED_2: Expected_out = 11110001   alu_out = 11110001
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1979
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1980
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00000000
# alu_op_b      = XNOR_b
# alu_out       = 11110001
# alu_irq       = 1
# PASSED_2: Expected_out = 11110001   alu_out = 11110001
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1981
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1982
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1983
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1984
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1985
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110100
# alu_in_b      = 11111111
# alu_op_b      = AND_b
# alu_out       = 11110100
# alu_irq       = 1
# PASSED_2: Expected_out = 11110100   alu_out = 11110100
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1986
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1987
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 00000000
# alu_op_b      = NOR_b
# alu_out       = 11110101
# alu_irq       = 1
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1988
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 00000000
# alu_op_b      = NOR_b
# alu_out       = 11110101
# alu_irq       = 1
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1989
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1990
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 00000000
# alu_op_b      = NOR_b
# alu_out       = 11110101
# alu_irq       = 1
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1991
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 00000000
# alu_op_b      = NOR_b
# alu_out       = 11110101
# alu_irq       = 1
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1992
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 00000000
# alu_op_b      = NOR_b
# alu_out       = 11110101
# alu_irq       = 1
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1993
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1994
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110100
# alu_in_b      = 11111111
# alu_op_b      = AND_b
# alu_out       = 11110100
# alu_irq       = 1
# PASSED_2: Expected_out = 11110100   alu_out = 11110100
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1995
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110100
# alu_in_b      = 11111111
# alu_op_b      = AND_b
# alu_out       = 11110100
# alu_irq       = 1
# PASSED_2: Expected_out = 11110100   alu_out = 11110100
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1996
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111111
# alu_in_b      = 00000000
# alu_op_b      = OR_b
# alu_out       = 11111111
# alu_irq       = 1
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1997
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 00000000
# alu_op_b      = NOR_b
# alu_out       = 11110101
# alu_irq       = 1
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1998
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110100
# alu_in_b      = 11111111
# alu_op_b      = AND_b
# alu_out       = 11110100
# alu_irq       = 1
# PASSED_2: Expected_out = 11110100   alu_out = 11110100
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 1999
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001010
# alu_in_b      = 00000000
# alu_op_b      = NOR_b
# alu_out       = 11110101
# alu_irq       = 1
# PASSED_2: Expected_out = 11110101   alu_out = 11110101
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 2000
# rand 4 with inline constraints for interrup b
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00000000
# alu_op_b      = XNOR_b
# alu_out       = 11110001
# alu_irq       = 1
# PASSED_2: Expected_out = 11110001   alu_out = 11110001
# PASSED_3: there is interrupt, alu_irq = 1
# alu_irq_clr   = 1
# After_clr_alu_out  = 00000000
# After_clr_alu_irq  = 0
# PASSED_5: clear interrupt, alu_irq = 0  alu_irq_clr == 1  alu_out == 00000000
# ********************************
# rand_num = 2001
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011110
# alu_in_b      = 01111011
# alu_op_b      = NOR_b
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 2002
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 01001011
# alu_in_b      = 10001010
# alu_op_a      = XOR_a
# alu_out       = 11000001
# alu_irq       = 0
# PASSED_2: Expected_out = 11000001   alu_out = 11000001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11000001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11000001
# ********************************
# rand_num = 2003
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11111000
# alu_in_b      = 10010001
# alu_op_b      = OR_b
# alu_out       = 11111001
# alu_irq       = 0
# PASSED_2: Expected_out = 11111001   alu_out = 11111001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111001
# ********************************
# rand_num = 2004
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10001011
# alu_in_b      = 01101000
# alu_op_b      = NOR_b
# alu_out       = 00010100
# alu_irq       = 0
# PASSED_2: Expected_out = 00010100   alu_out = 00010100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010100
# ********************************
# rand_num = 2005
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00110011
# alu_in_b      = 10111000
# alu_op_a      = OR_a
# alu_out       = 10111011
# alu_irq       = 0
# PASSED_2: Expected_out = 10111011   alu_out = 10111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10111011
# ********************************
# rand_num = 2006
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00011000
# alu_in_b      = 01110010
# alu_op_b      = AND_b
# alu_out       = 00010000
# alu_irq       = 0
# PASSED_2: Expected_out = 00010000   alu_out = 00010000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00010000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00010000
# ********************************
# rand_num = 2007
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00111111
# alu_in_b      = 11000011
# alu_op_a      = OR_a
# alu_out       = 11111111
# alu_irq       = 0
# PASSED_2: Expected_out = 11111111   alu_out = 11111111
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111111
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111111
# ********************************
# rand_num = 2008
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100010
# alu_in_b      = 11011001
# alu_op_b      = XNOR_b
# alu_out       = 10000100
# alu_irq       = 0
# PASSED_2: Expected_out = 10000100   alu_out = 10000100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000100
# ********************************
# rand_num = 2009
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11110111
# alu_in_b      = 10011110
# alu_op_a      = XOR_a
# alu_out       = 01101001
# alu_irq       = 0
# PASSED_2: Expected_out = 01101001   alu_out = 01101001
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 01101001
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 01101001
# ********************************
# rand_num = 2010
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11011110
# alu_in_b      = 11010011
# alu_op_b      = XNOR_b
# alu_out       = 11110010
# alu_irq       = 0
# PASSED_2: Expected_out = 11110010   alu_out = 11110010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11110010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11110010
# ********************************
# rand_num = 2011
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00111011
# alu_in_b      = 10100010
# alu_op_b      = AND_b
# alu_out       = 00100010
# alu_irq       = 0
# PASSED_2: Expected_out = 00100010   alu_out = 00100010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00100010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00100010
# ********************************
# rand_num = 2012
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 00010111
# alu_in_b      = 00010101
# alu_op_a      = NAND_a
# alu_out       = 11101010
# alu_irq       = 0
# PASSED_2: Expected_out = 11101010   alu_out = 11101010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11101010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11101010
# ********************************
# rand_num = 2013
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 10111110
# alu_in_b      = 01000101
# alu_op_a      = NAND_a
# alu_out       = 11111011
# alu_irq       = 0
# PASSED_2: Expected_out = 11111011   alu_out = 11111011
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111011
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111011
# ********************************
# rand_num = 2014
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001101
# alu_in_b      = 00000111
# alu_op_b      = AND_b
# alu_out       = 00000101
# alu_irq       = 0
# PASSED_2: Expected_out = 00000101   alu_out = 00000101
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00000101
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00000101
# ********************************
# rand_num = 2015
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 00001110
# alu_in_b      = 00010000
# alu_op_b      = OR_b
# alu_out       = 00011110
# alu_irq       = 0
# PASSED_2: Expected_out = 00011110   alu_out = 00011110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00011110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00011110
# ********************************
# rand_num = 2016
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11110000
# alu_in_b      = 01110011
# alu_op_b      = NOR_b
# alu_out       = 00001100
# alu_irq       = 0
# PASSED_2: Expected_out = 00001100   alu_out = 00001100
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001100
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001100
# ********************************
# rand_num = 2017
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11100101
# alu_in_b      = 10011010
# alu_op_a      = AND_a
# alu_out       = 10000000
# alu_irq       = 0
# PASSED_2: Expected_out = 10000000   alu_out = 10000000
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10000000
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10000000
# ********************************
# rand_num = 2018
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 1
# alu_enable_b  = 0
# alu_in_a      = 11111010
# alu_in_b      = 10010110
# alu_op_a      = OR_a
# alu_out       = 11111110
# alu_irq       = 0
# PASSED_2: Expected_out = 11111110   alu_out = 11111110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 11111110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 11111110
# ********************************
# rand_num = 2019
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 11100101
# alu_in_b      = 11110101
# alu_op_b      = NOR_b
# alu_out       = 00001010
# alu_irq       = 0
# PASSED_2: Expected_out = 00001010   alu_out = 00001010
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 00001010
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 00001010
# ********************************
# rand_num = 2020
# rand 5 with no inline constraints
# rst_n         = 1
# alu_enable    = 1
# alu_enable_a  = 0
# alu_enable_b  = 1
# alu_in_a      = 10100010
# alu_in_b      = 11110011
# alu_op_b      = XNOR_b
# alu_out       = 10101110
# alu_irq       = 0
# PASSED_2: Expected_out = 10101110   alu_out = 10101110
# PASSED_4: there is no interrupt, alu_irq = 0
# alu_irq_clr   = 0
# After_clr_alu_out  = 10101110
# After_clr_alu_irq  = 0
# PASSED_6: No interrupt, alu_irq = 0  alu_irq_clr == 0  alu_out == 10101110
# ********************************
# Coverage of cov_op_a = 100.00%
# Coverage of cov_op_b = 100.00%
# Coverage of cov_in_h = 100.00%
# Coverage of cov_out_h = 91.67%
# Time endded
#  
