Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Jan 17 02:59:55 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2448 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.274        0.000                      0                 7233        0.048        0.000                      0                 7233        3.000        0.000                       0                  2454  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1       {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0          2.274        0.000                      0                 7233        0.180        0.000                      0                 7233        6.642        0.000                       0                  2450  
  clkfbout_clk_wiz_0                                                                                                                                                          48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0_1        2.276        0.000                      0                 7233        0.180        0.000                      0                 7233        6.642        0.000                       0                  2450  
  clkfbout_clk_wiz_0_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_65mhz_clk_wiz_0_1  clk_out_65mhz_clk_wiz_0          2.274        0.000                      0                 7233        0.048        0.000                      0                 7233  
clk_out_65mhz_clk_wiz_0    clk_out_65mhz_clk_wiz_0_1        2.274        0.000                      0                 7233        0.048        0.000                      0                 7233  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.960ns  (logic 6.569ns (50.687%)  route 6.391ns (49.313%))
  Logic Levels:           31  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.583 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.583    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.763 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.588    12.352    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.230    12.582 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.582    packetgen/checksum[15]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.958ns  (logic 6.468ns (49.916%)  route 6.490ns (50.084%))
  Logic Levels:           30  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.671 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.687    12.359    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.221    12.580 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.580    packetgen/checksum[11]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.580    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 6.437ns (49.744%)  route 6.503ns (50.256%))
  Logic Levels:           30  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.648 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.701    12.349    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.213    12.562 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.562    packetgen/checksum[9]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 6.362ns (49.435%)  route 6.507ns (50.565%))
  Logic Levels:           29  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.679    11.566 f  packetgen/packet_reg[152]_i_2/O[3]
                         net (fo=1, routed)           0.705    12.271    packetgen/packet_reg[152]_i_2_n_4
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.220    12.491 r  packetgen/packet[152]_i_1/O
                         net (fo=1, routed)           0.000    12.491    packetgen/checksum[8]
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[152]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[152]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.817ns  (logic 6.525ns (50.908%)  route 6.292ns (49.092%))
  Logic Levels:           31  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.583 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.583    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.740 f  packetgen/packet_reg[159]_i_2/O[0]
                         net (fo=1, routed)           0.490    12.230    packetgen/packet_reg[159]_i_2_n_7
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.209    12.439 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.439    packetgen/checksum[13]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.033    14.825    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.739ns  (logic 6.260ns (49.142%)  route 6.479ns (50.858%))
  Logic Levels:           32  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.214 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    packet_reg[151]_i_2_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.303 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.303    packet_reg[155]_i_2_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.537 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.498    11.036    packetgen/checksum2[15]
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.234    11.270 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.270    packetgen/packet[159]_i_17_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.554 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.710    12.264    packetgen/checksum1
    SLICE_X15Y94         LUT3 (Prop_lut3_I2_O)        0.097    12.361 r  packetgen/packet[154]_i_1/O
                         net (fo=1, routed)           0.000    12.361    packetgen/checksum[10]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[154]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.032    14.824    packetgen/packet_reg[154]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.769ns  (logic 6.615ns (51.807%)  route 6.154ns (48.193%))
  Logic Levels:           31  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.583 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.583    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.806 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.351    12.157    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.233    12.390 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.390    packetgen/checksum[14]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 6.526ns (51.394%)  route 6.172ns (48.606%))
  Logic Levels:           30  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    11.728 f  packetgen/packet_reg[156]_i_2/O[3]
                         net (fo=1, routed)           0.369    12.098    packetgen/packet_reg[156]_i_2_n_4
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.222    12.320 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.320    packetgen/checksum[12]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.032    14.824    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.692ns  (logic 6.260ns (49.323%)  route 6.432ns (50.677%))
  Logic Levels:           32  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.214 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    packet_reg[151]_i_2_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.303 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.303    packet_reg[155]_i_2_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.537 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.498    11.036    packetgen/checksum2[15]
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.234    11.270 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.270    packetgen/packet[159]_i_17_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.554 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.663    12.217    packetgen/checksum1
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.314 r  packetgen/packet[148]_i_1/O
                         net (fo=1, routed)           0.000    12.314    packetgen/checksum[4]
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[148]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.032    14.824    packetgen/packet_reg[148]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 6.260ns (49.327%)  route 6.431ns (50.673%))
  Logic Levels:           32  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.214 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    packet_reg[151]_i_2_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.303 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.303    packet_reg[155]_i_2_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.537 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.498    11.036    packetgen/checksum2[15]
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.234    11.270 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.270    packetgen/packet[159]_i_17_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.554 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.662    12.216    packetgen/checksum1
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.313 r  packetgen/packet[151]_i_1/O
                         net (fo=1, routed)           0.000    12.313    packetgen/checksum[7]
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[151]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.033    14.825    packetgen/packet_reg[151]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  2.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[246]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[246]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.597    -0.567    packetgen/clk_out_65mhz
    SLICE_X6Y106         FDRE                                         r  packetgen/packet_reg[246]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  packetgen/packet_reg[246]/Q
                         net (fo=1, routed)           0.098    -0.305    stx/data[185]
    SLICE_X5Y106         FDRE                                         r  stx/data_q_reg[246]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.867    -0.805    stx/clk_out_65mhz
    SLICE_X5Y106         FDRE                                         r  stx/data_q_reg[246]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.066    -0.485    stx/data_q_reg[246]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.242%)  route 0.119ns (45.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.602    -0.562    kbdexport1/clk_out_65mhz
    SLICE_X0Y89          FDRE                                         r  kbdexport1/cstring_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  kbdexport1/cstring_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.302    kbdexport1/currentkeyboard[6]
    SLICE_X2Y88          FDSE                                         r  kbdexport1/messageoutarray1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.875    -0.798    kbdexport1/clk_out_65mhz
    SLICE_X2Y88          FDSE                                         r  kbdexport1/messageoutarray1_reg[6]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y88          FDSE (Hold_fdse_C_D)         0.063    -0.483    kbdexport1/messageoutarray1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 srx/data_q_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.754%)  route 0.131ns (48.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.555    -0.609    srx/clk_out_65mhz
    SLICE_X48Y116        FDRE                                         r  srx/data_q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  srx/data_q_reg[44]/Q
                         net (fo=8, routed)           0.131    -0.337    packetrcv/Q[44]
    SLICE_X49Y117        FDRE                                         r  packetrcv/messagepart1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.822    -0.850    packetrcv/clk_out_65mhz
    SLICE_X49Y117        FDRE                                         r  packetrcv/messagepart1_reg[44]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.070    -0.526    packetrcv/messagepart1_reg[44]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X12Y91         FDRE                                         r  packetgen/packet_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[82]/Q
                         net (fo=1, routed)           0.107    -0.319    stx/data[72]
    SLICE_X12Y90         FDRE                                         r  stx/data_q_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X12Y90         FDRE                                         r  stx/data_q_reg[82]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.063    -0.511    stx/data_q_reg[82]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X14Y91         FDRE                                         r  packetgen/packet_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[91]/Q
                         net (fo=1, routed)           0.107    -0.319    stx/data[80]
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[91]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.063    -0.511    stx/data_q_reg[91]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[193]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.576    -0.588    packetgen/clk_out_65mhz
    SLICE_X12Y97         FDRE                                         r  packetgen/packet_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  packetgen/packet_reg[193]/Q
                         net (fo=1, routed)           0.112    -0.312    stx/data[132]
    SLICE_X13Y97         FDRE                                         r  stx/data_q_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.847    -0.826    stx/clk_out_65mhz
    SLICE_X13Y97         FDRE                                         r  stx/data_q_reg[193]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.070    -0.505    stx/data_q_reg[193]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 srx/data_q_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart2_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.083%)  route 0.141ns (49.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.556    -0.608    srx/clk_out_65mhz
    SLICE_X48Y114        FDRE                                         r  srx/data_q_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  srx/data_q_reg[76]/Q
                         net (fo=8, routed)           0.141    -0.327    packetrcv/Q[76]
    SLICE_X49Y113        FDRE                                         r  packetrcv/messagepart2_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.826    -0.847    packetrcv/clk_out_65mhz
    SLICE_X49Y113        FDRE                                         r  packetrcv/messagepart2_reg[76]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.072    -0.521    packetrcv/messagepart2_reg[76]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X14Y91         FDRE                                         r  packetgen/packet_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[120]/Q
                         net (fo=1, routed)           0.110    -0.316    stx/data[105]
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[120]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.063    -0.511    stx/data_q_reg[120]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.266%)  route 0.129ns (47.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.594    -0.570    kbdexport1/clk_out_65mhz
    SLICE_X7Y79          FDRE                                         r  kbdexport1/last_ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  kbdexport1/last_ascii_reg[0]/Q
                         net (fo=16, routed)          0.129    -0.300    kbdexport1/last_ascii[0]
    SLICE_X6Y80          FDRE                                         r  kbdexport1/cstring_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.864    -0.809    kbdexport1/clk_out_65mhz
    SLICE_X6Y80          FDRE                                         r  kbdexport1/cstring_reg[80]/C
                         clock pessimism              0.254    -0.555    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.059    -0.496    kbdexport1/cstring_reg[80]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.867%)  route 0.061ns (21.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.566    -0.598    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  kbdexport1/kbd/myps2/count_reg[1]/Q
                         net (fo=6, routed)           0.061    -0.409    kbdexport1/kbd/myps2/count[1]
    SLICE_X13Y79         LUT3 (Prop_lut3_I2_O)        0.099    -0.310 r  kbdexport1/kbd/myps2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    kbdexport1/kbd/myps2/count[2]_i_1_n_0
    SLICE_X13Y79         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.835    -0.838    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.092    -0.506    kbdexport1/kbd/myps2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y40     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y42     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y34     face/cd_out5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y37     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y41     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y45     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y47     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y46     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y33     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y39     face/cd_in4/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y78     kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y78     kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y78     kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y78     kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.960ns  (logic 6.569ns (50.687%)  route 6.391ns (49.313%))
  Logic Levels:           31  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.583 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.583    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.763 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.588    12.352    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.230    12.582 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.582    packetgen/checksum[15]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.130    14.794    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.858    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.958ns  (logic 6.468ns (49.916%)  route 6.490ns (50.084%))
  Logic Levels:           30  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.671 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.687    12.359    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.221    12.580 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.580    packetgen/checksum[11]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.130    14.794    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.858    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -12.580    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 6.437ns (49.744%)  route 6.503ns (50.256%))
  Logic Levels:           30  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.648 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.701    12.349    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.213    12.562 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.562    packetgen/checksum[9]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.130    14.794    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.858    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 6.362ns (49.435%)  route 6.507ns (50.565%))
  Logic Levels:           29  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.679    11.566 f  packetgen/packet_reg[152]_i_2/O[3]
                         net (fo=1, routed)           0.705    12.271    packetgen/packet_reg[152]_i_2_n_4
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.220    12.491 r  packetgen/packet[152]_i_1/O
                         net (fo=1, routed)           0.000    12.491    packetgen/checksum[8]
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[152]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.130    14.794    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.064    14.858    packetgen/packet_reg[152]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.817ns  (logic 6.525ns (50.908%)  route 6.292ns (49.092%))
  Logic Levels:           31  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.583 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.583    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.740 f  packetgen/packet_reg[159]_i_2/O[0]
                         net (fo=1, routed)           0.490    12.230    packetgen/packet_reg[159]_i_2_n_7
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.209    12.439 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.439    packetgen/checksum[13]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.130    14.794    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.033    14.827    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.739ns  (logic 6.260ns (49.142%)  route 6.479ns (50.858%))
  Logic Levels:           32  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.214 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    packet_reg[151]_i_2_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.303 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.303    packet_reg[155]_i_2_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.537 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.498    11.036    packetgen/checksum2[15]
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.234    11.270 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.270    packetgen/packet[159]_i_17_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.554 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.710    12.264    packetgen/checksum1
    SLICE_X15Y94         LUT3 (Prop_lut3_I2_O)        0.097    12.361 r  packetgen/packet[154]_i_1/O
                         net (fo=1, routed)           0.000    12.361    packetgen/checksum[10]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[154]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.130    14.794    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.032    14.826    packetgen/packet_reg[154]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.769ns  (logic 6.615ns (51.807%)  route 6.154ns (48.193%))
  Logic Levels:           31  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.583 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.583    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.806 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.351    12.157    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.233    12.390 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.390    packetgen/checksum[14]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.130    14.794    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.858    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 6.526ns (51.394%)  route 6.172ns (48.606%))
  Logic Levels:           30  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    11.728 f  packetgen/packet_reg[156]_i_2/O[3]
                         net (fo=1, routed)           0.369    12.098    packetgen/packet_reg[156]_i_2_n_4
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.222    12.320 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.320    packetgen/checksum[12]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.130    14.794    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.032    14.826    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.692ns  (logic 6.260ns (49.323%)  route 6.432ns (50.677%))
  Logic Levels:           32  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.214 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    packet_reg[151]_i_2_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.303 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.303    packet_reg[155]_i_2_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.537 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.498    11.036    packetgen/checksum2[15]
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.234    11.270 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.270    packetgen/packet[159]_i_17_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.554 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.663    12.217    packetgen/checksum1
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.314 r  packetgen/packet[148]_i_1/O
                         net (fo=1, routed)           0.000    12.314    packetgen/checksum[4]
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[148]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.130    14.794    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.032    14.826    packetgen/packet_reg[148]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 6.260ns (49.327%)  route 6.431ns (50.673%))
  Logic Levels:           32  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.214 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    packet_reg[151]_i_2_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.303 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.303    packet_reg[155]_i_2_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.537 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.498    11.036    packetgen/checksum2[15]
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.234    11.270 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.270    packetgen/packet[159]_i_17_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.554 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.662    12.216    packetgen/checksum1
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.313 r  packetgen/packet[151]_i_1/O
                         net (fo=1, routed)           0.000    12.313    packetgen/checksum[7]
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[151]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.130    14.794    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.033    14.827    packetgen/packet_reg[151]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  2.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[246]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[246]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.597    -0.567    packetgen/clk_out_65mhz
    SLICE_X6Y106         FDRE                                         r  packetgen/packet_reg[246]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  packetgen/packet_reg[246]/Q
                         net (fo=1, routed)           0.098    -0.305    stx/data[185]
    SLICE_X5Y106         FDRE                                         r  stx/data_q_reg[246]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.867    -0.805    stx/clk_out_65mhz
    SLICE_X5Y106         FDRE                                         r  stx/data_q_reg[246]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.066    -0.485    stx/data_q_reg[246]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.242%)  route 0.119ns (45.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.602    -0.562    kbdexport1/clk_out_65mhz
    SLICE_X0Y89          FDRE                                         r  kbdexport1/cstring_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  kbdexport1/cstring_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.302    kbdexport1/currentkeyboard[6]
    SLICE_X2Y88          FDSE                                         r  kbdexport1/messageoutarray1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.875    -0.798    kbdexport1/clk_out_65mhz
    SLICE_X2Y88          FDSE                                         r  kbdexport1/messageoutarray1_reg[6]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y88          FDSE (Hold_fdse_C_D)         0.063    -0.483    kbdexport1/messageoutarray1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 srx/data_q_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.754%)  route 0.131ns (48.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.555    -0.609    srx/clk_out_65mhz
    SLICE_X48Y116        FDRE                                         r  srx/data_q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  srx/data_q_reg[44]/Q
                         net (fo=8, routed)           0.131    -0.337    packetrcv/Q[44]
    SLICE_X49Y117        FDRE                                         r  packetrcv/messagepart1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.822    -0.850    packetrcv/clk_out_65mhz
    SLICE_X49Y117        FDRE                                         r  packetrcv/messagepart1_reg[44]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.070    -0.526    packetrcv/messagepart1_reg[44]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X12Y91         FDRE                                         r  packetgen/packet_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[82]/Q
                         net (fo=1, routed)           0.107    -0.319    stx/data[72]
    SLICE_X12Y90         FDRE                                         r  stx/data_q_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X12Y90         FDRE                                         r  stx/data_q_reg[82]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.063    -0.511    stx/data_q_reg[82]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X14Y91         FDRE                                         r  packetgen/packet_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[91]/Q
                         net (fo=1, routed)           0.107    -0.319    stx/data[80]
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[91]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.063    -0.511    stx/data_q_reg[91]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[193]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.576    -0.588    packetgen/clk_out_65mhz
    SLICE_X12Y97         FDRE                                         r  packetgen/packet_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  packetgen/packet_reg[193]/Q
                         net (fo=1, routed)           0.112    -0.312    stx/data[132]
    SLICE_X13Y97         FDRE                                         r  stx/data_q_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.847    -0.826    stx/clk_out_65mhz
    SLICE_X13Y97         FDRE                                         r  stx/data_q_reg[193]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.070    -0.505    stx/data_q_reg[193]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 srx/data_q_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart2_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.083%)  route 0.141ns (49.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.556    -0.608    srx/clk_out_65mhz
    SLICE_X48Y114        FDRE                                         r  srx/data_q_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  srx/data_q_reg[76]/Q
                         net (fo=8, routed)           0.141    -0.327    packetrcv/Q[76]
    SLICE_X49Y113        FDRE                                         r  packetrcv/messagepart2_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.826    -0.847    packetrcv/clk_out_65mhz
    SLICE_X49Y113        FDRE                                         r  packetrcv/messagepart2_reg[76]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.072    -0.521    packetrcv/messagepart2_reg[76]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X14Y91         FDRE                                         r  packetgen/packet_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[120]/Q
                         net (fo=1, routed)           0.110    -0.316    stx/data[105]
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[120]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.063    -0.511    stx/data_q_reg[120]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.266%)  route 0.129ns (47.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.594    -0.570    kbdexport1/clk_out_65mhz
    SLICE_X7Y79          FDRE                                         r  kbdexport1/last_ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  kbdexport1/last_ascii_reg[0]/Q
                         net (fo=16, routed)          0.129    -0.300    kbdexport1/last_ascii[0]
    SLICE_X6Y80          FDRE                                         r  kbdexport1/cstring_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.864    -0.809    kbdexport1/clk_out_65mhz
    SLICE_X6Y80          FDRE                                         r  kbdexport1/cstring_reg[80]/C
                         clock pessimism              0.254    -0.555    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.059    -0.496    kbdexport1/cstring_reg[80]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.867%)  route 0.061ns (21.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.566    -0.598    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  kbdexport1/kbd/myps2/count_reg[1]/Q
                         net (fo=6, routed)           0.061    -0.409    kbdexport1/kbd/myps2/count[1]
    SLICE_X13Y79         LUT3 (Prop_lut3_I2_O)        0.099    -0.310 r  kbdexport1/kbd/myps2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    kbdexport1/kbd/myps2/count[2]_i_1_n_0
    SLICE_X13Y79         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.835    -0.838    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.092    -0.506    kbdexport1/kbd/myps2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y40     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y42     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y34     face/cd_out5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y37     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y41     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y45     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y47     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y46     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y33     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y39     face/cd_in4/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y78     kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y78     kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y77     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y78     kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y78     kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.960ns  (logic 6.569ns (50.687%)  route 6.391ns (49.313%))
  Logic Levels:           31  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.583 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.583    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.763 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.588    12.352    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.230    12.582 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.582    packetgen/checksum[15]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.958ns  (logic 6.468ns (49.916%)  route 6.490ns (50.084%))
  Logic Levels:           30  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.671 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.687    12.359    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.221    12.580 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.580    packetgen/checksum[11]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.580    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 6.437ns (49.744%)  route 6.503ns (50.256%))
  Logic Levels:           30  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.648 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.701    12.349    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.213    12.562 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.562    packetgen/checksum[9]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 6.362ns (49.435%)  route 6.507ns (50.565%))
  Logic Levels:           29  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.679    11.566 f  packetgen/packet_reg[152]_i_2/O[3]
                         net (fo=1, routed)           0.705    12.271    packetgen/packet_reg[152]_i_2_n_4
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.220    12.491 r  packetgen/packet[152]_i_1/O
                         net (fo=1, routed)           0.000    12.491    packetgen/checksum[8]
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[152]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[152]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.817ns  (logic 6.525ns (50.908%)  route 6.292ns (49.092%))
  Logic Levels:           31  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.583 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.583    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.740 f  packetgen/packet_reg[159]_i_2/O[0]
                         net (fo=1, routed)           0.490    12.230    packetgen/packet_reg[159]_i_2_n_7
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.209    12.439 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.439    packetgen/checksum[13]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.033    14.825    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.739ns  (logic 6.260ns (49.142%)  route 6.479ns (50.858%))
  Logic Levels:           32  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.214 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    packet_reg[151]_i_2_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.303 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.303    packet_reg[155]_i_2_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.537 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.498    11.036    packetgen/checksum2[15]
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.234    11.270 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.270    packetgen/packet[159]_i_17_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.554 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.710    12.264    packetgen/checksum1
    SLICE_X15Y94         LUT3 (Prop_lut3_I2_O)        0.097    12.361 r  packetgen/packet[154]_i_1/O
                         net (fo=1, routed)           0.000    12.361    packetgen/checksum[10]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[154]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.032    14.824    packetgen/packet_reg[154]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.769ns  (logic 6.615ns (51.807%)  route 6.154ns (48.193%))
  Logic Levels:           31  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.583 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.583    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.806 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.351    12.157    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.233    12.390 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.390    packetgen/checksum[14]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 6.526ns (51.394%)  route 6.172ns (48.606%))
  Logic Levels:           30  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    11.728 f  packetgen/packet_reg[156]_i_2/O[3]
                         net (fo=1, routed)           0.369    12.098    packetgen/packet_reg[156]_i_2_n_4
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.222    12.320 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.320    packetgen/checksum[12]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.032    14.824    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.692ns  (logic 6.260ns (49.323%)  route 6.432ns (50.677%))
  Logic Levels:           32  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.214 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    packet_reg[151]_i_2_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.303 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.303    packet_reg[155]_i_2_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.537 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.498    11.036    packetgen/checksum2[15]
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.234    11.270 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.270    packetgen/packet[159]_i_17_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.554 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.663    12.217    packetgen/checksum1
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.314 r  packetgen/packet[148]_i_1/O
                         net (fo=1, routed)           0.000    12.314    packetgen/checksum[4]
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[148]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.032    14.824    packetgen/packet_reg[148]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 6.260ns (49.327%)  route 6.431ns (50.673%))
  Logic Levels:           32  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.214 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    packet_reg[151]_i_2_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.303 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.303    packet_reg[155]_i_2_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.537 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.498    11.036    packetgen/checksum2[15]
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.234    11.270 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.270    packetgen/packet[159]_i_17_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.554 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.662    12.216    packetgen/checksum1
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.313 r  packetgen/packet[151]_i_1/O
                         net (fo=1, routed)           0.000    12.313    packetgen/checksum[7]
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[151]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.033    14.825    packetgen/packet_reg[151]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  2.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[246]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[246]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.597    -0.567    packetgen/clk_out_65mhz
    SLICE_X6Y106         FDRE                                         r  packetgen/packet_reg[246]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  packetgen/packet_reg[246]/Q
                         net (fo=1, routed)           0.098    -0.305    stx/data[185]
    SLICE_X5Y106         FDRE                                         r  stx/data_q_reg[246]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.867    -0.805    stx/clk_out_65mhz
    SLICE_X5Y106         FDRE                                         r  stx/data_q_reg[246]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.066    -0.353    stx/data_q_reg[246]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.242%)  route 0.119ns (45.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.602    -0.562    kbdexport1/clk_out_65mhz
    SLICE_X0Y89          FDRE                                         r  kbdexport1/cstring_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  kbdexport1/cstring_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.302    kbdexport1/currentkeyboard[6]
    SLICE_X2Y88          FDSE                                         r  kbdexport1/messageoutarray1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.875    -0.798    kbdexport1/clk_out_65mhz
    SLICE_X2Y88          FDSE                                         r  kbdexport1/messageoutarray1_reg[6]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.132    -0.414    
    SLICE_X2Y88          FDSE (Hold_fdse_C_D)         0.063    -0.351    kbdexport1/messageoutarray1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 srx/data_q_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.754%)  route 0.131ns (48.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.555    -0.609    srx/clk_out_65mhz
    SLICE_X48Y116        FDRE                                         r  srx/data_q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  srx/data_q_reg[44]/Q
                         net (fo=8, routed)           0.131    -0.337    packetrcv/Q[44]
    SLICE_X49Y117        FDRE                                         r  packetrcv/messagepart1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.822    -0.850    packetrcv/clk_out_65mhz
    SLICE_X49Y117        FDRE                                         r  packetrcv/messagepart1_reg[44]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.132    -0.464    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.070    -0.394    packetrcv/messagepart1_reg[44]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X12Y91         FDRE                                         r  packetgen/packet_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[82]/Q
                         net (fo=1, routed)           0.107    -0.319    stx/data[72]
    SLICE_X12Y90         FDRE                                         r  stx/data_q_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X12Y90         FDRE                                         r  stx/data_q_reg[82]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.063    -0.379    stx/data_q_reg[82]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X14Y91         FDRE                                         r  packetgen/packet_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[91]/Q
                         net (fo=1, routed)           0.107    -0.319    stx/data[80]
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[91]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.063    -0.379    stx/data_q_reg[91]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[193]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.576    -0.588    packetgen/clk_out_65mhz
    SLICE_X12Y97         FDRE                                         r  packetgen/packet_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  packetgen/packet_reg[193]/Q
                         net (fo=1, routed)           0.112    -0.312    stx/data[132]
    SLICE_X13Y97         FDRE                                         r  stx/data_q_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.847    -0.826    stx/clk_out_65mhz
    SLICE_X13Y97         FDRE                                         r  stx/data_q_reg[193]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.070    -0.373    stx/data_q_reg[193]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 srx/data_q_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart2_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.083%)  route 0.141ns (49.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.556    -0.608    srx/clk_out_65mhz
    SLICE_X48Y114        FDRE                                         r  srx/data_q_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  srx/data_q_reg[76]/Q
                         net (fo=8, routed)           0.141    -0.327    packetrcv/Q[76]
    SLICE_X49Y113        FDRE                                         r  packetrcv/messagepart2_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.826    -0.847    packetrcv/clk_out_65mhz
    SLICE_X49Y113        FDRE                                         r  packetrcv/messagepart2_reg[76]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.072    -0.389    packetrcv/messagepart2_reg[76]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X14Y91         FDRE                                         r  packetgen/packet_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[120]/Q
                         net (fo=1, routed)           0.110    -0.316    stx/data[105]
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[120]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.063    -0.379    stx/data_q_reg[120]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.266%)  route 0.129ns (47.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.594    -0.570    kbdexport1/clk_out_65mhz
    SLICE_X7Y79          FDRE                                         r  kbdexport1/last_ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  kbdexport1/last_ascii_reg[0]/Q
                         net (fo=16, routed)          0.129    -0.300    kbdexport1/last_ascii[0]
    SLICE_X6Y80          FDRE                                         r  kbdexport1/cstring_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.864    -0.809    kbdexport1/clk_out_65mhz
    SLICE_X6Y80          FDRE                                         r  kbdexport1/cstring_reg[80]/C
                         clock pessimism              0.254    -0.555    
                         clock uncertainty            0.132    -0.423    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.059    -0.364    kbdexport1/cstring_reg[80]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.867%)  route 0.061ns (21.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.566    -0.598    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  kbdexport1/kbd/myps2/count_reg[1]/Q
                         net (fo=6, routed)           0.061    -0.409    kbdexport1/kbd/myps2/count[1]
    SLICE_X13Y79         LUT3 (Prop_lut3_I2_O)        0.099    -0.310 r  kbdexport1/kbd/myps2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    kbdexport1/kbd/myps2/count[2]_i_1_n_0
    SLICE_X13Y79         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.835    -0.838    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.132    -0.466    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.092    -0.374    kbdexport1/kbd/myps2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.960ns  (logic 6.569ns (50.687%)  route 6.391ns (49.313%))
  Logic Levels:           31  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.583 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.583    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.763 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.588    12.352    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.230    12.582 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.582    packetgen/checksum[15]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.958ns  (logic 6.468ns (49.916%)  route 6.490ns (50.084%))
  Logic Levels:           30  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.671 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.687    12.359    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.221    12.580 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.580    packetgen/checksum[11]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.580    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 6.437ns (49.744%)  route 6.503ns (50.256%))
  Logic Levels:           30  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.648 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.701    12.349    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.213    12.562 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.562    packetgen/checksum[9]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 6.362ns (49.435%)  route 6.507ns (50.565%))
  Logic Levels:           29  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.679    11.566 f  packetgen/packet_reg[152]_i_2/O[3]
                         net (fo=1, routed)           0.705    12.271    packetgen/packet_reg[152]_i_2_n_4
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.220    12.491 r  packetgen/packet[152]_i_1/O
                         net (fo=1, routed)           0.000    12.491    packetgen/checksum[8]
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[152]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[152]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.817ns  (logic 6.525ns (50.908%)  route 6.292ns (49.092%))
  Logic Levels:           31  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.583 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.583    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.740 f  packetgen/packet_reg[159]_i_2/O[0]
                         net (fo=1, routed)           0.490    12.230    packetgen/packet_reg[159]_i_2_n_7
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.209    12.439 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.439    packetgen/checksum[13]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.033    14.825    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.739ns  (logic 6.260ns (49.142%)  route 6.479ns (50.858%))
  Logic Levels:           32  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.214 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    packet_reg[151]_i_2_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.303 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.303    packet_reg[155]_i_2_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.537 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.498    11.036    packetgen/checksum2[15]
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.234    11.270 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.270    packetgen/packet[159]_i_17_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.554 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.710    12.264    packetgen/checksum1
    SLICE_X15Y94         LUT3 (Prop_lut3_I2_O)        0.097    12.361 r  packetgen/packet[154]_i_1/O
                         net (fo=1, routed)           0.000    12.361    packetgen/checksum[10]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[154]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.032    14.824    packetgen/packet_reg[154]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.769ns  (logic 6.615ns (51.807%)  route 6.154ns (48.193%))
  Logic Levels:           31  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.583 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.583    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.806 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.351    12.157    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.233    12.390 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.390    packetgen/checksum[14]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.064    14.856    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 6.526ns (51.394%)  route 6.172ns (48.606%))
  Logic Levels:           30  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.355 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.532    10.887    packetgen/checksum2[5]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604    11.491 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.491    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    11.728 f  packetgen/packet_reg[156]_i_2/O[3]
                         net (fo=1, routed)           0.369    12.098    packetgen/packet_reg[156]_i_2_n_4
    SLICE_X15Y94         LUT3 (Prop_lut3_I0_O)        0.222    12.320 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.320    packetgen/checksum[12]
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y94         FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.032    14.824    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.692ns  (logic 6.260ns (49.323%)  route 6.432ns (50.677%))
  Logic Levels:           32  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.214 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    packet_reg[151]_i_2_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.303 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.303    packet_reg[155]_i_2_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.537 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.498    11.036    packetgen/checksum2[15]
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.234    11.270 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.270    packetgen/packet[159]_i_17_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.554 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.663    12.217    packetgen/checksum1
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.314 r  packetgen/packet[148]_i_1/O
                         net (fo=1, routed)           0.000    12.314    packetgen/checksum[4]
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[148]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.032    14.824    packetgen/packet_reg[148]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 6.260ns (49.327%)  route 6.431ns (50.673%))
  Logic Levels:           32  (CARRY4=19 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 14.637 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.239    -0.378    statemachine/clk_out_65mhz
    SLICE_X10Y102        FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.393     0.015 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.572     0.587    statemachine/outgoingSEQ[1]
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.097     0.684 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.684    statemachine/packet[126]_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.063 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.063    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.155 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.155    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.247 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.247    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.339 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.001     1.340    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.432 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.432    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.524 r  statemachine/packet_reg[126]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.524    statemachine/packet_reg[126]_i_22_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.616 r  statemachine/packet_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.616    statemachine/packet_reg[126]_i_15_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.839 f  statemachine/packet_reg[126]_i_14/O[1]
                         net (fo=1, routed)           0.701     2.540    packetgen/p_0_in[1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I1_O)        0.216     2.756 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.297     3.053    packetgen/packet[126]_i_6_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.097     3.150 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.663     3.813    kbdexport1/SN_reg[20]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.097     3.910 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.396     4.306    kbdexport1/packet[159]_i_127_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.097     4.403 r  kbdexport1/packet[159]_i_130/O
                         net (fo=1, routed)           0.000     4.403    kbdexport1/packet[159]_i_130_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.702 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.702    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.936 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.408     5.343    statemachine/SN_reg[23]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.234     5.577 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.467     6.045    statemachine/packet[159]_i_77_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.097     6.142 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.142    statemachine/packet[159]_i_81_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.521 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.001     6.521    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.678 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.502     7.181    statemachine_n_125
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.209     7.390 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.320     7.710    packet[159]_i_49_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I1_O)        0.097     7.807 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.331     8.137    packet[159]_i_33_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.097     8.234 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.234    packet[159]_i_37_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.646 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.646    packet_reg[159]_i_21_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.876 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.612     9.488    p_1_in12_in[1]
    SLICE_X13Y92         LUT2 (Prop_lut2_I0_O)        0.225     9.713 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000     9.713    packet[147]_i_6_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.125 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    packet_reg[147]_i_2_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.214 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    packet_reg[151]_i_2_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.303 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.303    packet_reg[155]_i_2_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.537 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.498    11.036    packetgen/checksum2[15]
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.234    11.270 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.270    packetgen/packet[159]_i_17_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.554 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.662    12.216    packetgen/checksum1
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.313 r  packetgen/packet[151]_i_1/O
                         net (fo=1, routed)           0.000    12.313    packetgen/checksum[7]
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        1.157    14.637    packetgen/clk_out_65mhz
    SLICE_X15Y93         FDRE                                         r  packetgen/packet_reg[151]/C
                         clock pessimism              0.287    14.925    
                         clock uncertainty           -0.132    14.792    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.033    14.825    packetgen/packet_reg[151]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  2.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[246]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[246]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.597    -0.567    packetgen/clk_out_65mhz
    SLICE_X6Y106         FDRE                                         r  packetgen/packet_reg[246]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  packetgen/packet_reg[246]/Q
                         net (fo=1, routed)           0.098    -0.305    stx/data[185]
    SLICE_X5Y106         FDRE                                         r  stx/data_q_reg[246]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.867    -0.805    stx/clk_out_65mhz
    SLICE_X5Y106         FDRE                                         r  stx/data_q_reg[246]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.066    -0.353    stx/data_q_reg[246]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.242%)  route 0.119ns (45.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.602    -0.562    kbdexport1/clk_out_65mhz
    SLICE_X0Y89          FDRE                                         r  kbdexport1/cstring_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  kbdexport1/cstring_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.302    kbdexport1/currentkeyboard[6]
    SLICE_X2Y88          FDSE                                         r  kbdexport1/messageoutarray1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.875    -0.798    kbdexport1/clk_out_65mhz
    SLICE_X2Y88          FDSE                                         r  kbdexport1/messageoutarray1_reg[6]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.132    -0.414    
    SLICE_X2Y88          FDSE (Hold_fdse_C_D)         0.063    -0.351    kbdexport1/messageoutarray1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 srx/data_q_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.754%)  route 0.131ns (48.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.555    -0.609    srx/clk_out_65mhz
    SLICE_X48Y116        FDRE                                         r  srx/data_q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  srx/data_q_reg[44]/Q
                         net (fo=8, routed)           0.131    -0.337    packetrcv/Q[44]
    SLICE_X49Y117        FDRE                                         r  packetrcv/messagepart1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.822    -0.850    packetrcv/clk_out_65mhz
    SLICE_X49Y117        FDRE                                         r  packetrcv/messagepart1_reg[44]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.132    -0.464    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.070    -0.394    packetrcv/messagepart1_reg[44]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X12Y91         FDRE                                         r  packetgen/packet_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[82]/Q
                         net (fo=1, routed)           0.107    -0.319    stx/data[72]
    SLICE_X12Y90         FDRE                                         r  stx/data_q_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X12Y90         FDRE                                         r  stx/data_q_reg[82]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.063    -0.379    stx/data_q_reg[82]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X14Y91         FDRE                                         r  packetgen/packet_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[91]/Q
                         net (fo=1, routed)           0.107    -0.319    stx/data[80]
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[91]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.063    -0.379    stx/data_q_reg[91]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[193]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.576    -0.588    packetgen/clk_out_65mhz
    SLICE_X12Y97         FDRE                                         r  packetgen/packet_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  packetgen/packet_reg[193]/Q
                         net (fo=1, routed)           0.112    -0.312    stx/data[132]
    SLICE_X13Y97         FDRE                                         r  stx/data_q_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.847    -0.826    stx/clk_out_65mhz
    SLICE_X13Y97         FDRE                                         r  stx/data_q_reg[193]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.070    -0.373    stx/data_q_reg[193]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 srx/data_q_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart2_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.083%)  route 0.141ns (49.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.556    -0.608    srx/clk_out_65mhz
    SLICE_X48Y114        FDRE                                         r  srx/data_q_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  srx/data_q_reg[76]/Q
                         net (fo=8, routed)           0.141    -0.327    packetrcv/Q[76]
    SLICE_X49Y113        FDRE                                         r  packetrcv/messagepart2_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.826    -0.847    packetrcv/clk_out_65mhz
    SLICE_X49Y113        FDRE                                         r  packetrcv/messagepart2_reg[76]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.072    -0.389    packetrcv/messagepart2_reg[76]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X14Y91         FDRE                                         r  packetgen/packet_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  packetgen/packet_reg[120]/Q
                         net (fo=1, routed)           0.110    -0.316    stx/data[105]
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X14Y90         FDRE                                         r  stx/data_q_reg[120]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.063    -0.379    stx/data_q_reg[120]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.266%)  route 0.129ns (47.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.594    -0.570    kbdexport1/clk_out_65mhz
    SLICE_X7Y79          FDRE                                         r  kbdexport1/last_ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  kbdexport1/last_ascii_reg[0]/Q
                         net (fo=16, routed)          0.129    -0.300    kbdexport1/last_ascii[0]
    SLICE_X6Y80          FDRE                                         r  kbdexport1/cstring_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.864    -0.809    kbdexport1/clk_out_65mhz
    SLICE_X6Y80          FDRE                                         r  kbdexport1/cstring_reg[80]/C
                         clock pessimism              0.254    -0.555    
                         clock uncertainty            0.132    -0.423    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.059    -0.364    kbdexport1/cstring_reg[80]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.867%)  route 0.061ns (21.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.566    -0.598    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  kbdexport1/kbd/myps2/count_reg[1]/Q
                         net (fo=6, routed)           0.061    -0.409    kbdexport1/kbd/myps2/count[1]
    SLICE_X13Y79         LUT3 (Prop_lut3_I2_O)        0.099    -0.310 r  kbdexport1/kbd/myps2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    kbdexport1/kbd/myps2/count[2]_i_1_n_0
    SLICE_X13Y79         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2448, routed)        0.835    -0.838    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  kbdexport1/kbd/myps2/count_reg[2]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.132    -0.466    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.092    -0.374    kbdexport1/kbd/myps2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.064    





