$comment
	File created using the following command:
		vcd file CmpN_Demo.msim.vcd -direction
$end
$date
	Tue Apr  2 10:41:28 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module cmpn_vhd_vec_tst $end
$var wire 1 ! equal $end
$var wire 1 " input0 [7] $end
$var wire 1 # input0 [6] $end
$var wire 1 $ input0 [5] $end
$var wire 1 % input0 [4] $end
$var wire 1 & input0 [3] $end
$var wire 1 ' input0 [2] $end
$var wire 1 ( input0 [1] $end
$var wire 1 ) input0 [0] $end
$var wire 1 * input1 [7] $end
$var wire 1 + input1 [6] $end
$var wire 1 , input1 [5] $end
$var wire 1 - input1 [4] $end
$var wire 1 . input1 [3] $end
$var wire 1 / input1 [2] $end
$var wire 1 0 input1 [1] $end
$var wire 1 1 input1 [0] $end
$var wire 1 2 ltSigned $end
$var wire 1 3 ltUnsigned $end
$var wire 1 4 notEqual $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var wire 1 8 devoe $end
$var wire 1 9 devclrn $end
$var wire 1 : devpor $end
$var wire 1 ; ww_devoe $end
$var wire 1 < ww_devclrn $end
$var wire 1 = ww_devpor $end
$var wire 1 > ww_input0 [7] $end
$var wire 1 ? ww_input0 [6] $end
$var wire 1 @ ww_input0 [5] $end
$var wire 1 A ww_input0 [4] $end
$var wire 1 B ww_input0 [3] $end
$var wire 1 C ww_input0 [2] $end
$var wire 1 D ww_input0 [1] $end
$var wire 1 E ww_input0 [0] $end
$var wire 1 F ww_input1 [7] $end
$var wire 1 G ww_input1 [6] $end
$var wire 1 H ww_input1 [5] $end
$var wire 1 I ww_input1 [4] $end
$var wire 1 J ww_input1 [3] $end
$var wire 1 K ww_input1 [2] $end
$var wire 1 L ww_input1 [1] $end
$var wire 1 M ww_input1 [0] $end
$var wire 1 N ww_equal $end
$var wire 1 O ww_notEqual $end
$var wire 1 P ww_ltSigned $end
$var wire 1 Q ww_ltUnsigned $end
$var wire 1 R \equal~output_o\ $end
$var wire 1 S \notEqual~output_o\ $end
$var wire 1 T \ltSigned~output_o\ $end
$var wire 1 U \ltUnsigned~output_o\ $end
$var wire 1 V \input0[0]~input_o\ $end
$var wire 1 W \input0[1]~input_o\ $end
$var wire 1 X \input1[1]~input_o\ $end
$var wire 1 Y \input1[0]~input_o\ $end
$var wire 1 Z \Equal0~0_combout\ $end
$var wire 1 [ \input0[2]~input_o\ $end
$var wire 1 \ \input0[3]~input_o\ $end
$var wire 1 ] \input1[3]~input_o\ $end
$var wire 1 ^ \input1[2]~input_o\ $end
$var wire 1 _ \Equal0~1_combout\ $end
$var wire 1 ` \input0[4]~input_o\ $end
$var wire 1 a \input0[5]~input_o\ $end
$var wire 1 b \input1[5]~input_o\ $end
$var wire 1 c \input1[4]~input_o\ $end
$var wire 1 d \Equal0~2_combout\ $end
$var wire 1 e \input0[6]~input_o\ $end
$var wire 1 f \input0[7]~input_o\ $end
$var wire 1 g \input1[7]~input_o\ $end
$var wire 1 h \input1[6]~input_o\ $end
$var wire 1 i \Equal0~3_combout\ $end
$var wire 1 j \Equal0~4_combout\ $end
$var wire 1 k \LessThan0~1_cout\ $end
$var wire 1 l \LessThan0~3_cout\ $end
$var wire 1 m \LessThan0~5_cout\ $end
$var wire 1 n \LessThan0~7_cout\ $end
$var wire 1 o \LessThan0~9_cout\ $end
$var wire 1 p \LessThan0~11_cout\ $end
$var wire 1 q \LessThan0~13_cout\ $end
$var wire 1 r \LessThan0~14_combout\ $end
$var wire 1 s \LessThan1~1_cout\ $end
$var wire 1 t \LessThan1~3_cout\ $end
$var wire 1 u \LessThan1~5_cout\ $end
$var wire 1 v \LessThan1~7_cout\ $end
$var wire 1 w \LessThan1~9_cout\ $end
$var wire 1 x \LessThan1~11_cout\ $end
$var wire 1 y \LessThan1~13_cout\ $end
$var wire 1 z \LessThan1~14_combout\ $end
$var wire 1 { \ALT_INV_Equal0~4_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
02
03
04
05
16
x7
18
19
1:
1;
1<
1=
1N
0O
0P
0Q
1R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
1_
0`
0a
0b
0c
1d
0e
0f
0g
0h
1i
1j
0k
1l
0m
1n
0o
1p
0q
0r
0s
1t
0u
1v
0w
1x
0y
0z
0{
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
$end
#20000
11
1M
1Y
0Z
1k
1s
0t
0l
0j
1{
1m
1u
0v
0n
0R
1S
1o
1w
0N
1O
0!
0x
0p
14
1q
1y
1z
1r
1T
1U
1P
1Q
12
13
#40000
01
1)
10
0M
1L
1E
1V
1X
0Y
0k
0s
#60000
11
1M
1Y
#80000
01
0)
00
1(
1/
0M
0L
1K
0E
1D
1W
0V
1^
0X
0Y
0_
1l
1t
#100000
11
1M
1Y
1k
1s
#120000
01
1)
10
0M
1L
1E
1V
1X
0Y
0l
0t
0k
0s
1t
1l
#140000
11
1M
1Y
1Z
#160000
01
0)
00
0(
0/
1'
1.
0M
0L
0K
1J
0E
0D
1C
1[
0W
0V
1]
0^
0X
0Y
0m
0u
#180000
11
1M
1Y
0Z
1k
1s
0t
0l
#200000
01
1)
10
0M
1L
1E
1V
1X
0Y
0k
0s
#220000
11
1M
1Y
#240000
01
0)
00
1(
1/
0M
0L
1K
0E
1D
1W
0V
1^
0X
0Y
1m
1u
1l
1t
0u
0m
#260000
11
1M
1Y
1k
1s
#280000
01
1)
10
0M
1L
1E
1V
1X
0Y
0l
0t
0k
0s
1t
1l
1u
1m
0m
0u
#300000
11
1M
1Y
1Z
#320000
01
0)
00
0(
0/
0'
0.
1&
1-
0M
0L
0K
0J
1I
0E
0D
0C
1B
1\
0[
0W
0V
1c
0]
0^
0X
0Y
0d
1n
1v
#340000
11
1M
1Y
0Z
1k
1s
0t
0l
1m
1u
#360000
01
1)
10
0M
1L
1E
1V
1X
0Y
0k
0s
#380000
11
1M
1Y
#400000
01
0)
00
1(
1/
0M
0L
1K
0E
1D
1W
0V
1^
0X
0Y
1l
1t
#420000
11
1M
1Y
1k
1s
#440000
01
1)
10
0M
1L
1E
1V
1X
0Y
0l
0t
0k
0s
1t
1l
#460000
11
1M
1Y
1Z
#480000
01
0)
00
0(
0/
1'
1.
0M
0L
0K
1J
0E
0D
1C
1[
0W
0V
1]
0^
0X
0Y
0n
0v
0m
0u
1v
1n
#500000
11
1M
1Y
0Z
1k
1s
0t
0l
#520000
01
1)
10
0M
1L
1E
1V
1X
0Y
0k
0s
#540000
11
1M
1Y
#560000
01
0)
00
1(
1/
0M
0L
1K
0E
1D
1W
0V
1^
0X
0Y
1_
1m
1u
1l
1t
0u
0m
0v
0n
1n
1v
#580000
11
1M
1Y
1k
1s
#600000
01
1)
10
0M
1L
1E
1V
1X
0Y
0l
0t
0k
0s
1t
1l
1u
1m
0n
0v
0m
0u
1v
1n
#620000
11
1M
1Y
1Z
#640000
01
0)
00
0(
0/
0'
0.
0&
0-
1%
1,
0M
0L
0K
0J
0I
1H
0E
0D
0C
0B
1A
1`
0\
0[
0W
0V
1b
0c
0]
0^
0X
0Y
0o
0w
#660000
11
1M
1Y
0Z
1k
1s
0t
0l
1m
1u
0v
0n
#680000
01
1)
10
0M
1L
1E
1V
1X
0Y
0k
0s
#700000
11
1M
1Y
#720000
01
0)
00
1(
1/
0M
0L
1K
0E
1D
1W
0V
1^
0X
0Y
0_
1l
1t
#740000
11
1M
1Y
1k
1s
#760000
01
1)
10
0M
1L
1E
1V
1X
0Y
0l
0t
0k
0s
1t
1l
#780000
11
1M
1Y
1Z
#800000
01
0)
00
0(
0/
1'
1.
0M
0L
0K
1J
0E
0D
1C
1[
0W
0V
1]
0^
0X
0Y
0m
0u
#820000
11
1M
1Y
0Z
1k
1s
0t
0l
#840000
01
1)
10
0M
1L
1E
1V
1X
0Y
0k
0s
#860000
11
1M
1Y
#880000
01
0)
00
1(
1/
0M
0L
1K
0E
1D
1W
0V
1^
0X
0Y
1m
1u
1l
1t
0u
0m
#900000
11
1M
1Y
1k
1s
#920000
01
1)
10
0M
1L
1E
1V
1X
0Y
0l
0t
0k
0s
1t
1l
1u
1m
0m
0u
#940000
11
1M
1Y
1Z
#960000
01
0)
00
0(
0/
0'
0.
1&
1-
0M
0L
0K
0J
1I
0E
0D
0C
1B
1\
0[
0W
0V
1c
0]
0^
0X
0Y
1o
1w
1n
1v
0w
0o
#980000
11
1M
1Y
0Z
1k
1s
0t
0l
1m
1u
#1000000
