// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/21/2019 17:00:31"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	sprite,
	VGA_R,
	VGA_G,
	VGA_B,
	hsync,
	vsync);
input 	reg clk ;
input 	reg sprite ;
output 	reg [2:0] VGA_R ;
output 	reg [2:0] VGA_G ;
output 	reg [2:0] VGA_B ;
output 	reg hsync ;
output 	reg vsync ;

// Design Ports Information
// VGA_R[0]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sprite	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("consoleFPGA_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \hsync~output_o ;
wire \vsync~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \SVGA|Add0~0_combout ;
wire \SVGA|Add0~1 ;
wire \SVGA|Add0~2_combout ;
wire \SVGA|Add0~3 ;
wire \SVGA|Add0~4_combout ;
wire \SVGA|Add0~5 ;
wire \SVGA|Add0~6_combout ;
wire \SVGA|Add0~7 ;
wire \SVGA|Add0~8_combout ;
wire \SVGA|Equal5~1_combout ;
wire \SVGA|Equal5~0_combout ;
wire \SVGA|Add0~19 ;
wire \SVGA|Add0~20_combout ;
wire \SVGA|pixel_x~3_combout ;
wire \SVGA|Equal5~2_combout ;
wire \SVGA|pixel_x~2_combout ;
wire \SVGA|Add0~9 ;
wire \SVGA|Add0~10_combout ;
wire \SVGA|Add0~11 ;
wire \SVGA|Add0~12_combout ;
wire \SVGA|Add0~13 ;
wire \SVGA|Add0~14_combout ;
wire \SVGA|Add0~15 ;
wire \SVGA|Add0~16_combout ;
wire \SVGA|Add0~17 ;
wire \SVGA|Add0~18_combout ;
wire \SVGA|Equal5~3_combout ;
wire \SVGA|Add1~0_combout ;
wire \SVGA|always1~0_combout ;
wire \SVGA|always1~1_combout ;
wire \SVGA|always1~2_combout ;
wire \SVGA|pixel_y[9]~0_combout ;
wire \SVGA|pixel_y[0]~10_combout ;
wire \SVGA|Add1~1 ;
wire \SVGA|Add1~2_combout ;
wire \SVGA|pixel_y[1]~5_combout ;
wire \SVGA|Add1~3 ;
wire \SVGA|Add1~4_combout ;
wire \SVGA|pixel_y[2]~2_combout ;
wire \SVGA|Add1~5 ;
wire \SVGA|Add1~6_combout ;
wire \SVGA|pixel_y[3]~4_combout ;
wire \SVGA|Add1~7 ;
wire \SVGA|Add1~8_combout ;
wire \SVGA|pixel_y[4]~3_combout ;
wire \SVGA|Add1~9 ;
wire \SVGA|Add1~10_combout ;
wire \SVGA|pixel_y[5]~7_combout ;
wire \SVGA|Add1~11 ;
wire \SVGA|Add1~12_combout ;
wire \SVGA|pixel_y[6]~6_combout ;
wire \SVGA|Add1~13 ;
wire \SVGA|Add1~14_combout ;
wire \SVGA|pixel_y[7]~9_combout ;
wire \SVGA|Add1~15 ;
wire \SVGA|Add1~16_combout ;
wire \SVGA|pixel_y[8]~8_combout ;
wire \SVGA|Add1~17 ;
wire \SVGA|Add1~18_combout ;
wire \SVGA|pixel_y[9]~1_combout ;
wire \buildSprite~0_combout ;
wire \buildSprite~1_combout ;
wire \buildSprite~2_combout ;
wire \sprite_x[0]~10_combout ;
wire \buildSprite~3_combout ;
wire \buildSprite~4_combout ;
wire \sprite_x[0]~11_combout ;
wire \SVGA|LessThan0~0_combout ;
wire \SVGA|LessThan1~1_combout ;
wire \SVGA|LessThan1~0_combout ;
wire \SVGA|video_enable~0_combout ;
wire \SVGA|video_enable~1_combout ;
wire \sprite_x[0]~12_combout ;
wire \sprite_x[0]~13_combout ;
wire \sprite_x[0]~14 ;
wire \sprite_x[1]~15_combout ;
wire \sprite_x[1]~16 ;
wire \sprite_x[2]~17_combout ;
wire \sprite_x[2]~18 ;
wire \sprite_x[3]~19_combout ;
wire \sprite_x[3]~20 ;
wire \sprite_x[4]~21_combout ;
wire \sprite_x[4]~22 ;
wire \sprite_x[5]~23_combout ;
wire \sprite_x[5]~24 ;
wire \sprite_x[6]~25_combout ;
wire \sprite_x[6]~26 ;
wire \sprite_x[7]~27_combout ;
wire \sprite_x[7]~28 ;
wire \sprite_x[8]~29_combout ;
wire \LessThan6~0_combout ;
wire \sprite_x[8]~30 ;
wire \sprite_x[9]~31_combout ;
wire \LessThan6~1_combout ;
wire \address[0]~feeder_combout ;
wire \address[1]~feeder_combout ;
wire \address[2]~feeder_combout ;
wire \address[3]~feeder_combout ;
wire \sprite_y[0]~10_combout ;
wire \sprite_y[0]~11 ;
wire \sprite_y[1]~17_combout ;
wire \sprite_y[1]~18 ;
wire \sprite_y[2]~19_combout ;
wire \sprite_y[2]~20 ;
wire \sprite_y[3]~21_combout ;
wire \sprite_y[3]~22 ;
wire \sprite_y[4]~23_combout ;
wire \sprite_y[4]~24 ;
wire \sprite_y[5]~25_combout ;
wire \sprite_y[5]~26 ;
wire \sprite_y[6]~27_combout ;
wire \sprite_y[6]~28 ;
wire \sprite_y[7]~29_combout ;
wire \sprite_y[7]~30 ;
wire \sprite_y[8]~31_combout ;
wire \sprite_y[8]~32 ;
wire \sprite_y[9]~33_combout ;
wire \sprite_y[9]~14_combout ;
wire \sprite_y[9]~12_combout ;
wire \sprite_y[9]~13_combout ;
wire \sprite_y[9]~15_combout ;
wire \sprite_y[0]~16_combout ;
wire \address[5]~8_combout ;
wire \address[5]~9 ;
wire \address[6]~10_combout ;
wire \address[6]~11 ;
wire \address[7]~12_combout ;
wire \address[7]~13 ;
wire \address[8]~14_combout ;
wire \address[8]~15 ;
wire \address[9]~16_combout ;
wire \sprite~input_o ;
wire \choose_sprite[0]~2_combout ;
wire \Add3~0_combout ;
wire \address[9]~17 ;
wire \address[10]~18_combout ;
wire \choose_sprite[1]~0_combout ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \address[10]~19 ;
wire \address[11]~20_combout ;
wire \choose_sprite[2]~1_combout ;
wire \Add3~3 ;
wire \Add3~4_combout ;
wire \address[11]~21 ;
wire \address[12]~22_combout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \palette~0_combout ;
wire \palette~4_combout ;
wire \vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \palette~1_combout ;
wire \palette~2_combout ;
wire \palette~3_combout ;
wire \palette~5_combout ;
wire \colour~0_combout ;
wire \VGA_R[0]~reg0feeder_combout ;
wire \VGA_R[0]~reg0_q ;
wire \palette~6_combout ;
wire \palette~10_combout ;
wire \palette~7_combout ;
wire \palette~8_combout ;
wire \palette~9_combout ;
wire \palette~11_combout ;
wire \colour~1_combout ;
wire \VGA_R[1]~reg0feeder_combout ;
wire \VGA_R[1]~reg0_q ;
wire \colour[2]~2_combout ;
wire \palette~12_combout ;
wire \palette~13_combout ;
wire \colour~3_combout ;
wire \colour~4_combout ;
wire \colour~5_combout ;
wire \VGA_R[2]~reg0feeder_combout ;
wire \VGA_R[2]~reg0_q ;
wire \palette~18_combout ;
wire \palette~14_combout ;
wire \palette~16_combout ;
wire \palette~15_combout ;
wire \palette~17_combout ;
wire \palette~19_combout ;
wire \colour~6_combout ;
wire \VGA_G[0]~reg0_q ;
wire \colour~8_combout ;
wire \palette~20_combout ;
wire \palette~21_combout ;
wire \colour~7_combout ;
wire \colour~9_combout ;
wire \VGA_G[1]~reg0feeder_combout ;
wire \VGA_G[1]~reg0_q ;
wire \colour~10_combout ;
wire \colour~11_combout ;
wire \VGA_G[2]~reg0_q ;
wire \palette~22_combout ;
wire \palette~26_combout ;
wire \palette~23_combout ;
wire \palette~24_combout ;
wire \palette~25_combout ;
wire \palette~27_combout ;
wire \colour~12_combout ;
wire \VGA_B[0]~reg0_q ;
wire \palette~30_combout ;
wire \palette~29_combout ;
wire \palette~28_combout ;
wire \colour~13_combout ;
wire \colour~14_combout ;
wire \colour~15_combout ;
wire \VGA_B[1]~reg0feeder_combout ;
wire \VGA_B[1]~reg0_q ;
wire \palette~32_combout ;
wire \palette~31_combout ;
wire \colour~16_combout ;
wire \VGA_B[2]~reg0feeder_combout ;
wire \VGA_B[2]~reg0_q ;
wire \SVGA|hsync~0_combout ;
wire \SVGA|Equal1~0_combout ;
wire \SVGA|hsync~1_combout ;
wire \SVGA|hsync~q ;
wire \SVGA|always3~3_combout ;
wire \SVGA|always3~0_combout ;
wire \SVGA|always3~1_combout ;
wire \SVGA|always3~2_combout ;
wire \SVGA|vsync~0_combout ;
wire \SVGA|vsync~q ;
wire [2:0] choose_sprite;
wire [12:0] SPRITE_OFFSET;
wire [9:0] \SVGA|pixel_y ;
wire [10:0] \SVGA|pixel_x ;
wire [11:0] colour;
wire [9:0] sprite_y;
wire [9:0] sprite_x;
wire [12:0] address;

wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vram|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \vram|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA_R[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA_R[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA_R[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA_G[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA_G[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA_G[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA_B[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA_B[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA_B[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \hsync~output (
	.i(\SVGA|hsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsync~output_o ),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \vsync~output (
	.i(\SVGA|vsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vsync~output_o ),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \SVGA|Add0~0 (
// Equation(s):
// \SVGA|Add0~0_combout  = \SVGA|pixel_x [0] $ (VCC)
// \SVGA|Add0~1  = CARRY(\SVGA|pixel_x [0])

	.dataa(gnd),
	.datab(\SVGA|pixel_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SVGA|Add0~0_combout ),
	.cout(\SVGA|Add0~1 ));
// synopsys translate_off
defparam \SVGA|Add0~0 .lut_mask = 16'h33CC;
defparam \SVGA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \SVGA|pixel_x[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[0] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \SVGA|Add0~2 (
// Equation(s):
// \SVGA|Add0~2_combout  = (\SVGA|pixel_x [1] & (!\SVGA|Add0~1 )) # (!\SVGA|pixel_x [1] & ((\SVGA|Add0~1 ) # (GND)))
// \SVGA|Add0~3  = CARRY((!\SVGA|Add0~1 ) # (!\SVGA|pixel_x [1]))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~1 ),
	.combout(\SVGA|Add0~2_combout ),
	.cout(\SVGA|Add0~3 ));
// synopsys translate_off
defparam \SVGA|Add0~2 .lut_mask = 16'h3C3F;
defparam \SVGA|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y22_N3
dffeas \SVGA|pixel_x[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[1] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \SVGA|Add0~4 (
// Equation(s):
// \SVGA|Add0~4_combout  = (\SVGA|pixel_x [2] & (\SVGA|Add0~3  $ (GND))) # (!\SVGA|pixel_x [2] & (!\SVGA|Add0~3  & VCC))
// \SVGA|Add0~5  = CARRY((\SVGA|pixel_x [2] & !\SVGA|Add0~3 ))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~3 ),
	.combout(\SVGA|Add0~4_combout ),
	.cout(\SVGA|Add0~5 ));
// synopsys translate_off
defparam \SVGA|Add0~4 .lut_mask = 16'hC30C;
defparam \SVGA|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \SVGA|pixel_x[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[2] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \SVGA|Add0~6 (
// Equation(s):
// \SVGA|Add0~6_combout  = (\SVGA|pixel_x [3] & (!\SVGA|Add0~5 )) # (!\SVGA|pixel_x [3] & ((\SVGA|Add0~5 ) # (GND)))
// \SVGA|Add0~7  = CARRY((!\SVGA|Add0~5 ) # (!\SVGA|pixel_x [3]))

	.dataa(\SVGA|pixel_x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~5 ),
	.combout(\SVGA|Add0~6_combout ),
	.cout(\SVGA|Add0~7 ));
// synopsys translate_off
defparam \SVGA|Add0~6 .lut_mask = 16'h5A5F;
defparam \SVGA|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \SVGA|pixel_x[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[3] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \SVGA|Add0~8 (
// Equation(s):
// \SVGA|Add0~8_combout  = (\SVGA|pixel_x [4] & (\SVGA|Add0~7  $ (GND))) # (!\SVGA|pixel_x [4] & (!\SVGA|Add0~7  & VCC))
// \SVGA|Add0~9  = CARRY((\SVGA|pixel_x [4] & !\SVGA|Add0~7 ))

	.dataa(\SVGA|pixel_x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~7 ),
	.combout(\SVGA|Add0~8_combout ),
	.cout(\SVGA|Add0~9 ));
// synopsys translate_off
defparam \SVGA|Add0~8 .lut_mask = 16'hA50A;
defparam \SVGA|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \SVGA|Equal5~1 (
// Equation(s):
// \SVGA|Equal5~1_combout  = (!\SVGA|pixel_x [4] & (!\SVGA|pixel_x [7] & (!\SVGA|pixel_x [6] & \SVGA|pixel_x [3])))

	.dataa(\SVGA|pixel_x [4]),
	.datab(\SVGA|pixel_x [7]),
	.datac(\SVGA|pixel_x [6]),
	.datad(\SVGA|pixel_x [3]),
	.cin(gnd),
	.combout(\SVGA|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Equal5~1 .lut_mask = 16'h0100;
defparam \SVGA|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \SVGA|Equal5~0 (
// Equation(s):
// \SVGA|Equal5~0_combout  = (!\SVGA|pixel_x [5] & (\SVGA|pixel_x [1] & (\SVGA|pixel_x [2] & \SVGA|pixel_x [0])))

	.dataa(\SVGA|pixel_x [5]),
	.datab(\SVGA|pixel_x [1]),
	.datac(\SVGA|pixel_x [2]),
	.datad(\SVGA|pixel_x [0]),
	.cin(gnd),
	.combout(\SVGA|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Equal5~0 .lut_mask = 16'h4000;
defparam \SVGA|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \SVGA|Add0~18 (
// Equation(s):
// \SVGA|Add0~18_combout  = (\SVGA|pixel_x [9] & (!\SVGA|Add0~17 )) # (!\SVGA|pixel_x [9] & ((\SVGA|Add0~17 ) # (GND)))
// \SVGA|Add0~19  = CARRY((!\SVGA|Add0~17 ) # (!\SVGA|pixel_x [9]))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~17 ),
	.combout(\SVGA|Add0~18_combout ),
	.cout(\SVGA|Add0~19 ));
// synopsys translate_off
defparam \SVGA|Add0~18 .lut_mask = 16'h3C3F;
defparam \SVGA|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \SVGA|Add0~20 (
// Equation(s):
// \SVGA|Add0~20_combout  = \SVGA|Add0~19  $ (!\SVGA|pixel_x [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SVGA|pixel_x [10]),
	.cin(\SVGA|Add0~19 ),
	.combout(\SVGA|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Add0~20 .lut_mask = 16'hF00F;
defparam \SVGA|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \SVGA|pixel_x~3 (
// Equation(s):
// \SVGA|pixel_x~3_combout  = (\SVGA|Add0~20_combout  & (((!\SVGA|Equal5~1_combout ) # (!\SVGA|Equal5~2_combout )) # (!\SVGA|Equal5~0_combout )))

	.dataa(\SVGA|Equal5~0_combout ),
	.datab(\SVGA|Equal5~2_combout ),
	.datac(\SVGA|Equal5~1_combout ),
	.datad(\SVGA|Add0~20_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_x~3_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_x~3 .lut_mask = 16'h7F00;
defparam \SVGA|pixel_x~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \SVGA|pixel_x[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[10] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \SVGA|Equal5~2 (
// Equation(s):
// \SVGA|Equal5~2_combout  = (!\SVGA|pixel_x [8] & (!\SVGA|pixel_x [9] & \SVGA|pixel_x [10]))

	.dataa(\SVGA|pixel_x [8]),
	.datab(\SVGA|pixel_x [9]),
	.datac(gnd),
	.datad(\SVGA|pixel_x [10]),
	.cin(gnd),
	.combout(\SVGA|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Equal5~2 .lut_mask = 16'h1100;
defparam \SVGA|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \SVGA|pixel_x~2 (
// Equation(s):
// \SVGA|pixel_x~2_combout  = (\SVGA|Add0~8_combout  & (((!\SVGA|Equal5~0_combout ) # (!\SVGA|Equal5~2_combout )) # (!\SVGA|Equal5~1_combout )))

	.dataa(\SVGA|Add0~8_combout ),
	.datab(\SVGA|Equal5~1_combout ),
	.datac(\SVGA|Equal5~2_combout ),
	.datad(\SVGA|Equal5~0_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_x~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_x~2 .lut_mask = 16'h2AAA;
defparam \SVGA|pixel_x~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \SVGA|pixel_x[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[4] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \SVGA|Add0~10 (
// Equation(s):
// \SVGA|Add0~10_combout  = (\SVGA|pixel_x [5] & (!\SVGA|Add0~9 )) # (!\SVGA|pixel_x [5] & ((\SVGA|Add0~9 ) # (GND)))
// \SVGA|Add0~11  = CARRY((!\SVGA|Add0~9 ) # (!\SVGA|pixel_x [5]))

	.dataa(\SVGA|pixel_x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~9 ),
	.combout(\SVGA|Add0~10_combout ),
	.cout(\SVGA|Add0~11 ));
// synopsys translate_off
defparam \SVGA|Add0~10 .lut_mask = 16'h5A5F;
defparam \SVGA|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \SVGA|pixel_x[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[5] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \SVGA|Add0~12 (
// Equation(s):
// \SVGA|Add0~12_combout  = (\SVGA|pixel_x [6] & (\SVGA|Add0~11  $ (GND))) # (!\SVGA|pixel_x [6] & (!\SVGA|Add0~11  & VCC))
// \SVGA|Add0~13  = CARRY((\SVGA|pixel_x [6] & !\SVGA|Add0~11 ))

	.dataa(\SVGA|pixel_x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~11 ),
	.combout(\SVGA|Add0~12_combout ),
	.cout(\SVGA|Add0~13 ));
// synopsys translate_off
defparam \SVGA|Add0~12 .lut_mask = 16'hA50A;
defparam \SVGA|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \SVGA|pixel_x[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[6] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \SVGA|Add0~14 (
// Equation(s):
// \SVGA|Add0~14_combout  = (\SVGA|pixel_x [7] & (!\SVGA|Add0~13 )) # (!\SVGA|pixel_x [7] & ((\SVGA|Add0~13 ) # (GND)))
// \SVGA|Add0~15  = CARRY((!\SVGA|Add0~13 ) # (!\SVGA|pixel_x [7]))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~13 ),
	.combout(\SVGA|Add0~14_combout ),
	.cout(\SVGA|Add0~15 ));
// synopsys translate_off
defparam \SVGA|Add0~14 .lut_mask = 16'h3C3F;
defparam \SVGA|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \SVGA|pixel_x[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[7] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \SVGA|Add0~16 (
// Equation(s):
// \SVGA|Add0~16_combout  = (\SVGA|pixel_x [8] & (\SVGA|Add0~15  $ (GND))) # (!\SVGA|pixel_x [8] & (!\SVGA|Add0~15  & VCC))
// \SVGA|Add0~17  = CARRY((\SVGA|pixel_x [8] & !\SVGA|Add0~15 ))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add0~15 ),
	.combout(\SVGA|Add0~16_combout ),
	.cout(\SVGA|Add0~17 ));
// synopsys translate_off
defparam \SVGA|Add0~16 .lut_mask = 16'hC30C;
defparam \SVGA|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \SVGA|pixel_x[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[8] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \SVGA|pixel_x[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_x[9] .is_wysiwyg = "true";
defparam \SVGA|pixel_x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \SVGA|Equal5~3 (
// Equation(s):
// \SVGA|Equal5~3_combout  = (\SVGA|Equal5~0_combout  & (\SVGA|Equal5~2_combout  & \SVGA|Equal5~1_combout ))

	.dataa(\SVGA|Equal5~0_combout ),
	.datab(gnd),
	.datac(\SVGA|Equal5~2_combout ),
	.datad(\SVGA|Equal5~1_combout ),
	.cin(gnd),
	.combout(\SVGA|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Equal5~3 .lut_mask = 16'hA000;
defparam \SVGA|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \SVGA|Add1~0 (
// Equation(s):
// \SVGA|Add1~0_combout  = \SVGA|pixel_y [0] $ (VCC)
// \SVGA|Add1~1  = CARRY(\SVGA|pixel_y [0])

	.dataa(\SVGA|pixel_y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SVGA|Add1~0_combout ),
	.cout(\SVGA|Add1~1 ));
// synopsys translate_off
defparam \SVGA|Add1~0 .lut_mask = 16'h55AA;
defparam \SVGA|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \SVGA|always1~0 (
// Equation(s):
// \SVGA|always1~0_combout  = (\SVGA|pixel_y [3] & (\SVGA|pixel_y [4] & !\SVGA|pixel_y [1]))

	.dataa(\SVGA|pixel_y [3]),
	.datab(\SVGA|pixel_y [4]),
	.datac(gnd),
	.datad(\SVGA|pixel_y [1]),
	.cin(gnd),
	.combout(\SVGA|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|always1~0 .lut_mask = 16'h0088;
defparam \SVGA|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \SVGA|always1~1 (
// Equation(s):
// \SVGA|always1~1_combout  = (!\SVGA|pixel_y [8] & (\SVGA|pixel_y [7] & (!\SVGA|pixel_y [6] & \SVGA|pixel_y [9])))

	.dataa(\SVGA|pixel_y [8]),
	.datab(\SVGA|pixel_y [7]),
	.datac(\SVGA|pixel_y [6]),
	.datad(\SVGA|pixel_y [9]),
	.cin(gnd),
	.combout(\SVGA|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|always1~1 .lut_mask = 16'h0400;
defparam \SVGA|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \SVGA|always1~2 (
// Equation(s):
// \SVGA|always1~2_combout  = (!\SVGA|pixel_y [2] & (!\SVGA|pixel_y [5] & \SVGA|always1~1_combout ))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [2]),
	.datac(\SVGA|pixel_y [5]),
	.datad(\SVGA|always1~1_combout ),
	.cin(gnd),
	.combout(\SVGA|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|always1~2 .lut_mask = 16'h0300;
defparam \SVGA|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \SVGA|pixel_y[9]~0 (
// Equation(s):
// \SVGA|pixel_y[9]~0_combout  = ((\SVGA|pixel_y [0] & (\SVGA|always1~0_combout  & \SVGA|always1~2_combout ))) # (!\SVGA|Equal5~3_combout )

	.dataa(\SVGA|Equal5~3_combout ),
	.datab(\SVGA|pixel_y [0]),
	.datac(\SVGA|always1~0_combout ),
	.datad(\SVGA|always1~2_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[9]~0 .lut_mask = 16'hD555;
defparam \SVGA|pixel_y[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \SVGA|pixel_y[0]~10 (
// Equation(s):
// \SVGA|pixel_y[0]~10_combout  = (\SVGA|Equal5~3_combout  & (\SVGA|Add1~0_combout  & ((!\SVGA|pixel_y[9]~0_combout )))) # (!\SVGA|Equal5~3_combout  & ((\SVGA|pixel_y [0]) # ((\SVGA|Add1~0_combout  & !\SVGA|pixel_y[9]~0_combout ))))

	.dataa(\SVGA|Equal5~3_combout ),
	.datab(\SVGA|Add1~0_combout ),
	.datac(\SVGA|pixel_y [0]),
	.datad(\SVGA|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[0]~10 .lut_mask = 16'h50DC;
defparam \SVGA|pixel_y[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \SVGA|pixel_y[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[0] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \SVGA|Add1~2 (
// Equation(s):
// \SVGA|Add1~2_combout  = (\SVGA|pixel_y [1] & (!\SVGA|Add1~1 )) # (!\SVGA|pixel_y [1] & ((\SVGA|Add1~1 ) # (GND)))
// \SVGA|Add1~3  = CARRY((!\SVGA|Add1~1 ) # (!\SVGA|pixel_y [1]))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~1 ),
	.combout(\SVGA|Add1~2_combout ),
	.cout(\SVGA|Add1~3 ));
// synopsys translate_off
defparam \SVGA|Add1~2 .lut_mask = 16'h3C3F;
defparam \SVGA|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \SVGA|pixel_y[1]~5 (
// Equation(s):
// \SVGA|pixel_y[1]~5_combout  = (\SVGA|Equal5~3_combout  & (\SVGA|Add1~2_combout  & ((!\SVGA|pixel_y[9]~0_combout )))) # (!\SVGA|Equal5~3_combout  & ((\SVGA|pixel_y [1]) # ((\SVGA|Add1~2_combout  & !\SVGA|pixel_y[9]~0_combout ))))

	.dataa(\SVGA|Equal5~3_combout ),
	.datab(\SVGA|Add1~2_combout ),
	.datac(\SVGA|pixel_y [1]),
	.datad(\SVGA|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[1]~5 .lut_mask = 16'h50DC;
defparam \SVGA|pixel_y[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \SVGA|pixel_y[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[1] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \SVGA|Add1~4 (
// Equation(s):
// \SVGA|Add1~4_combout  = (\SVGA|pixel_y [2] & (\SVGA|Add1~3  $ (GND))) # (!\SVGA|pixel_y [2] & (!\SVGA|Add1~3  & VCC))
// \SVGA|Add1~5  = CARRY((\SVGA|pixel_y [2] & !\SVGA|Add1~3 ))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~3 ),
	.combout(\SVGA|Add1~4_combout ),
	.cout(\SVGA|Add1~5 ));
// synopsys translate_off
defparam \SVGA|Add1~4 .lut_mask = 16'hC30C;
defparam \SVGA|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \SVGA|pixel_y[2]~2 (
// Equation(s):
// \SVGA|pixel_y[2]~2_combout  = (\SVGA|Add1~4_combout  & (((\SVGA|pixel_y [2] & !\SVGA|Equal5~3_combout )) # (!\SVGA|pixel_y[9]~0_combout ))) # (!\SVGA|Add1~4_combout  & (((\SVGA|pixel_y [2] & !\SVGA|Equal5~3_combout ))))

	.dataa(\SVGA|Add1~4_combout ),
	.datab(\SVGA|pixel_y[9]~0_combout ),
	.datac(\SVGA|pixel_y [2]),
	.datad(\SVGA|Equal5~3_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[2]~2 .lut_mask = 16'h22F2;
defparam \SVGA|pixel_y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \SVGA|pixel_y[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[2] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \SVGA|Add1~6 (
// Equation(s):
// \SVGA|Add1~6_combout  = (\SVGA|pixel_y [3] & (!\SVGA|Add1~5 )) # (!\SVGA|pixel_y [3] & ((\SVGA|Add1~5 ) # (GND)))
// \SVGA|Add1~7  = CARRY((!\SVGA|Add1~5 ) # (!\SVGA|pixel_y [3]))

	.dataa(\SVGA|pixel_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~5 ),
	.combout(\SVGA|Add1~6_combout ),
	.cout(\SVGA|Add1~7 ));
// synopsys translate_off
defparam \SVGA|Add1~6 .lut_mask = 16'h5A5F;
defparam \SVGA|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \SVGA|pixel_y[3]~4 (
// Equation(s):
// \SVGA|pixel_y[3]~4_combout  = (\SVGA|Add1~6_combout  & (((\SVGA|pixel_y [3] & !\SVGA|Equal5~3_combout )) # (!\SVGA|pixel_y[9]~0_combout ))) # (!\SVGA|Add1~6_combout  & (((\SVGA|pixel_y [3] & !\SVGA|Equal5~3_combout ))))

	.dataa(\SVGA|Add1~6_combout ),
	.datab(\SVGA|pixel_y[9]~0_combout ),
	.datac(\SVGA|pixel_y [3]),
	.datad(\SVGA|Equal5~3_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[3]~4 .lut_mask = 16'h22F2;
defparam \SVGA|pixel_y[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \SVGA|pixel_y[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[3] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \SVGA|Add1~8 (
// Equation(s):
// \SVGA|Add1~8_combout  = (\SVGA|pixel_y [4] & (\SVGA|Add1~7  $ (GND))) # (!\SVGA|pixel_y [4] & (!\SVGA|Add1~7  & VCC))
// \SVGA|Add1~9  = CARRY((\SVGA|pixel_y [4] & !\SVGA|Add1~7 ))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~7 ),
	.combout(\SVGA|Add1~8_combout ),
	.cout(\SVGA|Add1~9 ));
// synopsys translate_off
defparam \SVGA|Add1~8 .lut_mask = 16'hC30C;
defparam \SVGA|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \SVGA|pixel_y[4]~3 (
// Equation(s):
// \SVGA|pixel_y[4]~3_combout  = (\SVGA|Add1~8_combout  & (((\SVGA|pixel_y [4] & !\SVGA|Equal5~3_combout )) # (!\SVGA|pixel_y[9]~0_combout ))) # (!\SVGA|Add1~8_combout  & (((\SVGA|pixel_y [4] & !\SVGA|Equal5~3_combout ))))

	.dataa(\SVGA|Add1~8_combout ),
	.datab(\SVGA|pixel_y[9]~0_combout ),
	.datac(\SVGA|pixel_y [4]),
	.datad(\SVGA|Equal5~3_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[4]~3 .lut_mask = 16'h22F2;
defparam \SVGA|pixel_y[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \SVGA|pixel_y[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[4] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \SVGA|Add1~10 (
// Equation(s):
// \SVGA|Add1~10_combout  = (\SVGA|pixel_y [5] & (!\SVGA|Add1~9 )) # (!\SVGA|pixel_y [5] & ((\SVGA|Add1~9 ) # (GND)))
// \SVGA|Add1~11  = CARRY((!\SVGA|Add1~9 ) # (!\SVGA|pixel_y [5]))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~9 ),
	.combout(\SVGA|Add1~10_combout ),
	.cout(\SVGA|Add1~11 ));
// synopsys translate_off
defparam \SVGA|Add1~10 .lut_mask = 16'h3C3F;
defparam \SVGA|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \SVGA|pixel_y[5]~7 (
// Equation(s):
// \SVGA|pixel_y[5]~7_combout  = (\SVGA|Add1~10_combout  & (((\SVGA|pixel_y [5] & !\SVGA|Equal5~3_combout )) # (!\SVGA|pixel_y[9]~0_combout ))) # (!\SVGA|Add1~10_combout  & (((\SVGA|pixel_y [5] & !\SVGA|Equal5~3_combout ))))

	.dataa(\SVGA|Add1~10_combout ),
	.datab(\SVGA|pixel_y[9]~0_combout ),
	.datac(\SVGA|pixel_y [5]),
	.datad(\SVGA|Equal5~3_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[5]~7 .lut_mask = 16'h22F2;
defparam \SVGA|pixel_y[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \SVGA|pixel_y[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[5] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \SVGA|Add1~12 (
// Equation(s):
// \SVGA|Add1~12_combout  = (\SVGA|pixel_y [6] & (\SVGA|Add1~11  $ (GND))) # (!\SVGA|pixel_y [6] & (!\SVGA|Add1~11  & VCC))
// \SVGA|Add1~13  = CARRY((\SVGA|pixel_y [6] & !\SVGA|Add1~11 ))

	.dataa(\SVGA|pixel_y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~11 ),
	.combout(\SVGA|Add1~12_combout ),
	.cout(\SVGA|Add1~13 ));
// synopsys translate_off
defparam \SVGA|Add1~12 .lut_mask = 16'hA50A;
defparam \SVGA|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \SVGA|pixel_y[6]~6 (
// Equation(s):
// \SVGA|pixel_y[6]~6_combout  = (\SVGA|Add1~12_combout  & (((\SVGA|pixel_y [6] & !\SVGA|Equal5~3_combout )) # (!\SVGA|pixel_y[9]~0_combout ))) # (!\SVGA|Add1~12_combout  & (((\SVGA|pixel_y [6] & !\SVGA|Equal5~3_combout ))))

	.dataa(\SVGA|Add1~12_combout ),
	.datab(\SVGA|pixel_y[9]~0_combout ),
	.datac(\SVGA|pixel_y [6]),
	.datad(\SVGA|Equal5~3_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[6]~6 .lut_mask = 16'h22F2;
defparam \SVGA|pixel_y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N27
dffeas \SVGA|pixel_y[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[6] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \SVGA|Add1~14 (
// Equation(s):
// \SVGA|Add1~14_combout  = (\SVGA|pixel_y [7] & (!\SVGA|Add1~13 )) # (!\SVGA|pixel_y [7] & ((\SVGA|Add1~13 ) # (GND)))
// \SVGA|Add1~15  = CARRY((!\SVGA|Add1~13 ) # (!\SVGA|pixel_y [7]))

	.dataa(\SVGA|pixel_y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~13 ),
	.combout(\SVGA|Add1~14_combout ),
	.cout(\SVGA|Add1~15 ));
// synopsys translate_off
defparam \SVGA|Add1~14 .lut_mask = 16'h5A5F;
defparam \SVGA|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \SVGA|pixel_y[7]~9 (
// Equation(s):
// \SVGA|pixel_y[7]~9_combout  = (\SVGA|Equal5~3_combout  & (\SVGA|Add1~14_combout  & ((!\SVGA|pixel_y[9]~0_combout )))) # (!\SVGA|Equal5~3_combout  & ((\SVGA|pixel_y [7]) # ((\SVGA|Add1~14_combout  & !\SVGA|pixel_y[9]~0_combout ))))

	.dataa(\SVGA|Equal5~3_combout ),
	.datab(\SVGA|Add1~14_combout ),
	.datac(\SVGA|pixel_y [7]),
	.datad(\SVGA|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[7]~9 .lut_mask = 16'h50DC;
defparam \SVGA|pixel_y[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \SVGA|pixel_y[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[7]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[7] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \SVGA|Add1~16 (
// Equation(s):
// \SVGA|Add1~16_combout  = (\SVGA|pixel_y [8] & (\SVGA|Add1~15  $ (GND))) # (!\SVGA|pixel_y [8] & (!\SVGA|Add1~15  & VCC))
// \SVGA|Add1~17  = CARRY((\SVGA|pixel_y [8] & !\SVGA|Add1~15 ))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA|Add1~15 ),
	.combout(\SVGA|Add1~16_combout ),
	.cout(\SVGA|Add1~17 ));
// synopsys translate_off
defparam \SVGA|Add1~16 .lut_mask = 16'hC30C;
defparam \SVGA|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \SVGA|pixel_y[8]~8 (
// Equation(s):
// \SVGA|pixel_y[8]~8_combout  = (\SVGA|Equal5~3_combout  & (\SVGA|Add1~16_combout  & ((!\SVGA|pixel_y[9]~0_combout )))) # (!\SVGA|Equal5~3_combout  & ((\SVGA|pixel_y [8]) # ((\SVGA|Add1~16_combout  & !\SVGA|pixel_y[9]~0_combout ))))

	.dataa(\SVGA|Equal5~3_combout ),
	.datab(\SVGA|Add1~16_combout ),
	.datac(\SVGA|pixel_y [8]),
	.datad(\SVGA|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[8]~8 .lut_mask = 16'h50DC;
defparam \SVGA|pixel_y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \SVGA|pixel_y[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[8] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \SVGA|Add1~18 (
// Equation(s):
// \SVGA|Add1~18_combout  = \SVGA|Add1~17  $ (\SVGA|pixel_y [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SVGA|pixel_y [9]),
	.cin(\SVGA|Add1~17 ),
	.combout(\SVGA|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Add1~18 .lut_mask = 16'h0FF0;
defparam \SVGA|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \SVGA|pixel_y[9]~1 (
// Equation(s):
// \SVGA|pixel_y[9]~1_combout  = (\SVGA|Equal5~3_combout  & (\SVGA|Add1~18_combout  & ((!\SVGA|pixel_y[9]~0_combout )))) # (!\SVGA|Equal5~3_combout  & ((\SVGA|pixel_y [9]) # ((\SVGA|Add1~18_combout  & !\SVGA|pixel_y[9]~0_combout ))))

	.dataa(\SVGA|Equal5~3_combout ),
	.datab(\SVGA|Add1~18_combout ),
	.datac(\SVGA|pixel_y [9]),
	.datad(\SVGA|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\SVGA|pixel_y[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|pixel_y[9]~1 .lut_mask = 16'h50DC;
defparam \SVGA|pixel_y[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \SVGA|pixel_y[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|pixel_y[9]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|pixel_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|pixel_y[9] .is_wysiwyg = "true";
defparam \SVGA|pixel_y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \buildSprite~0 (
// Equation(s):
// \buildSprite~0_combout  = (\SVGA|pixel_y [3] & \SVGA|pixel_y [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SVGA|pixel_y [3]),
	.datad(\SVGA|pixel_y [2]),
	.cin(gnd),
	.combout(\buildSprite~0_combout ),
	.cout());
// synopsys translate_off
defparam \buildSprite~0 .lut_mask = 16'hF000;
defparam \buildSprite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \buildSprite~1 (
// Equation(s):
// \buildSprite~1_combout  = (\SVGA|pixel_y [4]) # ((\buildSprite~0_combout  & ((\SVGA|pixel_y [1]) # (\SVGA|pixel_y [0]))))

	.dataa(\SVGA|pixel_y [1]),
	.datab(\SVGA|pixel_y [4]),
	.datac(\buildSprite~0_combout ),
	.datad(\SVGA|pixel_y [0]),
	.cin(gnd),
	.combout(\buildSprite~1_combout ),
	.cout());
// synopsys translate_off
defparam \buildSprite~1 .lut_mask = 16'hFCEC;
defparam \buildSprite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \buildSprite~2 (
// Equation(s):
// \buildSprite~2_combout  = (\SVGA|pixel_y [6] & (!\buildSprite~1_combout  & ((!\SVGA|pixel_y [5])))) # (!\SVGA|pixel_y [6] & (\SVGA|pixel_y [5] & ((\buildSprite~1_combout ) # (\buildSprite~0_combout ))))

	.dataa(\SVGA|pixel_y [6]),
	.datab(\buildSprite~1_combout ),
	.datac(\buildSprite~0_combout ),
	.datad(\SVGA|pixel_y [5]),
	.cin(gnd),
	.combout(\buildSprite~2_combout ),
	.cout());
// synopsys translate_off
defparam \buildSprite~2 .lut_mask = 16'h5422;
defparam \buildSprite~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \sprite_x[0]~10 (
// Equation(s):
// \sprite_x[0]~10_combout  = (\SVGA|pixel_x [8] & (\SVGA|pixel_x [7] & (!\SVGA|pixel_x [6] & \SVGA|pixel_y [8])))

	.dataa(\SVGA|pixel_x [8]),
	.datab(\SVGA|pixel_x [7]),
	.datac(\SVGA|pixel_x [6]),
	.datad(\SVGA|pixel_y [8]),
	.cin(gnd),
	.combout(\sprite_x[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_x[0]~10 .lut_mask = 16'h0800;
defparam \sprite_x[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \buildSprite~3 (
// Equation(s):
// \buildSprite~3_combout  = (!\SVGA|pixel_x [3] & (!\SVGA|pixel_x [1] & (!\SVGA|pixel_x [2] & \SVGA|pixel_x [5])))

	.dataa(\SVGA|pixel_x [3]),
	.datab(\SVGA|pixel_x [1]),
	.datac(\SVGA|pixel_x [2]),
	.datad(\SVGA|pixel_x [5]),
	.cin(gnd),
	.combout(\buildSprite~3_combout ),
	.cout());
// synopsys translate_off
defparam \buildSprite~3 .lut_mask = 16'h0100;
defparam \buildSprite~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \buildSprite~4 (
// Equation(s):
// \buildSprite~4_combout  = (\SVGA|pixel_x [0] & (\SVGA|pixel_x [5] $ ((\SVGA|pixel_x [4])))) # (!\SVGA|pixel_x [0] & ((\buildSprite~3_combout ) # (\SVGA|pixel_x [5] $ (\SVGA|pixel_x [4]))))

	.dataa(\SVGA|pixel_x [5]),
	.datab(\SVGA|pixel_x [0]),
	.datac(\SVGA|pixel_x [4]),
	.datad(\buildSprite~3_combout ),
	.cin(gnd),
	.combout(\buildSprite~4_combout ),
	.cout());
// synopsys translate_off
defparam \buildSprite~4 .lut_mask = 16'h7B5A;
defparam \buildSprite~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \sprite_x[0]~11 (
// Equation(s):
// \sprite_x[0]~11_combout  = (\buildSprite~2_combout  & (\sprite_x[0]~10_combout  & \buildSprite~4_combout ))

	.dataa(\buildSprite~2_combout ),
	.datab(\sprite_x[0]~10_combout ),
	.datac(gnd),
	.datad(\buildSprite~4_combout ),
	.cin(gnd),
	.combout(\sprite_x[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_x[0]~11 .lut_mask = 16'h8800;
defparam \sprite_x[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \SVGA|LessThan0~0 (
// Equation(s):
// \SVGA|LessThan0~0_combout  = (!\SVGA|pixel_x [6] & (!\SVGA|pixel_x [7] & !\SVGA|pixel_x [5]))

	.dataa(gnd),
	.datab(\SVGA|pixel_x [6]),
	.datac(\SVGA|pixel_x [7]),
	.datad(\SVGA|pixel_x [5]),
	.cin(gnd),
	.combout(\SVGA|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|LessThan0~0 .lut_mask = 16'h0003;
defparam \SVGA|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \SVGA|LessThan1~1 (
// Equation(s):
// \SVGA|LessThan1~1_combout  = (!\SVGA|pixel_y [8] & (!\SVGA|pixel_y [7] & ((!\SVGA|pixel_y [3]) # (!\SVGA|pixel_y [4]))))

	.dataa(\SVGA|pixel_y [8]),
	.datab(\SVGA|pixel_y [4]),
	.datac(\SVGA|pixel_y [3]),
	.datad(\SVGA|pixel_y [7]),
	.cin(gnd),
	.combout(\SVGA|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|LessThan1~1 .lut_mask = 16'h0015;
defparam \SVGA|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \SVGA|LessThan1~0 (
// Equation(s):
// \SVGA|LessThan1~0_combout  = ((!\SVGA|pixel_y [7] & (!\SVGA|pixel_y [6] & !\SVGA|pixel_y [8]))) # (!\SVGA|pixel_y [9])

	.dataa(\SVGA|pixel_y [9]),
	.datab(\SVGA|pixel_y [7]),
	.datac(\SVGA|pixel_y [6]),
	.datad(\SVGA|pixel_y [8]),
	.cin(gnd),
	.combout(\SVGA|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|LessThan1~0 .lut_mask = 16'h5557;
defparam \SVGA|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \SVGA|video_enable~0 (
// Equation(s):
// \SVGA|video_enable~0_combout  = (!\SVGA|pixel_x [10] & ((\SVGA|LessThan1~0_combout ) # ((!\SVGA|pixel_y [5] & \SVGA|LessThan1~1_combout ))))

	.dataa(\SVGA|pixel_y [5]),
	.datab(\SVGA|LessThan1~1_combout ),
	.datac(\SVGA|LessThan1~0_combout ),
	.datad(\SVGA|pixel_x [10]),
	.cin(gnd),
	.combout(\SVGA|video_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|video_enable~0 .lut_mask = 16'h00F4;
defparam \SVGA|video_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \SVGA|video_enable~1 (
// Equation(s):
// \SVGA|video_enable~1_combout  = (\SVGA|video_enable~0_combout  & ((\SVGA|LessThan0~0_combout ) # ((!\SVGA|pixel_x [8]) # (!\SVGA|pixel_x [9]))))

	.dataa(\SVGA|LessThan0~0_combout ),
	.datab(\SVGA|pixel_x [9]),
	.datac(\SVGA|video_enable~0_combout ),
	.datad(\SVGA|pixel_x [8]),
	.cin(gnd),
	.combout(\SVGA|video_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|video_enable~1 .lut_mask = 16'hB0F0;
defparam \SVGA|video_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \sprite_x[0]~12 (
// Equation(s):
// \sprite_x[0]~12_combout  = (!\SVGA|pixel_y [7] & (\sprite_x[0]~11_combout  & \SVGA|video_enable~1_combout ))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [7]),
	.datac(\sprite_x[0]~11_combout ),
	.datad(\SVGA|video_enable~1_combout ),
	.cin(gnd),
	.combout(\sprite_x[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_x[0]~12 .lut_mask = 16'h3000;
defparam \sprite_x[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \sprite_x[0]~13 (
// Equation(s):
// \sprite_x[0]~13_combout  = sprite_x[0] $ (VCC)
// \sprite_x[0]~14  = CARRY(sprite_x[0])

	.dataa(sprite_x[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sprite_x[0]~13_combout ),
	.cout(\sprite_x[0]~14 ));
// synopsys translate_off
defparam \sprite_x[0]~13 .lut_mask = 16'h55AA;
defparam \sprite_x[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \sprite_x[1]~15 (
// Equation(s):
// \sprite_x[1]~15_combout  = (sprite_x[1] & (!\sprite_x[0]~14 )) # (!sprite_x[1] & ((\sprite_x[0]~14 ) # (GND)))
// \sprite_x[1]~16  = CARRY((!\sprite_x[0]~14 ) # (!sprite_x[1]))

	.dataa(gnd),
	.datab(sprite_x[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[0]~14 ),
	.combout(\sprite_x[1]~15_combout ),
	.cout(\sprite_x[1]~16 ));
// synopsys translate_off
defparam \sprite_x[1]~15 .lut_mask = 16'h3C3F;
defparam \sprite_x[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N15
dffeas \sprite_x[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_x[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[1] .is_wysiwyg = "true";
defparam \sprite_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \sprite_x[2]~17 (
// Equation(s):
// \sprite_x[2]~17_combout  = (sprite_x[2] & (\sprite_x[1]~16  $ (GND))) # (!sprite_x[2] & (!\sprite_x[1]~16  & VCC))
// \sprite_x[2]~18  = CARRY((sprite_x[2] & !\sprite_x[1]~16 ))

	.dataa(gnd),
	.datab(sprite_x[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[1]~16 ),
	.combout(\sprite_x[2]~17_combout ),
	.cout(\sprite_x[2]~18 ));
// synopsys translate_off
defparam \sprite_x[2]~17 .lut_mask = 16'hC30C;
defparam \sprite_x[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N17
dffeas \sprite_x[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_x[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[2] .is_wysiwyg = "true";
defparam \sprite_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \sprite_x[3]~19 (
// Equation(s):
// \sprite_x[3]~19_combout  = (sprite_x[3] & (!\sprite_x[2]~18 )) # (!sprite_x[3] & ((\sprite_x[2]~18 ) # (GND)))
// \sprite_x[3]~20  = CARRY((!\sprite_x[2]~18 ) # (!sprite_x[3]))

	.dataa(gnd),
	.datab(sprite_x[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[2]~18 ),
	.combout(\sprite_x[3]~19_combout ),
	.cout(\sprite_x[3]~20 ));
// synopsys translate_off
defparam \sprite_x[3]~19 .lut_mask = 16'h3C3F;
defparam \sprite_x[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N19
dffeas \sprite_x[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_x[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[3] .is_wysiwyg = "true";
defparam \sprite_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \sprite_x[4]~21 (
// Equation(s):
// \sprite_x[4]~21_combout  = (sprite_x[4] & (\sprite_x[3]~20  $ (GND))) # (!sprite_x[4] & (!\sprite_x[3]~20  & VCC))
// \sprite_x[4]~22  = CARRY((sprite_x[4] & !\sprite_x[3]~20 ))

	.dataa(gnd),
	.datab(sprite_x[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[3]~20 ),
	.combout(\sprite_x[4]~21_combout ),
	.cout(\sprite_x[4]~22 ));
// synopsys translate_off
defparam \sprite_x[4]~21 .lut_mask = 16'hC30C;
defparam \sprite_x[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N21
dffeas \sprite_x[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_x[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[4] .is_wysiwyg = "true";
defparam \sprite_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \sprite_x[5]~23 (
// Equation(s):
// \sprite_x[5]~23_combout  = (sprite_x[5] & (!\sprite_x[4]~22 )) # (!sprite_x[5] & ((\sprite_x[4]~22 ) # (GND)))
// \sprite_x[5]~24  = CARRY((!\sprite_x[4]~22 ) # (!sprite_x[5]))

	.dataa(sprite_x[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[4]~22 ),
	.combout(\sprite_x[5]~23_combout ),
	.cout(\sprite_x[5]~24 ));
// synopsys translate_off
defparam \sprite_x[5]~23 .lut_mask = 16'h5A5F;
defparam \sprite_x[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N23
dffeas \sprite_x[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_x[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[5] .is_wysiwyg = "true";
defparam \sprite_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \sprite_x[6]~25 (
// Equation(s):
// \sprite_x[6]~25_combout  = (sprite_x[6] & (\sprite_x[5]~24  $ (GND))) # (!sprite_x[6] & (!\sprite_x[5]~24  & VCC))
// \sprite_x[6]~26  = CARRY((sprite_x[6] & !\sprite_x[5]~24 ))

	.dataa(gnd),
	.datab(sprite_x[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[5]~24 ),
	.combout(\sprite_x[6]~25_combout ),
	.cout(\sprite_x[6]~26 ));
// synopsys translate_off
defparam \sprite_x[6]~25 .lut_mask = 16'hC30C;
defparam \sprite_x[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N25
dffeas \sprite_x[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_x[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[6] .is_wysiwyg = "true";
defparam \sprite_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \sprite_x[7]~27 (
// Equation(s):
// \sprite_x[7]~27_combout  = (sprite_x[7] & (!\sprite_x[6]~26 )) # (!sprite_x[7] & ((\sprite_x[6]~26 ) # (GND)))
// \sprite_x[7]~28  = CARRY((!\sprite_x[6]~26 ) # (!sprite_x[7]))

	.dataa(sprite_x[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[6]~26 ),
	.combout(\sprite_x[7]~27_combout ),
	.cout(\sprite_x[7]~28 ));
// synopsys translate_off
defparam \sprite_x[7]~27 .lut_mask = 16'h5A5F;
defparam \sprite_x[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N27
dffeas \sprite_x[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_x[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[7] .is_wysiwyg = "true";
defparam \sprite_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \sprite_x[8]~29 (
// Equation(s):
// \sprite_x[8]~29_combout  = (sprite_x[8] & (\sprite_x[7]~28  $ (GND))) # (!sprite_x[8] & (!\sprite_x[7]~28  & VCC))
// \sprite_x[8]~30  = CARRY((sprite_x[8] & !\sprite_x[7]~28 ))

	.dataa(gnd),
	.datab(sprite_x[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_x[7]~28 ),
	.combout(\sprite_x[8]~29_combout ),
	.cout(\sprite_x[8]~30 ));
// synopsys translate_off
defparam \sprite_x[8]~29 .lut_mask = 16'hC30C;
defparam \sprite_x[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N29
dffeas \sprite_x[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_x[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[8] .is_wysiwyg = "true";
defparam \sprite_x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = (sprite_x[7]) # ((sprite_x[8]) # ((sprite_x[5]) # (sprite_x[6])))

	.dataa(sprite_x[7]),
	.datab(sprite_x[8]),
	.datac(sprite_x[5]),
	.datad(sprite_x[6]),
	.cin(gnd),
	.combout(\LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~0 .lut_mask = 16'hFFFE;
defparam \LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \sprite_x[9]~31 (
// Equation(s):
// \sprite_x[9]~31_combout  = sprite_x[9] $ (\sprite_x[8]~30 )

	.dataa(sprite_x[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sprite_x[8]~30 ),
	.combout(\sprite_x[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_x[9]~31 .lut_mask = 16'h5A5A;
defparam \sprite_x[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \sprite_x[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_x[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[9] .is_wysiwyg = "true";
defparam \sprite_x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \LessThan6~1 (
// Equation(s):
// \LessThan6~1_combout  = (\LessThan6~0_combout ) # (sprite_x[9])

	.dataa(gnd),
	.datab(\LessThan6~0_combout ),
	.datac(sprite_x[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~1 .lut_mask = 16'hFCFC;
defparam \LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \sprite_x[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_x[0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_x[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_x[0] .is_wysiwyg = "true";
defparam \sprite_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \address[0]~feeder (
// Equation(s):
// \address[0]~feeder_combout  = sprite_x[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sprite_x[0]),
	.cin(gnd),
	.combout(\address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address[0]~feeder .lut_mask = 16'hFF00;
defparam \address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \address[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SVGA|video_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address[0] .is_wysiwyg = "true";
defparam \address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \address[1]~feeder (
// Equation(s):
// \address[1]~feeder_combout  = sprite_x[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(sprite_x[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address[1]~feeder .lut_mask = 16'hF0F0;
defparam \address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \address[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SVGA|video_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address[1] .is_wysiwyg = "true";
defparam \address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \address[2]~feeder (
// Equation(s):
// \address[2]~feeder_combout  = sprite_x[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sprite_x[2]),
	.cin(gnd),
	.combout(\address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address[2]~feeder .lut_mask = 16'hFF00;
defparam \address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N9
dffeas \address[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SVGA|video_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address[2] .is_wysiwyg = "true";
defparam \address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneive_lcell_comb \address[3]~feeder (
// Equation(s):
// \address[3]~feeder_combout  = sprite_x[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sprite_x[3]),
	.cin(gnd),
	.combout(\address[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address[3]~feeder .lut_mask = 16'hFF00;
defparam \address[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N3
dffeas \address[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SVGA|video_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address[3] .is_wysiwyg = "true";
defparam \address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \address[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(sprite_x[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA|video_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \address[4] .is_wysiwyg = "true";
defparam \address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \sprite_y[0]~10 (
// Equation(s):
// \sprite_y[0]~10_combout  = sprite_y[0] $ (VCC)
// \sprite_y[0]~11  = CARRY(sprite_y[0])

	.dataa(gnd),
	.datab(sprite_y[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sprite_y[0]~10_combout ),
	.cout(\sprite_y[0]~11 ));
// synopsys translate_off
defparam \sprite_y[0]~10 .lut_mask = 16'h33CC;
defparam \sprite_y[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \sprite_y[1]~17 (
// Equation(s):
// \sprite_y[1]~17_combout  = (sprite_y[1] & (!\sprite_y[0]~11 )) # (!sprite_y[1] & ((\sprite_y[0]~11 ) # (GND)))
// \sprite_y[1]~18  = CARRY((!\sprite_y[0]~11 ) # (!sprite_y[1]))

	.dataa(sprite_y[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_y[0]~11 ),
	.combout(\sprite_y[1]~17_combout ),
	.cout(\sprite_y[1]~18 ));
// synopsys translate_off
defparam \sprite_y[1]~17 .lut_mask = 16'h5A5F;
defparam \sprite_y[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \sprite_y[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_y[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[1] .is_wysiwyg = "true";
defparam \sprite_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \sprite_y[2]~19 (
// Equation(s):
// \sprite_y[2]~19_combout  = (sprite_y[2] & (\sprite_y[1]~18  $ (GND))) # (!sprite_y[2] & (!\sprite_y[1]~18  & VCC))
// \sprite_y[2]~20  = CARRY((sprite_y[2] & !\sprite_y[1]~18 ))

	.dataa(sprite_y[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_y[1]~18 ),
	.combout(\sprite_y[2]~19_combout ),
	.cout(\sprite_y[2]~20 ));
// synopsys translate_off
defparam \sprite_y[2]~19 .lut_mask = 16'hA50A;
defparam \sprite_y[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N13
dffeas \sprite_y[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_y[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[2] .is_wysiwyg = "true";
defparam \sprite_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \sprite_y[3]~21 (
// Equation(s):
// \sprite_y[3]~21_combout  = (sprite_y[3] & (!\sprite_y[2]~20 )) # (!sprite_y[3] & ((\sprite_y[2]~20 ) # (GND)))
// \sprite_y[3]~22  = CARRY((!\sprite_y[2]~20 ) # (!sprite_y[3]))

	.dataa(gnd),
	.datab(sprite_y[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_y[2]~20 ),
	.combout(\sprite_y[3]~21_combout ),
	.cout(\sprite_y[3]~22 ));
// synopsys translate_off
defparam \sprite_y[3]~21 .lut_mask = 16'h3C3F;
defparam \sprite_y[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N15
dffeas \sprite_y[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_y[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[3] .is_wysiwyg = "true";
defparam \sprite_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \sprite_y[4]~23 (
// Equation(s):
// \sprite_y[4]~23_combout  = (sprite_y[4] & (\sprite_y[3]~22  $ (GND))) # (!sprite_y[4] & (!\sprite_y[3]~22  & VCC))
// \sprite_y[4]~24  = CARRY((sprite_y[4] & !\sprite_y[3]~22 ))

	.dataa(gnd),
	.datab(sprite_y[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_y[3]~22 ),
	.combout(\sprite_y[4]~23_combout ),
	.cout(\sprite_y[4]~24 ));
// synopsys translate_off
defparam \sprite_y[4]~23 .lut_mask = 16'hC30C;
defparam \sprite_y[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \sprite_y[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_y[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[4] .is_wysiwyg = "true";
defparam \sprite_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \sprite_y[5]~25 (
// Equation(s):
// \sprite_y[5]~25_combout  = (sprite_y[5] & (!\sprite_y[4]~24 )) # (!sprite_y[5] & ((\sprite_y[4]~24 ) # (GND)))
// \sprite_y[5]~26  = CARRY((!\sprite_y[4]~24 ) # (!sprite_y[5]))

	.dataa(gnd),
	.datab(sprite_y[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_y[4]~24 ),
	.combout(\sprite_y[5]~25_combout ),
	.cout(\sprite_y[5]~26 ));
// synopsys translate_off
defparam \sprite_y[5]~25 .lut_mask = 16'h3C3F;
defparam \sprite_y[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N19
dffeas \sprite_y[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_y[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[5] .is_wysiwyg = "true";
defparam \sprite_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \sprite_y[6]~27 (
// Equation(s):
// \sprite_y[6]~27_combout  = (sprite_y[6] & (\sprite_y[5]~26  $ (GND))) # (!sprite_y[6] & (!\sprite_y[5]~26  & VCC))
// \sprite_y[6]~28  = CARRY((sprite_y[6] & !\sprite_y[5]~26 ))

	.dataa(gnd),
	.datab(sprite_y[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_y[5]~26 ),
	.combout(\sprite_y[6]~27_combout ),
	.cout(\sprite_y[6]~28 ));
// synopsys translate_off
defparam \sprite_y[6]~27 .lut_mask = 16'hC30C;
defparam \sprite_y[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N21
dffeas \sprite_y[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_y[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[6] .is_wysiwyg = "true";
defparam \sprite_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \sprite_y[7]~29 (
// Equation(s):
// \sprite_y[7]~29_combout  = (sprite_y[7] & (!\sprite_y[6]~28 )) # (!sprite_y[7] & ((\sprite_y[6]~28 ) # (GND)))
// \sprite_y[7]~30  = CARRY((!\sprite_y[6]~28 ) # (!sprite_y[7]))

	.dataa(sprite_y[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_y[6]~28 ),
	.combout(\sprite_y[7]~29_combout ),
	.cout(\sprite_y[7]~30 ));
// synopsys translate_off
defparam \sprite_y[7]~29 .lut_mask = 16'h5A5F;
defparam \sprite_y[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N23
dffeas \sprite_y[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_y[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[7] .is_wysiwyg = "true";
defparam \sprite_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \sprite_y[8]~31 (
// Equation(s):
// \sprite_y[8]~31_combout  = (sprite_y[8] & (\sprite_y[7]~30  $ (GND))) # (!sprite_y[8] & (!\sprite_y[7]~30  & VCC))
// \sprite_y[8]~32  = CARRY((sprite_y[8] & !\sprite_y[7]~30 ))

	.dataa(gnd),
	.datab(sprite_y[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sprite_y[7]~30 ),
	.combout(\sprite_y[8]~31_combout ),
	.cout(\sprite_y[8]~32 ));
// synopsys translate_off
defparam \sprite_y[8]~31 .lut_mask = 16'hC30C;
defparam \sprite_y[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N25
dffeas \sprite_y[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_y[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[8] .is_wysiwyg = "true";
defparam \sprite_y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \sprite_y[9]~33 (
// Equation(s):
// \sprite_y[9]~33_combout  = sprite_y[9] $ (\sprite_y[8]~32 )

	.dataa(sprite_y[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sprite_y[8]~32 ),
	.combout(\sprite_y[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_y[9]~33 .lut_mask = 16'h5A5A;
defparam \sprite_y[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N27
dffeas \sprite_y[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_y[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[9] .is_wysiwyg = "true";
defparam \sprite_y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \sprite_y[9]~14 (
// Equation(s):
// \sprite_y[9]~14_combout  = (sprite_y[9]) # ((sprite_y[8]) # ((sprite_y[7]) # (sprite_y[6])))

	.dataa(sprite_y[9]),
	.datab(sprite_y[8]),
	.datac(sprite_y[7]),
	.datad(sprite_y[6]),
	.cin(gnd),
	.combout(\sprite_y[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_y[9]~14 .lut_mask = 16'hFFFE;
defparam \sprite_y[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \sprite_y[9]~12 (
// Equation(s):
// \sprite_y[9]~12_combout  = (sprite_y[1]) # ((sprite_y[3]) # ((sprite_y[0]) # (sprite_y[2])))

	.dataa(sprite_y[1]),
	.datab(sprite_y[3]),
	.datac(sprite_y[0]),
	.datad(sprite_y[2]),
	.cin(gnd),
	.combout(\sprite_y[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_y[9]~12 .lut_mask = 16'hFFFE;
defparam \sprite_y[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \sprite_y[9]~13 (
// Equation(s):
// \sprite_y[9]~13_combout  = (sprite_y[5] & ((\sprite_y[9]~12_combout ) # (sprite_y[4])))

	.dataa(gnd),
	.datab(sprite_y[5]),
	.datac(\sprite_y[9]~12_combout ),
	.datad(sprite_y[4]),
	.cin(gnd),
	.combout(\sprite_y[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_y[9]~13 .lut_mask = 16'hCCC0;
defparam \sprite_y[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \sprite_y[9]~15 (
// Equation(s):
// \sprite_y[9]~15_combout  = (\LessThan6~0_combout ) # ((\sprite_y[9]~14_combout ) # ((sprite_x[9]) # (\sprite_y[9]~13_combout )))

	.dataa(\LessThan6~0_combout ),
	.datab(\sprite_y[9]~14_combout ),
	.datac(sprite_x[9]),
	.datad(\sprite_y[9]~13_combout ),
	.cin(gnd),
	.combout(\sprite_y[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_y[9]~15 .lut_mask = 16'hFFFE;
defparam \sprite_y[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \sprite_y[0]~16 (
// Equation(s):
// \sprite_y[0]~16_combout  = (\SVGA|video_enable~1_combout  & (!\SVGA|pixel_y [7] & (\sprite_y[9]~15_combout  & \sprite_x[0]~11_combout )))

	.dataa(\SVGA|video_enable~1_combout ),
	.datab(\SVGA|pixel_y [7]),
	.datac(\sprite_y[9]~15_combout ),
	.datad(\sprite_x[0]~11_combout ),
	.cin(gnd),
	.combout(\sprite_y[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \sprite_y[0]~16 .lut_mask = 16'h2000;
defparam \sprite_y[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N9
dffeas \sprite_y[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sprite_y[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan6~1_combout ),
	.sload(gnd),
	.ena(\sprite_y[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sprite_y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sprite_y[0] .is_wysiwyg = "true";
defparam \sprite_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneive_lcell_comb \address[5]~8 (
// Equation(s):
// \address[5]~8_combout  = (sprite_x[5] & (sprite_y[0] $ (VCC))) # (!sprite_x[5] & (sprite_y[0] & VCC))
// \address[5]~9  = CARRY((sprite_x[5] & sprite_y[0]))

	.dataa(sprite_x[5]),
	.datab(sprite_y[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address[5]~8_combout ),
	.cout(\address[5]~9 ));
// synopsys translate_off
defparam \address[5]~8 .lut_mask = 16'h6688;
defparam \address[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N7
dffeas \address[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SVGA|video_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \address[5] .is_wysiwyg = "true";
defparam \address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneive_lcell_comb \address[6]~10 (
// Equation(s):
// \address[6]~10_combout  = (sprite_x[6] & ((sprite_y[1] & (\address[5]~9  & VCC)) # (!sprite_y[1] & (!\address[5]~9 )))) # (!sprite_x[6] & ((sprite_y[1] & (!\address[5]~9 )) # (!sprite_y[1] & ((\address[5]~9 ) # (GND)))))
// \address[6]~11  = CARRY((sprite_x[6] & (!sprite_y[1] & !\address[5]~9 )) # (!sprite_x[6] & ((!\address[5]~9 ) # (!sprite_y[1]))))

	.dataa(sprite_x[6]),
	.datab(sprite_y[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[5]~9 ),
	.combout(\address[6]~10_combout ),
	.cout(\address[6]~11 ));
// synopsys translate_off
defparam \address[6]~10 .lut_mask = 16'h9617;
defparam \address[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y21_N9
dffeas \address[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[6]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SVGA|video_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \address[6] .is_wysiwyg = "true";
defparam \address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneive_lcell_comb \address[7]~12 (
// Equation(s):
// \address[7]~12_combout  = ((sprite_x[7] $ (sprite_y[2] $ (!\address[6]~11 )))) # (GND)
// \address[7]~13  = CARRY((sprite_x[7] & ((sprite_y[2]) # (!\address[6]~11 ))) # (!sprite_x[7] & (sprite_y[2] & !\address[6]~11 )))

	.dataa(sprite_x[7]),
	.datab(sprite_y[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[6]~11 ),
	.combout(\address[7]~12_combout ),
	.cout(\address[7]~13 ));
// synopsys translate_off
defparam \address[7]~12 .lut_mask = 16'h698E;
defparam \address[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y21_N11
dffeas \address[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[7]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SVGA|video_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \address[7] .is_wysiwyg = "true";
defparam \address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneive_lcell_comb \address[8]~14 (
// Equation(s):
// \address[8]~14_combout  = (sprite_x[8] & ((sprite_y[3] & (\address[7]~13  & VCC)) # (!sprite_y[3] & (!\address[7]~13 )))) # (!sprite_x[8] & ((sprite_y[3] & (!\address[7]~13 )) # (!sprite_y[3] & ((\address[7]~13 ) # (GND)))))
// \address[8]~15  = CARRY((sprite_x[8] & (!sprite_y[3] & !\address[7]~13 )) # (!sprite_x[8] & ((!\address[7]~13 ) # (!sprite_y[3]))))

	.dataa(sprite_x[8]),
	.datab(sprite_y[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[7]~13 ),
	.combout(\address[8]~14_combout ),
	.cout(\address[8]~15 ));
// synopsys translate_off
defparam \address[8]~14 .lut_mask = 16'h9617;
defparam \address[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y21_N13
dffeas \address[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SVGA|video_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \address[8] .is_wysiwyg = "true";
defparam \address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneive_lcell_comb \address[9]~16 (
// Equation(s):
// \address[9]~16_combout  = ((sprite_x[9] $ (sprite_y[4] $ (!\address[8]~15 )))) # (GND)
// \address[9]~17  = CARRY((sprite_x[9] & ((sprite_y[4]) # (!\address[8]~15 ))) # (!sprite_x[9] & (sprite_y[4] & !\address[8]~15 )))

	.dataa(sprite_x[9]),
	.datab(sprite_y[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[8]~15 ),
	.combout(\address[9]~16_combout ),
	.cout(\address[9]~17 ));
// synopsys translate_off
defparam \address[9]~16 .lut_mask = 16'h698E;
defparam \address[9]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y21_N15
dffeas \address[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[9]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SVGA|video_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \address[9] .is_wysiwyg = "true";
defparam \address[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \sprite~input (
	.i(sprite),
	.ibar(gnd),
	.o(\sprite~input_o ));
// synopsys translate_off
defparam \sprite~input .bus_hold = "false";
defparam \sprite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneive_lcell_comb \choose_sprite[0]~2 (
// Equation(s):
// \choose_sprite[0]~2_combout  = !choose_sprite[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(choose_sprite[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\choose_sprite[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \choose_sprite[0]~2 .lut_mask = 16'h0F0F;
defparam \choose_sprite[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N23
dffeas \choose_sprite[0] (
	.clk(\sprite~input_o ),
	.d(\choose_sprite[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(choose_sprite[0]),
	.prn(vcc));
// synopsys translate_off
defparam \choose_sprite[0] .is_wysiwyg = "true";
defparam \choose_sprite[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N1
dffeas \SPRITE_OFFSET[10] (
	.clk(\sprite~input_o ),
	.d(gnd),
	.asdata(choose_sprite[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SPRITE_OFFSET[10]),
	.prn(vcc));
// synopsys translate_off
defparam \SPRITE_OFFSET[10] .is_wysiwyg = "true";
defparam \SPRITE_OFFSET[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (sprite_y[5] & (SPRITE_OFFSET[10] $ (VCC))) # (!sprite_y[5] & (SPRITE_OFFSET[10] & VCC))
// \Add3~1  = CARRY((sprite_y[5] & SPRITE_OFFSET[10]))

	.dataa(sprite_y[5]),
	.datab(SPRITE_OFFSET[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h6688;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneive_lcell_comb \address[10]~18 (
// Equation(s):
// \address[10]~18_combout  = (\Add3~0_combout  & (!\address[9]~17 )) # (!\Add3~0_combout  & ((\address[9]~17 ) # (GND)))
// \address[10]~19  = CARRY((!\address[9]~17 ) # (!\Add3~0_combout ))

	.dataa(\Add3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[9]~17 ),
	.combout(\address[10]~18_combout ),
	.cout(\address[10]~19 ));
// synopsys translate_off
defparam \address[10]~18 .lut_mask = 16'h5A5F;
defparam \address[10]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y21_N17
dffeas \address[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[10]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SVGA|video_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \address[10] .is_wysiwyg = "true";
defparam \address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneive_lcell_comb \choose_sprite[1]~0 (
// Equation(s):
// \choose_sprite[1]~0_combout  = choose_sprite[1] $ (choose_sprite[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(choose_sprite[1]),
	.datad(choose_sprite[0]),
	.cin(gnd),
	.combout(\choose_sprite[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \choose_sprite[1]~0 .lut_mask = 16'h0FF0;
defparam \choose_sprite[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N27
dffeas \choose_sprite[1] (
	.clk(\sprite~input_o ),
	.d(\choose_sprite[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(choose_sprite[1]),
	.prn(vcc));
// synopsys translate_off
defparam \choose_sprite[1] .is_wysiwyg = "true";
defparam \choose_sprite[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N3
dffeas \SPRITE_OFFSET[11] (
	.clk(\sprite~input_o ),
	.d(gnd),
	.asdata(choose_sprite[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SPRITE_OFFSET[11]),
	.prn(vcc));
// synopsys translate_off
defparam \SPRITE_OFFSET[11] .is_wysiwyg = "true";
defparam \SPRITE_OFFSET[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (sprite_y[6] & ((SPRITE_OFFSET[11] & (\Add3~1  & VCC)) # (!SPRITE_OFFSET[11] & (!\Add3~1 )))) # (!sprite_y[6] & ((SPRITE_OFFSET[11] & (!\Add3~1 )) # (!SPRITE_OFFSET[11] & ((\Add3~1 ) # (GND)))))
// \Add3~3  = CARRY((sprite_y[6] & (!SPRITE_OFFSET[11] & !\Add3~1 )) # (!sprite_y[6] & ((!\Add3~1 ) # (!SPRITE_OFFSET[11]))))

	.dataa(sprite_y[6]),
	.datab(SPRITE_OFFSET[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h9617;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneive_lcell_comb \address[11]~20 (
// Equation(s):
// \address[11]~20_combout  = (\Add3~2_combout  & (\address[10]~19  $ (GND))) # (!\Add3~2_combout  & (!\address[10]~19  & VCC))
// \address[11]~21  = CARRY((\Add3~2_combout  & !\address[10]~19 ))

	.dataa(gnd),
	.datab(\Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[10]~19 ),
	.combout(\address[11]~20_combout ),
	.cout(\address[11]~21 ));
// synopsys translate_off
defparam \address[11]~20 .lut_mask = 16'hC30C;
defparam \address[11]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \address[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SVGA|video_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \address[11] .is_wysiwyg = "true";
defparam \address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneive_lcell_comb \choose_sprite[2]~1 (
// Equation(s):
// \choose_sprite[2]~1_combout  = choose_sprite[2] $ (((choose_sprite[1] & choose_sprite[0])))

	.dataa(choose_sprite[1]),
	.datab(gnd),
	.datac(choose_sprite[2]),
	.datad(choose_sprite[0]),
	.cin(gnd),
	.combout(\choose_sprite[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \choose_sprite[2]~1 .lut_mask = 16'h5AF0;
defparam \choose_sprite[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N31
dffeas \choose_sprite[2] (
	.clk(\sprite~input_o ),
	.d(\choose_sprite[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(choose_sprite[2]),
	.prn(vcc));
// synopsys translate_off
defparam \choose_sprite[2] .is_wysiwyg = "true";
defparam \choose_sprite[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \SPRITE_OFFSET[12] (
	.clk(\sprite~input_o ),
	.d(gnd),
	.asdata(choose_sprite[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SPRITE_OFFSET[12]),
	.prn(vcc));
// synopsys translate_off
defparam \SPRITE_OFFSET[12] .is_wysiwyg = "true";
defparam \SPRITE_OFFSET[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = SPRITE_OFFSET[12] $ (\Add3~3  $ (!sprite_y[7]))

	.dataa(gnd),
	.datab(SPRITE_OFFSET[12]),
	.datac(gnd),
	.datad(sprite_y[7]),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h3CC3;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneive_lcell_comb \address[12]~22 (
// Equation(s):
// \address[12]~22_combout  = \address[11]~21  $ (\Add3~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add3~4_combout ),
	.cin(\address[11]~21 ),
	.combout(\address[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \address[12]~22 .lut_mask = 16'h0FF0;
defparam \address[12]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y21_N21
dffeas \address[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address[12]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SVGA|video_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \address[12] .is_wysiwyg = "true";
defparam \address[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFF80FFFFFF007FFFFF1C7FFFFF1C7FFFFF1C7FFFFF1C7FFFFF007FFFFF807FFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFE3FFFFFFE3FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFE9FFD7FFE8FF37FFDCFF3BFFD5FFABFFD5FFAFFFB1FF8DFFBBFFDDFF6BFF96FF6B81D6FF7300CEFEF2004F7EB87E1F7EB4FF2D7DCC7E33BDE40027B9E40027DBE40027DBEC0037D74C0032E7DE0073EBFC00BFDDFC7E2FBEF47F2FBEF4FF0F7F687E16FFB2FF44FF8BFFF1FFFFFFFDFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFE01FFFFFE00FFFFFE00FFFFFE007FFFFC003FFFFC003FFFFC003FFFFC003FFFF8007FFFF800FFFFFC00FFFFFF01FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFE007FFFFC003FFFF8001FFFF80007FFF00003FFE00001FFC00000FFC03C00FF807F00FF01FF00FF03FF01FE01FF01FF01FF01FF80FF03FFC00003FFC00003FFE00007FFF00007FFF80007FFFC01FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFC0FFFFFF803FFFFE0007FFF80007FFF00007FFC00003FF800003FF000603FF001F01FF00FF01FF80FF81FF80FF80FF80FF80FF80FF80FF80FF00FF807E01FFC01C03FFC00003FFC00007FFC0000FFFC0001FFFC0001FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFF99FFFFFF24FFFFF9249FFF982419FF002400FC0024003C0024003C0024003C0024003C007E003D403E02BFC07E03FFF8001FFFFE3C7FFFFF24FFFFFFA5FFFFFFA5FFFFFF80FFFFFF19FFFFFF99FFFFFF99FFFFFF81FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFE3FFFFFFE3FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFF80FFFFFF007FFFFF007FFFFF007FFFFF007FFFFF007FFFFF007FFFFF80FFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FF2FFFF4FF0FFFE0FF07FFE8FF17FFE9FF93FFC9FF93FFC1FF83FF91FFC9FF9300C9FF820041FF000000FF407E00FF487E12FE30000C7E1800187E1800183C1800183C10000838B0000D1820000C1C0000003E0000107F087E107F087E10FF90FF09FFC1FF83FFC7FFE3FFDFFFFBFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFF80FFFFFE00FFFFFC00FFFFFE00FFFFFE00FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFE0FFFFFF00FFFFFF007FFFFF007FFFFF007FFFFF007FFFFF00FFFFFF81FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFF81FFFFFF00FFFFFE007FFBE00007D80000001800000018000000180000001000000000003C0000807C0101E03C0783F0000FCFFC003FFFFF00FFFFFF00FFFFFF00FFFFFF01FFFFFF81FFFFFF81FFFFFF81FFFFFF81FFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFBFFFFFFE6FFFFFFFFFFFFFFEFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFF7F7FFFFF7F7FFFFFE3FFFFFFE3FFFFFFE3FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2FFFFFF007FFFFF007FFFFF1C7FFFFF1C7FFFFF1C7FFFFF1C7FFFFF007FFFFF00FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFE5FFEBFFC47F87FFDDFFF3FFE9FF95FFC8FF17FF9BFF19FF59FFC8FFD3FFCBFF317E4C7E3100ACFFA124857EB3834F3FBE7F7D7DCC3C53B9FA005FDDEA005FFBE2004FC7EA0057F74A00D2EDD50023B8FB805F1AF8FF1F5E78FE1EFE38FF3E7EB0FF0C7FC17E8BFF87FFC1FF8FFFF3FFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFD01FFFFF83E7FFFF9007FFFFC017FFFF8001FFFF800BFFFF2004FFFF2000FFFF80007FFF0005FFFE4000FFFE4001FFFE2013FFFF082FFFFFD147FFFFF40FFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC3FFFFF800BFFFFD3C1FFFF0001FFFE0000FFFF40007FFC0000BFF8000047FD000023F2000017E003C003E407F007E81FF013803FF007901FF00F801FF027C00FF00FE000001FFA00004FF900001FF800003FFC00039FFE00E07FFF300C7FFFC21FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFE3FFFFFFE2FFFFFF085FFFFF2107FFF80043FFE90009FFC40003FF480001FE200004FC400001FC8006007C801F027C80FF00FE00FF803F00FF813F00FF807E40FF803E40FF013E407E00FF001C007F000004FF80000BFF200003FF200003FF3C002FFFC003CFFF83C00FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5FFFFFF66FFFFFE5A7FFFE5DBA7F300DB00C380DB81CE88DB117E4CDB327F7CDB3EF2FCDB3F43FCE73FC3CCFF33C1BA625D81FE7E7F83FB66DFCFFE5A7FFFFF5AFFFFFF19FFFFFFBDFFFFFFA4FFFFFF24FFFFFFBDFFFFFFE7FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000001F0000001F000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000018000000180000007F0000007F0000005C00000018000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E0000007F000000FF800000FF800000FF800000FF800000FF800000FF8000007F8000003E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000051000000C1800000808000009C8000001C0000001C0000001C00000080800000800000006300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180018000E8178000B8134003900BC003E005C0052004E007900DC007A003D00F4FF2E0067FFB601663D6E8077A5EA80B2FFCF03F6FE6FC3E5C3E7C1FE817FC7EEB97FE7E6BD6FCFEEBD77FBE5BD37DFFF8077E7FFBCFFE3F5819FE2F8810FC1F000AB00E0000280F6816E0018001A0020000C000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000320000010200000001000001010000000000000200400000004000020000000000400004008000000100000301000000C20000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CC000001008000020040000400200000001800080004000000020020180100203E010000FF000081FF010087FF000103FF020081FF020040FF0000000004002000040010000000000008000400D800022600000300000000000000000000000000000000000000000000000000000;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000080000003500000040C0000100180006000000000008003000040000020000000F0400807F020080FF820000FF800040FF810040FFC10000FF810041FF010040FF0200003E0400200C040020000800000010002000200023C020000003C000000000000000000000000000000000000000000000000000000000000000000000660000000000000118800000DA000C5F5AFA38FE5AFF15FF5BFFA5835BC1A5FFDBFFA9FFDB7F99BF81FD983FA5BC125FA5FA4217A5E84C05A5A030001800000099000000DA000000FE000000260000008100000099000000660000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFF8FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFF98FFFFFFF6FFFFFFBBFFFFFFEFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2FFFFFF007FFFFF80FFFFFF1C7FFFFF1C7FFFFF1C7FFFFF1C7FFFFF80FFFFFF00FFFFFFA2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2FFFFFF007FFFFF007FFFFF1C7FFFFF1C7FFFFF1C7FFFFF1C7FFFFF007FFFFF00FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFD7FFECFF3BFFCC7FB3FFE4FF0FFFB6FFADFF9CFF39FFE3FF45FF61FFB5FFABFF95FF59006A7F5519827F50800EFC8C02B33DA87E153FC9A5D3F9FA815FDDEA815FFFE2BD4FCFE2BD47EB4BBD42DA5C80325F043C20FB0C24A0FC847E317FCC7E917ED87E1EFF247E25FF83FFC1FF8FFFF1FFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFCFEFFFFFFC17FFFFAFDFFFFFBFEBFFFFEFEDFFFFFFF5FFFF5FFAFFFF5FFBFFFF5FFBFFFFDFFAFFFEBFF7FFFEBFEDFFFECFCBFFFF73D7FFFFCE3FFFFFF3EFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFF3FFFFA03DFFFF6FF6FFFEDFFB7FFEBFFDBFFDBFFE5FFB7FFF3FFAFFFF9FF4FE7FEBEDFC1FEFFBF00FFBD7E00FEBB7800FDFAFC00FD7F7E00FD7DBF00FBFEDFFFFAFF4FFFFAFFEFFFFFFFFFFFF5FFDBFF05FFED91FBFFF4FF0FFFFBC3FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFF7FFFFFFDCFFFFFF779FFFFECAF7FFFBBF3FFFF67FE5FFD9FFFDFF33FFF7FECFFFFAFDBFFDFEFD7FF0FBFD7F80FD7F7F007D7FFF007DFEBF007EBEBF003EBEBF007EFEBE00FEBEBF00FD7FFFC1FBFFDFF3F2FF5FFFF5FF5FFFEFFF5FFFDBFF403F97FFBFFC3FFFC03FEFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99FFFFFF24FFFFFE187FFFF6DB6FF359DB9AC601DB806D87DBE1BDFFDBFFBCFFDBFF31FFDB7F807F66FE033F26BCC18F20F181FBBDDF83F8A51FCFFE187FFFFF18FFFFFF5AFFFFFF7EFFFFFF26FFFFFF24FFFFFFBDFFFFFF99FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneive_lcell_comb \palette~0 (
// Equation(s):
// \palette~0_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~0_combout ),
	.cout());
// synopsys translate_off
defparam \palette~0 .lut_mask = 16'hF3EE;
defparam \palette~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneive_lcell_comb \palette~4 (
// Equation(s):
// \palette~4_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~4_combout ),
	.cout());
// synopsys translate_off
defparam \palette~4 .lut_mask = 16'hDACC;
defparam \palette~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \vram|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vram|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/consoleFPGA.ram0_sram_f2cac7dc.hdl.mif";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "sram:vram|altsyncram:memory_array_rtl_0|altsyncram_a971:auto_generated|ALTSYNCRAM";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7FFFFFFE7FFFFFF81FFFFFFE7FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFF80FFFFFF80FFFFFF147FFFFF007FFFFF007FFFFF147FFFFF007FFFFF00FFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF7FFF07E07FFE27E63FFFFFFB7FFC0FF03FF80FF05FFD4FFEBFF9DFF89FFC10087FFA27E45FF3E807C7FA17E87FFB2814FFCB27E4D3FCA0013FFE10087BDE10087FFE10087FBE90097CF480012FDDD00B3BDFF817FBCF8810F3C70FE0EFF707E2EFF217E84FF20FF0DFFE3FFC5FF8FFFF1FFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFC3EFFFFFD027FFFF9013FFFF9013FFFF8009FFFFA005FFFFA004FFFF2004FFFF2004FFFF4009FFFF4013FFFF3037FFFF8C27FFFFE1CFFFFFF81FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFC007FFFF9FC3FFFF9008FFFF20047FFE40023FFE40019FFC8000CFF9000067FB000013F2000013E4000013C8000017C8000027D0000027C800002FE400004FF200004FF300005FF900001FFC80009FFE400FBFFF27E03FFFB003FFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vram|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFF883FFFFE370FFFFC40C3FFF1801BFFE60009FF8C0009FF300005FE400004FE800004FE800002FE8000027E0000027E4000017E4000013F4000013F4000017F4000027F000004FF20000DFF200009FFA00013FFA00027FFBFC067FF8003CFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFF24FFFFFFDBFFFFFE5A7FFD075AE0BCFF5A7F337F5AFEC3B35ACDC3835AC1CB035AC0DB8300C1DA233CC45BD1008BDFE57EA7FFF9429FFFFEDB7FFFFF5AFFFFFF5AFFFFFF7EFFFFFF66FFFFFF66FFFFFF66FFFFFFDBFFFFFF99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneive_lcell_comb \palette~1 (
// Equation(s):
// \palette~1_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~1_combout ),
	.cout());
// synopsys translate_off
defparam \palette~1 .lut_mask = 16'hFE8A;
defparam \palette~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneive_lcell_comb \palette~2 (
// Equation(s):
// \palette~2_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  $ 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~2_combout ),
	.cout());
// synopsys translate_off
defparam \palette~2 .lut_mask = 16'hB6C8;
defparam \palette~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneive_lcell_comb \palette~3 (
// Equation(s):
// \palette~3_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\palette~1_combout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((!\palette~2_combout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\palette~1_combout ),
	.datad(\palette~2_combout ),
	.cin(gnd),
	.combout(\palette~3_combout ),
	.cout());
// synopsys translate_off
defparam \palette~3 .lut_mask = 16'hC8D9;
defparam \palette~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneive_lcell_comb \palette~5 (
// Equation(s):
// \palette~5_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\palette~3_combout  & ((\palette~4_combout ))) # (!\palette~3_combout  & (!\palette~0_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (((\palette~3_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\palette~0_combout ),
	.datac(\palette~4_combout ),
	.datad(\palette~3_combout ),
	.cin(gnd),
	.combout(\palette~5_combout ),
	.cout());
// synopsys translate_off
defparam \palette~5 .lut_mask = 16'hF522;
defparam \palette~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneive_lcell_comb \colour~0 (
// Equation(s):
// \colour~0_combout  = (!\SVGA|pixel_x [9] & (!\SVGA|pixel_y [9] & (\sprite_x[0]~12_combout  & \palette~5_combout )))

	.dataa(\SVGA|pixel_x [9]),
	.datab(\SVGA|pixel_y [9]),
	.datac(\sprite_x[0]~12_combout ),
	.datad(\palette~5_combout ),
	.cin(gnd),
	.combout(\colour~0_combout ),
	.cout());
// synopsys translate_off
defparam \colour~0 .lut_mask = 16'h1000;
defparam \colour~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N29
dffeas \colour[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[9]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[9] .is_wysiwyg = "true";
defparam \colour[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneive_lcell_comb \VGA_R[0]~reg0feeder (
// Equation(s):
// \VGA_R[0]~reg0feeder_combout  = colour[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[9]),
	.cin(gnd),
	.combout(\VGA_R[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_R[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \VGA_R[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_R[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \palette~6 (
// Equation(s):
// \palette~6_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~6_combout ),
	.cout());
// synopsys translate_off
defparam \palette~6 .lut_mask = 16'hF54C;
defparam \palette~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \palette~10 (
// Equation(s):
// \palette~10_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// !\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  $ 
// (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~10_combout ),
	.cout());
// synopsys translate_off
defparam \palette~10 .lut_mask = 16'h414C;
defparam \palette~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneive_lcell_comb \palette~7 (
// Equation(s):
// \palette~7_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~7_combout ),
	.cout());
// synopsys translate_off
defparam \palette~7 .lut_mask = 16'h0ED0;
defparam \palette~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneive_lcell_comb \palette~8 (
// Equation(s):
// \palette~8_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~8_combout ),
	.cout());
// synopsys translate_off
defparam \palette~8 .lut_mask = 16'h1F00;
defparam \palette~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \palette~9 (
// Equation(s):
// \palette~9_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # ((!\palette~7_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((!\palette~8_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\palette~7_combout ),
	.datad(\palette~8_combout ),
	.cin(gnd),
	.combout(\palette~9_combout ),
	.cout());
// synopsys translate_off
defparam \palette~9 .lut_mask = 16'h8A9B;
defparam \palette~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneive_lcell_comb \palette~11 (
// Equation(s):
// \palette~11_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\palette~9_combout  & ((\palette~10_combout ))) # (!\palette~9_combout  & (\palette~6_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (((\palette~9_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\palette~6_combout ),
	.datac(\palette~10_combout ),
	.datad(\palette~9_combout ),
	.cin(gnd),
	.combout(\palette~11_combout ),
	.cout());
// synopsys translate_off
defparam \palette~11 .lut_mask = 16'hF588;
defparam \palette~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneive_lcell_comb \colour~1 (
// Equation(s):
// \colour~1_combout  = (!\SVGA|pixel_x [9] & (!\SVGA|pixel_y [9] & (\sprite_x[0]~12_combout  & \palette~11_combout )))

	.dataa(\SVGA|pixel_x [9]),
	.datab(\SVGA|pixel_y [9]),
	.datac(\sprite_x[0]~12_combout ),
	.datad(\palette~11_combout ),
	.cin(gnd),
	.combout(\colour~1_combout ),
	.cout());
// synopsys translate_off
defparam \colour~1 .lut_mask = 16'h1000;
defparam \colour~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \colour[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[10]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[10] .is_wysiwyg = "true";
defparam \colour[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneive_lcell_comb \VGA_R[1]~reg0feeder (
// Equation(s):
// \VGA_R[1]~reg0feeder_combout  = colour[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[10]),
	.cin(gnd),
	.combout(\VGA_R[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_R[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \VGA_R[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_R[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneive_lcell_comb \colour[2]~2 (
// Equation(s):
// \colour[2]~2_combout  = (!\SVGA|pixel_y [9] & (!\SVGA|pixel_x [9] & \sprite_x[0]~12_combout ))

	.dataa(gnd),
	.datab(\SVGA|pixel_y [9]),
	.datac(\SVGA|pixel_x [9]),
	.datad(\sprite_x[0]~12_combout ),
	.cin(gnd),
	.combout(\colour[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \colour[2]~2 .lut_mask = 16'h0300;
defparam \colour[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneive_lcell_comb \palette~12 (
// Equation(s):
// \palette~12_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~12_combout ),
	.cout());
// synopsys translate_off
defparam \palette~12 .lut_mask = 16'hD9BA;
defparam \palette~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \palette~13 (
// Equation(s):
// \palette~13_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~13_combout ),
	.cout());
// synopsys translate_off
defparam \palette~13 .lut_mask = 16'hF0E2;
defparam \palette~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \colour~3 (
// Equation(s):
// \colour~3_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (\palette~12_combout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((!\palette~13_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~12_combout ),
	.datad(\palette~13_combout ),
	.cin(gnd),
	.combout(\colour~3_combout ),
	.cout());
// synopsys translate_off
defparam \colour~3 .lut_mask = 16'h2064;
defparam \colour~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneive_lcell_comb \colour~4 (
// Equation(s):
// \colour~4_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\colour~4_combout ),
	.cout());
// synopsys translate_off
defparam \colour~4 .lut_mask = 16'h070F;
defparam \colour~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_lcell_comb \colour~5 (
// Equation(s):
// \colour~5_combout  = (\colour[2]~2_combout  & ((\colour~3_combout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & \colour~4_combout ))))

	.dataa(\colour[2]~2_combout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\colour~3_combout ),
	.datad(\colour~4_combout ),
	.cin(gnd),
	.combout(\colour~5_combout ),
	.cout());
// synopsys translate_off
defparam \colour~5 .lut_mask = 16'hA2A0;
defparam \colour~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N3
dffeas \colour[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[11]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[11] .is_wysiwyg = "true";
defparam \colour[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cycloneive_lcell_comb \VGA_R[2]~reg0feeder (
// Equation(s):
// \VGA_R[2]~reg0feeder_combout  = colour[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[11]),
	.cin(gnd),
	.combout(\VGA_R[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_R[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N29
dffeas \VGA_R[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_R[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \palette~18 (
// Equation(s):
// \palette~18_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ) # 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\palette~18_combout ),
	.cout());
// synopsys translate_off
defparam \palette~18 .lut_mask = 16'h7FEE;
defparam \palette~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \palette~14 (
// Equation(s):
// \palette~14_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\palette~14_combout ),
	.cout());
// synopsys translate_off
defparam \palette~14 .lut_mask = 16'h515C;
defparam \palette~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \palette~16 (
// Equation(s):
// \palette~16_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\palette~16_combout ),
	.cout());
// synopsys translate_off
defparam \palette~16 .lut_mask = 16'hC800;
defparam \palette~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \palette~15 (
// Equation(s):
// \palette~15_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\palette~15_combout ),
	.cout());
// synopsys translate_off
defparam \palette~15 .lut_mask = 16'hA010;
defparam \palette~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \palette~17 (
// Equation(s):
// \palette~17_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # ((\palette~15_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (!\palette~16_combout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\palette~16_combout ),
	.datad(\palette~15_combout ),
	.cin(gnd),
	.combout(\palette~17_combout ),
	.cout());
// synopsys translate_off
defparam \palette~17 .lut_mask = 16'hAB89;
defparam \palette~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \palette~19 (
// Equation(s):
// \palette~19_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\palette~17_combout  & (\palette~18_combout )) # (!\palette~17_combout  & ((!\palette~14_combout ))))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (((\palette~17_combout ))))

	.dataa(\palette~18_combout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\palette~14_combout ),
	.datad(\palette~17_combout ),
	.cin(gnd),
	.combout(\palette~19_combout ),
	.cout());
// synopsys translate_off
defparam \palette~19 .lut_mask = 16'hBB0C;
defparam \palette~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \colour~6 (
// Equation(s):
// \colour~6_combout  = (!\SVGA|pixel_y [9] & (!\SVGA|pixel_x [9] & (\sprite_x[0]~12_combout  & \palette~19_combout )))

	.dataa(\SVGA|pixel_y [9]),
	.datab(\SVGA|pixel_x [9]),
	.datac(\sprite_x[0]~12_combout ),
	.datad(\palette~19_combout ),
	.cin(gnd),
	.combout(\colour~6_combout ),
	.cout());
// synopsys translate_off
defparam \colour~6 .lut_mask = 16'h1000;
defparam \colour~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \colour[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[5]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[5] .is_wysiwyg = "true";
defparam \colour[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N5
dffeas \VGA_G[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(colour[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \colour~8 (
// Equation(s):
// \colour~8_combout  = (((!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\colour~8_combout ),
	.cout());
// synopsys translate_off
defparam \colour~8 .lut_mask = 16'h7FFF;
defparam \colour~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneive_lcell_comb \palette~20 (
// Equation(s):
// \palette~20_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  $ 
// (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~20_combout ),
	.cout());
// synopsys translate_off
defparam \palette~20 .lut_mask = 16'hD8E8;
defparam \palette~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneive_lcell_comb \palette~21 (
// Equation(s):
// \palette~21_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\palette~21_combout ),
	.cout());
// synopsys translate_off
defparam \palette~21 .lut_mask = 16'hFCFA;
defparam \palette~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \colour~7 (
// Equation(s):
// \colour~7_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((!\palette~21_combout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (\palette~20_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~20_combout ),
	.datad(\palette~21_combout ),
	.cin(gnd),
	.combout(\colour~7_combout ),
	.cout());
// synopsys translate_off
defparam \colour~7 .lut_mask = 16'h20A8;
defparam \colour~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \colour~9 (
// Equation(s):
// \colour~9_combout  = (\colour[2]~2_combout  & ((\colour~7_combout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & \colour~8_combout ))))

	.dataa(\colour[2]~2_combout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\colour~8_combout ),
	.datad(\colour~7_combout ),
	.cin(gnd),
	.combout(\colour~9_combout ),
	.cout());
// synopsys translate_off
defparam \colour~9 .lut_mask = 16'hAA20;
defparam \colour~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \colour[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[6]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[6] .is_wysiwyg = "true";
defparam \colour[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneive_lcell_comb \VGA_G[1]~reg0feeder (
// Equation(s):
// \VGA_G[1]~reg0feeder_combout  = colour[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[6]),
	.cin(gnd),
	.combout(\VGA_G[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_G[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N7
dffeas \VGA_G[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_G[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \colour~10 (
// Equation(s):
// \colour~10_combout  = (!\SVGA|pixel_y [9] & (!\SVGA|pixel_x [9] & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & \sprite_x[0]~12_combout )))

	.dataa(\SVGA|pixel_y [9]),
	.datab(\SVGA|pixel_x [9]),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\sprite_x[0]~12_combout ),
	.cin(gnd),
	.combout(\colour~10_combout ),
	.cout());
// synopsys translate_off
defparam \colour~10 .lut_mask = 16'h0100;
defparam \colour~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \colour~11 (
// Equation(s):
// \colour~11_combout  = (\colour~10_combout  & ((!\palette~20_combout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(gnd),
	.datac(\colour~10_combout ),
	.datad(\palette~20_combout ),
	.cin(gnd),
	.combout(\colour~11_combout ),
	.cout());
// synopsys translate_off
defparam \colour~11 .lut_mask = 16'h50F0;
defparam \colour~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \colour[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[7]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[7] .is_wysiwyg = "true";
defparam \colour[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \VGA_G[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(colour[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneive_lcell_comb \palette~22 (
// Equation(s):
// \palette~22_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  $ (((\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # 
// ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & \vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~22_combout ),
	.cout());
// synopsys translate_off
defparam \palette~22 .lut_mask = 16'h59F4;
defparam \palette~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneive_lcell_comb \palette~26 (
// Equation(s):
// \palette~26_combout  = (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))

	.dataa(gnd),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~26_combout ),
	.cout());
// synopsys translate_off
defparam \palette~26 .lut_mask = 16'h0030;
defparam \palette~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneive_lcell_comb \palette~23 (
// Equation(s):
// \palette~23_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  $ (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )))

	.dataa(gnd),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~23_combout ),
	.cout());
// synopsys translate_off
defparam \palette~23 .lut_mask = 16'h3CCF;
defparam \palette~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneive_lcell_comb \palette~24 (
// Equation(s):
// \palette~24_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  $ (((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & !\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\palette~24_combout ),
	.cout());
// synopsys translate_off
defparam \palette~24 .lut_mask = 16'h2A84;
defparam \palette~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneive_lcell_comb \palette~25 (
// Equation(s):
// \palette~25_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\palette~23_combout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((!\palette~24_combout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\palette~23_combout ),
	.datad(\palette~24_combout ),
	.cin(gnd),
	.combout(\palette~25_combout ),
	.cout());
// synopsys translate_off
defparam \palette~25 .lut_mask = 16'hC8D9;
defparam \palette~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneive_lcell_comb \palette~27 (
// Equation(s):
// \palette~27_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\palette~25_combout  & ((!\palette~26_combout ))) # (!\palette~25_combout  & (\palette~22_combout )))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (((\palette~25_combout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\palette~22_combout ),
	.datac(\palette~26_combout ),
	.datad(\palette~25_combout ),
	.cin(gnd),
	.combout(\palette~27_combout ),
	.cout());
// synopsys translate_off
defparam \palette~27 .lut_mask = 16'h5F88;
defparam \palette~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneive_lcell_comb \colour~12 (
// Equation(s):
// \colour~12_combout  = (!\SVGA|pixel_x [9] & (!\SVGA|pixel_y [9] & (\sprite_x[0]~12_combout  & \palette~27_combout )))

	.dataa(\SVGA|pixel_x [9]),
	.datab(\SVGA|pixel_y [9]),
	.datac(\sprite_x[0]~12_combout ),
	.datad(\palette~27_combout ),
	.cin(gnd),
	.combout(\colour~12_combout ),
	.cout());
// synopsys translate_off
defparam \colour~12 .lut_mask = 16'h1000;
defparam \colour~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N23
dffeas \colour[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[1]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[1] .is_wysiwyg = "true";
defparam \colour[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N15
dffeas \VGA_B[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(colour[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \palette~30 (
// Equation(s):
// \palette~30_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// !\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~30_combout ),
	.cout());
// synopsys translate_off
defparam \palette~30 .lut_mask = 16'hF51C;
defparam \palette~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \palette~29 (
// Equation(s):
// \palette~29_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # ((!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~29_combout ),
	.cout());
// synopsys translate_off
defparam \palette~29 .lut_mask = 16'hEF66;
defparam \palette~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \palette~28 (
// Equation(s):
// \palette~28_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// !\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  $ 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~28_combout ),
	.cout());
// synopsys translate_off
defparam \palette~28 .lut_mask = 16'h0616;
defparam \palette~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \colour~13 (
// Equation(s):
// \colour~13_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & (!\palette~29_combout ))) # 
// (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (((\palette~28_combout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~29_combout ),
	.datad(\palette~28_combout ),
	.cin(gnd),
	.combout(\colour~13_combout ),
	.cout());
// synopsys translate_off
defparam \colour~13 .lut_mask = 16'h5713;
defparam \colour~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \colour~14 (
// Equation(s):
// \colour~14_combout  = (\colour~13_combout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & !\palette~30_combout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\palette~30_combout ),
	.datad(\colour~13_combout ),
	.cin(gnd),
	.combout(\colour~14_combout ),
	.cout());
// synopsys translate_off
defparam \colour~14 .lut_mask = 16'hFF08;
defparam \colour~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \colour~15 (
// Equation(s):
// \colour~15_combout  = (!\SVGA|pixel_y [9] & (!\SVGA|pixel_x [9] & (\sprite_x[0]~12_combout  & \colour~14_combout )))

	.dataa(\SVGA|pixel_y [9]),
	.datab(\SVGA|pixel_x [9]),
	.datac(\sprite_x[0]~12_combout ),
	.datad(\colour~14_combout ),
	.cin(gnd),
	.combout(\colour~15_combout ),
	.cout());
// synopsys translate_off
defparam \colour~15 .lut_mask = 16'h1000;
defparam \colour~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N7
dffeas \colour[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[2]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[2] .is_wysiwyg = "true";
defparam \colour[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \VGA_B[1]~reg0feeder (
// Equation(s):
// \VGA_B[1]~reg0feeder_combout  = colour[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[2]),
	.cin(gnd),
	.combout(\VGA_B[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_B[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_B[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \VGA_B[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_B[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \palette~32 (
// Equation(s):
// \palette~32_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// !\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// ((\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~32_combout ),
	.cout());
// synopsys translate_off
defparam \palette~32 .lut_mask = 16'hEC38;
defparam \palette~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \palette~31 (
// Equation(s):
// \palette~31_combout  = (\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// \vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )))

	.dataa(\vram|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\vram|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\vram|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\palette~31_combout ),
	.cout());
// synopsys translate_off
defparam \palette~31 .lut_mask = 16'h0200;
defparam \palette~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \colour~16 (
// Equation(s):
// \colour~16_combout  = (\colour~10_combout  & ((\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & (!\palette~32_combout )) # (!\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((!\palette~31_combout )))))

	.dataa(\palette~32_combout ),
	.datab(\palette~31_combout ),
	.datac(\vram|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\colour~10_combout ),
	.cin(gnd),
	.combout(\colour~16_combout ),
	.cout());
// synopsys translate_off
defparam \colour~16 .lut_mask = 16'h5300;
defparam \colour~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N29
dffeas \colour[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\colour~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[3]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[3] .is_wysiwyg = "true";
defparam \colour[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneive_lcell_comb \VGA_B[2]~reg0feeder (
// Equation(s):
// \VGA_B[2]~reg0feeder_combout  = colour[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(colour[3]),
	.cin(gnd),
	.combout(\VGA_B[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_B[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \VGA_B[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N27
dffeas \VGA_B[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VGA_B[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \SVGA|hsync~0 (
// Equation(s):
// \SVGA|hsync~0_combout  = (\SVGA|pixel_x [4] & (!\SVGA|hsync~q  & (!\SVGA|pixel_x [7] & !\SVGA|pixel_x [3]))) # (!\SVGA|pixel_x [4] & (\SVGA|hsync~q  & (\SVGA|pixel_x [7] & \SVGA|pixel_x [3])))

	.dataa(\SVGA|pixel_x [4]),
	.datab(\SVGA|hsync~q ),
	.datac(\SVGA|pixel_x [7]),
	.datad(\SVGA|pixel_x [3]),
	.cin(gnd),
	.combout(\SVGA|hsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|hsync~0 .lut_mask = 16'h4002;
defparam \SVGA|hsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \SVGA|Equal1~0 (
// Equation(s):
// \SVGA|Equal1~0_combout  = (\SVGA|pixel_x [8] & (\SVGA|pixel_x [9] & (\SVGA|pixel_x [6] & !\SVGA|pixel_x [10])))

	.dataa(\SVGA|pixel_x [8]),
	.datab(\SVGA|pixel_x [9]),
	.datac(\SVGA|pixel_x [6]),
	.datad(\SVGA|pixel_x [10]),
	.cin(gnd),
	.combout(\SVGA|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|Equal1~0 .lut_mask = 16'h0080;
defparam \SVGA|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \SVGA|hsync~1 (
// Equation(s):
// \SVGA|hsync~1_combout  = \SVGA|hsync~q  $ (((\SVGA|Equal5~0_combout  & (\SVGA|hsync~0_combout  & \SVGA|Equal1~0_combout ))))

	.dataa(\SVGA|Equal5~0_combout ),
	.datab(\SVGA|hsync~0_combout ),
	.datac(\SVGA|hsync~q ),
	.datad(\SVGA|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SVGA|hsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|hsync~1 .lut_mask = 16'h78F0;
defparam \SVGA|hsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \SVGA|hsync (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|hsync~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|hsync .is_wysiwyg = "true";
defparam \SVGA|hsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \SVGA|always3~3 (
// Equation(s):
// \SVGA|always3~3_combout  = (!\SVGA|pixel_y [3] & (!\SVGA|pixel_y [4] & (\SVGA|always1~2_combout  & \SVGA|pixel_y [1])))

	.dataa(\SVGA|pixel_y [3]),
	.datab(\SVGA|pixel_y [4]),
	.datac(\SVGA|always1~2_combout ),
	.datad(\SVGA|pixel_y [1]),
	.cin(gnd),
	.combout(\SVGA|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|always3~3 .lut_mask = 16'h1000;
defparam \SVGA|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \SVGA|always3~0 (
// Equation(s):
// \SVGA|always3~0_combout  = (\SVGA|pixel_y [6] & (\SVGA|pixel_y [5] & (!\SVGA|pixel_y [7] & !\SVGA|pixel_y [8])))

	.dataa(\SVGA|pixel_y [6]),
	.datab(\SVGA|pixel_y [5]),
	.datac(\SVGA|pixel_y [7]),
	.datad(\SVGA|pixel_y [8]),
	.cin(gnd),
	.combout(\SVGA|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|always3~0 .lut_mask = 16'h0008;
defparam \SVGA|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \SVGA|always3~1 (
// Equation(s):
// \SVGA|always3~1_combout  = (\SVGA|always1~0_combout  & (\SVGA|always3~0_combout  & (\SVGA|pixel_y [2] & \SVGA|pixel_y [9])))

	.dataa(\SVGA|always1~0_combout ),
	.datab(\SVGA|always3~0_combout ),
	.datac(\SVGA|pixel_y [2]),
	.datad(\SVGA|pixel_y [9]),
	.cin(gnd),
	.combout(\SVGA|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|always3~1 .lut_mask = 16'h8000;
defparam \SVGA|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \SVGA|always3~2 (
// Equation(s):
// \SVGA|always3~2_combout  = (!\SVGA|pixel_y [0] & (\SVGA|Equal5~2_combout  & (\SVGA|Equal5~0_combout  & \SVGA|Equal5~1_combout )))

	.dataa(\SVGA|pixel_y [0]),
	.datab(\SVGA|Equal5~2_combout ),
	.datac(\SVGA|Equal5~0_combout ),
	.datad(\SVGA|Equal5~1_combout ),
	.cin(gnd),
	.combout(\SVGA|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|always3~2 .lut_mask = 16'h4000;
defparam \SVGA|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \SVGA|vsync~0 (
// Equation(s):
// \SVGA|vsync~0_combout  = (\SVGA|always3~2_combout  & ((\SVGA|always3~1_combout ) # ((!\SVGA|always3~3_combout  & \SVGA|vsync~q )))) # (!\SVGA|always3~2_combout  & (((\SVGA|vsync~q ))))

	.dataa(\SVGA|always3~3_combout ),
	.datab(\SVGA|always3~1_combout ),
	.datac(\SVGA|vsync~q ),
	.datad(\SVGA|always3~2_combout ),
	.cin(gnd),
	.combout(\SVGA|vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA|vsync~0 .lut_mask = 16'hDCF0;
defparam \SVGA|vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \SVGA|vsync (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SVGA|vsync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA|vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA|vsync .is_wysiwyg = "true";
defparam \SVGA|vsync .power_up = "low";
// synopsys translate_on

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign hsync = \hsync~output_o ;

assign vsync = \vsync~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
