// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv_1,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1157-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=33.795000,HLS_SYN_LAT=52,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=32,HLS_SYN_FF=3553,HLS_SYN_LUT=3738,HLS_VERSION=2020_1}" *)

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        conv_out_address0,
        conv_out_ce0,
        conv_out_we0,
        conv_out_d0
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_pp0_stage0 = 11'd2;
parameter    ap_ST_fsm_pp0_stage1 = 11'd4;
parameter    ap_ST_fsm_pp0_stage2 = 11'd8;
parameter    ap_ST_fsm_pp0_stage3 = 11'd16;
parameter    ap_ST_fsm_pp0_stage4 = 11'd32;
parameter    ap_ST_fsm_pp0_stage5 = 11'd64;
parameter    ap_ST_fsm_pp0_stage6 = 11'd128;
parameter    ap_ST_fsm_pp0_stage7 = 11'd256;
parameter    ap_ST_fsm_pp0_stage8 = 11'd512;
parameter    ap_ST_fsm_state26 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [4:0] input_r_address1;
output   input_r_ce1;
input  [31:0] input_r_q1;
output  [3:0] conv_out_address0;
output   conv_out_ce0;
output   conv_out_we0;
output  [31:0] conv_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] input_r_address0;
reg input_r_ce0;
reg[4:0] input_r_address1;
reg input_r_ce1;
reg[3:0] conv_out_address0;
reg conv_out_ce0;
reg conv_out_we0;
reg[31:0] conv_out_d0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] indvar_flatten_reg_376;
reg   [1:0] r_0_reg_387;
reg   [1:0] c_0_reg_398;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state12_pp0_stage1_iter1;
wire    ap_block_state21_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln8_reg_1241;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state13_pp0_stage2_iter1;
wire    ap_block_state22_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state14_pp0_stage3_iter1;
wire    ap_block_state23_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state15_pp0_stage4_iter1;
wire    ap_block_state24_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state16_pp0_stage5_iter1;
wire    ap_block_state25_pp0_stage5_iter2;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state17_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state18_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_state19_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state20_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] grp_fu_453_p2;
reg   [31:0] reg_560;
wire   [31:0] grp_fu_460_p2;
reg   [31:0] reg_566;
wire   [31:0] grp_fu_466_p2;
reg   [31:0] reg_571;
wire   [31:0] grp_fu_473_p2;
reg   [31:0] reg_577;
wire   [31:0] grp_fu_479_p2;
reg   [31:0] reg_582;
wire   [31:0] grp_fu_486_p2;
reg   [31:0] reg_588;
wire   [31:0] grp_fu_409_p2;
reg   [0:0] icmp_ln8_reg_1241_pp0_iter1_reg;
reg   [31:0] reg_599;
wire   [31:0] grp_fu_414_p2;
reg   [31:0] reg_611;
wire   [31:0] grp_fu_419_p2;
reg   [31:0] reg_623;
reg   [31:0] reg_629;
reg   [31:0] reg_635;
reg   [31:0] reg_641;
wire   [31:0] grp_fu_427_p2;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln8_reg_1241_pp0_iter2_reg;
wire   [31:0] grp_fu_432_p2;
wire   [31:0] grp_fu_437_p2;
wire   [0:0] icmp_ln8_fu_663_p2;
wire   [2:0] add_ln8_fu_669_p2;
reg   [2:0] add_ln8_reg_1245;
wire   [1:0] select_ln34_fu_681_p3;
reg   [1:0] select_ln34_reg_1250;
reg   [1:0] select_ln34_reg_1250_pp0_iter1_reg;
reg   [1:0] select_ln34_reg_1250_pp0_iter2_reg;
wire   [1:0] select_ln34_1_fu_695_p3;
reg   [1:0] select_ln34_1_reg_1259;
reg   [1:0] select_ln34_1_reg_1259_pp0_iter1_reg;
reg   [1:0] select_ln34_1_reg_1259_pp0_iter2_reg;
wire   [1:0] select_ln34_2_fu_715_p3;
reg   [1:0] select_ln34_2_reg_1267;
wire   [1:0] select_ln34_3_fu_757_p3;
reg   [1:0] select_ln34_3_reg_1284;
wire   [1:0] c_fu_765_p2;
reg   [1:0] c_reg_1291;
wire   [1:0] xor_ln26_1_fu_803_p2;
reg   [1:0] xor_ln26_1_reg_1308;
reg   [31:0] tmp_1_0_1_0_1_reg_1354;
reg   [31:0] tmp_1_1_1_0_1_reg_1359;
reg   [31:0] tmp_1_2_1_0_1_reg_1364;
reg   [31:0] tmp_1_0_1_1_reg_1379;
reg   [31:0] tmp_1_1_1_1_reg_1384;
reg   [31:0] tmp_1_2_1_1_reg_1389;
reg   [31:0] tmp_1_0_1_2_1_reg_1404;
reg   [31:0] tmp_1_1_1_2_1_reg_1409;
reg   [31:0] tmp_1_2_1_2_1_reg_1414;
reg   [31:0] tmp_1_0_2_reg_1429;
reg   [31:0] tmp_1_0_2_0_1_reg_1434;
reg   [31:0] tmp_1_1_2_reg_1439;
reg   [31:0] tmp_1_1_2_0_1_reg_1444;
reg   [31:0] tmp_1_2_2_reg_1449;
reg   [31:0] tmp_1_2_2_0_1_reg_1454;
reg   [31:0] tmp_1_0_2_1_reg_1459;
reg   [31:0] tmp_1_0_2_1_1_reg_1464;
reg   [31:0] tmp_1_1_2_1_reg_1469;
reg   [31:0] tmp_1_1_2_1_1_reg_1474;
reg   [31:0] tmp_1_2_2_1_reg_1479;
reg   [31:0] tmp_1_2_2_1_1_reg_1484;
reg   [31:0] tmp_1_0_2_2_reg_1489;
reg   [31:0] tmp_1_0_2_2_1_reg_1494;
reg   [31:0] tmp_1_1_2_2_reg_1499;
reg   [31:0] tmp_1_1_2_2_1_reg_1504;
reg   [31:0] tmp_1_2_2_2_reg_1509;
reg   [31:0] tmp_1_2_2_2_1_reg_1514;
reg   [31:0] w_sum_3_1_2_2_1_reg_1519;
reg   [31:0] w_sum_3_2_2_2_1_reg_1524;
wire   [4:0] sub_ln34_fu_1057_p2;
reg   [4:0] sub_ln34_reg_1529;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage5_subdone;
reg   [2:0] ap_phi_mux_indvar_flatten_phi_fu_380_p4;
wire    ap_block_pp0_stage0;
reg   [1:0] ap_phi_mux_r_0_phi_fu_391_p4;
reg   [1:0] ap_phi_mux_c_0_phi_fu_402_p4;
wire   [63:0] zext_ln26_3_fu_733_p1;
wire   [63:0] zext_ln26_4_fu_752_p1;
wire   [63:0] zext_ln26_7_fu_779_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln26_8_fu_798_p1;
wire   [63:0] zext_ln26_11_fu_817_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln26_12_fu_836_p1;
wire   [63:0] zext_ln26_5_fu_849_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln26_6_fu_868_p1;
wire   [63:0] zext_ln26_9_fu_881_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln26_10_fu_900_p1;
wire   [63:0] zext_ln26_13_fu_913_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln26_14_fu_932_p1;
wire   [63:0] zext_ln26_fu_945_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_10_fu_956_p3;
wire   [63:0] zext_ln26_1_fu_973_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_15_fu_984_p3;
wire   [63:0] zext_ln26_2_fu_1001_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] tmp_19_fu_1012_p3;
wire   [63:0] zext_ln34_2_fu_1063_p1;
wire   [63:0] zext_ln34_3_fu_1124_p1;
wire   [63:0] zext_ln34_4_fu_1185_p1;
wire   [31:0] select_ln33_fu_1110_p3;
wire   [31:0] select_ln33_1_fu_1171_p3;
wire   [31:0] select_ln33_2_fu_1232_p3;
reg   [31:0] grp_fu_409_p0;
reg   [31:0] grp_fu_409_p1;
reg   [31:0] grp_fu_414_p0;
reg   [31:0] grp_fu_414_p1;
reg   [31:0] grp_fu_419_p0;
reg   [31:0] grp_fu_419_p1;
reg   [31:0] grp_fu_427_p0;
reg   [31:0] grp_fu_427_p1;
reg   [31:0] grp_fu_432_p0;
reg   [31:0] grp_fu_432_p1;
reg   [31:0] grp_fu_437_p0;
reg   [31:0] grp_fu_437_p1;
reg   [31:0] grp_fu_445_p0;
reg   [31:0] grp_fu_445_p1;
reg   [31:0] grp_fu_453_p1;
reg   [31:0] grp_fu_460_p1;
reg   [31:0] grp_fu_466_p1;
reg   [31:0] grp_fu_473_p1;
reg   [31:0] grp_fu_479_p1;
reg   [31:0] grp_fu_486_p1;
wire   [31:0] grp_fu_445_p2;
wire   [0:0] icmp_ln11_fu_675_p2;
wire   [1:0] add_ln26_1_fu_689_p2;
wire   [1:0] add_ln26_fu_709_p2;
wire   [1:0] xor_ln26_fu_703_p2;
wire   [4:0] tmp_8_fu_723_p4;
wire   [4:0] or_ln26_9_fu_738_p2;
wire   [6:0] or_ln_fu_744_p3;
wire   [4:0] tmp_12_fu_770_p4;
wire   [4:0] or_ln26_10_fu_784_p2;
wire   [6:0] or_ln26_3_fu_790_p3;
wire   [4:0] tmp_16_fu_808_p4;
wire   [4:0] or_ln26_12_fu_822_p2;
wire   [6:0] or_ln26_6_fu_828_p3;
wire   [4:0] tmp_9_fu_841_p4;
wire   [4:0] or_ln26_fu_854_p2;
wire   [6:0] or_ln26_1_fu_860_p3;
wire   [4:0] tmp_13_fu_873_p4;
wire   [4:0] or_ln26_11_fu_886_p2;
wire   [6:0] or_ln26_4_fu_892_p3;
wire   [4:0] tmp_17_fu_905_p4;
wire   [4:0] or_ln26_13_fu_918_p2;
wire   [6:0] or_ln26_7_fu_924_p3;
wire   [4:0] tmp_s_fu_937_p4;
wire   [4:0] or_ln26_2_fu_950_p2;
wire   [4:0] tmp_14_fu_965_p4;
wire   [4:0] or_ln26_5_fu_978_p2;
wire   [4:0] tmp_18_fu_993_p4;
wire   [4:0] or_ln26_8_fu_1006_p2;
wire   [2:0] tmp_fu_1021_p3;
wire   [63:0] zext_ln34_fu_1028_p1;
wire   [63:0] zext_ln34_1_fu_1032_p1;
wire   [63:0] add_ln34_fu_1035_p2;
wire   [2:0] trunc_ln34_1_fu_1045_p1;
wire   [4:0] p_shl_cast_fu_1049_p3;
wire   [4:0] trunc_ln34_fu_1041_p1;
wire   [31:0] bitcast_ln33_fu_1068_p1;
wire   [7:0] tmp_2_fu_1072_p4;
wire   [22:0] trunc_ln33_fu_1082_p1;
wire   [0:0] icmp_ln33_1_fu_1092_p2;
wire   [0:0] icmp_ln33_fu_1086_p2;
wire   [0:0] or_ln33_fu_1098_p2;
wire   [0:0] grp_fu_540_p2;
wire   [0:0] and_ln33_fu_1104_p2;
wire   [4:0] add_ln34_1_fu_1119_p2;
wire   [31:0] bitcast_ln33_1_fu_1129_p1;
wire   [7:0] tmp_4_fu_1133_p4;
wire   [22:0] trunc_ln33_1_fu_1143_p1;
wire   [0:0] icmp_ln33_3_fu_1153_p2;
wire   [0:0] icmp_ln33_2_fu_1147_p2;
wire   [0:0] or_ln33_1_fu_1159_p2;
wire   [0:0] and_ln33_1_fu_1165_p2;
wire   [4:0] add_ln34_2_fu_1180_p2;
wire   [31:0] bitcast_ln33_2_fu_1190_p1;
wire   [7:0] tmp_6_fu_1194_p4;
wire   [22:0] trunc_ln33_2_fu_1204_p1;
wire   [0:0] icmp_ln33_5_fu_1214_p2;
wire   [0:0] icmp_ln33_4_fu_1208_p2;
wire   [0:0] or_ln33_2_fu_1220_p2;
wire   [0:0] and_ln33_2_fu_1226_p2;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_CS_fsm_state26;
reg   [10:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_409_p0),
    .din1(grp_fu_409_p1),
    .ce(1'b1),
    .dout(grp_fu_409_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_414_p0),
    .din1(grp_fu_414_p1),
    .ce(1'b1),
    .dout(grp_fu_414_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_419_p0),
    .din1(grp_fu_419_p1),
    .ce(1'b1),
    .dout(grp_fu_419_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_427_p0),
    .din1(grp_fu_427_p1),
    .ce(1'b1),
    .dout(grp_fu_427_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_432_p0),
    .din1(grp_fu_432_p1),
    .ce(1'b1),
    .dout(grp_fu_432_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_437_p0),
    .din1(grp_fu_437_p1),
    .ce(1'b1),
    .dout(grp_fu_437_p2)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_445_p0),
    .din1(grp_fu_445_p1),
    .ce(1'b1),
    .dout(grp_fu_445_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_r_q0),
    .din1(grp_fu_453_p1),
    .ce(1'b1),
    .dout(grp_fu_453_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_r_q1),
    .din1(grp_fu_460_p1),
    .ce(1'b1),
    .dout(grp_fu_460_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_r_q0),
    .din1(grp_fu_466_p1),
    .ce(1'b1),
    .dout(grp_fu_466_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_r_q1),
    .din1(grp_fu_473_p1),
    .ce(1'b1),
    .dout(grp_fu_473_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_r_q0),
    .din1(grp_fu_479_p1),
    .ce(1'b1),
    .dout(grp_fu_479_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_r_q1),
    .din1(grp_fu_486_p1),
    .ce(1'b1),
    .dout(grp_fu_486_p2)
);

conv_1_fcmp_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
conv_1_fcmp_32ns_dEe_U14(
    .din0(grp_fu_445_p2),
    .din1(32'd0),
    .opcode(5'd2),
    .dout(grp_fu_540_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1241 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_0_reg_398 <= c_reg_1291;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_0_reg_398 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1241 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_376 <= add_ln8_reg_1245;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_376 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1241 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_0_reg_387 <= select_ln34_1_reg_1259;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_387 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln8_reg_1245 <= add_ln8_fu_669_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1241 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_reg_1291 <= c_fu_765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln8_reg_1241 <= icmp_ln8_fu_663_p2;
        icmp_ln8_reg_1241_pp0_iter1_reg <= icmp_ln8_reg_1241;
        icmp_ln8_reg_1241_pp0_iter2_reg <= icmp_ln8_reg_1241_pp0_iter1_reg;
        select_ln34_1_reg_1259_pp0_iter1_reg <= select_ln34_1_reg_1259;
        select_ln34_1_reg_1259_pp0_iter2_reg <= select_ln34_1_reg_1259_pp0_iter1_reg;
        select_ln34_reg_1250_pp0_iter1_reg <= select_ln34_reg_1250;
        select_ln34_reg_1250_pp0_iter2_reg <= select_ln34_reg_1250_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1241 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1241 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln8_reg_1241 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        reg_560 <= grp_fu_453_p2;
        reg_571 <= grp_fu_466_p2;
        reg_582 <= grp_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1241 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln8_reg_1241 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_566 <= grp_fu_460_p2;
        reg_577 <= grp_fu_473_p2;
        reg_588 <= grp_fu_486_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1241 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln8_reg_1241 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        reg_599 <= grp_fu_460_p2;
        reg_611 <= grp_fu_473_p2;
        reg_623 <= grp_fu_486_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln8_reg_1241 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((icmp_ln8_reg_1241 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_629 <= grp_fu_453_p2;
        reg_635 <= grp_fu_466_p2;
        reg_641 <= grp_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_663_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln34_1_reg_1259 <= select_ln34_1_fu_695_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_663_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln34_2_reg_1267 <= select_ln34_2_fu_715_p3;
        select_ln34_3_reg_1284 <= select_ln34_3_fu_757_p3;
        select_ln34_reg_1250 <= select_ln34_fu_681_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1241_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sub_ln34_reg_1529 <= sub_ln34_fu_1057_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1241 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        tmp_1_0_1_0_1_reg_1354 <= grp_fu_460_p2;
        tmp_1_1_1_0_1_reg_1359 <= grp_fu_473_p2;
        tmp_1_2_1_0_1_reg_1364 <= grp_fu_486_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1241 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        tmp_1_0_1_1_reg_1379 <= grp_fu_453_p2;
        tmp_1_1_1_1_reg_1384 <= grp_fu_466_p2;
        tmp_1_2_1_1_reg_1389 <= grp_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1241 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        tmp_1_0_1_2_1_reg_1404 <= grp_fu_460_p2;
        tmp_1_1_1_2_1_reg_1409 <= grp_fu_473_p2;
        tmp_1_2_1_2_1_reg_1414 <= grp_fu_486_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1241 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        tmp_1_0_2_0_1_reg_1434 <= grp_fu_460_p2;
        tmp_1_0_2_reg_1429 <= grp_fu_453_p2;
        tmp_1_1_2_0_1_reg_1444 <= grp_fu_473_p2;
        tmp_1_1_2_reg_1439 <= grp_fu_466_p2;
        tmp_1_2_2_0_1_reg_1454 <= grp_fu_486_p2;
        tmp_1_2_2_reg_1449 <= grp_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1241 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_0_2_1_1_reg_1464 <= grp_fu_460_p2;
        tmp_1_0_2_1_reg_1459 <= grp_fu_453_p2;
        tmp_1_1_2_1_1_reg_1474 <= grp_fu_473_p2;
        tmp_1_1_2_1_reg_1469 <= grp_fu_466_p2;
        tmp_1_2_2_1_1_reg_1484 <= grp_fu_486_p2;
        tmp_1_2_2_1_reg_1479 <= grp_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1241_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_1_0_2_2_1_reg_1494 <= grp_fu_460_p2;
        tmp_1_0_2_2_reg_1489 <= grp_fu_453_p2;
        tmp_1_1_2_2_1_reg_1504 <= grp_fu_473_p2;
        tmp_1_1_2_2_reg_1499 <= grp_fu_466_p2;
        tmp_1_2_2_2_1_reg_1514 <= grp_fu_486_p2;
        tmp_1_2_2_2_reg_1509 <= grp_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1241_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        w_sum_3_1_2_2_1_reg_1519 <= grp_fu_432_p2;
        w_sum_3_2_2_2_1_reg_1524 <= grp_fu_437_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1241 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        xor_ln26_1_reg_1308 <= xor_ln26_1_fu_803_p2;
    end
end

always @ (*) begin
    if ((icmp_ln8_fu_663_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln8_reg_1241 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_c_0_phi_fu_402_p4 = c_reg_1291;
    end else begin
        ap_phi_mux_c_0_phi_fu_402_p4 = c_0_reg_398;
    end
end

always @ (*) begin
    if (((icmp_ln8_reg_1241 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_380_p4 = add_ln8_reg_1245;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_380_p4 = indvar_flatten_reg_376;
    end
end

always @ (*) begin
    if (((icmp_ln8_reg_1241 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_391_p4 = select_ln34_1_reg_1259;
    end else begin
        ap_phi_mux_r_0_phi_fu_391_p4 = r_0_reg_387;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_address0 = zext_ln34_4_fu_1185_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_address0 = zext_ln34_3_fu_1124_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_address0 = zext_ln34_2_fu_1063_p1;
        end else begin
            conv_out_address0 = 'bx;
        end
    end else begin
        conv_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        conv_out_ce0 = 1'b1;
    end else begin
        conv_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_d0 = select_ln33_2_fu_1232_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_d0 = select_ln33_1_fu_1171_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_d0 = select_ln33_fu_1110_p3;
        end else begin
            conv_out_d0 = 'bx;
        end
    end else begin
        conv_out_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1241_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln8_reg_1241_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln8_reg_1241_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        conv_out_we0 = 1'b1;
    end else begin
        conv_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_409_p0 = grp_fu_409_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_409_p0 = grp_fu_453_p2;
    end else begin
        grp_fu_409_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_409_p1 = tmp_1_0_1_1_reg_1379;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_409_p1 = tmp_1_0_1_0_1_reg_1354;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_409_p1 = reg_629;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_409_p1 = reg_599;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_409_p1 = reg_560;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_409_p1 = reg_566;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_409_p1 = 32'd0;
    end else begin
        grp_fu_409_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_414_p0 = grp_fu_414_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_414_p0 = grp_fu_466_p2;
    end else begin
        grp_fu_414_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_414_p1 = tmp_1_1_1_1_reg_1384;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_414_p1 = tmp_1_1_1_0_1_reg_1359;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_414_p1 = reg_635;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_414_p1 = reg_611;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_414_p1 = reg_571;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_414_p1 = reg_577;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_414_p1 = 32'd0;
    end else begin
        grp_fu_414_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_419_p0 = grp_fu_419_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_419_p0 = grp_fu_479_p2;
    end else begin
        grp_fu_419_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_419_p1 = tmp_1_2_1_1_reg_1389;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_419_p1 = tmp_1_2_1_0_1_reg_1364;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_419_p1 = reg_641;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_419_p1 = reg_623;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_419_p1 = reg_582;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_419_p1 = reg_588;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_419_p1 = 32'd0;
    end else begin
        grp_fu_419_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_427_p0 = grp_fu_427_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_427_p0 = grp_fu_409_p2;
    end else begin
        grp_fu_427_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_427_p1 = tmp_1_0_2_2_1_reg_1494;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_427_p1 = tmp_1_0_2_2_reg_1489;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_427_p1 = tmp_1_0_2_1_1_reg_1464;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_427_p1 = tmp_1_0_2_1_reg_1459;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_427_p1 = tmp_1_0_2_0_1_reg_1434;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_427_p1 = tmp_1_0_2_reg_1429;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_427_p1 = tmp_1_0_1_2_1_reg_1404;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_427_p1 = reg_629;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_427_p1 = reg_599;
    end else begin
        grp_fu_427_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_432_p0 = grp_fu_432_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_432_p0 = grp_fu_414_p2;
    end else begin
        grp_fu_432_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_432_p1 = tmp_1_1_2_2_1_reg_1504;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_432_p1 = tmp_1_1_2_2_reg_1499;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_432_p1 = tmp_1_1_2_1_1_reg_1474;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_432_p1 = tmp_1_1_2_1_reg_1469;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_432_p1 = tmp_1_1_2_0_1_reg_1444;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_432_p1 = tmp_1_1_2_reg_1439;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_432_p1 = tmp_1_1_1_2_1_reg_1409;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_432_p1 = reg_635;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_432_p1 = reg_611;
    end else begin
        grp_fu_432_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_437_p0 = grp_fu_437_p2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_437_p0 = grp_fu_419_p2;
    end else begin
        grp_fu_437_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_437_p1 = tmp_1_2_2_2_1_reg_1514;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_437_p1 = tmp_1_2_2_2_reg_1509;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_437_p1 = tmp_1_2_2_1_1_reg_1484;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_437_p1 = tmp_1_2_2_1_reg_1479;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_437_p1 = tmp_1_2_2_0_1_reg_1454;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_437_p1 = tmp_1_2_2_reg_1449;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_437_p1 = tmp_1_2_1_2_1_reg_1414;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_437_p1 = reg_641;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_437_p1 = reg_623;
    end else begin
        grp_fu_437_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_445_p0 = w_sum_3_2_2_2_1_reg_1524;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_445_p0 = w_sum_3_1_2_2_1_reg_1519;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_445_p0 = grp_fu_427_p2;
        end else begin
            grp_fu_445_p0 = 'bx;
        end
    end else begin
        grp_fu_445_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_445_p1 = 32'd1069547520;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_445_p1 = 32'd1073741824;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_445_p1 = 32'd1065353216;
        end else begin
            grp_fu_445_p1 = 'bx;
        end
    end else begin
        grp_fu_445_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_453_p1 = 32'd3190052988;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_453_p1 = 32'd3173206433;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_453_p1 = 32'd1050325564;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_453_p1 = 32'd1052386068;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_453_p1 = 32'd3192929656;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_453_p1 = 32'd1047977692;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_453_p1 = 32'd3187673822;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_453_p1 = 32'd1039046344;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_453_p1 = 32'd1043852296;
    end else begin
        grp_fu_453_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_460_p1 = 32'd3197137310;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_460_p1 = 32'd3182928271;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_460_p1 = 32'd1051545250;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_460_p1 = 32'd3185665976;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_460_p1 = 32'd1044659888;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_460_p1 = 32'd3186943036;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_460_p1 = 32'd1017298384;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_460_p1 = 32'd3185004896;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_460_p1 = 32'd1050880884;
    end else begin
        grp_fu_460_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_466_p1 = 32'd1048912004;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_466_p1 = 32'd1046255380;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_466_p1 = 32'd1048705882;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_466_p1 = 32'd3192628231;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_466_p1 = 32'd1049038478;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_466_p1 = 32'd3198754716;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_466_p1 = 32'd3189056028;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_466_p1 = 32'd3192498945;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_466_p1 = 32'd1046568084;
    end else begin
        grp_fu_466_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_473_p1 = 32'd3199729609;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_473_p1 = 32'd3175843873;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_473_p1 = 32'd1027976824;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_473_p1 = 32'd1045096592;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_473_p1 = 32'd1051119700;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_473_p1 = 32'd3199065565;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_473_p1 = 32'd3187280772;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_473_p1 = 32'd1047470304;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_473_p1 = 32'd1048093724;
    end else begin
        grp_fu_473_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_479_p1 = 32'd3186893421;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_479_p1 = 32'd3189737214;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_479_p1 = 32'd3195814188;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_479_p1 = 32'd3199398709;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_479_p1 = 32'd3197288499;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_479_p1 = 32'd1036986252;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_479_p1 = 32'd1052183334;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_479_p1 = 32'd3198688346;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_479_p1 = 32'd3196388545;
    end else begin
        grp_fu_479_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_486_p1 = 32'd3193191623;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_486_p1 = 32'd1044046656;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_486_p1 = 32'd3174496249;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_486_p1 = 32'd3171658927;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_486_p1 = 32'd1023051471;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_486_p1 = 32'd3170323216;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_486_p1 = 32'd1043359760;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_486_p1 = 32'd1040795234;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_486_p1 = 32'd1051100470;
    end else begin
        grp_fu_486_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            input_r_address0 = zext_ln26_2_fu_1001_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            input_r_address0 = zext_ln26_1_fu_973_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            input_r_address0 = zext_ln26_fu_945_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            input_r_address0 = zext_ln26_13_fu_913_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            input_r_address0 = zext_ln26_9_fu_881_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_r_address0 = zext_ln26_5_fu_849_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_r_address0 = zext_ln26_11_fu_817_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_r_address0 = zext_ln26_7_fu_779_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_r_address0 = zext_ln26_3_fu_733_p1;
        end else begin
            input_r_address0 = 'bx;
        end
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            input_r_address1 = tmp_19_fu_1012_p3;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            input_r_address1 = tmp_15_fu_984_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            input_r_address1 = tmp_10_fu_956_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            input_r_address1 = zext_ln26_14_fu_932_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            input_r_address1 = zext_ln26_10_fu_900_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_r_address1 = zext_ln26_6_fu_868_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_r_address1 = zext_ln26_12_fu_836_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_r_address1 = zext_ln26_8_fu_798_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_r_address1 = zext_ln26_4_fu_752_p1;
        end else begin
            input_r_address1 = 'bx;
        end
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln8_fu_663_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln8_fu_663_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((~((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln26_1_fu_689_p2 = (2'd1 + ap_phi_mux_r_0_phi_fu_391_p4);

assign add_ln26_fu_709_p2 = ($signed(2'd3) + $signed(ap_phi_mux_r_0_phi_fu_391_p4));

assign add_ln34_1_fu_1119_p2 = (5'd1 + sub_ln34_reg_1529);

assign add_ln34_2_fu_1180_p2 = (5'd2 + sub_ln34_reg_1529);

assign add_ln34_fu_1035_p2 = (zext_ln34_fu_1028_p1 + zext_ln34_1_fu_1032_p1);

assign add_ln8_fu_669_p2 = (ap_phi_mux_indvar_flatten_phi_fu_380_p4 + 3'd1);

assign and_ln33_1_fu_1165_p2 = (or_ln33_1_fu_1159_p2 & grp_fu_540_p2);

assign and_ln33_2_fu_1226_p2 = (or_ln33_2_fu_1220_p2 & grp_fu_540_p2);

assign and_ln33_fu_1104_p2 = (or_ln33_fu_1098_p2 & grp_fu_540_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd10];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln33_1_fu_1129_p1 = grp_fu_445_p2;

assign bitcast_ln33_2_fu_1190_p1 = grp_fu_445_p2;

assign bitcast_ln33_fu_1068_p1 = grp_fu_445_p2;

assign c_fu_765_p2 = (2'd1 + select_ln34_reg_1250);

assign icmp_ln11_fu_675_p2 = ((ap_phi_mux_c_0_phi_fu_402_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln33_1_fu_1092_p2 = ((trunc_ln33_fu_1082_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln33_2_fu_1147_p2 = ((tmp_4_fu_1133_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln33_3_fu_1153_p2 = ((trunc_ln33_1_fu_1143_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln33_4_fu_1208_p2 = ((tmp_6_fu_1194_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln33_5_fu_1214_p2 = ((trunc_ln33_2_fu_1204_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_1086_p2 = ((tmp_2_fu_1072_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_663_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_380_p4 == 3'd4) ? 1'b1 : 1'b0);

assign or_ln26_10_fu_784_p2 = (tmp_12_fu_770_p4 | 5'd1);

assign or_ln26_11_fu_886_p2 = (tmp_13_fu_873_p4 | 5'd1);

assign or_ln26_12_fu_822_p2 = (tmp_16_fu_808_p4 | 5'd1);

assign or_ln26_13_fu_918_p2 = (tmp_17_fu_905_p4 | 5'd1);

assign or_ln26_1_fu_860_p3 = {{2'd0}, {or_ln26_fu_854_p2}};

assign or_ln26_2_fu_950_p2 = (tmp_s_fu_937_p4 | 5'd1);

assign or_ln26_3_fu_790_p3 = {{2'd0}, {or_ln26_10_fu_784_p2}};

assign or_ln26_4_fu_892_p3 = {{2'd0}, {or_ln26_11_fu_886_p2}};

assign or_ln26_5_fu_978_p2 = (tmp_14_fu_965_p4 | 5'd1);

assign or_ln26_6_fu_828_p3 = {{2'd0}, {or_ln26_12_fu_822_p2}};

assign or_ln26_7_fu_924_p3 = {{2'd0}, {or_ln26_13_fu_918_p2}};

assign or_ln26_8_fu_1006_p2 = (tmp_18_fu_993_p4 | 5'd1);

assign or_ln26_9_fu_738_p2 = (tmp_8_fu_723_p4 | 5'd1);

assign or_ln26_fu_854_p2 = (tmp_9_fu_841_p4 | 5'd1);

assign or_ln33_1_fu_1159_p2 = (icmp_ln33_3_fu_1153_p2 | icmp_ln33_2_fu_1147_p2);

assign or_ln33_2_fu_1220_p2 = (icmp_ln33_5_fu_1214_p2 | icmp_ln33_4_fu_1208_p2);

assign or_ln33_fu_1098_p2 = (icmp_ln33_fu_1086_p2 | icmp_ln33_1_fu_1092_p2);

assign or_ln_fu_744_p3 = {{2'd0}, {or_ln26_9_fu_738_p2}};

assign p_shl_cast_fu_1049_p3 = {{trunc_ln34_1_fu_1045_p1}, {2'd0}};

assign select_ln33_1_fu_1171_p3 = ((and_ln33_1_fu_1165_p2[0:0] === 1'b1) ? grp_fu_445_p2 : 32'd0);

assign select_ln33_2_fu_1232_p3 = ((and_ln33_2_fu_1226_p2[0:0] === 1'b1) ? grp_fu_445_p2 : 32'd0);

assign select_ln33_fu_1110_p3 = ((and_ln33_fu_1104_p2[0:0] === 1'b1) ? grp_fu_445_p2 : 32'd0);

assign select_ln34_1_fu_695_p3 = ((icmp_ln11_fu_675_p2[0:0] === 1'b1) ? add_ln26_1_fu_689_p2 : ap_phi_mux_r_0_phi_fu_391_p4);

assign select_ln34_2_fu_715_p3 = ((icmp_ln11_fu_675_p2[0:0] === 1'b1) ? add_ln26_fu_709_p2 : xor_ln26_fu_703_p2);

assign select_ln34_3_fu_757_p3 = ((icmp_ln11_fu_675_p2[0:0] === 1'b1) ? xor_ln26_fu_703_p2 : add_ln26_1_fu_689_p2);

assign select_ln34_fu_681_p3 = ((icmp_ln11_fu_675_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_c_0_phi_fu_402_p4);

assign sub_ln34_fu_1057_p2 = (p_shl_cast_fu_1049_p3 - trunc_ln34_fu_1041_p1);

assign tmp_10_fu_956_p3 = {{59'd0}, {or_ln26_2_fu_950_p2}};

assign tmp_12_fu_770_p4 = {{{select_ln34_1_reg_1259}, {c_fu_765_p2}}, {1'd0}};

assign tmp_13_fu_873_p4 = {{{select_ln34_3_reg_1284}, {c_reg_1291}}, {1'd0}};

assign tmp_14_fu_965_p4 = {{{select_ln34_2_reg_1267}, {c_reg_1291}}, {1'd0}};

assign tmp_15_fu_984_p3 = {{59'd0}, {or_ln26_5_fu_978_p2}};

assign tmp_16_fu_808_p4 = {{{select_ln34_1_reg_1259}, {xor_ln26_1_fu_803_p2}}, {1'd0}};

assign tmp_17_fu_905_p4 = {{{select_ln34_3_reg_1284}, {xor_ln26_1_reg_1308}}, {1'd0}};

assign tmp_18_fu_993_p4 = {{{select_ln34_2_reg_1267}, {xor_ln26_1_reg_1308}}, {1'd0}};

assign tmp_19_fu_1012_p3 = {{59'd0}, {or_ln26_8_fu_1006_p2}};

assign tmp_2_fu_1072_p4 = {{bitcast_ln33_fu_1068_p1[30:23]}};

assign tmp_4_fu_1133_p4 = {{bitcast_ln33_1_fu_1129_p1[30:23]}};

assign tmp_6_fu_1194_p4 = {{bitcast_ln33_2_fu_1190_p1[30:23]}};

assign tmp_8_fu_723_p4 = {{{select_ln34_1_fu_695_p3}, {select_ln34_fu_681_p3}}, {1'd0}};

assign tmp_9_fu_841_p4 = {{{select_ln34_3_reg_1284}, {select_ln34_reg_1250}}, {1'd0}};

assign tmp_fu_1021_p3 = {{select_ln34_1_reg_1259_pp0_iter2_reg}, {1'd0}};

assign tmp_s_fu_937_p4 = {{{select_ln34_2_reg_1267}, {select_ln34_reg_1250}}, {1'd0}};

assign trunc_ln33_1_fu_1143_p1 = bitcast_ln33_1_fu_1129_p1[22:0];

assign trunc_ln33_2_fu_1204_p1 = bitcast_ln33_2_fu_1190_p1[22:0];

assign trunc_ln33_fu_1082_p1 = bitcast_ln33_fu_1068_p1[22:0];

assign trunc_ln34_1_fu_1045_p1 = add_ln34_fu_1035_p2[2:0];

assign trunc_ln34_fu_1041_p1 = add_ln34_fu_1035_p2[4:0];

assign xor_ln26_1_fu_803_p2 = (select_ln34_reg_1250 ^ 2'd2);

assign xor_ln26_fu_703_p2 = (ap_phi_mux_r_0_phi_fu_391_p4 ^ 2'd2);

assign zext_ln26_10_fu_900_p1 = or_ln26_4_fu_892_p3;

assign zext_ln26_11_fu_817_p1 = tmp_16_fu_808_p4;

assign zext_ln26_12_fu_836_p1 = or_ln26_6_fu_828_p3;

assign zext_ln26_13_fu_913_p1 = tmp_17_fu_905_p4;

assign zext_ln26_14_fu_932_p1 = or_ln26_7_fu_924_p3;

assign zext_ln26_1_fu_973_p1 = tmp_14_fu_965_p4;

assign zext_ln26_2_fu_1001_p1 = tmp_18_fu_993_p4;

assign zext_ln26_3_fu_733_p1 = tmp_8_fu_723_p4;

assign zext_ln26_4_fu_752_p1 = or_ln_fu_744_p3;

assign zext_ln26_5_fu_849_p1 = tmp_9_fu_841_p4;

assign zext_ln26_6_fu_868_p1 = or_ln26_1_fu_860_p3;

assign zext_ln26_7_fu_779_p1 = tmp_12_fu_770_p4;

assign zext_ln26_8_fu_798_p1 = or_ln26_3_fu_790_p3;

assign zext_ln26_9_fu_881_p1 = tmp_13_fu_873_p4;

assign zext_ln26_fu_945_p1 = tmp_s_fu_937_p4;

assign zext_ln34_1_fu_1032_p1 = select_ln34_reg_1250_pp0_iter2_reg;

assign zext_ln34_2_fu_1063_p1 = sub_ln34_fu_1057_p2;

assign zext_ln34_3_fu_1124_p1 = add_ln34_1_fu_1119_p2;

assign zext_ln34_4_fu_1185_p1 = add_ln34_2_fu_1180_p2;

assign zext_ln34_fu_1028_p1 = tmp_fu_1021_p3;

endmodule //conv_1
