****************************************
Report : design
Design : full_chip_dct_8_2d
Version: R-2020.09-SP6
Date   : Mon Dec  2 02:57:43 2024
****************************************

Total number of std cells in library : 1480
Total number of dont_use lib cells   : 120
Total number of dont_touch lib cells : 120
Total number of buffers              : 82
Total number of inverters            : 70
Total number of flip-flops           : 80
Total number of latches              : 16
Total number of ICGs                 : 20

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS    29706    17359.039
Standard cells      29706    17359.039
Hard macro cells        0        0.000
Soft macro cells        0        0.000
Always on cells         0        0.000
Physical only           0        0.000
Fixed cells             0        0.000
Moveable cells      29706    17359.039
Sequential           6164     8307.049
Buffer/inverter      5454      848.206
ICG cells               2        1.659

Logic Hierarchies                    : 19
Design Masters count                 : 30
Total Flat nets count                : 35349
Total FloatingNets count             : 2404
Total no of Ports                    : 1545
Number of Master Clocks in design    : 1
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 11 (5 of them Non Default)
Number of Scan Chains in design      : 1
List of Modes                        : default
List of Corners                      : default
List of Scenarios                    : default

Core Area                            : 24928.301
Chip Area                            : 25597.440
Total Site Row Area                  : 24928.301
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 49 (37 of them have unknown routing dir.)

Total wire length                    : 0.00 micron
Total number of wires                : 0
Total number of contacts             : 64
1
