drm/i915/gvt: add write handler for mmio mbctl

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-693.el7
Rebuild_CHGLOG: - [drm] i915/gvt: add write handler for mmio mbctl (Rob Clark) [1380115]
Rebuild_FUZZ: 95.45%
commit-author Pei Zhang <pei.zhang@intel.com>
commit 975629c3f76ce3d86e1f943db9847e0312a98daf
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-693.el7/975629c3.failed

Guest will write mmio mbctl which need a special handler in gvt to
clear the bit 4 to inidcate the write operation success.

V2: use bit definition macro to make code readable.

	Signed-off-by: Pei Zhang <pei.zhang@intel.com>
	Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
(cherry picked from commit 975629c3f76ce3d86e1f943db9847e0312a98daf)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/i915/gvt/handlers.c
* Unmerged path drivers/gpu/drm/i915/gvt/handlers.c
* Unmerged path drivers/gpu/drm/i915/gvt/handlers.c
