// Seed: 2699307224
module module_0 (
    output wand id_0,
    output uwire id_1,
    input wand id_2,
    output wire id_3,
    input tri id_4,
    output uwire id_5,
    output uwire id_6,
    output wand id_7,
    input tri0 id_8,
    input supply1 id_9,
    output wor id_10,
    input tri0 id_11,
    output wand id_12
);
  logic [7:0] id_14 = id_14[1];
  for (id_15 = 1; 1; id_15 = 1'b0 - 1) begin
    assign id_0 = 1;
  end
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output wire id_2,
    input supply0 id_3
    , id_26,
    output uwire id_4,
    output wire id_5,
    output tri0 id_6,
    input tri1 id_7,
    output tri1 id_8,
    output wire id_9,
    output wand id_10,
    input tri1 id_11,
    input wor id_12,
    input tri id_13,
    output supply1 id_14,
    output tri1 id_15,
    input wire id_16,
    input tri1 id_17,
    input wand id_18,
    input tri id_19,
    output wand id_20,
    input supply0 id_21,
    input uwire id_22,
    input uwire id_23
    , id_27,
    output uwire id_24
);
  wire id_28 = 1;
  xnor (
      id_2,
      id_26,
      id_17,
      id_19,
      id_16,
      id_21,
      id_11,
      id_28,
      id_23,
      id_27,
      id_12,
      id_7,
      id_18,
      id_13,
      id_22,
      id_1
  );
  module_0(
      id_8, id_20, id_16, id_4, id_11, id_4, id_14, id_20, id_18, id_18, id_4, id_23, id_2
  );
endmodule
