0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_3/lab6_2_3.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_3/lab6_2_3.srcs/sim_1/imports/lab6/GenerateClock.v,1541743303,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_3/lab6_2_3.srcs/sources_1/new/Reduce_Counter_4bits.v,,GenerateClock,,,,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_3/lab6_2_3.srcs/sim_1/new/Reduce_Counter_4bits_tb.v,1541743550,verilog,,,,Reduce_Counter_4bits_tb,,,,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_3/lab6_2_3.srcs/sources_1/new/Reduce_Counter_4bits.v,1541743224,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_2_3/lab6_2_3.srcs/sim_1/new/Reduce_Counter_4bits_tb.v,,Reduce_Counter_4bits,,,,,,,,
