// Seed: 2461732073
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_24 = 1;
  id_25(
      id_16, 1
  );
  wire id_26;
  wire id_27;
  wire id_28 = id_1;
  always @(1) begin
    id_8 = id_27;
  end
  assign id_10#(.id_28(1)) = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  wor id_5;
  module_0(
      id_5,
      id_1,
      id_5,
      id_5,
      id_4,
      id_2,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_4,
      id_1,
      id_1,
      id_5,
      id_4,
      id_4,
      id_3,
      id_5,
      id_5,
      id_1,
      id_5
  );
  assign id_3 = 1;
  wire  id_6;
  uwire id_7 = id_5 == id_5;
  id_8(
      .id_0(id_9.id_6), .id_1(id_4), .id_2(id_1)
  );
  wire id_10, id_11;
  wire id_12;
  wire id_13;
  assign id_3 = 1'b0;
  wire id_14;
endmodule
