dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\UART_BT:BUART:pollcount_1\" macrocell 2 3 1 0
set_location "\UART:BUART:rx_last\" macrocell 2 2 0 3
set_location "\UART_BT:BUART:tx_ctrl_mark_last\" macrocell 2 3 0 2
set_location "\PWM_A:PWMUDB:prevCompare2\" macrocell 3 2 1 1
set_location "\UART_BT:BUART:rx_last\" macrocell 3 4 1 1
set_location "\UART:BUART:rx_status_3\" macrocell 2 1 1 2
set_location "\UART_BT:BUART:tx_status_2\" macrocell 3 4 0 1
set_location "Net_423" macrocell 3 0 1 2
set_location "\PWM_A:PWMUDB:prevCompare1\" macrocell 3 1 0 1
set_location "\UART_BT:BUART:rx_bitclk_enable\" macrocell 2 3 1 3
set_location "\UART_BT:BUART:sRX:RxShifter:u0\" datapathcell 2 3 2 
set_location "MODIN1_1" macrocell 2 0 0 0
set_location "\UART:BUART:rx_bitclk_enable\" macrocell 2 0 0 3
set_location "\PWM_A:PWMUDB:genblk8:stsreg\" statusicell 3 1 4 
set_location "\UART_BT:BUART:sTX:TxSts\" statusicell 3 3 4 
set_location "\UART:BUART:rx_state_stop1_reg\" macrocell 2 1 0 3
set_location "\UART:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 2 2 2 
set_location "\PWM_A:PWMUDB:sP8:pwmdp:u0\" datapathcell 3 1 2 
set_location "Net_100" macrocell 3 1 0 3
set_location "\UART:BUART:tx_bitclk\" macrocell 2 2 0 1
set_location "\UART_BT:BUART:txn\" macrocell 3 3 1 0
set_location "\UART:BUART:rx_counter_load\" macrocell 2 1 0 1
set_location "\UART_BT:BUART:sRX:RxBitCounter\" count7cell 2 4 7 
set_location "\UART:BUART:sTX:TxSts\" statusicell 3 2 4 
set_location "\UART:BUART:sTX:TxShifter:u0\" datapathcell 3 2 2 
set_location "\UART_BT:BUART:counter_load_not\" macrocell 3 3 1 1
set_location "\UART:BUART:tx_status_0\" macrocell 2 2 0 2
set_location "\PWM_B:PWMUDB:sP8:pwmdp:u0\" datapathcell 3 0 2 
set_location "\UART:BUART:tx_status_2\" macrocell 3 2 0 3
set_location "Net_8" macrocell 3 2 0 1
set_location "Net_232" macrocell 3 3 1 2
set_location "\UART:BUART:rx_state_2\" macrocell 2 1 1 0
set_location "\UART:BUART:sRX:RxBitCounter\" count7cell 2 1 7 
set_location "\PWM_B:PWMUDB:prevCompare1\" macrocell 3 0 0 3
set_location "\UART_BT:BUART:rx_state_0\" macrocell 2 4 0 0
set_location "Net_422" macrocell 3 0 1 1
set_location "Net_72" macrocell 3 1 0 2
set_location "\UART:BUART:rx_state_3\" macrocell 2 1 0 2
set_location "\UART:BUART:rx_status_5\" macrocell 2 0 1 1
set_location "\UART_BT:BUART:rx_counter_load\" macrocell 2 4 0 1
set_location "\UART_BT:BUART:sRX:RxSts\" statusicell 2 2 4 
set_location "\UART:BUART:counter_load_not\" macrocell 2 2 1 1
set_location "\UART_BT:BUART:tx_status_0\" macrocell 3 4 1 2
set_location "\PWM_B:PWMUDB:runmode_enable\" macrocell 2 0 1 0
set_location "\UART:BUART:tx_state_2\" macrocell 2 2 1 0
set_location "\PWM_A:PWMUDB:runmode_enable\" macrocell 3 2 1 3
set_location "\PWM_B:PWMUDB:genblk8:stsreg\" statusicell 2 0 4 
set_location "\PWM_A:PWMUDB:status_1\" macrocell 3 2 1 0
set_location "\UART_BT:BUART:rx_load_fifo\" macrocell 2 4 1 1
set_location "\UART_BT:BUART:tx_state_1\" macrocell 3 3 0 1
set_location "\UART_BT:BUART:rx_state_2\" macrocell 2 4 1 0
set_location "\UART:BUART:tx_ctrl_mark_last\" macrocell 2 1 1 3
set_location "\PWM_A:PWMUDB:status_2\" macrocell 3 2 0 2
set_location "\UART_BT:BUART:tx_bitclk\" macrocell 3 3 0 2
set_location "\UART:BUART:rx_load_fifo\" macrocell 2 1 1 1
set_location "\UART_BT:BUART:tx_state_0\" macrocell 3 4 1 0
set_location "\UART:BUART:sRX:RxShifter:u0\" datapathcell 2 0 2 
set_location "\PWM_B:PWMUDB:prevCompare2\" macrocell 3 0 0 1
set_location "\UART_BT:BUART:rx_status_3\" macrocell 2 4 1 2
set_location "\UART_BT:BUART:rx_status_5\" macrocell 2 3 0 1
set_location "\UART_BT:BUART:rx_state_stop1_reg\" macrocell 2 4 0 3
set_location "\UART:BUART:txn\" macrocell 3 2 0 0
set_location "\UART:BUART:rx_state_0\" macrocell 2 1 0 0
set_location "\UART_BT:BUART:sTX:TxShifter:u0\" datapathcell 3 4 2 
set_location "\UART:BUART:rx_status_4\" macrocell 2 0 1 3
set_location "\UART_BT:BUART:rx_status_4\" macrocell 2 3 0 0
set_location "\PWM_A:PWMUDB:status_0\" macrocell 3 1 0 0
set_location "\PWM_B:PWMUDB:status_0\" macrocell 3 0 0 2
set_location "\UART_BT:BUART:rx_postpoll\" macrocell 2 3 1 2
set_location "\UART_BT:BUART:tx_state_2\" macrocell 3 3 0 0
set_location "\UART:BUART:sRX:RxSts\" statusicell 3 0 4 
set_location "\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 3 3 2 
set_location "\PWM_B:PWMUDB:status_2\" macrocell 2 0 1 2
set_location "\UART_BT:BUART:rx_state_3\" macrocell 2 4 0 2
set_location "\UART:BUART:tx_state_1\" macrocell 2 2 1 2
set_location "\UART_BT:BUART:pollcount_0\" macrocell 2 3 1 1
set_location "\PWM_B:PWMUDB:status_1\" macrocell 3 0 0 0
set_location "\UART:BUART:tx_state_0\" macrocell 2 2 0 0
set_location "\UART:BUART:rx_postpoll\" macrocell 2 0 0 1
set_location "MODIN1_0" macrocell 2 0 0 2
set_io "IN1(0)" iocell 3 4
# Note: port 12 is the logical name for port 7
set_io "Rx_1(0)" iocell 12 6
set_location "\PWM_B:PWMUDB:genblk1:ctrlreg\" controlcell 2 0 6 
set_io "Rx_BT(0)" iocell 0 0
set_location "\PWM_A:PWMUDB:genblk1:ctrlreg\" controlcell 2 3 6 
set_io "Tx_BT(0)" iocell 0 1
set_location "ClockBlock" clockblockcell -1 -1 0
# Note: port 12 is the logical name for port 7
set_io "Tx_1(0)" iocell 12 7
set_location "\UART_BT:TXInternalInterrupt\" interrupt -1 -1 1
set_location "\UART_BT:RXInternalInterrupt\" interrupt -1 -1 0
set_location "isr_uart_rx_BT" interrupt -1 -1 3
set_location "isr_uart_rx" interrupt -1 -1 2
set_io "IN2(0)" iocell 3 3
set_io "IN4(0)" iocell 1 4
set_io "IN3(0)" iocell 1 5
