Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/coregen.cgp.
Regenerate all project IP (under current project settings)INFO:sim:953 - Generating composite instance 'coregen' of
   'xilinx.com:project:coregen:1.0' from
   '/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_
   00_a/devl/projnav/ipcore_dir/coregen.cgc'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'asyn_fifo_v1'...
WARNING:sim - A core named 'asyn_fifo_v1' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'asyn_fifo_v1'...
Delivering associated files for 'asyn_fifo_v1'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'asyn_fifo_v1'...
Generating implementation netlist for 'asyn_fifo_v1'...
INFO:sim - Pre-processing HDL files for 'asyn_fifo_v1'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'asyn_fifo_v1'
Running ngcbuild...
Generating padded implementation netlist for 'asyn_fifo_v1'...
Writing VEO instantiation template for 'asyn_fifo_v1'...
Writing Verilog behavioral simulation model for 'asyn_fifo_v1'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: asyn_fifo_v1.xco
XMDF file found: asyn_fifo_v1_xmdf.tcl
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/asyn_fifo_v1.asy -view all -origin_type
imported
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/asyn_fifo_v1.ngc -view all -origin_type created
Checking file
"/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_
a/devl/projnav/ipcore_dir/tmp/_cg/asyn_fifo_v1.ngc" for project device match ...
File
"/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_
a/devl/projnav/ipcore_dir/tmp/_cg/asyn_fifo_v1.ngc" device information matches
project device.
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/asyn_fifo_v1.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_
   00_a/devl/projnav/ipcore_dir/tmp/_cg/asyn_fifo_v1.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/asyn_fifo_v1.veo -view all -origin_type
imported
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/asyn_fifo_v1_padded.ngc -view all -origin_type
created
Checking file
"/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_
a/devl/projnav/ipcore_dir/tmp/_cg/asyn_fifo_v1_padded.ngc" for project device
match ...
File
"/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_
a/devl/projnav/ipcore_dir/tmp/_cg/asyn_fifo_v1_padded.ngc" device information
matches project device.
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/fifo_generator_v8_4_readme.txt -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/asyn_fifo_v1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'buffer_axis_data'...
Applying external generics to 'buffer_axis_data'...
Delivering associated files for 'buffer_axis_data'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'buffer_axis_data'...
Generating implementation netlist for 'buffer_axis_data'...
INFO:sim - Pre-processing HDL files for 'buffer_axis_data'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'buffer_axis_data'
Running ngcbuild...
Generating padded implementation netlist for 'buffer_axis_data'...
Writing VEO instantiation template for 'buffer_axis_data'...
Writing Verilog behavioral simulation model for 'buffer_axis_data'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: buffer_axis_data.xco
XMDF file found: buffer_axis_data_xmdf.tcl
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/buffer_axis_data.asy -view all -origin_type
imported
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/buffer_axis_data.ngc -view all -origin_type
created
Checking file
"/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_
a/devl/projnav/ipcore_dir/tmp/_cg/buffer_axis_data.ngc" for project device match
...
File
"/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_
a/devl/projnav/ipcore_dir/tmp/_cg/buffer_axis_data.ngc" device information
matches project device.
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/buffer_axis_data.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_
   00_a/devl/projnav/ipcore_dir/tmp/_cg/buffer_axis_data.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/buffer_axis_data.veo -view all -origin_type
imported
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/buffer_axis_data_padded.ngc -view all
-origin_type created
Checking file
"/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_
a/devl/projnav/ipcore_dir/tmp/_cg/buffer_axis_data_padded.ngc" for project
device match ...
File
"/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_
a/devl/projnav/ipcore_dir/tmp/_cg/buffer_axis_data_padded.ngc" device
information matches project device.
Adding
/local/scratch/jz377/git_repo/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a
/devl/projnav/ipcore_dir/tmp/_cg/fifo_generator_v8_4_readme.txt -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/buffer_axis_data"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
