`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Hazard Module
// Tool Versions: Vivado 2017.4.1
// Description: Hazard Module is used to control flush, bubble and bypass
// 
//////////////////////////////////////////////////////////////////////////////////

//  åŠŸèƒ½è¯´æ˜
    //  è¯†åˆ«æµæ°´çº¿ä¸­çš„æ•°æ®å†²çªï¼Œæ§åˆ¶æ•°æ®è½¬å‘ï¼Œå’Œflushã€bubbleä¿¡å·
// è¾“å…¥
    // rst               CPUçš„rstä¿¡å·
    // reg1_srcD         IDé˜¶æ®µçš„æºreg1åœ°å€
    // reg2_srcD         IDé˜¶æ®µçš„æºreg2åœ°å€
    // reg1_srcE         EXé˜¶æ®µçš„æºreg1åœ°å€
    // reg2_srcE         EXé˜¶æ®µçš„æºreg2åœ°å€
    // reg_dstE          EXé˜¶æ®µçš„ç›®çš„regåœ°å€
    // reg_dstM          MEMé˜¶æ®µçš„ç›®çš„regåœ°å€
    // reg_dstW          WBé˜¶æ®µçš„ç›®çš„regåœ°å€
    // br                æ˜¯å¦branch
    // jalr              æ˜¯å¦jalr
    // jal               æ˜¯å¦jal
    // src_reg_en        æŒ‡ä»¤ä¸­çš„æºreg1å’Œæºreg2åœ°å€æ˜¯å¦æœ‰æ•ˆ
    // wb_select         å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆCacheå†…å®¹æˆ–ï¿½?ï¿½ALUè®¡ç®—ç»“æœï¿????????
    // reg_write_en_MEM  MEMé˜¶æ®µçš„å¯„å­˜å™¨å†™ä½¿èƒ½ä¿¡ï¿????????
    // reg_write_en_WB   WBé˜¶æ®µçš„å¯„å­˜å™¨å†™ä½¿èƒ½ä¿¡ï¿????????
    // alu_src1          ALUæ“ä½œï¿????????1æ¥æºï¿????????0è¡¨ç¤ºæ¥è‡ªreg1ï¿????????1è¡¨ç¤ºæ¥è‡ªPC
    // alu_src2          ALUæ“ä½œï¿????????2æ¥æºï¿????????2â€™b00è¡¨ç¤ºæ¥è‡ªreg2ï¿????????2'b01è¡¨ç¤ºæ¥è‡ªreg2åœ°å€ï¿????????2'b10è¡¨ç¤ºæ¥è‡ªç«‹å³ï¿????????
// è¾“å‡º
    // flushF            IFé˜¶æ®µçš„flushä¿¡å·
    // bubbleF           IFé˜¶æ®µçš„bubbleä¿¡å·
    // flushD            IDé˜¶æ®µçš„flushä¿¡å·
    // bubbleD           IDé˜¶æ®µçš„bubbleä¿¡å·
    // flushE            EXé˜¶æ®µçš„flushä¿¡å·
    // bubbleE           EXé˜¶æ®µçš„bubbleä¿¡å·
    // flushM            MEMé˜¶æ®µçš„flushä¿¡å·
    // bubbleM           MEMé˜¶æ®µçš„bubbleä¿¡å·
    // flushW            WBé˜¶æ®µçš„flushä¿¡å·
    // bubbleW           WBé˜¶æ®µçš„bubbleä¿¡å·
    // op1_sel           ALUçš„æ“ä½œæ•°1æ¥æºï¿????????2'b00è¡¨ç¤ºæ¥è‡ªALUè½¬å‘æ•°æ®ï¿????????2'b01è¡¨ç¤ºæ¥è‡ªwrite back dataè½¬å‘ï¿????????2'b10è¡¨ç¤ºæ¥è‡ªPCï¿????????2'b11è¡¨ç¤ºæ¥è‡ªreg1
    // op2_sel           ALUçš„æ“ä½œæ•°2æ¥æºï¿????????2'b00è¡¨ç¤ºæ¥è‡ªALUè½¬å‘æ•°æ®ï¿????????2'b01è¡¨ç¤ºæ¥è‡ªwrite back dataè½¬å‘ï¿????????2'b10è¡¨ç¤ºæ¥è‡ªreg2åœ°å€ï¿????????2'b11è¡¨ç¤ºæ¥è‡ªreg2æˆ–ç«‹å³æ•°
    // reg2_sel          reg2çš„æ¥ï¿????????
// å®éªŒè¦æ±‚
    // è¡¥å…¨æ¨¡å—


module HarzardUnit(
    input wire rst,
    input wire miss,  //cache
    input wire [4:0] reg1_srcD, reg2_srcD, reg1_srcE, reg2_srcE, reg_dstE, reg_dstM, reg_dstW,
    input wire [11:0] csr_srcE, csr_dstM,
    input wire br, jalr, jal,
    input wire [1:0] src_reg_en,
    input wire [1:0] wb_select,
    input wire reg_write_en_MEM,
    input wire reg_write_en_WB,
    input wire alu_src1,
    input wire [1:0] alu_src2,
    input wire rd_req_EX, rd_req_MEM,
    output reg flushF, bubbleF, flushD, bubbleD, flushE, bubbleE, flushM, bubbleM, flushW, bubbleW,
    output reg [1:0] op1_sel, op2_sel, reg2_sel,
    output reg wb_src
    );

    // TODO: Complete this module

    // å‡å®šWBèƒ½å…ˆäºIDæ‰§è¡Œ
    always @ (*)
    begin
        flushF = 0;
        bubbleF = 0;
        flushD = 0;
        bubbleD = 0; 
        flushE = 0;
        bubbleE = 0;
        flushM = 0;
        bubbleM = 0;
        flushW = 0;
        bubbleW = 0;
        op1_sel = (alu_src1 == 1)? 2'h2 : 2'h3;
        op2_sel = 2'h3;
        reg2_sel = 2'h2;
        wb_src = 0;
        if(rst)
        begin
            flushF = 1;
            flushD = 1;
            flushE = 1;
            flushM = 1;
            flushW = 1;
        end
        else
        begin
            if(miss) begin
                bubbleF = 1;
                bubbleD = 1;
                bubbleE = 1;
                bubbleM = 1;
                bubbleW = 1;
            end 
            if(rd_req_EX == 1'b1/*wb_select == 2'b1*/ && (reg1_srcD != 0 || reg2_srcD != 0))
            begin
                if((reg1_srcD == reg_dstE || reg2_srcD == reg_dstE) /*&& reg_write_en_WB*/ /*&& src_reg_en != 2'b00*/) 
                begin
                    bubbleF = 1;
                    bubbleD = 1;
                    flushE = 1;
                    //bubbleE = 1;
                 //   bubbleM = 1;
                end
            end
            // else begin
                  // csr
                if(src_reg_en[1] == 1 && csr_srcE == csr_dstM && reg_write_en_WB)
                begin
                    wb_src = 1;
                end
                // #4 br/j
                if(jalr || br)
                begin
                //    flushF = 1;
                    flushD = 1;
                    flushE = 1;
                end
    
                if(jal)
                //    flushF = 1;
                    flushD = 1;
            
            // end

            // #1 LW + others, stall (select from cache)
            
            
            // #2
            //else
           // begin
            if(src_reg_en[1] == 1 && reg1_srcE != 0)
            begin
                if(reg1_srcE == reg_dstM && reg_write_en_MEM) begin
                        op1_sel = 2'b00;
                end
                else if(reg1_srcE == reg_dstW && reg_write_en_WB)
                    op1_sel = 2'b01;
            end

            if(src_reg_en[0] == 1 && reg2_srcE != 0)
            begin
                if(reg2_srcE == reg_dstM && reg_write_en_MEM)                 
                begin
                        if(alu_src2 == 2'b00)
                             op2_sel = 2'b00;
                        else
                            reg2_sel = 2'b00;
                end
                
                else if(reg2_srcE == reg_dstW && reg_write_en_WB)
                begin
                    if(alu_src2 == 2'b00)
                        op2_sel = 2'b01;
                    else
                        reg2_sel = 2'b01;
                end
            end
           // end
                
            // #3 WBé˜¶æ®µï¿???????
                
        end
    end

endmodule