<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
<<<<<<< HEAD
      <csimLog/>
=======
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="srcnn_hls" solutionName="solution1" date="2025-10-13T06:21:36.880+0800"/>
      </csimLog>
>>>>>>> b41ed44 (Initial commit)
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
<<<<<<< HEAD
      <synLog/>
=======
      <synLog>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="srcnn_hls" solutionName="solution1" date="2025-10-12T22:06:28.515+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="srcnn_hls" solutionName="solution1" date="2025-10-12T22:06:28.219+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_479_p_opcode' to 0." projectName="srcnn_hls" solutionName="solution1" date="2025-10-12T22:06:27.999+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_6' (src/conv1.cpp:20:24) in function 'conv1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2025-10-12T22:06:26.006+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (src/conv3.cpp:15:30) in function 'srcnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2025-10-12T22:06:26.005+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_10_1' (src/conv2.cpp:10:19) in function 'srcnn' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2025-10-12T22:06:26.002+0800" type="Warning"/>
      </synLog>
>>>>>>> b41ed44 (Initial commit)
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
