INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/imports/MLP_TOP.srcs/sources_1/new/Input_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Input_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/new/Layer_Stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_Stack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/imports/MLP_TOP.srcs/sources_1/imports/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/imports/MLP_TOP.srcs/sources_1/imports/new/gemv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/imports/MLP_TOP.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/imports/MLP_TOP.srcs/sources_1/imports/new/layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/imports/MLP_TOP.srcs/sources_1/imports/new/local_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/imports/MLP_TOP.srcs/sources_1/imports/new/post_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/imports/MLP_TOP.srcs/sources_1/new/preproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module preproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/new/top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mlp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/imports/MLP_TOP.srcs/sources_1/imports/new/vector_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sources_1/imports/MLP_TOP.srcs/sources_1/imports/new/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Streamline Accelerator/00_RTL_Skeleton/dsd_termprj.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
