C:\Users\jan\Documents\VHDL-Projects\Swag\risc-vhdl\toplevel.ngc 1478037083
ipcore_dir/divSigned.ngc 1478036898
ipcore_dir/divUnsigned.ngc 1478036898
OK
