{
    "Report Information": {
        "Copyright": "Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.",
        "Tool Version": "Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021",
        "Date": "Wed Apr  6 21:35:30 2022",
        "Host": "EUL10-797V3J3 running 64-bit major release  (build 9200)",
        "Command": "report_design_analysis -qor_summary -disable_device_warning -json c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/.Xil/Vivado-39264-EUL10-797V3J3/dcp1/dbg_hub_rda.json",
        "Design": "dbg_hub",
        "Device": "xczu9eg",
        "Design State": "Synthesized"
    },
    "Design QoR Summary": [{
            "Task Name": "synth_design",
            "Options": "",
            "Directives": "",
            "Runtime(mins)": "1",
            "Wns(ns)": "",
            "Tns(ns)": "",
            "Whs(ns)": "",
            "Ths(ns)": "",
            "RQA": "",
            "Global Cong Level N-E-S-W": "",
            "Global Cong Tile% N-E-S-W": "",
            "Long Cong Level N-E-S-W": "",
            "Long Cong Tile% N-E-S-W": "",
            "Short Cong Level N-E-S-W": "",
            "Short Cong Tile% N-E-S-W": "",
            "Number of threads": "4"
        }]
}